Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed May 25 16:27:12 2022
| Host         : jonathanb-ZenBook-UX534FTC-UX534FT running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pass_through_wrapper_timing_summary_routed.rpt -pb pass_through_wrapper_timing_summary_routed.pb -rpx pass_through_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : pass_through_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                      Violations  
---------  --------  -----------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                     6           
PDRC-190   Warning   Suboptimally placed synchronized register chain  13          
TIMING-9   Warning   Unknown CDC Logic                                1           
TIMING-18  Warning   Missing input or output delay                    13          
RTGT-1     Advisory  RAM retargeting possibility                      3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.379        0.000                      0                22669        0.028        0.000                      0                22593        0.264        0.000                       0                  8159  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                         ------------         ----------      --------------
clk_fpga_0                                                    {0.000 5.000}        10.000          100.000         
gmii_rtl_rx_clk                                               {0.000 4.000}        8.000           125.000         
gmii_rtl_tx_clk                                               {0.000 4.000}        8.000           125.000         
sys_clock                                                     {0.000 4.000}        8.000           125.000         
  clk_out1_pass_through_axi_ethernet_0_refclk_1               {0.000 2.500}        5.000           200.000         
  clk_out2_pass_through_axi_ethernet_0_refclk_1               {0.000 4.000}        8.000           125.000         
    pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk  {4.000 8.000}        8.000           125.000         
  clkfbout_pass_through_axi_ethernet_0_refclk_1               {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                             1.007        0.000                      0                14262        0.028        0.000                      0                14262        3.750        0.000                       0                  4587  
gmii_rtl_rx_clk                                        0.379        0.000                      0                 3661        0.052        0.000                      0                 3661        2.750        0.000                       0                  1550  
gmii_rtl_tx_clk                                        1.099        0.000                      0                 2274        0.121        0.000                      0                 2274        3.020        0.000                       0                  1053  
sys_clock                                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_pass_through_axi_ethernet_0_refclk_1        2.404        0.000                      0                   31        0.156        0.000                      0                   31        0.264        0.000                       0                    22  
  clk_out2_pass_through_axi_ethernet_0_refclk_1        1.065        0.000                      0                 4628        0.053        0.000                      0                 4628        2.750        0.000                       0                  1995  
  clkfbout_pass_through_axi_ethernet_0_refclk_1                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                To Clock                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                --------                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_pass_through_axi_ethernet_0_refclk_1             clk_fpga_0                                                      3.297        0.000                      0                   33                                                                        
clk_fpga_0                                                gmii_rtl_rx_clk                                                 4.670        0.000                      0                    9                                                                        
clk_fpga_0                                                gmii_rtl_tx_clk                                                 6.788        0.000                      0                   24                                                                        
gmii_rtl_rx_clk                                           gmii_rtl_tx_clk                                                 4.807        0.000                      0                   18                                                                        
clk_fpga_0                                                clk_out2_pass_through_axi_ethernet_0_refclk_1                   1.580        0.000                      0                   97                                                                        
gmii_rtl_rx_clk                                           clk_out2_pass_through_axi_ethernet_0_refclk_1                   4.451        0.000                      0                   58                                                                        
clk_out2_pass_through_axi_ethernet_0_refclk_1             pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk        1.671        0.000                      0                   10        1.655        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  gmii_rtl_rx_clk    gmii_rtl_rx_clk          6.618        0.000                      0                    1        0.390        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                From Clock                                                To Clock                                                
----------                                                ----------                                                --------                                                
(none)                                                                                                              clk_fpga_0                                                
(none)                                                    clk_fpga_0                                                clk_fpga_0                                                
(none)                                                    clk_out2_pass_through_axi_ethernet_0_refclk_1             clk_fpga_0                                                
(none)                                                    gmii_rtl_rx_clk                                           clk_fpga_0                                                
(none)                                                    gmii_rtl_tx_clk                                           clk_fpga_0                                                
(none)                                                                                                              clk_out1_pass_through_axi_ethernet_0_refclk_1             
(none)                                                    clk_fpga_0                                                clk_out1_pass_through_axi_ethernet_0_refclk_1             
(none)                                                    clk_fpga_0                                                clk_out2_pass_through_axi_ethernet_0_refclk_1             
(none)                                                    gmii_rtl_rx_clk                                           clk_out2_pass_through_axi_ethernet_0_refclk_1             
(none)                                                    gmii_rtl_tx_clk                                           clk_out2_pass_through_axi_ethernet_0_refclk_1             
(none)                                                    clk_fpga_0                                                gmii_rtl_rx_clk                                           
(none)                                                    clk_fpga_0                                                gmii_rtl_tx_clk                                           
(none)                                                    clk_out2_pass_through_axi_ethernet_0_refclk_1             gmii_rtl_tx_clk                                           
(none)                                                    gmii_rtl_rx_clk                                           gmii_rtl_tx_clk                                           
(none)                                                    gmii_rtl_tx_clk                                           pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                     From Clock                                     To Clock                                     
----------                                     ----------                                     --------                                     
(none)                                         clk_fpga_0                                                                                    
(none)                                         clk_out1_pass_through_axi_ethernet_0_refclk_1                                                 
(none)                                         clk_out2_pass_through_axi_ethernet_0_refclk_1                                                 
(none)                                         clkfbout_pass_through_axi_ethernet_0_refclk_1                                                 
(none)                                         gmii_rtl_tx_clk                                                                               


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.007ns  (required time - arrival time)
  Source:                 pass_through_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.371ns  (logic 2.885ns (34.464%)  route 5.486ns (65.536%))
  Logic Levels:           6  (CARRY4=3 LUT6=3)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.737     3.031    pass_through_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  pass_through_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  pass_through_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=17, routed)          3.524     8.005    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/s_axi_wdata[4]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     8.129 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     8.129    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry_i_4_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.661 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.661    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.775 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.775    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry__0_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.003 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry__1/CO[2]
                         net (fo=2, routed)           0.650     9.653    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/CO[0]
    SLICE_X39Y18         LUT6 (Prop_lut6_I0_O)        0.313     9.966 f  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_3/O
                         net (fo=2, routed)           0.434    10.400    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sig_txd_wr_data_reg[0]_1
    SLICE_X38Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.524 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          0.878    11.402    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO_n_43
    SLICE_X51Y17         FDRE                                         r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.474    12.653    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X51Y17         FDRE                                         r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[22]/C
                         clock pessimism              0.115    12.768    
                         clock uncertainty           -0.154    12.614    
    SLICE_X51Y17         FDRE (Setup_fdre_C_CE)      -0.205    12.409    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[22]
  -------------------------------------------------------------------
                         required time                         12.409    
                         arrival time                         -11.402    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.007ns  (required time - arrival time)
  Source:                 pass_through_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.371ns  (logic 2.885ns (34.464%)  route 5.486ns (65.536%))
  Logic Levels:           6  (CARRY4=3 LUT6=3)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.737     3.031    pass_through_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  pass_through_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  pass_through_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=17, routed)          3.524     8.005    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/s_axi_wdata[4]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     8.129 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     8.129    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry_i_4_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.661 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.661    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.775 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.775    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry__0_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.003 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry__1/CO[2]
                         net (fo=2, routed)           0.650     9.653    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/CO[0]
    SLICE_X39Y18         LUT6 (Prop_lut6_I0_O)        0.313     9.966 f  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_3/O
                         net (fo=2, routed)           0.434    10.400    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sig_txd_wr_data_reg[0]_1
    SLICE_X38Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.524 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          0.878    11.402    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO_n_43
    SLICE_X51Y17         FDRE                                         r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.474    12.653    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X51Y17         FDRE                                         r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[24]/C
                         clock pessimism              0.115    12.768    
                         clock uncertainty           -0.154    12.614    
    SLICE_X51Y17         FDRE (Setup_fdre_C_CE)      -0.205    12.409    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[24]
  -------------------------------------------------------------------
                         required time                         12.409    
                         arrival time                         -11.402    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.007ns  (required time - arrival time)
  Source:                 pass_through_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.371ns  (logic 2.885ns (34.464%)  route 5.486ns (65.536%))
  Logic Levels:           6  (CARRY4=3 LUT6=3)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.737     3.031    pass_through_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  pass_through_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  pass_through_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=17, routed)          3.524     8.005    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/s_axi_wdata[4]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     8.129 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     8.129    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry_i_4_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.661 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.661    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.775 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.775    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry__0_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.003 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry__1/CO[2]
                         net (fo=2, routed)           0.650     9.653    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/CO[0]
    SLICE_X39Y18         LUT6 (Prop_lut6_I0_O)        0.313     9.966 f  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_3/O
                         net (fo=2, routed)           0.434    10.400    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sig_txd_wr_data_reg[0]_1
    SLICE_X38Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.524 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          0.878    11.402    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO_n_43
    SLICE_X51Y17         FDRE                                         r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.474    12.653    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X51Y17         FDRE                                         r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[25]/C
                         clock pessimism              0.115    12.768    
                         clock uncertainty           -0.154    12.614    
    SLICE_X51Y17         FDRE (Setup_fdre_C_CE)      -0.205    12.409    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[25]
  -------------------------------------------------------------------
                         required time                         12.409    
                         arrival time                         -11.402    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.025ns  (required time - arrival time)
  Source:                 pass_through_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.388ns  (logic 2.885ns (34.395%)  route 5.503ns (65.604%))
  Logic Levels:           6  (CARRY4=3 LUT6=3)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.737     3.031    pass_through_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  pass_through_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  pass_through_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=17, routed)          3.524     8.005    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/s_axi_wdata[4]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     8.129 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     8.129    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry_i_4_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.661 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.661    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.775 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.775    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry__0_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.003 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry__1/CO[2]
                         net (fo=2, routed)           0.650     9.653    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/CO[0]
    SLICE_X39Y18         LUT6 (Prop_lut6_I0_O)        0.313     9.966 f  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_3/O
                         net (fo=2, routed)           0.434    10.400    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sig_txd_wr_data_reg[0]_1
    SLICE_X38Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.524 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          0.895    11.419    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO_n_43
    SLICE_X50Y18         FDRE                                         r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.472    12.651    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X50Y18         FDRE                                         r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[18]/C
                         clock pessimism              0.115    12.766    
                         clock uncertainty           -0.154    12.612    
    SLICE_X50Y18         FDRE (Setup_fdre_C_CE)      -0.169    12.443    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[18]
  -------------------------------------------------------------------
                         required time                         12.443    
                         arrival time                         -11.419    
  -------------------------------------------------------------------
                         slack                                  1.025    

Slack (MET) :             1.025ns  (required time - arrival time)
  Source:                 pass_through_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.388ns  (logic 2.885ns (34.395%)  route 5.503ns (65.604%))
  Logic Levels:           6  (CARRY4=3 LUT6=3)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.737     3.031    pass_through_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  pass_through_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  pass_through_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=17, routed)          3.524     8.005    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/s_axi_wdata[4]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     8.129 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     8.129    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry_i_4_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.661 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.661    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.775 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.775    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry__0_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.003 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry__1/CO[2]
                         net (fo=2, routed)           0.650     9.653    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/CO[0]
    SLICE_X39Y18         LUT6 (Prop_lut6_I0_O)        0.313     9.966 f  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_3/O
                         net (fo=2, routed)           0.434    10.400    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sig_txd_wr_data_reg[0]_1
    SLICE_X38Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.524 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          0.895    11.419    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO_n_43
    SLICE_X50Y18         FDRE                                         r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.472    12.651    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X50Y18         FDRE                                         r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[23]/C
                         clock pessimism              0.115    12.766    
                         clock uncertainty           -0.154    12.612    
    SLICE_X50Y18         FDRE (Setup_fdre_C_CE)      -0.169    12.443    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[23]
  -------------------------------------------------------------------
                         required time                         12.443    
                         arrival time                         -11.419    
  -------------------------------------------------------------------
                         slack                                  1.025    

Slack (MET) :             1.027ns  (required time - arrival time)
  Source:                 pass_through_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.363ns  (logic 2.885ns (34.498%)  route 5.478ns (65.502%))
  Logic Levels:           6  (CARRY4=3 LUT6=3)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 12.665 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.737     3.031    pass_through_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  pass_through_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  pass_through_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=17, routed)          3.524     8.005    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/s_axi_wdata[4]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     8.129 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     8.129    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry_i_4_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.661 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.661    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.775 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.775    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry__0_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.003 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry__1/CO[2]
                         net (fo=2, routed)           0.650     9.653    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/CO[0]
    SLICE_X39Y18         LUT6 (Prop_lut6_I0_O)        0.313     9.966 f  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_3/O
                         net (fo=2, routed)           0.434    10.400    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sig_txd_wr_data_reg[0]_1
    SLICE_X38Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.524 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          0.870    11.394    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO_n_43
    SLICE_X49Y17         FDRE                                         r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.485    12.665    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X49Y17         FDRE                                         r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[19]/C
                         clock pessimism              0.115    12.779    
                         clock uncertainty           -0.154    12.625    
    SLICE_X49Y17         FDRE (Setup_fdre_C_CE)      -0.205    12.420    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[19]
  -------------------------------------------------------------------
                         required time                         12.420    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.027ns  (required time - arrival time)
  Source:                 pass_through_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.363ns  (logic 2.885ns (34.498%)  route 5.478ns (65.502%))
  Logic Levels:           6  (CARRY4=3 LUT6=3)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 12.665 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.737     3.031    pass_through_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  pass_through_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  pass_through_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=17, routed)          3.524     8.005    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/s_axi_wdata[4]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     8.129 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     8.129    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry_i_4_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.661 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.661    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.775 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.775    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry__0_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.003 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry__1/CO[2]
                         net (fo=2, routed)           0.650     9.653    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/CO[0]
    SLICE_X39Y18         LUT6 (Prop_lut6_I0_O)        0.313     9.966 f  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_3/O
                         net (fo=2, routed)           0.434    10.400    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sig_txd_wr_data_reg[0]_1
    SLICE_X38Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.524 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          0.870    11.394    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO_n_43
    SLICE_X49Y17         FDRE                                         r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.485    12.665    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X49Y17         FDRE                                         r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[20]/C
                         clock pessimism              0.115    12.779    
                         clock uncertainty           -0.154    12.625    
    SLICE_X49Y17         FDRE (Setup_fdre_C_CE)      -0.205    12.420    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[20]
  -------------------------------------------------------------------
                         required time                         12.420    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.027ns  (required time - arrival time)
  Source:                 pass_through_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.363ns  (logic 2.885ns (34.498%)  route 5.478ns (65.502%))
  Logic Levels:           6  (CARRY4=3 LUT6=3)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 12.665 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.737     3.031    pass_through_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  pass_through_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  pass_through_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=17, routed)          3.524     8.005    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/s_axi_wdata[4]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     8.129 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     8.129    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry_i_4_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.661 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.661    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.775 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.775    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry__0_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.003 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry__1/CO[2]
                         net (fo=2, routed)           0.650     9.653    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/CO[0]
    SLICE_X39Y18         LUT6 (Prop_lut6_I0_O)        0.313     9.966 f  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_3/O
                         net (fo=2, routed)           0.434    10.400    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sig_txd_wr_data_reg[0]_1
    SLICE_X38Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.524 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          0.870    11.394    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO_n_43
    SLICE_X49Y17         FDRE                                         r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.485    12.665    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X49Y17         FDRE                                         r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[21]/C
                         clock pessimism              0.115    12.779    
                         clock uncertainty           -0.154    12.625    
    SLICE_X49Y17         FDRE (Setup_fdre_C_CE)      -0.205    12.420    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[21]
  -------------------------------------------------------------------
                         required time                         12.420    
                         arrival time                         -11.394    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.168ns  (required time - arrival time)
  Source:                 pass_through_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.222ns  (logic 2.885ns (35.089%)  route 5.337ns (64.911%))
  Logic Levels:           6  (CARRY4=3 LUT6=3)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns = ( 12.665 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.737     3.031    pass_through_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  pass_through_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  pass_through_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=17, routed)          3.524     8.005    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/s_axi_wdata[4]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     8.129 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     8.129    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry_i_4_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.661 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.661    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.775 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.775    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry__0_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.003 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry__1/CO[2]
                         net (fo=2, routed)           0.650     9.653    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/CO[0]
    SLICE_X39Y18         LUT6 (Prop_lut6_I0_O)        0.313     9.966 f  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_3/O
                         net (fo=2, routed)           0.434    10.400    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sig_txd_wr_data_reg[0]_1
    SLICE_X38Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.524 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          0.729    11.253    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO_n_43
    SLICE_X49Y16         FDRE                                         r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.486    12.665    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X49Y16         FDRE                                         r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[26]/C
                         clock pessimism              0.115    12.780    
                         clock uncertainty           -0.154    12.626    
    SLICE_X49Y16         FDRE (Setup_fdre_C_CE)      -0.205    12.421    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[26]
  -------------------------------------------------------------------
                         required time                         12.421    
                         arrival time                         -11.253    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.219ns  (required time - arrival time)
  Source:                 pass_through_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.207ns  (logic 2.885ns (35.154%)  route 5.322ns (64.846%))
  Logic Levels:           6  (CARRY4=3 LUT6=3)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 12.665 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.737     3.031    pass_through_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  pass_through_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  pass_through_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=17, routed)          3.524     8.005    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/s_axi_wdata[4]
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124     8.129 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     8.129    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry_i_4_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.661 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.661    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.775 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.775    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry__0_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.003 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry__1/CO[2]
                         net (fo=2, routed)           0.650     9.653    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/CO[0]
    SLICE_X39Y18         LUT6 (Prop_lut6_I0_O)        0.313     9.966 f  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_3/O
                         net (fo=2, routed)           0.434    10.400    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sig_txd_wr_data_reg[0]_1
    SLICE_X38Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.524 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          0.714    11.237    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO_n_43
    SLICE_X34Y20         FDRE                                         r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.485    12.665    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X34Y20         FDRE                                         r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[2]/C
                         clock pessimism              0.115    12.779    
                         clock uncertainty           -0.154    12.625    
    SLICE_X34Y20         FDRE (Setup_fdre_C_CE)      -0.169    12.456    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[2]
  -------------------------------------------------------------------
                         required time                         12.456    
                         arrival time                         -11.237    
  -------------------------------------------------------------------
                         slack                                  1.219    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/ip2shim_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.504%)  route 0.235ns (62.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.557     0.893    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/S_AXI_ACLK
    SLICE_X43Y50         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/ip2shim_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/ip2shim_data_reg[3]/Q
                         net (fo=1, routed)           0.235     1.269    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/Q[28]
    SLICE_X43Y49         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.830     1.196    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X43Y49         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X43Y49         FDRE (Hold_fdre_C_D)         0.075     1.241    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.485%)  route 0.280ns (66.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.590     0.926    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/AXI_STR_TXC_ACLK
    SLICE_X29Y4          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/Axi_Str_TxC_2_Mem_Din_int_reg[6]/Q
                         net (fo=1, routed)           0.280     1.347    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/xpm_memory_base_inst/dinb[6]
    RAMB36_X1Y0          RAMB36E1                                     r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.905     1.271    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/xpm_memory_base_inst/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.263     1.008    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.304    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/axi_str_txd_tdata_dly0_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/axi_str_txd_tdata_dly1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.854%)  route 0.219ns (57.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.557     0.893    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/AXI_STR_TXD_ACLK
    SLICE_X50Y8          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/axi_str_txd_tdata_dly0_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y8          FDRE (Prop_fdre_C_Q)         0.164     1.057 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/axi_str_txd_tdata_dly0_reg[23]/Q
                         net (fo=1, routed)           0.219     1.275    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/axi_str_txd_tdata_dly0[23]
    SLICE_X45Y8          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/axi_str_txd_tdata_dly1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.828     1.194    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/AXI_STR_TXD_ACLK
    SLICE_X45Y8          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/axi_str_txd_tdata_dly1_reg[23]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X45Y8          FDRE (Hold_fdre_C_D)         0.070     1.229    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/axi_str_txd_tdata_dly1_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.497%)  route 0.223ns (63.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.574     0.910    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/ipic_mux_inst/bus2ip_clk
    SLICE_X27Y50         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.128     1.038 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[23]/Q
                         net (fo=2, routed)           0.223     1.260    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/Q[23]
    SLICE_X29Y43         FDSE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.858     1.224    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X29Y43         FDSE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[23]/C
                         clock pessimism             -0.030     1.194    
    SLICE_X29Y43         FDSE (Hold_fdse_C_D)         0.019     1.213    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/ip2shim_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.540%)  route 0.245ns (63.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.558     0.894    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/S_AXI_ACLK
    SLICE_X51Y44         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/ip2shim_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y44         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/ip2shim_data_reg[9]/Q
                         net (fo=1, routed)           0.245     1.279    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/Q[22]
    SLICE_X44Y46         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.829     1.195    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X44Y46         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X44Y46         FDRE (Hold_fdre_C_D)         0.070     1.230    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/ip2shim_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.909%)  route 0.241ns (63.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.558     0.894    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/S_AXI_ACLK
    SLICE_X51Y44         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/ip2shim_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y44         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/ip2shim_data_reg[8]/Q
                         net (fo=1, routed)           0.241     1.276    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/Q[23]
    SLICE_X44Y46         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.829     1.195    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X44Y46         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X44Y46         FDRE (Hold_fdre_C_D)         0.066     1.226    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/axi_str_txd_tdata_dly0_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/axi_str_txd_tdata_dly1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.430%)  route 0.246ns (63.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.557     0.893    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/AXI_STR_TXD_ACLK
    SLICE_X51Y8          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/axi_str_txd_tdata_dly0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y8          FDRE (Prop_fdre_C_Q)         0.141     1.034 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/axi_str_txd_tdata_dly0_reg[18]/Q
                         net (fo=1, routed)           0.246     1.280    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/axi_str_txd_tdata_dly0[18]
    SLICE_X43Y6          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/axi_str_txd_tdata_dly1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.829     1.195    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/AXI_STR_TXD_ACLK
    SLICE_X43Y6          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/axi_str_txd_tdata_dly1_reg[18]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X43Y6          FDRE (Hold_fdre_C_D)         0.070     1.230    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/axi_str_txd_tdata_dly1_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/IP2Bus_WrAck_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/sample_config_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.227ns (53.025%)  route 0.201ns (46.975%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.557     0.893    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/S_AXI_ACLK
    SLICE_X43Y50         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/IP2Bus_WrAck_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/IP2Bus_WrAck_reg/Q
                         net (fo=2, routed)           0.201     1.222    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/reg_ip2bus_wr_ack
    SLICE_X41Y49         LUT3 (Prop_lut3_I0_O)        0.099     1.321 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/sample_config_i_1/O
                         net (fo=1, routed)           0.000     1.321    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/sample_config0
    SLICE_X41Y49         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/sample_config_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.830     1.196    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/S_AXI_ACLK
    SLICE_X41Y49         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/sample_config_reg/C
                         clock pessimism             -0.030     1.166    
    SLICE_X41Y49         FDRE (Hold_fdre_C_D)         0.092     1.258    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/sample_config_reg
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_319_18_20/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.425%)  route 0.246ns (63.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.584     0.920    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/rd_clk
    SLICE_X29Y17         FDRE                                         r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=611, routed)         0.246     1.307    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_319_18_20/ADDRD1
    SLICE_X30Y17         RAMD64E                                      r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_319_18_20/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.850     1.216    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_319_18_20/WCLK
    SLICE_X30Y17         RAMD64E                                      r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_319_18_20/RAMA/CLK
                         clock pessimism             -0.282     0.934    
    SLICE_X30Y17         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.243    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_319_18_20/RAMA
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_319_18_20/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.425%)  route 0.246ns (63.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.584     0.920    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/rd_clk
    SLICE_X29Y17         FDRE                                         r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=611, routed)         0.246     1.307    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_319_18_20/ADDRD1
    SLICE_X30Y17         RAMD64E                                      r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_319_18_20/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.850     1.216    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_319_18_20/WCLK
    SLICE_X30Y17         RAMD64E                                      r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_319_18_20/RAMB/CLK
                         clock pessimism             -0.282     0.934    
    SLICE_X30Y17         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.243    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_319_18_20/RAMB
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/xpm_memory_base_inst/gen_blk_box.gen_bb_async.xpm_memory_base_inst/gen_blk_box.gen_bb_async.xpm_memory_base_inst_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y4   pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y4   pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y4   pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y4   pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y4   pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y4   pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y4   pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y4   pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y4   pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y4   pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y4   pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y4   pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y4   pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y4   pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y4   pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y4   pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y4   pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y4   pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y4   pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y4   pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  gmii_rtl_rx_clk
  To Clock:  gmii_rtl_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.379ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.379ns  (required time - arrival time)
  Source:                 gmii_rtl_rx_er
                            (input port clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rx_er_to_mac_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (gmii_rtl_rx_clk rise@8.000ns - gmii_rtl_rx_clk rise@0.000ns)
  Data Path Delay:        3.349ns  (logic 3.349ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            5.200ns
  Clock Path Skew:        0.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.966ns = ( 8.966 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.200     5.200    
    V7                                                0.000     5.200 r  gmii_rtl_rx_er (IN)
                         net (fo=0)                   0.000     5.200    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_er
    V7                   IBUF (Prop_ibuf_I_O)         0.469     5.669 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_er_ibuf_i/O
                         net (fo=1, routed)           0.000     5.669    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_er_ibuf
    IDELAY_X0Y27         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.881     8.549 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/delay_gmii_rx_er/DATAOUT
                         net (fo=1, routed)           0.000     8.549    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_er_delay
    ILOGIC_X0Y27         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rx_er_to_mac_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_rx_clk rise edge)
                                                      8.000     8.000 r  
    T9                                                0.000     8.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.218     8.218 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.179     8.397    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFIO_X0Y2           BUFIO (Prop_bufio_I_O)       0.483     8.880 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufio_gmii_rx_clk/O
                         net (fo=10, routed)          0.086     8.966    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_bufio
    ILOGIC_X0Y27         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rx_er_to_mac_reg/C
                         clock pessimism              0.000     8.966    
                         clock uncertainty           -0.035     8.931    
    ILOGIC_X0Y27         FDRE (Setup_fdre_C_D)       -0.002     8.929    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rx_er_to_mac_reg
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                          -8.549    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.381ns  (required time - arrival time)
  Source:                 gmii_rtl_rxd[2]
                            (input port clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rxd_to_mac_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (gmii_rtl_rx_clk rise@8.000ns - gmii_rtl_rx_clk rise@0.000ns)
  Data Path Delay:        3.350ns  (logic 3.350ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            5.200ns
  Clock Path Skew:        0.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.969ns = ( 8.969 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.200     5.200    
    W8                                                0.000     5.200 r  gmii_rtl_rxd[2] (IN)
                         net (fo=0)                   0.000     5.200    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rxd[2]
    W8                   IBUF (Prop_ibuf_I_O)         0.470     5.670 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/ibuf_data[2].gmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     5.670    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rxd_ibuf_2
    IDELAY_X0Y19         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.881     8.550 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rxdata_bus[2].delay_gmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     8.550    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rxd_delay[2]
    ILOGIC_X0Y19         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rxd_to_mac_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_rx_clk rise edge)
                                                      8.000     8.000 r  
    T9                                                0.000     8.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.218     8.218 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.179     8.397    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFIO_X0Y2           BUFIO (Prop_bufio_I_O)       0.483     8.880 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufio_gmii_rx_clk/O
                         net (fo=10, routed)          0.089     8.969    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_bufio
    ILOGIC_X0Y19         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rxd_to_mac_reg[2]/C
                         clock pessimism              0.000     8.969    
                         clock uncertainty           -0.035     8.934    
    ILOGIC_X0Y19         FDRE (Setup_fdre_C_D)       -0.002     8.932    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rxd_to_mac_reg[2]
  -------------------------------------------------------------------
                         required time                          8.932    
                         arrival time                          -8.550    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.382ns  (required time - arrival time)
  Source:                 gmii_rtl_rxd[3]
                            (input port clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rxd_to_mac_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (gmii_rtl_rx_clk rise@8.000ns - gmii_rtl_rx_clk rise@0.000ns)
  Data Path Delay:        3.350ns  (logic 3.350ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            5.200ns
  Clock Path Skew:        0.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.969ns = ( 8.969 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.200     5.200    
    V8                                                0.000     5.200 r  gmii_rtl_rxd[3] (IN)
                         net (fo=0)                   0.000     5.200    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rxd[3]
    V8                   IBUF (Prop_ibuf_I_O)         0.470     5.670 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/ibuf_data[3].gmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     5.670    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rxd_ibuf_3
    IDELAY_X0Y20         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.881     8.550 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rxdata_bus[3].delay_gmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     8.550    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rxd_delay[3]
    ILOGIC_X0Y20         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rxd_to_mac_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_rx_clk rise edge)
                                                      8.000     8.000 r  
    T9                                                0.000     8.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.218     8.218 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.179     8.397    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFIO_X0Y2           BUFIO (Prop_bufio_I_O)       0.483     8.880 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufio_gmii_rx_clk/O
                         net (fo=10, routed)          0.089     8.969    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_bufio
    ILOGIC_X0Y20         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rxd_to_mac_reg[3]/C
                         clock pessimism              0.000     8.969    
                         clock uncertainty           -0.035     8.934    
    ILOGIC_X0Y20         FDRE (Setup_fdre_C_D)       -0.002     8.932    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rxd_to_mac_reg[3]
  -------------------------------------------------------------------
                         required time                          8.932    
                         arrival time                          -8.550    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 gmii_rtl_rxd[5]
                            (input port clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rxd_to_mac_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (gmii_rtl_rx_clk rise@8.000ns - gmii_rtl_rx_clk rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 3.329ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            5.200ns
  Clock Path Skew:        0.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.966ns = ( 8.966 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.200     5.200    
    Y9                                                0.000     5.200 r  gmii_rtl_rxd[5] (IN)
                         net (fo=0)                   0.000     5.200    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rxd[5]
    Y9                   IBUF (Prop_ibuf_I_O)         0.448     5.648 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/ibuf_data[5].gmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     5.648    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rxd_ibuf_5
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.881     8.529 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rxdata_bus[5].delay_gmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     8.529    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rxd_delay[5]
    ILOGIC_X0Y22         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rxd_to_mac_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_rx_clk rise edge)
                                                      8.000     8.000 r  
    T9                                                0.000     8.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.218     8.218 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.179     8.397    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFIO_X0Y2           BUFIO (Prop_bufio_I_O)       0.483     8.880 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufio_gmii_rx_clk/O
                         net (fo=10, routed)          0.086     8.966    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_bufio
    ILOGIC_X0Y22         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rxd_to_mac_reg[5]/C
                         clock pessimism              0.000     8.966    
                         clock uncertainty           -0.035     8.931    
    ILOGIC_X0Y22         FDRE (Setup_fdre_C_D)       -0.002     8.929    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rxd_to_mac_reg[5]
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                          -8.529    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 gmii_rtl_rxd[1]
                            (input port clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rxd_to_mac_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (gmii_rtl_rx_clk rise@8.000ns - gmii_rtl_rx_clk rise@0.000ns)
  Data Path Delay:        3.317ns  (logic 3.317ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            5.200ns
  Clock Path Skew:        0.971ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.971ns = ( 8.971 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.200     5.200    
    W10                                               0.000     5.200 r  gmii_rtl_rxd[1] (IN)
                         net (fo=0)                   0.000     5.200    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rxd[1]
    W10                  IBUF (Prop_ibuf_I_O)         0.436     5.636 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/ibuf_data[1].gmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     5.636    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rxd_ibuf_1
    IDELAY_X0Y18         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.881     8.517 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rxdata_bus[1].delay_gmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     8.517    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rxd_delay[1]
    ILOGIC_X0Y18         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rxd_to_mac_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_rx_clk rise edge)
                                                      8.000     8.000 r  
    T9                                                0.000     8.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.218     8.218 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.179     8.397    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFIO_X0Y2           BUFIO (Prop_bufio_I_O)       0.483     8.880 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufio_gmii_rx_clk/O
                         net (fo=10, routed)          0.091     8.971    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_bufio
    ILOGIC_X0Y18         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rxd_to_mac_reg[1]/C
                         clock pessimism              0.000     8.971    
                         clock uncertainty           -0.035     8.936    
    ILOGIC_X0Y18         FDRE (Setup_fdre_C_D)       -0.002     8.934    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rxd_to_mac_reg[1]
  -------------------------------------------------------------------
                         required time                          8.934    
                         arrival time                          -8.517    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 gmii_rtl_rxd[4]
                            (input port clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rxd_to_mac_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (gmii_rtl_rx_clk rise@8.000ns - gmii_rtl_rx_clk rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 3.312ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            5.200ns
  Clock Path Skew:        0.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.966ns = ( 8.966 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.200     5.200    
    Y8                                                0.000     5.200 r  gmii_rtl_rxd[4] (IN)
                         net (fo=0)                   0.000     5.200    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rxd[4]
    Y8                   IBUF (Prop_ibuf_I_O)         0.431     5.631 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/ibuf_data[4].gmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     5.631    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rxd_ibuf_4
    IDELAY_X0Y21         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.881     8.512 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rxdata_bus[4].delay_gmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     8.512    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rxd_delay[4]
    ILOGIC_X0Y21         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rxd_to_mac_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_rx_clk rise edge)
                                                      8.000     8.000 r  
    T9                                                0.000     8.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.218     8.218 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.179     8.397    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFIO_X0Y2           BUFIO (Prop_bufio_I_O)       0.483     8.880 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufio_gmii_rx_clk/O
                         net (fo=10, routed)          0.086     8.966    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_bufio
    ILOGIC_X0Y21         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rxd_to_mac_reg[4]/C
                         clock pessimism              0.000     8.966    
                         clock uncertainty           -0.035     8.931    
    ILOGIC_X0Y21         FDRE (Setup_fdre_C_D)       -0.002     8.929    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rxd_to_mac_reg[4]
  -------------------------------------------------------------------
                         required time                          8.929    
                         arrival time                          -8.512    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 gmii_rtl_rxd[7]
                            (input port clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rxd_to_mac_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (gmii_rtl_rx_clk rise@8.000ns - gmii_rtl_rx_clk rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 3.296ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            5.200ns
  Clock Path Skew:        0.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.964ns = ( 8.964 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.200     5.200    
    Y7                                                0.000     5.200 r  gmii_rtl_rxd[7] (IN)
                         net (fo=0)                   0.000     5.200    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rxd[7]
    Y7                   IBUF (Prop_ibuf_I_O)         0.416     5.616 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/ibuf_data[7].gmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     5.616    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rxd_ibuf_7
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.881     8.496 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rxdata_bus[7].delay_gmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     8.496    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rxd_delay[7]
    ILOGIC_X0Y24         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rxd_to_mac_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_rx_clk rise edge)
                                                      8.000     8.000 r  
    T9                                                0.000     8.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.218     8.218 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.179     8.397    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFIO_X0Y2           BUFIO (Prop_bufio_I_O)       0.483     8.880 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufio_gmii_rx_clk/O
                         net (fo=10, routed)          0.084     8.964    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_bufio
    ILOGIC_X0Y24         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rxd_to_mac_reg[7]/C
                         clock pessimism              0.000     8.964    
                         clock uncertainty           -0.035     8.929    
    ILOGIC_X0Y24         FDRE (Setup_fdre_C_D)       -0.002     8.927    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rxd_to_mac_reg[7]
  -------------------------------------------------------------------
                         required time                          8.927    
                         arrival time                          -8.496    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 gmii_rtl_rxd[0]
                            (input port clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rxd_to_mac_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (gmii_rtl_rx_clk rise@8.000ns - gmii_rtl_rx_clk rise@0.000ns)
  Data Path Delay:        3.299ns  (logic 3.299ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            5.200ns
  Clock Path Skew:        0.971ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.971ns = ( 8.971 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.200     5.200    
    W9                                                0.000     5.200 r  gmii_rtl_rxd[0] (IN)
                         net (fo=0)                   0.000     5.200    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rxd[0]
    W9                   IBUF (Prop_ibuf_I_O)         0.419     5.619 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/ibuf_data[0].gmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     5.619    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rxd_ibuf_0
    IDELAY_X0Y17         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.881     8.499 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rxdata_bus[0].delay_gmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     8.499    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rxd_delay[0]
    ILOGIC_X0Y17         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rxd_to_mac_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_rx_clk rise edge)
                                                      8.000     8.000 r  
    T9                                                0.000     8.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.218     8.218 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.179     8.397    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFIO_X0Y2           BUFIO (Prop_bufio_I_O)       0.483     8.880 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufio_gmii_rx_clk/O
                         net (fo=10, routed)          0.091     8.971    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_bufio
    ILOGIC_X0Y17         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rxd_to_mac_reg[0]/C
                         clock pessimism              0.000     8.971    
                         clock uncertainty           -0.035     8.936    
    ILOGIC_X0Y17         FDRE (Setup_fdre_C_D)       -0.002     8.934    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rxd_to_mac_reg[0]
  -------------------------------------------------------------------
                         required time                          8.934    
                         arrival time                          -8.499    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 gmii_rtl_rx_dv
                            (input port clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rx_dv_to_mac_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (gmii_rtl_rx_clk rise@8.000ns - gmii_rtl_rx_clk rise@0.000ns)
  Data Path Delay:        3.290ns  (logic 3.290ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            5.200ns
  Clock Path Skew:        0.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.964ns = ( 8.964 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.200     5.200    
    U10                                               0.000     5.200 r  gmii_rtl_rx_dv (IN)
                         net (fo=0)                   0.000     5.200    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_dv
    U10                  IBUF (Prop_ibuf_I_O)         0.410     5.610 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_dv_ibuf_i/O
                         net (fo=1, routed)           0.000     5.610    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_dv_ibuf
    IDELAY_X0Y25         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.881     8.490 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/delay_gmii_rx_dv/DATAOUT
                         net (fo=1, routed)           0.000     8.490    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_dv_delay
    ILOGIC_X0Y25         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rx_dv_to_mac_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_rx_clk rise edge)
                                                      8.000     8.000 r  
    T9                                                0.000     8.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.218     8.218 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.179     8.397    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFIO_X0Y2           BUFIO (Prop_bufio_I_O)       0.483     8.880 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufio_gmii_rx_clk/O
                         net (fo=10, routed)          0.084     8.964    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_bufio
    ILOGIC_X0Y25         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rx_dv_to_mac_reg/C
                         clock pessimism              0.000     8.964    
                         clock uncertainty           -0.035     8.929    
    ILOGIC_X0Y25         FDRE (Setup_fdre_C_D)       -0.002     8.927    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rx_dv_to_mac_reg
  -------------------------------------------------------------------
                         required time                          8.927    
                         arrival time                          -8.490    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.445ns  (required time - arrival time)
  Source:                 gmii_rtl_rxd[6]
                            (input port clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rxd_to_mac_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (gmii_rtl_rx_clk rise@8.000ns - gmii_rtl_rx_clk rise@0.000ns)
  Data Path Delay:        3.282ns  (logic 3.282ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            5.200ns
  Clock Path Skew:        0.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.964ns = ( 8.964 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.200     5.200    
    Y6                                                0.000     5.200 r  gmii_rtl_rxd[6] (IN)
                         net (fo=0)                   0.000     5.200    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rxd[6]
    Y6                   IBUF (Prop_ibuf_I_O)         0.401     5.601 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/ibuf_data[6].gmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     5.601    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rxd_ibuf_6
    IDELAY_X0Y23         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      2.881     8.482 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rxdata_bus[6].delay_gmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     8.482    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rxd_delay[6]
    ILOGIC_X0Y23         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rxd_to_mac_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_rx_clk rise edge)
                                                      8.000     8.000 r  
    T9                                                0.000     8.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.218     8.218 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.179     8.397    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFIO_X0Y2           BUFIO (Prop_bufio_I_O)       0.483     8.880 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufio_gmii_rx_clk/O
                         net (fo=10, routed)          0.084     8.964    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_bufio
    ILOGIC_X0Y23         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rxd_to_mac_reg[6]/C
                         clock pessimism              0.000     8.964    
                         clock uncertainty           -0.035     8.929    
    ILOGIC_X0Y23         FDRE (Setup_fdre_C_D)       -0.002     8.927    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rxd_to_mac_reg[6]
  -------------------------------------------------------------------
                         required time                          8.927    
                         arrival time                          -8.482    
  -------------------------------------------------------------------
                         slack                                  0.445    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_wr_data_d1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rtl_rx_clk rise@0.000ns - gmii_rtl_rx_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.780%)  route 0.248ns (60.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.339ns
    Source Clock Delay      (SCD):    0.797ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.206     0.424    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.092     0.516 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.281     0.797    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_mac_aclk
    SLICE_X8Y19          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_wr_data_d1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.164     0.961 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_wr_data_d1_reg[19]/Q
                         net (fo=1, routed)           0.248     1.210    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/dina[19]
    RAMB36_X0Y2          RAMB36E1                                     r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[19]
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.407     0.407 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.311     0.718    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.254     0.973 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.366     1.339    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/clka
    RAMB36_X0Y2          RAMB36E1                                     r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.477     0.862    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[19])
                                                      0.296     1.158    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_wr_data_d1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rtl_rx_clk rise@0.000ns - gmii_rtl_rx_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.398%)  route 0.252ns (60.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.339ns
    Source Clock Delay      (SCD):    0.797ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.206     0.424    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.092     0.516 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.281     0.797    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_mac_aclk
    SLICE_X8Y19          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_wr_data_d1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.164     0.961 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_wr_data_d1_reg[24]/Q
                         net (fo=1, routed)           0.252     1.214    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/dina[24]
    RAMB36_X0Y2          RAMB36E1                                     r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[24]
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.407     0.407 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.311     0.718    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.254     0.973 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.366     1.339    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/clka
    RAMB36_X0Y2          RAMB36E1                                     r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.477     0.862    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[24])
                                                      0.296     1.158    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rtl_rx_clk rise@0.000ns - gmii_rtl_rx_clk rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.113%)  route 0.298ns (67.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.329ns
    Source Clock Delay      (SCD):    0.798ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.206     0.424    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.092     0.516 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.282     0.798    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_mac_aclk
    SLICE_X19Y22         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y22         FDRE (Prop_fdre_C_Q)         0.141     0.939 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[7]/Q
                         net (fo=1, routed)           0.298     1.237    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst/dina[7]
    RAMB36_X0Y4          RAMB36E1                                     r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.407     0.407 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.311     0.718    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.254     0.973 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.356     1.329    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst/clka
    RAMB36_X0Y4          RAMB36E1                                     r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.456     0.873    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.296     1.169    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_wr_data_d1_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIPBDIP[3]
                            (rising edge-triggered cell RAMB36E1 clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rtl_rx_clk rise@0.000ns - gmii_rtl_rx_clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.148ns (39.123%)  route 0.230ns (60.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.339ns
    Source Clock Delay      (SCD):    0.796ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.206     0.424    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.092     0.516 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.280     0.796    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_mac_aclk
    SLICE_X8Y20          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_wr_data_d1_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.148     0.944 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_wr_data_d1_reg[35]/Q
                         net (fo=1, routed)           0.230     1.175    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/dina[35]
    RAMB36_X0Y2          RAMB36E1                                     r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIPBDIP[3]
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.407     0.407 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.311     0.718    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.254     0.973 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.366     1.339    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/clka
    RAMB36_X0Y2          RAMB36E1                                     r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.477     0.862    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIPBDIP[3])
                                                      0.242     1.104    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rtl_rx_clk rise@0.000ns - gmii_rtl_rx_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.291%)  route 0.270ns (65.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    0.810ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.206     0.424    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.092     0.516 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.294     0.810    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X23Y40         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.141     0.951 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/Q
                         net (fo=25, routed)          0.270     1.222    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/A0
    SLICE_X22Y41         RAMD64E                                      r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.407     0.407 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.311     0.718    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.254     0.973 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.331     1.304    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/WCLK
    SLICE_X22Y41         RAMD64E                                      r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.477     0.826    
    SLICE_X22Y41         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.136    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rtl_rx_clk rise@0.000ns - gmii_rtl_rx_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.291%)  route 0.270ns (65.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    0.810ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.206     0.424    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.092     0.516 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.294     0.810    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X23Y40         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.141     0.951 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/Q
                         net (fo=25, routed)          0.270     1.222    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/A0
    SLICE_X22Y41         RAMD64E                                      r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.407     0.407 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.311     0.718    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.254     0.973 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.331     1.304    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/WCLK
    SLICE_X22Y41         RAMD64E                                      r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.477     0.826    
    SLICE_X22Y41         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.136    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rtl_rx_clk rise@0.000ns - gmii_rtl_rx_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.291%)  route 0.270ns (65.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    0.810ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.206     0.424    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.092     0.516 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.294     0.810    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X23Y40         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.141     0.951 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/Q
                         net (fo=25, routed)          0.270     1.222    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/A0
    SLICE_X22Y41         RAMD64E                                      r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.407     0.407 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.311     0.718    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.254     0.973 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.331     1.304    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/WCLK
    SLICE_X22Y41         RAMD64E                                      r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.477     0.826    
    SLICE_X22Y41         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.136    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rtl_rx_clk rise@0.000ns - gmii_rtl_rx_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.291%)  route 0.270ns (65.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    0.810ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.206     0.424    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.092     0.516 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.294     0.810    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X23Y40         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.141     0.951 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[0]/Q
                         net (fo=25, routed)          0.270     1.222    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/A0
    SLICE_X22Y41         RAMD64E                                      r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.407     0.407 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.311     0.718    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.254     0.973 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.331     1.304    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/WCLK
    SLICE_X22Y41         RAMD64E                                      r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.477     0.826    
    SLICE_X22Y41         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.136    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rtl_rx_clk rise@0.000ns - gmii_rtl_rx_clk rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.826%)  route 0.316ns (69.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.329ns
    Source Clock Delay      (SCD):    0.798ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.206     0.424    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.092     0.516 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.282     0.798    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_mac_aclk
    SLICE_X19Y22         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y22         FDRE (Prop_fdre_C_Q)         0.141     0.939 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[16]/Q
                         net (fo=1, routed)           0.316     1.256    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst/dina[16]
    RAMB36_X0Y4          RAMB36E1                                     r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[16]
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.407     0.407 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.311     0.718    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.254     0.973 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.356     1.329    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst/clka
    RAMB36_X0Y4          RAMB36E1                                     r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.456     0.873    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[16])
                                                      0.296     1.169    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rtl_rx_clk rise@0.000ns - gmii_rtl_rx_clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.099%)  route 0.220ns (60.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    0.810ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.206     0.424    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.092     0.516 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.294     0.810    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X23Y40         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.141     0.951 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/Q
                         net (fo=25, routed)          0.220     1.171    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/A2
    SLICE_X22Y42         RAMD64E                                      r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.407     0.407 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.311     0.718    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.254     0.973 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.331     1.304    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X22Y42         RAMD64E                                      r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.477     0.826    
    SLICE_X22Y42         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.080    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gmii_rtl_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { gmii_rtl_rx_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFR/I              n/a            3.174         8.000       4.826      BUFR_X0Y2     pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/I
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y2   pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y4   pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFIO/I             n/a            1.666         8.000       6.334      BUFIO_X0Y2    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufio_gmii_rx_clk/I
Min Period        n/a     FDRE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y25  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rx_dv_to_mac_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y27  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rx_er_to_mac_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y17  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rxd_to_mac_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y18  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rxd_to_mac_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y19  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rxd_to_mac_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y20  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rxd_to_mac_reg[3]/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X22Y41  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X22Y41  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X22Y41  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X22Y41  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X22Y41  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X22Y41  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X22Y41  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X22Y41  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X18Y41  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X18Y41  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X22Y41  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X22Y41  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X22Y41  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X22Y41  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X22Y41  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X22Y41  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X22Y41  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X22Y41  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X18Y41  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X18Y41  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  gmii_rtl_tx_clk
  To Clock:  gmii_rtl_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.099ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__24/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rtl_tx_clk rise@8.000ns - gmii_rtl_tx_clk rise@0.000ns)
  Data Path Delay:        6.629ns  (logic 0.518ns (7.814%)  route 6.111ns (92.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.604ns = ( 12.604 - 8.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.205     3.280    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     3.381 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.838     5.219    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_gmii_mii_clk
    SLICE_X2Y6           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.518     5.737 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/Q
                         net (fo=82, routed)          6.111    11.847    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable
    SLICE_X25Y36         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__24/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     8.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.006    10.946    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    11.037 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.567    12.604    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X25Y36         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__24/C
                         clock pessimism              0.458    13.063    
                         clock uncertainty           -0.035    13.027    
    SLICE_X25Y36         FDRE (Setup_fdre_C_D)       -0.081    12.946    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__24
  -------------------------------------------------------------------
                         required time                         12.946    
                         arrival time                         -11.847    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.119ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__33/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rtl_tx_clk rise@8.000ns - gmii_rtl_tx_clk rise@0.000ns)
  Data Path Delay:        6.629ns  (logic 0.518ns (7.814%)  route 6.111ns (92.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.604ns = ( 12.604 - 8.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.205     3.280    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     3.381 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.838     5.219    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_gmii_mii_clk
    SLICE_X2Y6           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.518     5.737 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/Q
                         net (fo=82, routed)          6.111    11.847    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable
    SLICE_X25Y36         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__33/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     8.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.006    10.946    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    11.037 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.567    12.604    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X25Y36         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__33/C
                         clock pessimism              0.458    13.063    
                         clock uncertainty           -0.035    13.027    
    SLICE_X25Y36         FDRE (Setup_fdre_C_D)       -0.061    12.966    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__33
  -------------------------------------------------------------------
                         required time                         12.966    
                         arrival time                         -11.847    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.137ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rtl_tx_clk rise@8.000ns - gmii_rtl_tx_clk rise@0.000ns)
  Data Path Delay:        6.252ns  (logic 0.518ns (8.285%)  route 5.734ns (91.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.617ns = ( 12.617 - 8.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.205     3.280    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     3.381 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.746     5.127    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_axi_clk
    SLICE_X12Y31         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.518     5.645 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/Q
                         net (fo=346, routed)         5.734    11.379    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/early_underrun_reg_0
    SLICE_X14Y4          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     8.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.006    10.946    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    11.037 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.580    12.617    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X14Y4          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[0]/C
                         clock pessimism              0.458    13.076    
                         clock uncertainty           -0.035    13.040    
    SLICE_X14Y4          FDRE (Setup_fdre_C_R)       -0.524    12.516    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[0]
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                         -11.379    
  -------------------------------------------------------------------
                         slack                                  1.137    

Slack (MET) :             1.137ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rtl_tx_clk rise@8.000ns - gmii_rtl_tx_clk rise@0.000ns)
  Data Path Delay:        6.252ns  (logic 0.518ns (8.285%)  route 5.734ns (91.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.617ns = ( 12.617 - 8.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.205     3.280    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     3.381 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.746     5.127    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_axi_clk
    SLICE_X12Y31         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.518     5.645 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/Q
                         net (fo=346, routed)         5.734    11.379    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/early_underrun_reg_0
    SLICE_X14Y4          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     8.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.006    10.946    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    11.037 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.580    12.617    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X14Y4          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[1]/C
                         clock pessimism              0.458    13.076    
                         clock uncertainty           -0.035    13.040    
    SLICE_X14Y4          FDRE (Setup_fdre_C_R)       -0.524    12.516    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[1]
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                         -11.379    
  -------------------------------------------------------------------
                         slack                                  1.137    

Slack (MET) :             1.137ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rtl_tx_clk rise@8.000ns - gmii_rtl_tx_clk rise@0.000ns)
  Data Path Delay:        6.252ns  (logic 0.518ns (8.285%)  route 5.734ns (91.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.617ns = ( 12.617 - 8.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.205     3.280    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     3.381 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.746     5.127    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_axi_clk
    SLICE_X12Y31         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.518     5.645 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/Q
                         net (fo=346, routed)         5.734    11.379    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/early_underrun_reg_0
    SLICE_X14Y4          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     8.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.006    10.946    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    11.037 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.580    12.617    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X14Y4          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[2]/C
                         clock pessimism              0.458    13.076    
                         clock uncertainty           -0.035    13.040    
    SLICE_X14Y4          FDRE (Setup_fdre_C_R)       -0.524    12.516    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[2]
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                         -11.379    
  -------------------------------------------------------------------
                         slack                                  1.137    

Slack (MET) :             1.232ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rtl_tx_clk rise@8.000ns - gmii_rtl_tx_clk rise@0.000ns)
  Data Path Delay:        6.252ns  (logic 0.518ns (8.285%)  route 5.734ns (91.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.617ns = ( 12.617 - 8.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.205     3.280    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     3.381 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.746     5.127    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_axi_clk
    SLICE_X12Y31         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.518     5.645 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/Q
                         net (fo=346, routed)         5.734    11.379    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/early_underrun_reg_0
    SLICE_X15Y4          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     8.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.006    10.946    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    11.037 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.580    12.617    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X15Y4          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[0]/C
                         clock pessimism              0.458    13.076    
                         clock uncertainty           -0.035    13.040    
    SLICE_X15Y4          FDRE (Setup_fdre_C_R)       -0.429    12.611    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         12.611    
                         arrival time                         -11.379    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.232ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rtl_tx_clk rise@8.000ns - gmii_rtl_tx_clk rise@0.000ns)
  Data Path Delay:        6.252ns  (logic 0.518ns (8.285%)  route 5.734ns (91.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.617ns = ( 12.617 - 8.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.205     3.280    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     3.381 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.746     5.127    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_axi_clk
    SLICE_X12Y31         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.518     5.645 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/Q
                         net (fo=346, routed)         5.734    11.379    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/early_underrun_reg_0
    SLICE_X15Y4          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     8.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.006    10.946    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    11.037 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.580    12.617    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X15Y4          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[1]/C
                         clock pessimism              0.458    13.076    
                         clock uncertainty           -0.035    13.040    
    SLICE_X15Y4          FDRE (Setup_fdre_C_R)       -0.429    12.611    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         12.611    
                         arrival time                         -11.379    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.232ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rtl_tx_clk rise@8.000ns - gmii_rtl_tx_clk rise@0.000ns)
  Data Path Delay:        6.252ns  (logic 0.518ns (8.285%)  route 5.734ns (91.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.617ns = ( 12.617 - 8.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.205     3.280    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     3.381 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.746     5.127    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_axi_clk
    SLICE_X12Y31         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.518     5.645 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/Q
                         net (fo=346, routed)         5.734    11.379    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/early_underrun_reg_0
    SLICE_X15Y4          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     8.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.006    10.946    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    11.037 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.580    12.617    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X15Y4          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[6]/C
                         clock pessimism              0.458    13.076    
                         clock uncertainty           -0.035    13.040    
    SLICE_X15Y4          FDRE (Setup_fdre_C_R)       -0.429    12.611    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         12.611    
                         arrival time                         -11.379    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.232ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rtl_tx_clk rise@8.000ns - gmii_rtl_tx_clk rise@0.000ns)
  Data Path Delay:        6.252ns  (logic 0.518ns (8.285%)  route 5.734ns (91.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.617ns = ( 12.617 - 8.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.205     3.280    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     3.381 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.746     5.127    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_axi_clk
    SLICE_X12Y31         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.518     5.645 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/Q
                         net (fo=346, routed)         5.734    11.379    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/early_underrun_reg_0
    SLICE_X15Y4          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     8.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.006    10.946    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    11.037 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.580    12.617    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X15Y4          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[7]/C
                         clock pessimism              0.458    13.076    
                         clock uncertainty           -0.035    13.040    
    SLICE_X15Y4          FDRE (Setup_fdre_C_R)       -0.429    12.611    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         12.611    
                         arrival time                         -11.379    
  -------------------------------------------------------------------
                         slack                                  1.232    

Slack (MET) :             1.248ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rtl_tx_clk rise@8.000ns - gmii_rtl_tx_clk rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 0.518ns (8.435%)  route 5.623ns (91.565%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.617ns = ( 12.617 - 8.000 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.205     3.280    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     3.381 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.746     5.127    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_axi_clk
    SLICE_X12Y31         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.518     5.645 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/Q
                         net (fo=346, routed)         5.623    11.268    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/early_underrun_reg_0
    SLICE_X14Y5          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     8.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.006    10.946    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    11.037 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.580    12.617    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X14Y5          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[3]/C
                         clock pessimism              0.458    13.076    
                         clock uncertainty           -0.035    13.040    
    SLICE_X14Y5          FDRE (Setup_fdre_C_R)       -0.524    12.516    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[3]
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                         -11.268    
  -------------------------------------------------------------------
                         slack                                  1.248    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rtl_tx_clk rise@0.000ns - gmii_rtl_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.674     0.976    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.002 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.592     1.594    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X27Y1          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y1          FDRE (Prop_fdre_C_Q)         0.141     1.735 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_0_reg[3]/Q
                         net (fo=1, routed)           0.056     1.791    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_0_reg_n_0_[3]
    SLICE_X27Y1          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.731     1.223    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.252 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.860     2.112    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X27Y1          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_reg[3]/C
                         clock pessimism             -0.518     1.594    
    SLICE_X27Y1          FDRE (Hold_fdre_C_D)         0.076     1.670    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/sync_rst0_reg/C
                            (rising edge-triggered cell FDSE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/sync_rst1_reg/D
                            (rising edge-triggered cell FDSE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rtl_tx_clk rise@0.000ns - gmii_rtl_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.674     0.976    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.002 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.563     1.565    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/ClkB
    SLICE_X33Y7          FDSE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/sync_rst0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDSE (Prop_fdse_C_Q)         0.141     1.706 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/sync_rst0_reg/Q
                         net (fo=1, routed)           0.056     1.762    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/sync_rst0
    SLICE_X33Y7          FDSE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/sync_rst1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.731     1.223    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.252 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.829     2.081    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/ClkB
    SLICE_X33Y7          FDSE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/sync_rst1_reg/C
                         clock pessimism             -0.516     1.565    
    SLICE_X33Y7          FDSE (Hold_fdse_C_D)         0.075     1.640    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/sync_rst1_reg
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rtl_tx_clk rise@0.000ns - gmii_rtl_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.674     0.976    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.002 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.588     1.590    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/tx_axi_clk
    SLICE_X19Y31         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDRE (Prop_fdre_C_Q)         0.141     1.731 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.787    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/data_sync0
    SLICE_X19Y31         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.731     1.223    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.252 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.856     2.108    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/tx_axi_clk
    SLICE_X19Y31         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1/C
                         clock pessimism             -0.518     1.590    
    SLICE_X19Y31         FDRE (Hold_fdre_C_D)         0.075     1.665    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/CONFIG_SELECT.REG1_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/CONFIG_SELECT.REG2_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rtl_tx_clk rise@0.000ns - gmii_rtl_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.674     0.976    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.002 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.618     1.620    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/tx_axi_clk
    SLICE_X1Y31          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/CONFIG_SELECT.REG1_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141     1.761 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/CONFIG_SELECT.REG1_OUT_reg/Q
                         net (fo=1, routed)           0.056     1.817    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/REG1_OUT__0
    SLICE_X1Y31          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/CONFIG_SELECT.REG2_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.731     1.223    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.252 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.886     2.138    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/tx_axi_clk
    SLICE_X1Y31          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/CONFIG_SELECT.REG2_OUT_reg/C
                         clock pessimism             -0.518     1.620    
    SLICE_X1Y31          FDRE (Hold_fdre_C_D)         0.075     1.695    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/CONFIG_SELECT.REG2_OUT_reg
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/CONFIG_SELECT.SPEED_0_SYNC/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/CONFIG_SELECT.SPEED_0_SYNC/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rtl_tx_clk rise@0.000ns - gmii_rtl_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.674     0.976    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.002 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.588     1.590    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/CONFIG_SELECT.SPEED_0_SYNC/tx_axi_clk
    SLICE_X23Y31         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/CONFIG_SELECT.SPEED_0_SYNC/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.141     1.731 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/CONFIG_SELECT.SPEED_0_SYNC/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.787    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/CONFIG_SELECT.SPEED_0_SYNC/data_sync0
    SLICE_X23Y31         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/CONFIG_SELECT.SPEED_0_SYNC/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.731     1.223    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.252 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.854     2.106    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/CONFIG_SELECT.SPEED_0_SYNC/tx_axi_clk
    SLICE_X23Y31         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/CONFIG_SELECT.SPEED_0_SYNC/data_sync_reg1/C
                         clock pessimism             -0.516     1.590    
    SLICE_X23Y31         FDRE (Hold_fdre_C_D)         0.075     1.665    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/CONFIG_SELECT.SPEED_0_SYNC/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/sync_rst0_reg/C
                            (rising edge-triggered cell FDSE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/sync_rst1_reg/D
                            (rising edge-triggered cell FDSE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rtl_tx_clk rise@0.000ns - gmii_rtl_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.674     0.976    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.002 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.549     1.551    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/ClkB
    SLICE_X43Y24         FDSE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/sync_rst0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDSE (Prop_fdse_C_Q)         0.141     1.692 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/sync_rst0_reg/Q
                         net (fo=1, routed)           0.056     1.748    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/sync_rst0
    SLICE_X43Y24         FDSE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/sync_rst1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.731     1.223    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.252 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.813     2.065    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/ClkB
    SLICE_X43Y24         FDSE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/sync_rst1_reg/C
                         clock pessimism             -0.514     1.551    
    SLICE_X43Y24         FDSE (Hold_fdse_C_D)         0.075     1.626    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/sync_rst1_reg
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/sync_tx_enable/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/sync_tx_enable/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rtl_tx_clk rise@0.000ns - gmii_rtl_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.674     0.976    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.002 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.586     1.588    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/sync_tx_enable/tx_axi_clk
    SLICE_X29Y35         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/sync_tx_enable/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDRE (Prop_fdre_C_Q)         0.141     1.729 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/sync_tx_enable/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.785    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/sync_tx_enable/data_sync0
    SLICE_X29Y35         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/sync_tx_enable/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.731     1.223    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.252 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.853     2.105    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/sync_tx_enable/tx_axi_clk
    SLICE_X29Y35         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/sync_tx_enable/data_sync_reg1/C
                         clock pessimism             -0.517     1.588    
    SLICE_X29Y35         FDRE (Hold_fdre_C_D)         0.075     1.663    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/sync_tx_enable/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/gmii_mii_tx_gen/sync_speed_is_10_100/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/gmii_mii_tx_gen/sync_speed_is_10_100/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rtl_tx_clk rise@0.000ns - gmii_rtl_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.674     0.976    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.002 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.613     1.615    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/gmii_mii_tx_gen/sync_speed_is_10_100/tx_axi_clk
    SLICE_X3Y23          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/gmii_mii_tx_gen/sync_speed_is_10_100/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.756 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/gmii_mii_tx_gen/sync_speed_is_10_100/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.812    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/gmii_mii_tx_gen/sync_speed_is_10_100/data_sync0
    SLICE_X3Y23          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/gmii_mii_tx_gen/sync_speed_is_10_100/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.731     1.223    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.252 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.880     2.132    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/gmii_mii_tx_gen/sync_speed_is_10_100/tx_axi_clk
    SLICE_X3Y23          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/gmii_mii_tx_gen/sync_speed_is_10_100/data_sync_reg1/C
                         clock pessimism             -0.517     1.615    
    SLICE_X3Y23          FDRE (Hold_fdre_C_D)         0.075     1.690    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/gmii_mii_tx_gen/sync_speed_is_10_100/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_STATS.INT_TX_STATUS_VALID_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/STATUS_VALID_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rtl_tx_clk rise@0.000ns - gmii_rtl_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.674     0.976    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.002 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.583     1.585    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X19Y26         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_STATS.INT_TX_STATUS_VALID_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y26         FDRE (Prop_fdre_C_Q)         0.141     1.726 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_STATS.INT_TX_STATUS_VALID_reg/Q
                         net (fo=1, routed)           0.056     1.782    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/INT_TX_STATUS_VALID
    SLICE_X19Y26         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/STATUS_VALID_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.731     1.223    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.252 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.850     2.102    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X19Y26         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/STATUS_VALID_reg/C
                         clock pessimism             -0.517     1.585    
    SLICE_X19Y26         FDRE (Hold_fdre_C_D)         0.075     1.660    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/STATUS_VALID_reg
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/txspeedis10100gen/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/txspeedis10100gen/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rtl_tx_clk rise@0.000ns - gmii_rtl_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.674     0.976    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.002 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.625     1.627    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/txspeedis10100gen/clk
    SLICE_X3Y6           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/txspeedis10100gen/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141     1.768 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/txspeedis10100gen/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.824    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/txspeedis10100gen/data_sync0
    SLICE_X3Y6           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/txspeedis10100gen/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.731     1.223    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.252 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.895     2.147    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/txspeedis10100gen/clk
    SLICE_X3Y6           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/txspeedis10100gen/data_sync_reg1/C
                         clock pessimism             -0.520     1.627    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.075     1.702    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/txspeedis10100gen/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gmii_rtl_tx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { gmii_rtl_tx_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y0     pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y1     pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/xpm_memory_base_inst/gen_blk_box.gen_bb_async.xpm_memory_base_inst/gen_blk_box.gen_bb_async.xpm_memory_base_inst_bram_0/CLKARDCLK
Min Period        n/a     BUFGCTRL/I1         n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/I1
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y13    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_ddr_iob/C
Min Period        n/a     FDRE/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y14    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_en_obuf_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y15    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_er_obuf_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y5     pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y6     pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y7     pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y8     pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[3]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y26     pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/BYTECNTSRL/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y26     pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/BYTECNTSRL/CLK
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X32Y7     pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/async_rst0_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X32Y7     pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/async_rst0_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X32Y7     pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/async_rst1_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X32Y7     pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/async_rst1_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X32Y7     pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/async_rst2_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X32Y7     pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/async_rst2_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X32Y7     pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/async_rst3_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X32Y7     pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/async_rst3_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y26     pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/BYTECNTSRL/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X4Y26     pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/BYTECNTSRL/CLK
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X32Y7     pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/async_rst0_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X32Y7     pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/async_rst0_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X32Y7     pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/async_rst1_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X32Y7     pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/async_rst1_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X32Y7     pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/async_rst2_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X32Y7     pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/async_rst2_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X32Y7     pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/async_rst3_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X32Y7     pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/async_rst3_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pass_through_axi_ethernet_0_refclk_1
  To Clock:  clk_out1_pass_through_axi_ethernet_0_refclk_1

Setup :            0  Failing Endpoints,  Worst Slack        2.404ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.404ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_pass_through_axi_ethernet_0_refclk_1 rise@5.000ns - clk_out1_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns)
  Data Path Delay:        1.825ns  (logic 0.478ns (26.189%)  route 1.347ns (73.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 3.492 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.824    -0.892    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y21          FDPE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDPE (Prop_fdpe_C_Q)         0.478    -0.414 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          1.347     0.933    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X0Y2           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.831 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.660     3.492    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y2           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
                         clock pessimism              0.606     4.098    
                         clock uncertainty           -0.065     4.033    
    SLICE_X0Y2           FDRE (Setup_fdre_C_R)       -0.696     3.337    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          3.337    
                         arrival time                          -0.933    
  -------------------------------------------------------------------
                         slack                                  2.404    

Slack (MET) :             2.404ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_pass_through_axi_ethernet_0_refclk_1 rise@5.000ns - clk_out1_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns)
  Data Path Delay:        1.825ns  (logic 0.478ns (26.189%)  route 1.347ns (73.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 3.492 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.824    -0.892    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y21          FDPE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDPE (Prop_fdpe_C_Q)         0.478    -0.414 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          1.347     0.933    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X0Y2           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.831 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.660     3.492    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y2           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]/C
                         clock pessimism              0.606     4.098    
                         clock uncertainty           -0.065     4.033    
    SLICE_X0Y2           FDRE (Setup_fdre_C_R)       -0.696     3.337    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          3.337    
                         arrival time                          -0.933    
  -------------------------------------------------------------------
                         slack                                  2.404    

Slack (MET) :             2.404ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_pass_through_axi_ethernet_0_refclk_1 rise@5.000ns - clk_out1_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns)
  Data Path Delay:        1.825ns  (logic 0.478ns (26.189%)  route 1.347ns (73.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 3.492 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.824    -0.892    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y21          FDPE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDPE (Prop_fdpe_C_Q)         0.478    -0.414 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          1.347     0.933    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X0Y2           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.831 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.660     3.492    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y2           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]/C
                         clock pessimism              0.606     4.098    
                         clock uncertainty           -0.065     4.033    
    SLICE_X0Y2           FDRE (Setup_fdre_C_R)       -0.696     3.337    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          3.337    
                         arrival time                          -0.933    
  -------------------------------------------------------------------
                         slack                                  2.404    

Slack (MET) :             2.404ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_pass_through_axi_ethernet_0_refclk_1 rise@5.000ns - clk_out1_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns)
  Data Path Delay:        1.825ns  (logic 0.478ns (26.189%)  route 1.347ns (73.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 3.492 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.824    -0.892    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y21          FDPE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDPE (Prop_fdpe_C_Q)         0.478    -0.414 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          1.347     0.933    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X0Y2           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.831 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.660     3.492    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y2           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/C
                         clock pessimism              0.606     4.098    
                         clock uncertainty           -0.065     4.033    
    SLICE_X0Y2           FDRE (Setup_fdre_C_R)       -0.696     3.337    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          3.337    
                         arrival time                          -0.933    
  -------------------------------------------------------------------
                         slack                                  2.404    

Slack (MET) :             2.404ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_pass_through_axi_ethernet_0_refclk_1 rise@5.000ns - clk_out1_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns)
  Data Path Delay:        1.825ns  (logic 0.478ns (26.189%)  route 1.347ns (73.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 3.492 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.824    -0.892    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y21          FDPE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDPE (Prop_fdpe_C_Q)         0.478    -0.414 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          1.347     0.933    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X0Y2           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.831 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.660     3.492    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y2           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
                         clock pessimism              0.606     4.098    
                         clock uncertainty           -0.065     4.033    
    SLICE_X0Y2           FDRE (Setup_fdre_C_R)       -0.696     3.337    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          3.337    
                         arrival time                          -0.933    
  -------------------------------------------------------------------
                         slack                                  2.404    

Slack (MET) :             2.404ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_pass_through_axi_ethernet_0_refclk_1 rise@5.000ns - clk_out1_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns)
  Data Path Delay:        1.825ns  (logic 0.478ns (26.189%)  route 1.347ns (73.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 3.492 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.824    -0.892    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y21          FDPE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDPE (Prop_fdpe_C_Q)         0.478    -0.414 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          1.347     0.933    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X0Y2           FDSE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.831 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.660     3.492    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y2           FDSE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/C
                         clock pessimism              0.606     4.098    
                         clock uncertainty           -0.065     4.033    
    SLICE_X0Y2           FDSE (Setup_fdse_C_S)       -0.696     3.337    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg
  -------------------------------------------------------------------
                         required time                          3.337    
                         arrival time                          -0.933    
  -------------------------------------------------------------------
                         slack                                  2.404    

Slack (MET) :             2.626ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_pass_through_axi_ethernet_0_refclk_1 rise@5.000ns - clk_out1_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 0.478ns (29.812%)  route 1.125ns (70.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 3.492 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.824    -0.892    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y21          FDPE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDPE (Prop_fdpe_C_Q)         0.478    -0.414 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          1.125     0.711    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X0Y1           FDSE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.831 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.660     3.492    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y1           FDSE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
                         clock pessimism              0.606     4.098    
                         clock uncertainty           -0.065     4.033    
    SLICE_X0Y1           FDSE (Setup_fdse_C_S)       -0.696     3.337    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.337    
                         arrival time                          -0.711    
  -------------------------------------------------------------------
                         slack                                  2.626    

Slack (MET) :             2.626ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_pass_through_axi_ethernet_0_refclk_1 rise@5.000ns - clk_out1_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 0.478ns (29.812%)  route 1.125ns (70.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 3.492 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.824    -0.892    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y21          FDPE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDPE (Prop_fdpe_C_Q)         0.478    -0.414 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          1.125     0.711    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X0Y1           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.831 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.660     3.492    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y1           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
                         clock pessimism              0.606     4.098    
                         clock uncertainty           -0.065     4.033    
    SLICE_X0Y1           FDRE (Setup_fdre_C_R)       -0.696     3.337    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          3.337    
                         arrival time                          -0.711    
  -------------------------------------------------------------------
                         slack                                  2.626    

Slack (MET) :             2.626ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_pass_through_axi_ethernet_0_refclk_1 rise@5.000ns - clk_out1_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 0.478ns (29.812%)  route 1.125ns (70.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 3.492 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.824    -0.892    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y21          FDPE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDPE (Prop_fdpe_C_Q)         0.478    -0.414 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          1.125     0.711    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X0Y1           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.831 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.660     3.492    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y1           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/C
                         clock pessimism              0.606     4.098    
                         clock uncertainty           -0.065     4.033    
    SLICE_X0Y1           FDRE (Setup_fdre_C_R)       -0.696     3.337    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          3.337    
                         arrival time                          -0.711    
  -------------------------------------------------------------------
                         slack                                  2.626    

Slack (MET) :             2.626ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_pass_through_axi_ethernet_0_refclk_1 rise@5.000ns - clk_out1_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 0.478ns (29.812%)  route 1.125ns (70.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 3.492 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.824    -0.892    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y21          FDPE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDPE (Prop_fdpe_C_Q)         0.478    -0.414 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=14, routed)          1.125     0.711    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X0Y1           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     1.831 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.660     3.492    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y1           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/C
                         clock pessimism              0.606     4.098    
                         clock uncertainty           -0.065     4.033    
    SLICE_X0Y1           FDRE (Setup_fdre_C_R)       -0.696     3.337    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.337    
                         arrival time                          -0.711    
  -------------------------------------------------------------------
                         slack                                  2.626    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]_inv/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns - clk_out1_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.626    -0.606    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y1           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.164    -0.442 f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/Q
                         net (fo=1, routed)           0.051    -0.390    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[11]
    SLICE_X1Y1           LUT6 (Prop_lut6_I0_O)        0.045    -0.345 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_inv_i_1/O
                         net (fo=1, routed)           0.000    -0.345    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt[12]_inv_i_1_n_0
    SLICE_X1Y1           FDSE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.896    -0.844    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X1Y1           FDSE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]_inv/C
                         clock pessimism              0.251    -0.593    
    SLICE_X1Y1           FDSE (Hold_fdse_C_D)         0.091    -0.502    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]_inv
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns - clk_out1_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.615    -0.617    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y21          FDPE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDPE (Prop_fdpe_C_Q)         0.164    -0.453 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/Q
                         net (fo=1, routed)           0.056    -0.397    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync_reg0
    SLICE_X0Y21          FDPE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.883    -0.857    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y21          FDPE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/C
                         clock pessimism              0.240    -0.617    
    SLICE_X0Y21          FDPE (Hold_fdpe_C_D)         0.060    -0.557    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns - clk_out1_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.078%)  route 0.152ns (51.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.626    -0.606    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X1Y1           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/Q
                         net (fo=2, routed)           0.152    -0.312    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[3]
    SLICE_X0Y2           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.896    -0.844    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y2           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]/C
                         clock pessimism              0.254    -0.590    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.085    -0.505    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns - clk_out1_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.626    -0.606    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X1Y1           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/Q
                         net (fo=2, routed)           0.128    -0.337    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[9]
    SLICE_X0Y1           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.896    -0.844    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y1           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
                         clock pessimism              0.251    -0.593    
    SLICE_X0Y1           FDRE (Hold_fdre_C_D)         0.052    -0.541    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns - clk_out1_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.626    -0.606    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y1           FDSE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDSE (Prop_fdse_C_Q)         0.164    -0.442 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/Q
                         net (fo=2, routed)           0.121    -0.320    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[0]
    SLICE_X0Y1           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.896    -0.844    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y1           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/C
                         clock pessimism              0.238    -0.606    
    SLICE_X0Y1           FDRE (Hold_fdre_C_D)         0.063    -0.543    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns - clk_out1_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.626    -0.606    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y2           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[7]/Q
                         net (fo=2, routed)           0.121    -0.320    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[7]
    SLICE_X0Y2           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.896    -0.844    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y2           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
                         clock pessimism              0.238    -0.606    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.060    -0.546    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns - clk_out1_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.626    -0.606    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y2           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.148    -0.458 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[8]/Q
                         net (fo=2, routed)           0.113    -0.344    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[8]
    SLICE_X1Y1           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.896    -0.844    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X1Y1           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]/C
                         clock pessimism              0.254    -0.590    
    SLICE_X1Y1           FDRE (Hold_fdre_C_D)         0.017    -0.573    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns - clk_out1_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.626    -0.606    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X1Y1           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.128    -0.478 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/Q
                         net (fo=2, routed)           0.134    -0.344    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg_n_0_[2]
    SLICE_X1Y1           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.896    -0.844    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X1Y1           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
                         clock pessimism              0.238    -0.606    
    SLICE_X1Y1           FDRE (Hold_fdre_C_D)         0.012    -0.594    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns - clk_out1_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.615    -0.617    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y21          FDPE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDPE (Prop_fdpe_C_Q)         0.148    -0.469 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/Q
                         net (fo=1, routed)           0.119    -0.349    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync_reg1
    SLICE_X0Y21          FDPE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.883    -0.857    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y21          FDPE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/C
                         clock pessimism              0.240    -0.617    
    SLICE_X0Y21          FDPE (Hold_fdpe_C_D)         0.000    -0.617    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                          0.617    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns - clk_out1_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.615    -0.617    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y21          FDPE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDPE (Prop_fdpe_C_Q)         0.164    -0.453 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3/Q
                         net (fo=1, routed)           0.170    -0.282    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync_reg3
    SLICE_X0Y21          FDPE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.883    -0.857    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y21          FDPE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                         clock pessimism              0.240    -0.617    
    SLICE_X0Y21          FDPE (Hold_fdpe_C_D)         0.064    -0.553    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.270    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pass_through_axi_ethernet_0_refclk_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/REFCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y19   pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X0Y1       pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X0Y1       pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X0Y1       pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X1Y1       pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]_inv/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X0Y1       pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X1Y1       pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X1Y1       pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X0Y1       pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X0Y1       pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y1       pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y1       pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y1       pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y1       pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X1Y1       pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]_inv/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X1Y1       pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]_inv/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y1       pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y1       pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X0Y1       pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X0Y1       pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y1       pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y1       pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y1       pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y1       pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[11]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X1Y1       pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]_inv/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X1Y1       pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[12]_inv/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y1       pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y1       pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pass_through_axi_ethernet_0_refclk_1
  To Clock:  clk_out2_pass_through_axi_ethernet_0_refclk_1

Setup :            0  Failing Endpoints,  Worst Slack        1.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.065ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__24/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@8.000ns - clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns)
  Data Path Delay:        6.629ns  (logic 0.518ns (7.814%)  route 6.111ns (92.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 6.623 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.146    -2.570    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.469 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.838    -0.631    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_gmii_mii_clk
    SLICE_X2Y6           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.518    -0.113 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/Q
                         net (fo=82, routed)          6.111     5.998    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable
    SLICE_X25Y36         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__24/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.728 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.740    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.831 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133     4.964    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     5.055 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.567     6.623    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X25Y36         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__24/C
                         clock pessimism              0.590     7.213    
                         clock uncertainty           -0.069     7.143    
    SLICE_X25Y36         FDRE (Setup_fdre_C_D)       -0.081     7.062    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__24
  -------------------------------------------------------------------
                         required time                          7.062    
                         arrival time                          -5.998    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.085ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__33/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@8.000ns - clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns)
  Data Path Delay:        6.629ns  (logic 0.518ns (7.814%)  route 6.111ns (92.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 6.623 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.146    -2.570    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.469 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.838    -0.631    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_gmii_mii_clk
    SLICE_X2Y6           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.518    -0.113 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/Q
                         net (fo=82, routed)          6.111     5.998    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable
    SLICE_X25Y36         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__33/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.728 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.740    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.831 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133     4.964    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     5.055 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.567     6.623    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X25Y36         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__33/C
                         clock pessimism              0.590     7.213    
                         clock uncertainty           -0.069     7.143    
    SLICE_X25Y36         FDRE (Setup_fdre_C_D)       -0.061     7.082    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__33
  -------------------------------------------------------------------
                         required time                          7.082    
                         arrival time                          -5.998    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@8.000ns - clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns)
  Data Path Delay:        6.252ns  (logic 0.518ns (8.285%)  route 5.734ns (91.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 6.636 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.146    -2.570    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.469 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.746    -0.723    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_axi_clk
    SLICE_X12Y31         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.205 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/Q
                         net (fo=346, routed)         5.734     5.529    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/early_underrun_reg_0
    SLICE_X14Y4          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.728 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.740    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.831 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133     4.964    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     5.055 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.580     6.636    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X14Y4          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[0]/C
                         clock pessimism              0.590     7.226    
                         clock uncertainty           -0.069     7.156    
    SLICE_X14Y4          FDRE (Setup_fdre_C_R)       -0.524     6.632    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[0]
  -------------------------------------------------------------------
                         required time                          6.632    
                         arrival time                          -5.529    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@8.000ns - clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns)
  Data Path Delay:        6.252ns  (logic 0.518ns (8.285%)  route 5.734ns (91.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 6.636 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.146    -2.570    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.469 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.746    -0.723    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_axi_clk
    SLICE_X12Y31         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.205 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/Q
                         net (fo=346, routed)         5.734     5.529    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/early_underrun_reg_0
    SLICE_X14Y4          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.728 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.740    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.831 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133     4.964    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     5.055 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.580     6.636    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X14Y4          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[1]/C
                         clock pessimism              0.590     7.226    
                         clock uncertainty           -0.069     7.156    
    SLICE_X14Y4          FDRE (Setup_fdre_C_R)       -0.524     6.632    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[1]
  -------------------------------------------------------------------
                         required time                          6.632    
                         arrival time                          -5.529    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@8.000ns - clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns)
  Data Path Delay:        6.252ns  (logic 0.518ns (8.285%)  route 5.734ns (91.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 6.636 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.146    -2.570    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.469 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.746    -0.723    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_axi_clk
    SLICE_X12Y31         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.205 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/Q
                         net (fo=346, routed)         5.734     5.529    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/early_underrun_reg_0
    SLICE_X14Y4          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.728 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.740    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.831 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133     4.964    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     5.055 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.580     6.636    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X14Y4          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[2]/C
                         clock pessimism              0.590     7.226    
                         clock uncertainty           -0.069     7.156    
    SLICE_X14Y4          FDRE (Setup_fdre_C_R)       -0.524     6.632    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[2]
  -------------------------------------------------------------------
                         required time                          6.632    
                         arrival time                          -5.529    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.198ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@8.000ns - clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns)
  Data Path Delay:        6.252ns  (logic 0.518ns (8.285%)  route 5.734ns (91.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 6.636 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.146    -2.570    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.469 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.746    -0.723    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_axi_clk
    SLICE_X12Y31         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.205 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/Q
                         net (fo=346, routed)         5.734     5.529    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/early_underrun_reg_0
    SLICE_X15Y4          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.728 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.740    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.831 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133     4.964    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     5.055 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.580     6.636    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X15Y4          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[0]/C
                         clock pessimism              0.590     7.226    
                         clock uncertainty           -0.069     7.156    
    SLICE_X15Y4          FDRE (Setup_fdre_C_R)       -0.429     6.727    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                          6.727    
                         arrival time                          -5.529    
  -------------------------------------------------------------------
                         slack                                  1.198    

Slack (MET) :             1.198ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@8.000ns - clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns)
  Data Path Delay:        6.252ns  (logic 0.518ns (8.285%)  route 5.734ns (91.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 6.636 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.146    -2.570    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.469 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.746    -0.723    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_axi_clk
    SLICE_X12Y31         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.205 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/Q
                         net (fo=346, routed)         5.734     5.529    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/early_underrun_reg_0
    SLICE_X15Y4          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.728 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.740    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.831 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133     4.964    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     5.055 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.580     6.636    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X15Y4          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[1]/C
                         clock pessimism              0.590     7.226    
                         clock uncertainty           -0.069     7.156    
    SLICE_X15Y4          FDRE (Setup_fdre_C_R)       -0.429     6.727    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                          6.727    
                         arrival time                          -5.529    
  -------------------------------------------------------------------
                         slack                                  1.198    

Slack (MET) :             1.198ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@8.000ns - clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns)
  Data Path Delay:        6.252ns  (logic 0.518ns (8.285%)  route 5.734ns (91.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 6.636 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.146    -2.570    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.469 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.746    -0.723    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_axi_clk
    SLICE_X12Y31         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.205 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/Q
                         net (fo=346, routed)         5.734     5.529    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/early_underrun_reg_0
    SLICE_X15Y4          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.728 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.740    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.831 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133     4.964    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     5.055 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.580     6.636    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X15Y4          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[6]/C
                         clock pessimism              0.590     7.226    
                         clock uncertainty           -0.069     7.156    
    SLICE_X15Y4          FDRE (Setup_fdre_C_R)       -0.429     6.727    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                          6.727    
                         arrival time                          -5.529    
  -------------------------------------------------------------------
                         slack                                  1.198    

Slack (MET) :             1.198ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@8.000ns - clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns)
  Data Path Delay:        6.252ns  (logic 0.518ns (8.285%)  route 5.734ns (91.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 6.636 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.146    -2.570    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.469 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.746    -0.723    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_axi_clk
    SLICE_X12Y31         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.205 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/Q
                         net (fo=346, routed)         5.734     5.529    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/early_underrun_reg_0
    SLICE_X15Y4          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.728 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.740    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.831 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133     4.964    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     5.055 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.580     6.636    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X15Y4          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[7]/C
                         clock pessimism              0.590     7.226    
                         clock uncertainty           -0.069     7.156    
    SLICE_X15Y4          FDRE (Setup_fdre_C_R)       -0.429     6.727    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_reg[7]
  -------------------------------------------------------------------
                         required time                          6.727    
                         arrival time                          -5.529    
  -------------------------------------------------------------------
                         slack                                  1.198    

Slack (MET) :             1.214ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@8.000ns - clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 0.518ns (8.435%)  route 5.623ns (91.565%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 6.636 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.146    -2.570    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.469 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.746    -0.723    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_axi_clk
    SLICE_X12Y31         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.205 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/Q
                         net (fo=346, routed)         5.623     5.418    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/early_underrun_reg_0
    SLICE_X14Y5          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.728 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.740    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.831 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133     4.964    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     5.055 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.580     6.636    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X14Y5          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[3]/C
                         clock pessimism              0.590     7.226    
                         clock uncertainty           -0.069     7.156    
    SLICE_X14Y5          FDRE (Setup_fdre_C_R)       -0.524     6.632    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[3]
  -------------------------------------------------------------------
                         required time                          6.632    
                         arrival time                          -5.418    
  -------------------------------------------------------------------
                         slack                                  1.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/frame_size_bin_control2[13].frame_size_stats2/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns - clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.315%)  route 0.170ns (54.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.030    -1.201    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.175 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.590    -0.586    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/tx_gmii_mii_clk
    SLICE_X13Y32         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[13]/Q
                         net (fo=2, routed)           0.170    -0.274    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/frame_size_bin_control2[13].frame_size_stats2/sync_inc_vector/increment_vector
    SLICE_X13Y33         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/frame_size_bin_control2[13].frame_size_stats2/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.858    -0.882    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/frame_size_bin_control2[13].frame_size_stats2/sync_inc_vector/ref_clk
    SLICE_X13Y33         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/frame_size_bin_control2[13].frame_size_stats2/sync_inc_vector/data_sync_reg0/C
                         clock pessimism              0.509    -0.373    
    SLICE_X13Y33         FDRE (Hold_fdre_C_D)         0.046    -0.327    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/frame_size_bin_control2[13].frame_size_stats2/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/tx_byte_counter/accumulator_gray_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/tx_byte_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns - clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.148ns (56.958%)  route 0.112ns (43.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.030    -1.201    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.175 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.626    -0.550    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/tx_byte_counter/stat_clk
    SLICE_X2Y47          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/tx_byte_counter/accumulator_gray_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.148    -0.402 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/tx_byte_counter/accumulator_gray_reg[7]/Q
                         net (fo=1, routed)           0.112    -0.290    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/tx_byte_counter/accum_gray_resync[7].sync_accum_gray_i/Q[0]
    SLICE_X3Y46          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/tx_byte_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.895    -0.845    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/tx_byte_counter/accum_gray_resync[7].sync_accum_gray_i/ref_clk
    SLICE_X3Y46          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/tx_byte_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg0/C
                         clock pessimism              0.509    -0.336    
    SLICE_X3Y46          FDRE (Hold_fdre_C_D)        -0.007    -0.343    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/tx_byte_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/tx_byte_counter/accumulator_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/tx_byte_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns - clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.164ns (51.891%)  route 0.152ns (48.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.030    -1.201    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.175 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.626    -0.550    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/tx_byte_counter/stat_clk
    SLICE_X2Y47          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/tx_byte_counter/accumulator_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.164    -0.386 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/tx_byte_counter/accumulator_gray_reg[2]/Q
                         net (fo=1, routed)           0.152    -0.233    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/tx_byte_counter/accum_gray_resync[2].sync_accum_gray_i/Q[0]
    SLICE_X1Y48          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/tx_byte_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.896    -0.844    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/tx_byte_counter/accum_gray_resync[2].sync_accum_gray_i/ref_clk
    SLICE_X1Y48          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/tx_byte_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync_reg0/C
                         clock pessimism              0.509    -0.335    
    SLICE_X1Y48          FDRE (Hold_fdre_C_D)         0.046    -0.289    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/tx_byte_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/frame_size_bin_control2[16].frame_size_stats2/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns - clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.074%)  route 0.184ns (52.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.884ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.030    -1.201    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.175 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.590    -0.586    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/tx_gmii_mii_clk
    SLICE_X10Y32         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[16]/Q
                         net (fo=2, routed)           0.184    -0.237    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/frame_size_bin_control2[16].frame_size_stats2/sync_inc_vector/increment_vector
    SLICE_X10Y31         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/frame_size_bin_control2[16].frame_size_stats2/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.856    -0.884    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/frame_size_bin_control2[16].frame_size_stats2/sync_inc_vector/ref_clk
    SLICE_X10Y31         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/frame_size_bin_control2[16].frame_size_stats2/sync_inc_vector/data_sync_reg0/C
                         clock pessimism              0.509    -0.375    
    SLICE_X10Y31         FDRE (Hold_fdre_C_D)         0.075    -0.300    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/frame_size_bin_control2[16].frame_size_stats2/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/accum_lower_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns - clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.595%)  route 0.117ns (45.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.590    -0.642    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/stats_ref_clk
    SLICE_X28Y43         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/accum_lower_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.501 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/accum_lower_reg[21]/Q
                         net (fo=2, routed)           0.117    -0.383    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst/D
    SLICE_X26Y43         RAMD64E                                      r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.859    -0.881    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst/WCLK
    SLICE_X26Y43         RAMD64E                                      r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst/SP/CLK
                         clock pessimism              0.275    -0.606    
    SLICE_X26Y43         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.460    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/accum_lower_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[25].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns - clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.595%)  route 0.117ns (45.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.590    -0.642    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/stats_ref_clk
    SLICE_X28Y44         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/accum_lower_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.501 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/accum_lower_reg[25]/Q
                         net (fo=2, routed)           0.117    -0.383    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[25].RAM64X1D_inst/D
    SLICE_X26Y44         RAMD64E                                      r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[25].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.859    -0.881    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[25].RAM64X1D_inst/WCLK
    SLICE_X26Y44         RAMD64E                                      r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[25].RAM64X1D_inst/SP/CLK
                         clock pessimism              0.275    -0.606    
    SLICE_X26Y44         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.460    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[25].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/accum_upper_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns - clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.965%)  route 0.116ns (45.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.563    -0.669    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/stats_ref_clk
    SLICE_X35Y40         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/accum_upper_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.528 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/accum_upper_reg[9]/Q
                         net (fo=2, routed)           0.116    -0.412    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/D
    SLICE_X32Y40         RAMD64E                                      r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.829    -0.911    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/WCLK
    SLICE_X32Y40         RAMD64E                                      r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/SP/CLK
                         clock pessimism              0.275    -0.636    
    SLICE_X32Y40         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.490    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/accum_upper_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[61].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns - clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.965%)  route 0.116ns (45.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.564    -0.668    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/stats_ref_clk
    SLICE_X35Y45         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/accum_upper_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.527 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/accum_upper_reg[29]/Q
                         net (fo=2, routed)           0.116    -0.411    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[61].RAM64X1D_inst/D
    SLICE_X32Y45         RAMD64E                                      r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[61].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.830    -0.910    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[61].RAM64X1D_inst/WCLK
    SLICE_X32Y45         RAMD64E                                      r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[61].RAM64X1D_inst/SP/CLK
                         clock pessimism              0.275    -0.635    
    SLICE_X32Y45         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.489    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[61].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/accum_upper_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[32].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns - clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.755%)  route 0.117ns (45.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.912ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.562    -0.670    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/stats_ref_clk
    SLICE_X35Y38         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/accum_upper_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.529 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/accum_upper_reg[0]/Q
                         net (fo=2, routed)           0.117    -0.412    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[32].RAM64X1D_inst/D
    SLICE_X32Y38         RAMD64E                                      r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[32].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.828    -0.912    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[32].RAM64X1D_inst/WCLK
    SLICE_X32Y38         RAMD64E                                      r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[32].RAM64X1D_inst/SP/CLK
                         clock pessimism              0.275    -0.637    
    SLICE_X32Y38         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.491    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[32].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/accum_upper_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[40].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns - clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.042%)  route 0.115ns (44.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.563    -0.669    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/stats_ref_clk
    SLICE_X35Y40         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/accum_upper_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.528 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/accum_upper_reg[8]/Q
                         net (fo=2, routed)           0.115    -0.412    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[40].RAM64X1D_inst/D
    SLICE_X32Y40         RAMD64E                                      r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[40].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.829    -0.911    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[40].RAM64X1D_inst/WCLK
    SLICE_X32Y40         RAMD64E                                      r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[40].RAM64X1D_inst/SP/CLK
                         clock pessimism              0.275    -0.636    
    SLICE_X32Y40         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.492    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[40].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_pass_through_axi_ethernet_0_refclk_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y0      pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y1      pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/xpm_memory_base_inst/gen_blk_box.gen_bb_async.xpm_memory_base_inst/gen_blk_box.gen_bb_async.xpm_memory_base_inst_bram_0/CLKARDCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/I0
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y13     pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_ddr_iob/C
Min Period        n/a     FDRE/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y14     pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_en_obuf_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y15     pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_er_obuf_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y5      pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y6      pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y7      pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X30Y38     pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X30Y38     pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X30Y38     pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X30Y38     pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X30Y38     pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X30Y38     pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X30Y38     pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X30Y38     pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X26Y40     pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X26Y40     pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X30Y38     pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X30Y38     pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X30Y38     pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X30Y38     pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X30Y38     pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X30Y38     pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X30Y38     pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X30Y38     pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X26Y40     pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X26Y40     pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pass_through_axi_ethernet_0_refclk_1
  To Clock:  clkfbout_pass_through_axi_ethernet_0_refclk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pass_through_axi_ethernet_0_refclk_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y20   pass_through_i/axi_ethernet_0_refclk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pass_through_axi_ethernet_0_refclk_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.297ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.297ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.782ns  (logic 0.642ns (23.080%)  route 2.140ns (76.920%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          2.140     2.658    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X34Y46         LUT6 (Prop_lut6_I3_O)        0.124     2.782 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data[29]_i_1__1/O
                         net (fo=1, routed)           0.000     2.782    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data[29]_i_1__1_n_0
    SLICE_X34Y46         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)        0.079     6.079    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[29]
  -------------------------------------------------------------------
                         required time                          6.079    
                         arrival time                          -2.782    
  -------------------------------------------------------------------
                         slack                                  3.297    

Slack (MET) :             3.316ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.765ns  (logic 0.642ns (23.222%)  route 2.123ns (76.778%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          2.123     2.641    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X34Y46         LUT6 (Prop_lut6_I3_O)        0.124     2.765 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data[24]_i_1__1/O
                         net (fo=1, routed)           0.000     2.765    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data[24]_i_1__1_n_0
    SLICE_X34Y46         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)        0.081     6.081    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[24]
  -------------------------------------------------------------------
                         required time                          6.081    
                         arrival time                          -2.765    
  -------------------------------------------------------------------
                         slack                                  3.316    

Slack (MET) :             3.781ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.250ns  (logic 0.642ns (28.535%)  route 1.608ns (71.465%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.608     2.126    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X31Y45         LUT6 (Prop_lut6_I3_O)        0.124     2.250 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data[23]_i_1__1/O
                         net (fo=1, routed)           0.000     2.250    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data[23]_i_1__1_n_0
    SLICE_X31Y45         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X31Y45         FDRE (Setup_fdre_C_D)        0.031     6.031    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[23]
  -------------------------------------------------------------------
                         required time                          6.031    
                         arrival time                          -2.250    
  -------------------------------------------------------------------
                         slack                                  3.781    

Slack (MET) :             3.795ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.236ns  (logic 0.642ns (28.709%)  route 1.594ns (71.291%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.594     2.112    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X37Y43         LUT6 (Prop_lut6_I3_O)        0.124     2.236 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data[12]_i_1__1/O
                         net (fo=1, routed)           0.000     2.236    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data[12]_i_1__1_n_0
    SLICE_X37Y43         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X37Y43         FDRE (Setup_fdre_C_D)        0.031     6.031    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[12]
  -------------------------------------------------------------------
                         required time                          6.031    
                         arrival time                          -2.236    
  -------------------------------------------------------------------
                         slack                                  3.795    

Slack (MET) :             3.804ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.225ns  (logic 0.642ns (28.859%)  route 1.583ns (71.141%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.583     2.101    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X37Y44         LUT6 (Prop_lut6_I3_O)        0.124     2.225 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data[17]_i_1__1/O
                         net (fo=1, routed)           0.000     2.225    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data[17]_i_1__1_n_0
    SLICE_X37Y44         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X37Y44         FDRE (Setup_fdre_C_D)        0.029     6.029    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[17]
  -------------------------------------------------------------------
                         required time                          6.029    
                         arrival time                          -2.225    
  -------------------------------------------------------------------
                         slack                                  3.804    

Slack (MET) :             3.806ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.225ns  (logic 0.642ns (28.859%)  route 1.583ns (71.141%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.583     2.101    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X37Y44         LUT6 (Prop_lut6_I3_O)        0.124     2.225 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data[1]_i_1__1/O
                         net (fo=1, routed)           0.000     2.225    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data[1]_i_1__1_n_0
    SLICE_X37Y44         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X37Y44         FDRE (Setup_fdre_C_D)        0.031     6.031    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[1]
  -------------------------------------------------------------------
                         required time                          6.031    
                         arrival time                          -2.225    
  -------------------------------------------------------------------
                         slack                                  3.806    

Slack (MET) :             3.807ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.224ns  (logic 0.642ns (28.872%)  route 1.582ns (71.128%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.582     2.100    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X37Y44         LUT6 (Prop_lut6_I3_O)        0.124     2.224 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data[19]_i_1__1/O
                         net (fo=1, routed)           0.000     2.224    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data[19]_i_1__1_n_0
    SLICE_X37Y44         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X37Y44         FDRE (Setup_fdre_C_D)        0.031     6.031    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[19]
  -------------------------------------------------------------------
                         required time                          6.031    
                         arrival time                          -2.224    
  -------------------------------------------------------------------
                         slack                                  3.807    

Slack (MET) :             3.901ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.128ns  (logic 0.580ns (27.258%)  route 1.548ns (72.742%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[21]/C
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[21]/Q
                         net (fo=2, routed)           1.548     2.004    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref[21]
    SLICE_X33Y42         LUT6 (Prop_lut6_I1_O)        0.124     2.128 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data[14]_i_1__1/O
                         net (fo=1, routed)           0.000     2.128    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data[14]_i_1__1_n_0
    SLICE_X33Y42         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X33Y42         FDRE (Setup_fdre_C_D)        0.029     6.029    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[14]
  -------------------------------------------------------------------
                         required time                          6.029    
                         arrival time                          -2.128    
  -------------------------------------------------------------------
                         slack                                  3.901    

Slack (MET) :             3.933ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.099ns  (logic 0.715ns (34.056%)  route 1.384ns (65.944%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[26]/C
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[26]/Q
                         net (fo=2, routed)           1.384     1.803    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref[26]
    SLICE_X37Y44         LUT6 (Prop_lut6_I5_O)        0.296     2.099 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data[26]_i_1__1/O
                         net (fo=1, routed)           0.000     2.099    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data[26]_i_1__1_n_0
    SLICE_X37Y44         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X37Y44         FDRE (Setup_fdre_C_D)        0.032     6.032    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[26]
  -------------------------------------------------------------------
                         required time                          6.032    
                         arrival time                          -2.099    
  -------------------------------------------------------------------
                         slack                                  3.933    

Slack (MET) :             3.948ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.083ns  (logic 0.642ns (30.823%)  route 1.441ns (69.177%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.441     1.959    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X31Y45         LUT6 (Prop_lut6_I3_O)        0.124     2.083 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data[28]_i_1__1/O
                         net (fo=1, routed)           0.000     2.083    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data[28]_i_1__1_n_0
    SLICE_X31Y45         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X31Y45         FDRE (Setup_fdre_C_D)        0.031     6.031    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[28]
  -------------------------------------------------------------------
                         required time                          6.031    
                         arrival time                          -2.083    
  -------------------------------------------------------------------
                         slack                                  3.948    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  gmii_rtl_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.670ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.670ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.235ns  (logic 0.456ns (36.910%)  route 0.779ns (63.090%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/C
    SLICE_X29Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/Q
                         net (fo=3, routed)           0.779     1.235    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_in
    SLICE_X25Y44         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X25Y44         FDRE (Setup_fdre_C_D)       -0.095     5.905    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.235    
  -------------------------------------------------------------------
                         slack                                  4.670    

Slack (MET) :             4.926ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.979ns  (logic 0.456ns (46.563%)  route 0.523ns (53.437%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/C
    SLICE_X23Y49         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/Q
                         net (fo=3, routed)           0.523     0.979    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/filter_enable_reg[0]
    SLICE_X15Y48         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X15Y48         FDRE (Setup_fdre_C_D)       -0.095     5.905    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -0.979    
  -------------------------------------------------------------------
                         slack                                  4.926    

Slack (MET) :             4.969ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.936ns  (logic 0.456ns (48.711%)  route 0.480ns (51.289%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/C
    SLICE_X21Y49         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/Q
                         net (fo=3, routed)           0.480     0.936    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/filter_enable_reg[0]
    SLICE_X17Y49         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X17Y49         FDRE (Setup_fdre_C_D)       -0.095     5.905    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -0.936    
  -------------------------------------------------------------------
                         slack                                  4.969    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.925ns  (logic 0.456ns (49.312%)  route 0.469ns (50.688%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/C
    SLICE_X21Y49         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/Q
                         net (fo=3, routed)           0.469     0.925    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/filter_enable_reg[0]
    SLICE_X19Y49         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X19Y49         FDRE (Setup_fdre_C_D)       -0.095     5.905    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -0.925    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.911ns  (logic 0.456ns (50.066%)  route 0.455ns (49.934%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y45                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/C
    SLICE_X25Y45         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/Q
                         net (fo=2, routed)           0.455     0.911    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0_0
    SLICE_X24Y42         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X24Y42         FDRE (Setup_fdre_C_D)       -0.095     5.905    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -0.911    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             5.131ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.774ns  (logic 0.456ns (58.944%)  route 0.318ns (41.056%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/C
    SLICE_X21Y49         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/Q
                         net (fo=3, routed)           0.318     0.774    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/filter_enable_reg[0]
    SLICE_X21Y47         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X21Y47         FDRE (Setup_fdre_C_D)       -0.095     5.905    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -0.774    
  -------------------------------------------------------------------
                         slack                                  5.131    

Slack (MET) :             6.322ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.461ns  (logic 0.478ns (32.710%)  route 0.983ns (67.290%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[30]/C
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[30]/Q
                         net (fo=2, routed)           0.983     1.461    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/D[0]
    SLICE_X30Y29         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X30Y29         FDRE (Setup_fdre_C_D)       -0.217     7.783    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1]
  -------------------------------------------------------------------
                         required time                          7.783    
                         arrival time                          -1.461    
  -------------------------------------------------------------------
                         slack                                  6.322    

Slack (MET) :             6.624ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.345ns  (logic 0.518ns (38.500%)  route 0.827ns (61.500%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[17]/C
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[17]/Q
                         net (fo=2, routed)           0.827     1.345    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/D[12]
    SLICE_X30Y29         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X30Y29         FDRE (Setup_fdre_C_D)       -0.031     7.969    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[14]
  -------------------------------------------------------------------
                         required time                          7.969    
                         arrival time                          -1.345    
  -------------------------------------------------------------------
                         slack                                  6.624    

Slack (MET) :             6.627ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.345ns  (logic 0.518ns (38.520%)  route 0.827ns (61.480%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[29]/C
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[29]/Q
                         net (fo=2, routed)           0.827     1.345    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/D[1]
    SLICE_X30Y29         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X30Y29         FDRE (Setup_fdre_C_D)       -0.028     7.972    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[2]
  -------------------------------------------------------------------
                         required time                          7.972    
                         arrival time                          -1.345    
  -------------------------------------------------------------------
                         slack                                  6.627    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  gmii_rtl_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.788ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.788ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.165ns  (logic 0.518ns (44.478%)  route 0.647ns (55.522%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[7]/C
    SLICE_X46Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[7]/Q
                         net (fo=1, routed)           0.647     1.165    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus[7]
    SLICE_X44Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X44Y28         FDRE (Setup_fdre_C_D)       -0.047     7.953    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[7]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -1.165    
  -------------------------------------------------------------------
                         slack                                  6.788    

Slack (MET) :             6.806ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.136ns  (logic 0.518ns (45.611%)  route 0.618ns (54.389%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[6]/C
    SLICE_X46Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[6]/Q
                         net (fo=1, routed)           0.618     1.136    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus[6]
    SLICE_X44Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X44Y28         FDRE (Setup_fdre_C_D)       -0.058     7.942    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[6]
  -------------------------------------------------------------------
                         required time                          7.942    
                         arrival time                          -1.136    
  -------------------------------------------------------------------
                         slack                                  6.806    

Slack (MET) :             6.851ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/IFGP_I/reg_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_IFGP_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.106ns  (logic 0.456ns (41.221%)  route 0.650ns (58.779%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/IFGP_I/reg_data_reg[25]/C
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/IFGP_I/reg_data_reg[25]/Q
                         net (fo=2, routed)           0.650     1.106    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_IFGP_CROSS_I/D[6]
    SLICE_X37Y29         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_IFGP_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X37Y29         FDRE (Setup_fdre_C_D)       -0.043     7.957    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_IFGP_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[6]
  -------------------------------------------------------------------
                         required time                          7.957    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                  6.851    

Slack (MET) :             6.956ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.983ns  (logic 0.518ns (52.702%)  route 0.465ns (47.298%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[5]/C
    SLICE_X46Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[5]/Q
                         net (fo=1, routed)           0.465     0.983    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus[5]
    SLICE_X44Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X44Y28         FDRE (Setup_fdre_C_D)       -0.061     7.939    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[5]
  -------------------------------------------------------------------
                         required time                          7.939    
                         arrival time                          -0.983    
  -------------------------------------------------------------------
                         slack                                  6.956    

Slack (MET) :             6.964ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.969ns  (logic 0.456ns (47.046%)  route 0.513ns (52.954%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[10]/C
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[10]/Q
                         net (fo=1, routed)           0.513     0.969    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus[10]
    SLICE_X45Y27         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X45Y27         FDRE (Setup_fdre_C_D)       -0.067     7.933    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[10]
  -------------------------------------------------------------------
                         required time                          7.933    
                         arrival time                          -0.969    
  -------------------------------------------------------------------
                         slack                                  6.964    

Slack (MET) :             6.969ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.938ns  (logic 0.456ns (48.621%)  route 0.482ns (51.379%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[4]/C
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[4]/Q
                         net (fo=1, routed)           0.482     0.938    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus[4]
    SLICE_X44Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X44Y28         FDRE (Setup_fdre_C_D)       -0.093     7.907    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[4]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.938    
  -------------------------------------------------------------------
                         slack                                  6.969    

Slack (MET) :             6.982ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/IFGP_I/reg_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_IFGP_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.956ns  (logic 0.456ns (47.709%)  route 0.500ns (52.291%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/IFGP_I/reg_data_reg[26]/C
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/IFGP_I/reg_data_reg[26]/Q
                         net (fo=2, routed)           0.500     0.956    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_IFGP_CROSS_I/D[5]
    SLICE_X37Y29         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_IFGP_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X37Y29         FDRE (Setup_fdre_C_D)       -0.062     7.938    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_IFGP_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[5]
  -------------------------------------------------------------------
                         required time                          7.938    
                         arrival time                          -0.956    
  -------------------------------------------------------------------
                         slack                                  6.982    

Slack (MET) :             6.984ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/IFGP_I/reg_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_IFGP_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.921ns  (logic 0.456ns (49.507%)  route 0.465ns (50.493%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/IFGP_I/reg_data_reg[31]/C
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/IFGP_I/reg_data_reg[31]/Q
                         net (fo=2, routed)           0.465     0.921    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_IFGP_CROSS_I/D[0]
    SLICE_X37Y29         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_IFGP_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X37Y29         FDRE (Setup_fdre_C_D)       -0.095     7.905    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_IFGP_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[0]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -0.921    
  -------------------------------------------------------------------
                         slack                                  6.984    

Slack (MET) :             6.986ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/IFGP_I/reg_data_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_IFGP_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.922ns  (logic 0.456ns (49.446%)  route 0.466ns (50.554%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/IFGP_I/reg_data_reg[28]/C
    SLICE_X40Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/IFGP_I/reg_data_reg[28]/Q
                         net (fo=2, routed)           0.466     0.922    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_IFGP_CROSS_I/D[3]
    SLICE_X37Y29         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_IFGP_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X37Y29         FDRE (Setup_fdre_C_D)       -0.092     7.908    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_IFGP_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[3]
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                          -0.922    
  -------------------------------------------------------------------
                         slack                                  6.986    

Slack (MET) :             6.986ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.953ns  (logic 0.456ns (47.869%)  route 0.497ns (52.131%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y29                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[15]/C
    SLICE_X44Y29         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[15]/Q
                         net (fo=1, routed)           0.497     0.953    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus[15]
    SLICE_X45Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X45Y28         FDRE (Setup_fdre_C_D)       -0.061     7.939    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[15]
  -------------------------------------------------------------------
                         required time                          7.939    
                         arrival time                          -0.953    
  -------------------------------------------------------------------
                         slack                                  6.986    





---------------------------------------------------------------------------------------------------
From Clock:  gmii_rtl_rx_clk
  To Clock:  gmii_rtl_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.807ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.807ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.098ns  (logic 0.518ns (47.166%)  route 0.580ns (52.834%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/C
    SLICE_X16Y33         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/Q
                         net (fo=2, routed)           0.580     1.098    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/data_in
    SLICE_X19Y31         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X19Y31         FDRE (Setup_fdre_C_D)       -0.095     5.905    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.098    
  -------------------------------------------------------------------
                         slack                                  4.807    

Slack (MET) :             29.062ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/count_set_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        2.967ns  (logic 1.090ns (36.734%)  route 1.877ns (63.266%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y29                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[7]/C
    SLICE_X21Y29         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[7]/Q
                         net (fo=2, routed)           0.864     1.283    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/Q[7]
    SLICE_X21Y29         LUT4 (Prop_lut4_I0_O)        0.299     1.582 f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/count_set_i_6/O
                         net (fo=1, routed)           0.264     1.847    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/count_set_i_6_n_0
    SLICE_X21Y29         LUT6 (Prop_lut6_I0_O)        0.124     1.971 f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/count_set_i_4/O
                         net (fo=1, routed)           0.291     2.262    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/count_set_i_4_n_0
    SLICE_X21Y30         LUT6 (Prop_lut6_I0_O)        0.124     2.386 f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/count_set_i_3/O
                         net (fo=1, routed)           0.458     2.843    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg_2
    SLICE_X23Y27         LUT6 (Prop_lut6_I5_O)        0.124     2.967 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/count_set_i_1/O
                         net (fo=1, routed)           0.000     2.967    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx_n_0
    SLICE_X23Y27         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/count_set_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X23Y27         FDRE (Setup_fdre_C_D)        0.029    32.029    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/count_set_reg
  -------------------------------------------------------------------
                         required time                         32.029    
                         arrival time                          -2.967    
  -------------------------------------------------------------------
                         slack                                 29.062    

Slack (MET) :             30.498ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/pause_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.533ns  (logic 0.718ns (46.839%)  route 0.815ns (53.161%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y29                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[7]/C
    SLICE_X21Y29         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[7]/Q
                         net (fo=2, routed)           0.815     1.234    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/Q[7]
    SLICE_X21Y28         LUT4 (Prop_lut4_I0_O)        0.299     1.533 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.533    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx_n_14
    SLICE_X21Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/pause_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X21Y28         FDRE (Setup_fdre_C_D)        0.031    32.031    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/pause_count_reg[7]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.533    
  -------------------------------------------------------------------
                         slack                                 30.498    

Slack (MET) :             30.577ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/pause_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.452ns  (logic 0.642ns (44.206%)  route 0.810ns (55.794%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y29                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[0]/C
    SLICE_X20Y29         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[0]/Q
                         net (fo=2, routed)           0.810     1.328    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/Q[0]
    SLICE_X21Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.452 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.452    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx_n_21
    SLICE_X21Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/pause_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X21Y28         FDRE (Setup_fdre_C_D)        0.029    32.029    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/pause_count_reg[0]
  -------------------------------------------------------------------
                         required time                         32.029    
                         arrival time                          -1.452    
  -------------------------------------------------------------------
                         slack                                 30.577    

Slack (MET) :             30.605ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/pause_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.472ns  (logic 0.642ns (43.608%)  route 0.830ns (56.392%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y29                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[10]/C
    SLICE_X20Y29         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[10]/Q
                         net (fo=2, routed)           0.830     1.348    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/Q[10]
    SLICE_X22Y31         LUT4 (Prop_lut4_I0_O)        0.124     1.472 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[10]_i_1/O
                         net (fo=1, routed)           0.000     1.472    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx_n_11
    SLICE_X22Y31         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/pause_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X22Y31         FDRE (Setup_fdre_C_D)        0.077    32.077    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/pause_count_reg[10]
  -------------------------------------------------------------------
                         required time                         32.077    
                         arrival time                          -1.472    
  -------------------------------------------------------------------
                         slack                                 30.605    

Slack (MET) :             30.635ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/pause_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.394ns  (logic 0.580ns (41.597%)  route 0.814ns (58.403%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y29                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[4]/C
    SLICE_X21Y29         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[4]/Q
                         net (fo=2, routed)           0.814     1.270    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/Q[4]
    SLICE_X23Y29         LUT4 (Prop_lut4_I0_O)        0.124     1.394 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.394    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx_n_17
    SLICE_X23Y29         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/pause_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X23Y29         FDRE (Setup_fdre_C_D)        0.029    32.029    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/pause_count_reg[4]
  -------------------------------------------------------------------
                         required time                         32.029    
                         arrival time                          -1.394    
  -------------------------------------------------------------------
                         slack                                 30.635    

Slack (MET) :             30.642ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/pause_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.387ns  (logic 0.580ns (41.811%)  route 0.807ns (58.189%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y31                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[11]/C
    SLICE_X21Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[11]/Q
                         net (fo=2, routed)           0.807     1.263    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/Q[11]
    SLICE_X21Y30         LUT4 (Prop_lut4_I0_O)        0.124     1.387 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[11]_i_1/O
                         net (fo=1, routed)           0.000     1.387    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx_n_10
    SLICE_X21Y30         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/pause_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X21Y30         FDRE (Setup_fdre_C_D)        0.029    32.029    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/pause_count_reg[11]
  -------------------------------------------------------------------
                         required time                         32.029    
                         arrival time                          -1.387    
  -------------------------------------------------------------------
                         slack                                 30.642    

Slack (MET) :             30.674ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/pause_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.357ns  (logic 0.773ns (56.978%)  route 0.584ns (43.022%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y29                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[9]/C
    SLICE_X20Y29         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[9]/Q
                         net (fo=2, routed)           0.584     1.062    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/Q[9]
    SLICE_X21Y30         LUT4 (Prop_lut4_I0_O)        0.295     1.357 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.357    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx_n_12
    SLICE_X21Y30         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/pause_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X21Y30         FDRE (Setup_fdre_C_D)        0.031    32.031    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/pause_count_reg[9]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.357    
  -------------------------------------------------------------------
                         slack                                 30.674    

Slack (MET) :             30.801ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/pause_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.230ns  (logic 0.580ns (47.144%)  route 0.650ns (52.856%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y29                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/C
    SLICE_X21Y29         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[1]/Q
                         net (fo=2, routed)           0.650     1.106    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/Q[1]
    SLICE_X21Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.230 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.230    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx_n_20
    SLICE_X21Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/pause_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X21Y28         FDRE (Setup_fdre_C_D)        0.031    32.031    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/pause_count_reg[1]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.230    
  -------------------------------------------------------------------
                         slack                                 30.801    

Slack (MET) :             30.843ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/pause_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             gmii_rtl_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.186ns  (logic 0.580ns (48.889%)  route 0.606ns (51.111%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y29                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/C
    SLICE_X21Y29         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/Q
                         net (fo=2, routed)           0.606     1.062    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/Q[2]
    SLICE_X23Y28         LUT4 (Prop_lut4_I0_O)        0.124     1.186 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.186    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx_n_19
    SLICE_X23Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/pause_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X23Y28         FDRE (Setup_fdre_C_D)        0.029    32.029    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/pause_count_reg[2]
  -------------------------------------------------------------------
                         required time                         32.029    
                         arrival time                          -1.186    
  -------------------------------------------------------------------
                         slack                                 30.843    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out2_pass_through_axi_ethernet_0_refclk_1

Setup :            0  Failing Endpoints,  Worst Slack        1.580ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.580ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        4.373ns  (logic 0.642ns (14.681%)  route 3.731ns (85.319%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/Q
                         net (fo=95, routed)          3.541     4.059    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[16].RAM64X1D_inst/DPRA5
    SLICE_X30Y41         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.124     4.183 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[16].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.190     4.373    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[16].RAM64X1D_inst_n_0
    SLICE_X31Y41         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X31Y41         FDRE (Setup_fdre_C_D)       -0.047     5.953    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[23]
  -------------------------------------------------------------------
                         required time                          5.953    
                         arrival time                          -4.373    
  -------------------------------------------------------------------
                         slack                                  1.580    

Slack (MET) :             1.758ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        4.184ns  (logic 0.580ns (13.864%)  route 3.604ns (86.136%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=101, routed)         2.843     3.299    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[33].RAM64X1D_inst/DPRA0
    SLICE_X34Y38         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     3.423 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[33].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.760     4.184    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[33].RAM64X1D_inst_n_0
    SLICE_X37Y39         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X37Y39         FDRE (Setup_fdre_C_D)       -0.058     5.942    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[40]
  -------------------------------------------------------------------
                         required time                          5.942    
                         arrival time                          -4.184    
  -------------------------------------------------------------------
                         slack                                  1.758    

Slack (MET) :             1.759ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        4.148ns  (logic 0.580ns (13.983%)  route 3.568ns (86.017%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=101, routed)         2.862     3.318    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/DPRA0
    SLICE_X30Y38         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     3.442 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.706     4.148    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst_n_0
    SLICE_X37Y39         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X37Y39         FDRE (Setup_fdre_C_D)       -0.093     5.907    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[17]
  -------------------------------------------------------------------
                         required time                          5.907    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                  1.759    

Slack (MET) :             1.765ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        4.177ns  (logic 0.642ns (15.371%)  route 3.535ns (84.629%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/Q
                         net (fo=95, routed)          2.925     3.443    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[15].RAM64X1D_inst/DPRA5
    SLICE_X30Y41         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.124     3.567 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[15].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.610     4.177    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[15].RAM64X1D_inst_n_0
    SLICE_X31Y41         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X31Y41         FDRE (Setup_fdre_C_D)       -0.058     5.942    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[22]
  -------------------------------------------------------------------
                         required time                          5.942    
                         arrival time                          -4.177    
  -------------------------------------------------------------------
                         slack                                  1.765    

Slack (MET) :             1.785ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        4.153ns  (logic 0.642ns (15.459%)  route 3.511ns (84.541%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=97, routed)          3.178     3.696    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[19].RAM64X1D_inst/DPRA2
    SLICE_X30Y39         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     3.820 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[19].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.333     4.153    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[19].RAM64X1D_inst_n_0
    SLICE_X31Y41         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X31Y41         FDRE (Setup_fdre_C_D)       -0.062     5.938    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[26]
  -------------------------------------------------------------------
                         required time                          5.938    
                         arrival time                          -4.153    
  -------------------------------------------------------------------
                         slack                                  1.785    

Slack (MET) :             1.817ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        4.090ns  (logic 0.642ns (15.695%)  route 3.448ns (84.305%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/Q
                         net (fo=96, routed)          2.760     3.278    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[24].RAM64X1D_inst/DPRA3
    SLICE_X26Y44         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     3.402 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[24].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.689     4.090    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[24].RAM64X1D_inst_n_0
    SLICE_X33Y46         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X33Y46         FDRE (Setup_fdre_C_D)       -0.093     5.907    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[31]
  -------------------------------------------------------------------
                         required time                          5.907    
                         arrival time                          -4.090    
  -------------------------------------------------------------------
                         slack                                  1.817    

Slack (MET) :             1.817ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        4.088ns  (logic 0.642ns (15.703%)  route 3.446ns (84.297%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=97, routed)          2.848     3.366    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[7].RAM64X1D_inst/DPRA2
    SLICE_X26Y39         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     3.490 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[7].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.599     4.088    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[7].RAM64X1D_inst_n_0
    SLICE_X31Y41         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X31Y41         FDRE (Setup_fdre_C_D)       -0.095     5.905    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[14]
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -4.088    
  -------------------------------------------------------------------
                         slack                                  1.817    

Slack (MET) :             1.844ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        4.063ns  (logic 0.580ns (14.277%)  route 3.483ns (85.723%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=101, routed)         2.904     3.360    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[13].RAM64X1D_inst/DPRA0
    SLICE_X26Y41         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     3.484 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[13].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.579     4.063    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[13].RAM64X1D_inst_n_0
    SLICE_X31Y41         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X31Y41         FDRE (Setup_fdre_C_D)       -0.093     5.907    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[20]
  -------------------------------------------------------------------
                         required time                          5.907    
                         arrival time                          -4.063    
  -------------------------------------------------------------------
                         slack                                  1.844    

Slack (MET) :             1.902ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        4.003ns  (logic 0.580ns (14.488%)  route 3.423ns (85.512%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y52                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X39Y52         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=101, routed)         2.906     3.362    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[4].RAM64X1D_inst/DPRA0
    SLICE_X32Y39         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     3.486 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[4].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.518     4.003    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[4].RAM64X1D_inst_n_0
    SLICE_X37Y42         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X37Y42         FDRE (Setup_fdre_C_D)       -0.095     5.905    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[11]
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -4.003    
  -------------------------------------------------------------------
                         slack                                  1.902    

Slack (MET) :             1.940ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        4.020ns  (logic 0.642ns (15.970%)  route 3.378ns (84.030%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=97, routed)          2.768     3.286    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[59].RAM64X1D_inst/DPRA2
    SLICE_X32Y41         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     3.410 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[59].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.610     4.020    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[59].RAM64X1D_inst_n_0
    SLICE_X33Y41         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X33Y41         FDRE (Setup_fdre_C_D)       -0.040     5.960    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[66]
  -------------------------------------------------------------------
                         required time                          5.960    
                         arrival time                          -4.020    
  -------------------------------------------------------------------
                         slack                                  1.940    





---------------------------------------------------------------------------------------------------
From Clock:  gmii_rtl_rx_clk
  To Clock:  clk_out2_pass_through_axi_ethernet_0_refclk_1

Setup :            0  Failing Endpoints,  Worst Slack        4.451ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.451ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.329ns  (logic 0.419ns (31.531%)  route 0.910ns (68.469%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41                                       0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[5]/C
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[5]/Q
                         net (fo=1, routed)           0.910     1.329    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[5].sync_accum_gray_i/Q[0]
    SLICE_X8Y43          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X8Y43          FDRE (Setup_fdre_C_D)       -0.220     5.780    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.780    
                         arrival time                          -1.329    
  -------------------------------------------------------------------
                         slack                                  4.451    

Slack (MET) :             4.616ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.112ns  (logic 0.478ns (43.003%)  route 0.634ns (56.997%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46                                       0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[3]/C
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[3]/Q
                         net (fo=1, routed)           0.634     1.112    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[3].sync_accum_gray_i/Q[0]
    SLICE_X5Y45          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X5Y45          FDRE (Setup_fdre_C_D)       -0.272     5.728    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.728    
                         arrival time                          -1.112    
  -------------------------------------------------------------------
                         slack                                  4.616    

Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/general_statisic_control[22].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.327ns  (logic 0.456ns (34.366%)  route 0.871ns (65.634%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[22]/C
    SLICE_X11Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[22]/Q
                         net (fo=2, routed)           0.871     1.327    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/general_statisic_control[22].general_statisics/sync_inc_vector/increment_vector
    SLICE_X2Y35          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/general_statisic_control[22].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X2Y35          FDRE (Setup_fdre_C_D)       -0.047     5.953    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/general_statisic_control[22].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.953    
                         arrival time                          -1.327    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.740ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[7].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.165ns  (logic 0.456ns (39.138%)  route 0.709ns (60.862%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[7]/C
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[7]/Q
                         net (fo=2, routed)           0.709     1.165    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[7].frame_size_stats1/sync_inc_vector/increment_vector
    SLICE_X3Y35          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[7].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X3Y35          FDRE (Setup_fdre_C_D)       -0.095     5.905    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[7].frame_size_stats1/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.165    
  -------------------------------------------------------------------
                         slack                                  4.740    

Slack (MET) :             4.744ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/general_statisic_control[21].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.986ns  (logic 0.419ns (42.505%)  route 0.567ns (57.495%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[21]/C
    SLICE_X11Y33         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[21]/Q
                         net (fo=2, routed)           0.567     0.986    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/general_statisic_control[21].general_statisics/sync_inc_vector/increment_vector
    SLICE_X7Y34          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/general_statisic_control[21].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X7Y34          FDRE (Setup_fdre_C_D)       -0.270     5.730    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/general_statisic_control[21].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.730    
                         arrival time                          -0.986    
  -------------------------------------------------------------------
                         slack                                  4.744    

Slack (MET) :             4.745ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/general_statisic_control[20].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.208ns  (logic 0.456ns (37.760%)  route 0.752ns (62.240%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[20]/C
    SLICE_X11Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[20]/Q
                         net (fo=2, routed)           0.752     1.208    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/general_statisic_control[20].general_statisics/sync_inc_vector/increment_vector
    SLICE_X2Y37          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/general_statisic_control[20].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X2Y37          FDRE (Setup_fdre_C_D)       -0.047     5.953    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/general_statisic_control[20].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.953    
                         arrival time                          -1.208    
  -------------------------------------------------------------------
                         slack                                  4.745    

Slack (MET) :             4.774ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[5].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.131ns  (logic 0.456ns (40.302%)  route 0.675ns (59.698%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[5]/C
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[5]/Q
                         net (fo=2, routed)           0.675     1.131    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[5].frame_size_stats1/sync_inc_vector/increment_vector
    SLICE_X7Y35          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[5].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X7Y35          FDRE (Setup_fdre_C_D)       -0.095     5.905    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[5].frame_size_stats1/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.131    
  -------------------------------------------------------------------
                         slack                                  4.774    

Slack (MET) :             4.779ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/general_statisic_control[19].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.174ns  (logic 0.456ns (38.826%)  route 0.718ns (61.174%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[19]/C
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[19]/Q
                         net (fo=2, routed)           0.718     1.174    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/general_statisic_control[19].general_statisics/sync_inc_vector/increment_vector
    SLICE_X0Y34          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/general_statisic_control[19].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X0Y34          FDRE (Setup_fdre_C_D)       -0.047     5.953    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/general_statisic_control[19].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.953    
                         arrival time                          -1.174    
  -------------------------------------------------------------------
                         slack                                  4.779    

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/general_statisic_control[26].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.125ns  (logic 0.518ns (46.030%)  route 0.607ns (53.970%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y33                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[26]/C
    SLICE_X10Y33         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[26]/Q
                         net (fo=2, routed)           0.607     1.125    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/general_statisic_control[26].general_statisics/sync_inc_vector/increment_vector
    SLICE_X5Y33          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/general_statisic_control[26].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X5Y33          FDRE (Setup_fdre_C_D)       -0.095     5.905    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/general_statisic_control[26].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.125    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             4.797ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[9].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_pass_through_axi_ethernet_0_refclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.156ns  (logic 0.456ns (39.436%)  route 0.700ns (60.564%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34                                      0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[9]/C
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[9]/Q
                         net (fo=2, routed)           0.700     1.156    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[9].frame_size_stats1/sync_inc_vector/increment_vector
    SLICE_X6Y34          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[9].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X6Y34          FDRE (Setup_fdre_C_D)       -0.047     5.953    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[9].frame_size_stats1/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.953    
                         arrival time                          -1.156    
  -------------------------------------------------------------------
                         slack                                  4.797    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pass_through_axi_ethernet_0_refclk_1
  To Clock:  pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.671ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.655ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_rtl_txd[4]
                            (output port clocked by pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk rise@4.000ns - clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 2.668ns (99.963%)  route 0.001ns (0.037%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        2.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.149ns = ( 5.149 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.146    -2.570    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.469 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.859    -0.610    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y9          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y9          FDRE (Prop_fdre_C_Q)         0.472    -0.138 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[4]/Q
                         net (fo=1, routed)           0.001    -0.137    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf[4]
    Y13                  OBUF (Prop_obuf_I_O)         2.196     2.059 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/obuf_data[4].gmii_txd_obuf_i/O
                         net (fo=0)                   0.000     2.059    gmii_rtl_txd[4]
    Y13                                                               r  gmii_rtl_txd[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.831 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133     0.964    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.055 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.634     2.689    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y13         ODDR (Prop_oddr_C_Q)         0.411     3.100 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_ddr_iob/Q
                         net (fo=1, routed)           0.001     3.101    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_obuf
    Y11                  OBUF (Prop_obuf_I_O)         2.048     5.149 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_obuf_i/O
                         net (fo=0)                   0.000     5.149    gmii_rtl_gtx_clk
    Y11                                                               r  gmii_rtl_gtx_clk (OUT)
                         clock pessimism              0.650     5.799    
                         clock uncertainty           -0.069     5.730    
                         output delay                -2.000     3.730    
  -------------------------------------------------------------------
                         required time                          3.730    
                         arrival time                          -2.059    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_rtl_txd[5]
                            (output port clocked by pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk rise@4.000ns - clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 2.667ns (99.963%)  route 0.001ns (0.037%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        2.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.149ns = ( 5.149 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.146    -2.570    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.469 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.859    -0.610    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y10         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y10         FDRE (Prop_fdre_C_Q)         0.472    -0.138 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[5]/Q
                         net (fo=1, routed)           0.001    -0.137    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf[5]
    Y12                  OBUF (Prop_obuf_I_O)         2.195     2.058 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/obuf_data[5].gmii_txd_obuf_i/O
                         net (fo=0)                   0.000     2.058    gmii_rtl_txd[5]
    Y12                                                               r  gmii_rtl_txd[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.831 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133     0.964    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.055 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.634     2.689    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y13         ODDR (Prop_oddr_C_Q)         0.411     3.100 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_ddr_iob/Q
                         net (fo=1, routed)           0.001     3.101    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_obuf
    Y11                  OBUF (Prop_obuf_I_O)         2.048     5.149 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_obuf_i/O
                         net (fo=0)                   0.000     5.149    gmii_rtl_gtx_clk
    Y11                                                               r  gmii_rtl_gtx_clk (OUT)
                         clock pessimism              0.650     5.799    
                         clock uncertainty           -0.069     5.730    
                         output delay                -2.000     3.730    
  -------------------------------------------------------------------
                         required time                          3.730    
                         arrival time                          -2.058    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             1.692ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_en_obuf_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_rtl_tx_en
                            (output port clocked by pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk rise@4.000ns - clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns)
  Data Path Delay:        2.651ns  (logic 2.650ns (99.962%)  route 0.001ns (0.038%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        2.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.149ns = ( 5.149 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.146    -2.570    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.469 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.856    -0.613    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y14         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_en_obuf_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y14         FDRE (Prop_fdre_C_Q)         0.472    -0.141 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_en_obuf_reg/Q
                         net (fo=1, routed)           0.001    -0.140    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_en_obuf
    W11                  OBUF (Prop_obuf_I_O)         2.178     2.038 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_en_obuf_i/O
                         net (fo=0)                   0.000     2.038    gmii_rtl_tx_en
    W11                                                               r  gmii_rtl_tx_en (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.831 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133     0.964    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.055 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.634     2.689    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y13         ODDR (Prop_oddr_C_Q)         0.411     3.100 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_ddr_iob/Q
                         net (fo=1, routed)           0.001     3.101    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_obuf
    Y11                  OBUF (Prop_obuf_I_O)         2.048     5.149 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_obuf_i/O
                         net (fo=0)                   0.000     5.149    gmii_rtl_gtx_clk
    Y11                                                               r  gmii_rtl_gtx_clk (OUT)
                         clock pessimism              0.650     5.799    
                         clock uncertainty           -0.069     5.730    
                         output delay                -2.000     3.730    
  -------------------------------------------------------------------
                         required time                          3.730    
                         arrival time                          -2.038    
  -------------------------------------------------------------------
                         slack                                  1.692    

Slack (MET) :             1.704ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_rtl_txd[7]
                            (output port clocked by pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk rise@4.000ns - clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns)
  Data Path Delay:        2.636ns  (logic 2.635ns (99.962%)  route 0.001ns (0.038%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        2.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.149ns = ( 5.149 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.146    -2.570    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.469 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.859    -0.610    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y12         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y12         FDRE (Prop_fdre_C_Q)         0.472    -0.138 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[7]/Q
                         net (fo=1, routed)           0.001    -0.137    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf[7]
    T5                   OBUF (Prop_obuf_I_O)         2.163     2.026 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/obuf_data[7].gmii_txd_obuf_i/O
                         net (fo=0)                   0.000     2.026    gmii_rtl_txd[7]
    T5                                                                r  gmii_rtl_txd[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.831 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133     0.964    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.055 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.634     2.689    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y13         ODDR (Prop_oddr_C_Q)         0.411     3.100 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_ddr_iob/Q
                         net (fo=1, routed)           0.001     3.101    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_obuf
    Y11                  OBUF (Prop_obuf_I_O)         2.048     5.149 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_obuf_i/O
                         net (fo=0)                   0.000     5.149    gmii_rtl_gtx_clk
    Y11                                                               r  gmii_rtl_gtx_clk (OUT)
                         clock pessimism              0.650     5.799    
                         clock uncertainty           -0.069     5.730    
                         output delay                -2.000     3.730    
  -------------------------------------------------------------------
                         required time                          3.730    
                         arrival time                          -2.026    
  -------------------------------------------------------------------
                         slack                                  1.704    

Slack (MET) :             1.704ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_er_obuf_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_rtl_tx_er
                            (output port clocked by pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk rise@4.000ns - clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns)
  Data Path Delay:        2.640ns  (logic 2.639ns (99.962%)  route 0.001ns (0.038%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        2.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.149ns = ( 5.149 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.146    -2.570    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.469 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.855    -0.614    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y15         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_er_obuf_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y15         FDRE (Prop_fdre_C_Q)         0.472    -0.142 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_er_obuf_reg/Q
                         net (fo=1, routed)           0.001    -0.141    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_er_obuf
    U8                   OBUF (Prop_obuf_I_O)         2.167     2.026 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_er_obuf_i/O
                         net (fo=0)                   0.000     2.026    gmii_rtl_tx_er
    U8                                                                r  gmii_rtl_tx_er (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.831 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133     0.964    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.055 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.634     2.689    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y13         ODDR (Prop_oddr_C_Q)         0.411     3.100 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_ddr_iob/Q
                         net (fo=1, routed)           0.001     3.101    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_obuf
    Y11                  OBUF (Prop_obuf_I_O)         2.048     5.149 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_obuf_i/O
                         net (fo=0)                   0.000     5.149    gmii_rtl_gtx_clk
    Y11                                                               r  gmii_rtl_gtx_clk (OUT)
                         clock pessimism              0.650     5.799    
                         clock uncertainty           -0.069     5.730    
                         output delay                -2.000     3.730    
  -------------------------------------------------------------------
                         required time                          3.730    
                         arrival time                          -2.026    
  -------------------------------------------------------------------
                         slack                                  1.704    

Slack (MET) :             1.711ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_rtl_txd[3]
                            (output port clocked by pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk rise@4.000ns - clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns)
  Data Path Delay:        2.627ns  (logic 2.626ns (99.962%)  route 0.001ns (0.038%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        2.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.149ns = ( 5.149 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.146    -2.570    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.469 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.860    -0.609    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y8          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y8          FDRE (Prop_fdre_C_Q)         0.472    -0.137 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[3]/Q
                         net (fo=1, routed)           0.001    -0.136    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf[3]
    V11                  OBUF (Prop_obuf_I_O)         2.154     2.019 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/obuf_data[3].gmii_txd_obuf_i/O
                         net (fo=0)                   0.000     2.019    gmii_rtl_txd[3]
    V11                                                               r  gmii_rtl_txd[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.831 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133     0.964    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.055 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.634     2.689    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y13         ODDR (Prop_oddr_C_Q)         0.411     3.100 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_ddr_iob/Q
                         net (fo=1, routed)           0.001     3.101    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_obuf
    Y11                  OBUF (Prop_obuf_I_O)         2.048     5.149 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_obuf_i/O
                         net (fo=0)                   0.000     5.149    gmii_rtl_gtx_clk
    Y11                                                               r  gmii_rtl_gtx_clk (OUT)
                         clock pessimism              0.650     5.799    
                         clock uncertainty           -0.069     5.730    
                         output delay                -2.000     3.730    
  -------------------------------------------------------------------
                         required time                          3.730    
                         arrival time                          -2.019    
  -------------------------------------------------------------------
                         slack                                  1.711    

Slack (MET) :             1.713ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_rtl_txd[2]
                            (output port clocked by pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk rise@4.000ns - clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 2.625ns (99.962%)  route 0.001ns (0.038%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        2.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.149ns = ( 5.149 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.146    -2.570    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.469 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.860    -0.609    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y7          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y7          FDRE (Prop_fdre_C_Q)         0.472    -0.137 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[2]/Q
                         net (fo=1, routed)           0.001    -0.136    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf[2]
    V10                  OBUF (Prop_obuf_I_O)         2.153     2.017 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/obuf_data[2].gmii_txd_obuf_i/O
                         net (fo=0)                   0.000     2.017    gmii_rtl_txd[2]
    V10                                                               r  gmii_rtl_txd[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.831 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133     0.964    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.055 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.634     2.689    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y13         ODDR (Prop_oddr_C_Q)         0.411     3.100 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_ddr_iob/Q
                         net (fo=1, routed)           0.001     3.101    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_obuf
    Y11                  OBUF (Prop_obuf_I_O)         2.048     5.149 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_obuf_i/O
                         net (fo=0)                   0.000     5.149    gmii_rtl_gtx_clk
    Y11                                                               r  gmii_rtl_gtx_clk (OUT)
                         clock pessimism              0.650     5.799    
                         clock uncertainty           -0.069     5.730    
                         output delay                -2.000     3.730    
  -------------------------------------------------------------------
                         required time                          3.730    
                         arrival time                          -2.017    
  -------------------------------------------------------------------
                         slack                                  1.713    

Slack (MET) :             1.747ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_rtl_txd[0]
                            (output port clocked by pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk rise@4.000ns - clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns)
  Data Path Delay:        2.592ns  (logic 2.591ns (99.961%)  route 0.001ns (0.039%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        2.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.149ns = ( 5.149 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.146    -2.570    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.469 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.860    -0.609    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y5          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y5          FDRE (Prop_fdre_C_Q)         0.472    -0.137 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[0]/Q
                         net (fo=1, routed)           0.001    -0.136    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf[0]
    W6                   OBUF (Prop_obuf_I_O)         2.119     1.983 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/obuf_data[0].gmii_txd_obuf_i/O
                         net (fo=0)                   0.000     1.983    gmii_rtl_txd[0]
    W6                                                                r  gmii_rtl_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.831 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133     0.964    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.055 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.634     2.689    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y13         ODDR (Prop_oddr_C_Q)         0.411     3.100 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_ddr_iob/Q
                         net (fo=1, routed)           0.001     3.101    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_obuf
    Y11                  OBUF (Prop_obuf_I_O)         2.048     5.149 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_obuf_i/O
                         net (fo=0)                   0.000     5.149    gmii_rtl_gtx_clk
    Y11                                                               r  gmii_rtl_gtx_clk (OUT)
                         clock pessimism              0.650     5.799    
                         clock uncertainty           -0.069     5.730    
                         output delay                -2.000     3.730    
  -------------------------------------------------------------------
                         required time                          3.730    
                         arrival time                          -1.983    
  -------------------------------------------------------------------
                         slack                                  1.747    

Slack (MET) :             1.753ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_rtl_txd[1]
                            (output port clocked by pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk rise@4.000ns - clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 2.585ns (99.961%)  route 0.001ns (0.039%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        2.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.149ns = ( 5.149 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.146    -2.570    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.469 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.860    -0.609    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y6          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y6          FDRE (Prop_fdre_C_Q)         0.472    -0.137 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[1]/Q
                         net (fo=1, routed)           0.001    -0.136    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf[1]
    V6                   OBUF (Prop_obuf_I_O)         2.113     1.977 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/obuf_data[1].gmii_txd_obuf_i/O
                         net (fo=0)                   0.000     1.977    gmii_rtl_txd[1]
    V6                                                                r  gmii_rtl_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.831 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133     0.964    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.055 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.634     2.689    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y13         ODDR (Prop_oddr_C_Q)         0.411     3.100 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_ddr_iob/Q
                         net (fo=1, routed)           0.001     3.101    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_obuf
    Y11                  OBUF (Prop_obuf_I_O)         2.048     5.149 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_obuf_i/O
                         net (fo=0)                   0.000     5.149    gmii_rtl_gtx_clk
    Y11                                                               r  gmii_rtl_gtx_clk (OUT)
                         clock pessimism              0.650     5.799    
                         clock uncertainty           -0.069     5.730    
                         output delay                -2.000     3.730    
  -------------------------------------------------------------------
                         required time                          3.730    
                         arrival time                          -1.977    
  -------------------------------------------------------------------
                         slack                                  1.753    

Slack (MET) :             1.761ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_rtl_txd[6]
                            (output port clocked by pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk rise@4.000ns - clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 2.578ns (99.961%)  route 0.001ns (0.039%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        2.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.149ns = ( 5.149 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.146    -2.570    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.469 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.859    -0.610    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y11         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[6]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y11         FDRE (Prop_fdre_C_Q)         0.472    -0.138 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[6]/Q
                         net (fo=1, routed)           0.001    -0.137    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf[6]
    U5                   OBUF (Prop_obuf_I_O)         2.106     1.969 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/obuf_data[6].gmii_txd_obuf_i/O
                         net (fo=0)                   0.000     1.969    gmii_rtl_txd[6]
    U5                                                                r  gmii_rtl_txd[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     0.831 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133     0.964    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.055 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.634     2.689    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y13         ODDR (Prop_oddr_C_Q)         0.411     3.100 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_ddr_iob/Q
                         net (fo=1, routed)           0.001     3.101    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_obuf
    Y11                  OBUF (Prop_obuf_I_O)         2.048     5.149 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_obuf_i/O
                         net (fo=0)                   0.000     5.149    gmii_rtl_gtx_clk
    Y11                                                               r  gmii_rtl_gtx_clk (OUT)
                         clock pessimism              0.650     5.799    
                         clock uncertainty           -0.069     5.730    
                         output delay                -2.000     3.730    
  -------------------------------------------------------------------
                         required time                          3.730    
                         arrival time                          -1.969    
  -------------------------------------------------------------------
                         slack                                  1.761    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.655ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_rtl_txd[6]
                            (output port clocked by pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk rise@4.000ns - clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@8.000ns)
  Data Path Delay:        2.424ns  (logic 2.423ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        2.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns = ( 6.041 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.308ns = ( 6.692 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.728 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.740    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.831 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133     4.964    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     5.055 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.637     6.692    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y11         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[6]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y11         FDRE (Prop_fdre_C_Q)         0.449     7.141 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[6]/Q
                         net (fo=1, routed)           0.001     7.142    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf[6]
    U5                   OBUF (Prop_obuf_I_O)         1.974     9.116 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/obuf_data[6].gmii_txd_obuf_i/O
                         net (fo=0)                   0.000     9.116    gmii_rtl_txd[6]
    U5                                                                r  gmii_rtl_txd[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -1.023 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.183    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.284 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.146     1.430    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.531 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.856     3.387    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y13         ODDR (Prop_oddr_C_Q)         0.472     3.859 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_ddr_iob/Q
                         net (fo=1, routed)           0.001     3.860    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_obuf
    Y11                  OBUF (Prop_obuf_I_O)         2.181     6.041 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_obuf_i/O
                         net (fo=0)                   0.000     6.041    gmii_rtl_gtx_clk
    Y11                                                               r  gmii_rtl_gtx_clk (OUT)
                         clock pessimism             -0.650     5.391    
                         clock uncertainty            0.069     5.460    
                         output delay                 2.000     7.460    
  -------------------------------------------------------------------
                         required time                         -7.460    
                         arrival time                           9.116    
  -------------------------------------------------------------------
                         slack                                  1.655    

Slack (MET) :             1.664ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_rtl_txd[1]
                            (output port clocked by pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk rise@4.000ns - clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@8.000ns)
  Data Path Delay:        2.431ns  (logic 2.430ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        2.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns = ( 6.041 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.307ns = ( 6.693 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.728 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.740    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.831 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133     4.964    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     5.055 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.638     6.693    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y6          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y6          FDRE (Prop_fdre_C_Q)         0.449     7.142 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[1]/Q
                         net (fo=1, routed)           0.001     7.143    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf[1]
    V6                   OBUF (Prop_obuf_I_O)         1.981     9.124 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/obuf_data[1].gmii_txd_obuf_i/O
                         net (fo=0)                   0.000     9.124    gmii_rtl_txd[1]
    V6                                                                r  gmii_rtl_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -1.023 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.183    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.284 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.146     1.430    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.531 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.856     3.387    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y13         ODDR (Prop_oddr_C_Q)         0.472     3.859 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_ddr_iob/Q
                         net (fo=1, routed)           0.001     3.860    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_obuf
    Y11                  OBUF (Prop_obuf_I_O)         2.181     6.041 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_obuf_i/O
                         net (fo=0)                   0.000     6.041    gmii_rtl_gtx_clk
    Y11                                                               r  gmii_rtl_gtx_clk (OUT)
                         clock pessimism             -0.650     5.391    
                         clock uncertainty            0.069     5.460    
                         output delay                 2.000     7.460    
  -------------------------------------------------------------------
                         required time                         -7.460    
                         arrival time                           9.124    
  -------------------------------------------------------------------
                         slack                                  1.664    

Slack (MET) :             1.669ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_rtl_txd[0]
                            (output port clocked by pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk rise@4.000ns - clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@8.000ns)
  Data Path Delay:        2.436ns  (logic 2.435ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        2.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns = ( 6.041 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.307ns = ( 6.693 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.728 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.740    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.831 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133     4.964    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     5.055 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.638     6.693    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y5          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y5          FDRE (Prop_fdre_C_Q)         0.449     7.142 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[0]/Q
                         net (fo=1, routed)           0.001     7.143    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf[0]
    W6                   OBUF (Prop_obuf_I_O)         1.986     9.129 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/obuf_data[0].gmii_txd_obuf_i/O
                         net (fo=0)                   0.000     9.129    gmii_rtl_txd[0]
    W6                                                                r  gmii_rtl_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -1.023 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.183    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.284 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.146     1.430    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.531 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.856     3.387    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y13         ODDR (Prop_oddr_C_Q)         0.472     3.859 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_ddr_iob/Q
                         net (fo=1, routed)           0.001     3.860    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_obuf
    Y11                  OBUF (Prop_obuf_I_O)         2.181     6.041 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_obuf_i/O
                         net (fo=0)                   0.000     6.041    gmii_rtl_gtx_clk
    Y11                                                               r  gmii_rtl_gtx_clk (OUT)
                         clock pessimism             -0.650     5.391    
                         clock uncertainty            0.069     5.460    
                         output delay                 2.000     7.460    
  -------------------------------------------------------------------
                         required time                         -7.460    
                         arrival time                           9.129    
  -------------------------------------------------------------------
                         slack                                  1.669    

Slack (MET) :             1.703ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_rtl_txd[2]
                            (output port clocked by pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk rise@4.000ns - clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@8.000ns)
  Data Path Delay:        2.470ns  (logic 2.469ns (99.960%)  route 0.001ns (0.040%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        2.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns = ( 6.041 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.307ns = ( 6.693 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.728 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.740    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.831 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133     4.964    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     5.055 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.638     6.693    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y7          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y7          FDRE (Prop_fdre_C_Q)         0.449     7.142 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[2]/Q
                         net (fo=1, routed)           0.001     7.143    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf[2]
    V10                  OBUF (Prop_obuf_I_O)         2.020     9.163 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/obuf_data[2].gmii_txd_obuf_i/O
                         net (fo=0)                   0.000     9.163    gmii_rtl_txd[2]
    V10                                                               r  gmii_rtl_txd[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -1.023 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.183    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.284 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.146     1.430    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.531 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.856     3.387    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y13         ODDR (Prop_oddr_C_Q)         0.472     3.859 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_ddr_iob/Q
                         net (fo=1, routed)           0.001     3.860    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_obuf
    Y11                  OBUF (Prop_obuf_I_O)         2.181     6.041 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_obuf_i/O
                         net (fo=0)                   0.000     6.041    gmii_rtl_gtx_clk
    Y11                                                               r  gmii_rtl_gtx_clk (OUT)
                         clock pessimism             -0.650     5.391    
                         clock uncertainty            0.069     5.460    
                         output delay                 2.000     7.460    
  -------------------------------------------------------------------
                         required time                         -7.460    
                         arrival time                           9.163    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.704ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_rtl_txd[3]
                            (output port clocked by pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk rise@4.000ns - clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@8.000ns)
  Data Path Delay:        2.472ns  (logic 2.471ns (99.960%)  route 0.001ns (0.040%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        2.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns = ( 6.041 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.307ns = ( 6.693 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.728 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.740    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.831 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133     4.964    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     5.055 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.638     6.693    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y8          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y8          FDRE (Prop_fdre_C_Q)         0.449     7.142 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[3]/Q
                         net (fo=1, routed)           0.001     7.143    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf[3]
    V11                  OBUF (Prop_obuf_I_O)         2.022     9.165 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/obuf_data[3].gmii_txd_obuf_i/O
                         net (fo=0)                   0.000     9.165    gmii_rtl_txd[3]
    V11                                                               r  gmii_rtl_txd[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -1.023 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.183    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.284 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.146     1.430    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.531 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.856     3.387    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y13         ODDR (Prop_oddr_C_Q)         0.472     3.859 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_ddr_iob/Q
                         net (fo=1, routed)           0.001     3.860    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_obuf
    Y11                  OBUF (Prop_obuf_I_O)         2.181     6.041 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_obuf_i/O
                         net (fo=0)                   0.000     6.041    gmii_rtl_gtx_clk
    Y11                                                               r  gmii_rtl_gtx_clk (OUT)
                         clock pessimism             -0.650     5.391    
                         clock uncertainty            0.069     5.460    
                         output delay                 2.000     7.460    
  -------------------------------------------------------------------
                         required time                         -7.460    
                         arrival time                           9.165    
  -------------------------------------------------------------------
                         slack                                  1.704    

Slack (MET) :             1.712ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_er_obuf_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_rtl_tx_er
                            (output port clocked by pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk rise@4.000ns - clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@8.000ns)
  Data Path Delay:        2.484ns  (logic 2.483ns (99.960%)  route 0.001ns (0.040%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        2.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns = ( 6.041 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.312ns = ( 6.688 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.728 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.740    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.831 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133     4.964    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     5.055 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.633     6.688    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y15         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_er_obuf_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y15         FDRE (Prop_fdre_C_Q)         0.449     7.137 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_er_obuf_reg/Q
                         net (fo=1, routed)           0.001     7.138    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_er_obuf
    U8                   OBUF (Prop_obuf_I_O)         2.034     9.172 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_er_obuf_i/O
                         net (fo=0)                   0.000     9.172    gmii_rtl_tx_er
    U8                                                                r  gmii_rtl_tx_er (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -1.023 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.183    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.284 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.146     1.430    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.531 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.856     3.387    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y13         ODDR (Prop_oddr_C_Q)         0.472     3.859 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_ddr_iob/Q
                         net (fo=1, routed)           0.001     3.860    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_obuf
    Y11                  OBUF (Prop_obuf_I_O)         2.181     6.041 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_obuf_i/O
                         net (fo=0)                   0.000     6.041    gmii_rtl_gtx_clk
    Y11                                                               r  gmii_rtl_gtx_clk (OUT)
                         clock pessimism             -0.650     5.391    
                         clock uncertainty            0.069     5.460    
                         output delay                 2.000     7.460    
  -------------------------------------------------------------------
                         required time                         -7.460    
                         arrival time                           9.172    
  -------------------------------------------------------------------
                         slack                                  1.712    

Slack (MET) :             1.712ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_rtl_txd[7]
                            (output port clocked by pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk rise@4.000ns - clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@8.000ns)
  Data Path Delay:        2.481ns  (logic 2.480ns (99.960%)  route 0.001ns (0.040%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        2.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns = ( 6.041 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.308ns = ( 6.692 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.728 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.740    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.831 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133     4.964    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     5.055 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.637     6.692    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y12         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y12         FDRE (Prop_fdre_C_Q)         0.449     7.141 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[7]/Q
                         net (fo=1, routed)           0.001     7.142    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf[7]
    T5                   OBUF (Prop_obuf_I_O)         2.031     9.173 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/obuf_data[7].gmii_txd_obuf_i/O
                         net (fo=0)                   0.000     9.173    gmii_rtl_txd[7]
    T5                                                                r  gmii_rtl_txd[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -1.023 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.183    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.284 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.146     1.430    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.531 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.856     3.387    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y13         ODDR (Prop_oddr_C_Q)         0.472     3.859 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_ddr_iob/Q
                         net (fo=1, routed)           0.001     3.860    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_obuf
    Y11                  OBUF (Prop_obuf_I_O)         2.181     6.041 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_obuf_i/O
                         net (fo=0)                   0.000     6.041    gmii_rtl_gtx_clk
    Y11                                                               r  gmii_rtl_gtx_clk (OUT)
                         clock pessimism             -0.650     5.391    
                         clock uncertainty            0.069     5.460    
                         output delay                 2.000     7.460    
  -------------------------------------------------------------------
                         required time                         -7.460    
                         arrival time                           9.173    
  -------------------------------------------------------------------
                         slack                                  1.712    

Slack (MET) :             1.723ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_en_obuf_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_rtl_tx_en
                            (output port clocked by pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk rise@4.000ns - clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@8.000ns)
  Data Path Delay:        2.495ns  (logic 2.494ns (99.960%)  route 0.001ns (0.040%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        2.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns = ( 6.041 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.311ns = ( 6.689 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.728 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.740    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.831 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133     4.964    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     5.055 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.634     6.689    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y14         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_en_obuf_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y14         FDRE (Prop_fdre_C_Q)         0.449     7.138 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_en_obuf_reg/Q
                         net (fo=1, routed)           0.001     7.139    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_en_obuf
    W11                  OBUF (Prop_obuf_I_O)         2.045     9.184 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_en_obuf_i/O
                         net (fo=0)                   0.000     9.184    gmii_rtl_tx_en
    W11                                                               r  gmii_rtl_tx_en (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -1.023 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.183    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.284 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.146     1.430    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.531 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.856     3.387    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y13         ODDR (Prop_oddr_C_Q)         0.472     3.859 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_ddr_iob/Q
                         net (fo=1, routed)           0.001     3.860    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_obuf
    Y11                  OBUF (Prop_obuf_I_O)         2.181     6.041 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_obuf_i/O
                         net (fo=0)                   0.000     6.041    gmii_rtl_gtx_clk
    Y11                                                               r  gmii_rtl_gtx_clk (OUT)
                         clock pessimism             -0.650     5.391    
                         clock uncertainty            0.069     5.460    
                         output delay                 2.000     7.460    
  -------------------------------------------------------------------
                         required time                         -7.460    
                         arrival time                           9.184    
  -------------------------------------------------------------------
                         slack                                  1.723    

Slack (MET) :             1.744ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_rtl_txd[5]
                            (output port clocked by pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk rise@4.000ns - clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@8.000ns)
  Data Path Delay:        2.512ns  (logic 2.511ns (99.960%)  route 0.001ns (0.040%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        2.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns = ( 6.041 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.308ns = ( 6.692 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.728 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.740    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.831 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133     4.964    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     5.055 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.637     6.692    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y10         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y10         FDRE (Prop_fdre_C_Q)         0.449     7.141 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[5]/Q
                         net (fo=1, routed)           0.001     7.142    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf[5]
    Y12                  OBUF (Prop_obuf_I_O)         2.062     9.204 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/obuf_data[5].gmii_txd_obuf_i/O
                         net (fo=0)                   0.000     9.204    gmii_rtl_txd[5]
    Y12                                                               r  gmii_rtl_txd[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -1.023 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.183    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.284 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.146     1.430    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.531 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.856     3.387    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y13         ODDR (Prop_oddr_C_Q)         0.472     3.859 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_ddr_iob/Q
                         net (fo=1, routed)           0.001     3.860    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_obuf
    Y11                  OBUF (Prop_obuf_I_O)         2.181     6.041 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_obuf_i/O
                         net (fo=0)                   0.000     6.041    gmii_rtl_gtx_clk
    Y11                                                               r  gmii_rtl_gtx_clk (OUT)
                         clock pessimism             -0.650     5.391    
                         clock uncertainty            0.069     5.460    
                         output delay                 2.000     7.460    
  -------------------------------------------------------------------
                         required time                         -7.460    
                         arrival time                           9.204    
  -------------------------------------------------------------------
                         slack                                  1.744    

Slack (MET) :             1.745ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_rtl_txd[4]
                            (output port clocked by pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -4.000ns  (pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk rise@4.000ns - clk_out2_pass_through_axi_ethernet_0_refclk_1 rise@8.000ns)
  Data Path Delay:        2.513ns  (logic 2.512ns (99.960%)  route 0.001ns (0.040%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        2.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns = ( 6.041 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.308ns = ( 6.692 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814     2.728 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     4.740    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.831 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133     4.964    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     5.055 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.637     6.692    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y9          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y9          FDRE (Prop_fdre_C_Q)         0.449     7.141 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[4]/Q
                         net (fo=1, routed)           0.001     7.142    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf[4]
    Y13                  OBUF (Prop_obuf_I_O)         2.063     9.205 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/obuf_data[4].gmii_txd_obuf_i/O
                         net (fo=0)                   0.000     9.205    gmii_rtl_txd[4]
    Y13                                                               r  gmii_rtl_txd[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -1.023 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.183    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.284 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.146     1.430    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.531 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.856     3.387    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y13         ODDR (Prop_oddr_C_Q)         0.472     3.859 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_ddr_iob/Q
                         net (fo=1, routed)           0.001     3.860    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_obuf
    Y11                  OBUF (Prop_obuf_I_O)         2.181     6.041 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_obuf_i/O
                         net (fo=0)                   0.000     6.041    gmii_rtl_gtx_clk
    Y11                                                               r  gmii_rtl_gtx_clk (OUT)
                         clock pessimism             -0.650     5.391    
                         clock uncertainty            0.069     5.460    
                         output delay                 2.000     7.460    
  -------------------------------------------------------------------
                         required time                         -7.460    
                         arrival time                           9.205    
  -------------------------------------------------------------------
                         slack                                  1.745    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gmii_rtl_rx_clk
  To Clock:  gmii_rtl_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.618ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.390ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.618ns  (required time - arrival time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (recovery check against rising-edge clock gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (gmii_rtl_rx_clk rise@8.000ns - gmii_rtl_rx_clk rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 0.518ns (51.665%)  route 0.485ns (48.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.636ns = ( 10.636 - 8.000 ) 
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.510     1.500    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.537     2.036 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.898     2.934    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X12Y36         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.518     3.452 f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.485     3.937    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X14Y35         FDCE                                         f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_rx_clk rise edge)
                                                      8.000     8.000 r  
    T9                                                0.000     8.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.856     8.856 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.459     9.315    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.486     9.801 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.835    10.636    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X14Y35         FDCE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism              0.273    10.909    
                         clock uncertainty           -0.035    10.874    
    SLICE_X14Y35         FDCE (Recov_fdce_C_CLR)     -0.319    10.555    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         10.555    
                         arrival time                          -3.937    
  -------------------------------------------------------------------
                         slack                                  6.618    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (removal check against rising-edge clock gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gmii_rtl_rx_clk rise@0.000ns - gmii_rtl_rx_clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.575%)  route 0.174ns (51.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.804ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.206     0.424    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.092     0.516 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.288     0.804    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X12Y36         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.164     0.968 f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.174     1.142    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X14Y35         FDCE                                         f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.407     0.407 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.311     0.718    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.254     0.973 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.324     1.297    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X14Y35         FDCE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism             -0.477     0.819    
    SLICE_X14Y35         FDCE (Remov_fdce_C_CLR)     -0.067     0.752    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.390    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mdio_rtl_mdio_io
                            (input port)
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_in_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.798ns  (logic 1.058ns (27.871%)  route 2.739ns (72.129%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  mdio_rtl_mdio_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    mdio_rtl_mdio_iobuf/IO
    U7                   IBUF (Prop_ibuf_I_O)         1.058     1.058 r  mdio_rtl_mdio_iobuf/IBUF/O
                         net (fo=1, routed)           2.739     3.798    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_in
    SLICE_X43Y40         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_in_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.493     2.672    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/mdio_enabled.phy/bus2ip_clk
    SLICE_X43Y40         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_in_reg1_reg/C

Slack:                    inf
  Source:                 pass_through_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            pass_through_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.783ns  (logic 0.124ns (4.456%)  route 2.659ns (95.544%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  pass_through_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.009     2.009    pass_through_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X46Y59         LUT1 (Prop_lut1_I0_O)        0.124     2.133 r  pass_through_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.650     2.783    pass_through_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X49Y52         FDRE                                         r  pass_through_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.478     2.657    pass_through_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X49Y52         FDRE                                         r  pass_through_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pass_through_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            pass_through_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.176ns  (logic 0.045ns (3.827%)  route 1.131ns (96.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  pass_through_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.875     0.875    pass_through_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X46Y59         LUT1 (Prop_lut1_I0_O)        0.045     0.920 r  pass_through_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.256     1.176    pass_through_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X49Y52         FDRE                                         r  pass_through_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.825     1.191    pass_through_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X49Y52         FDRE                                         r  pass_through_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mdio_rtl_mdio_io
                            (input port)
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_in_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.540ns  (logic 0.286ns (18.601%)  route 1.253ns (81.399%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  mdio_rtl_mdio_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    mdio_rtl_mdio_iobuf/IO
    U7                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  mdio_rtl_mdio_iobuf/IBUF/O
                         net (fo=1, routed)           1.253     1.540    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_in
    SLICE_X43Y40         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_in_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.828     1.194    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/mdio_enabled.phy/bus2ip_clk
    SLICE_X43Y40         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_in_reg1_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           113 Endpoints
Min Delay           113 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pass_through_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/async_rst0_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.133ns  (logic 0.580ns (11.299%)  route 4.553ns (88.701%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.651     2.945    pass_through_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y52         FDRE                                         r  pass_through_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  pass_through_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          2.140     5.541    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s_axi_aresetn
    SLICE_X28Y15         LUT3 (Prop_lut3_I1_O)        0.124     5.665 f  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s2mm_prmry_reset_out_n_INST_0/O
                         net (fo=53, routed)          2.413     8.078    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/ClkBRst
    SLICE_X47Y22         FDPE                                         f  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/async_rst0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.480     2.659    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/ClkA
    SLICE_X47Y22         FDPE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/async_rst0_reg/C

Slack:                    inf
  Source:                 pass_through_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/async_rst1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.133ns  (logic 0.580ns (11.299%)  route 4.553ns (88.701%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.651     2.945    pass_through_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y52         FDRE                                         r  pass_through_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  pass_through_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          2.140     5.541    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s_axi_aresetn
    SLICE_X28Y15         LUT3 (Prop_lut3_I1_O)        0.124     5.665 f  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s2mm_prmry_reset_out_n_INST_0/O
                         net (fo=53, routed)          2.413     8.078    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/ClkBRst
    SLICE_X47Y22         FDPE                                         f  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/async_rst1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.480     2.659    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/ClkA
    SLICE_X47Y22         FDPE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/async_rst1_reg/C

Slack:                    inf
  Source:                 pass_through_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/async_rst2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.133ns  (logic 0.580ns (11.299%)  route 4.553ns (88.701%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.651     2.945    pass_through_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y52         FDRE                                         r  pass_through_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  pass_through_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          2.140     5.541    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s_axi_aresetn
    SLICE_X28Y15         LUT3 (Prop_lut3_I1_O)        0.124     5.665 f  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s2mm_prmry_reset_out_n_INST_0/O
                         net (fo=53, routed)          2.413     8.078    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/ClkBRst
    SLICE_X47Y22         FDPE                                         f  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/async_rst2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.480     2.659    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/ClkA
    SLICE_X47Y22         FDPE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/async_rst2_reg/C

Slack:                    inf
  Source:                 pass_through_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/async_rst3_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.133ns  (logic 0.580ns (11.299%)  route 4.553ns (88.701%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.651     2.945    pass_through_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y52         FDRE                                         r  pass_through_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  pass_through_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          2.140     5.541    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s_axi_aresetn
    SLICE_X28Y15         LUT3 (Prop_lut3_I1_O)        0.124     5.665 f  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s2mm_prmry_reset_out_n_INST_0/O
                         net (fo=53, routed)          2.413     8.078    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/ClkBRst
    SLICE_X47Y22         FDPE                                         f  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/async_rst3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.480     2.659    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/ClkA
    SLICE_X47Y22         FDPE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/async_rst3_reg/C

Slack:                    inf
  Source:                 pass_through_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/async_rst4_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.133ns  (logic 0.580ns (11.299%)  route 4.553ns (88.701%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.651     2.945    pass_through_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y52         FDRE                                         r  pass_through_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  pass_through_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          2.140     5.541    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s_axi_aresetn
    SLICE_X28Y15         LUT3 (Prop_lut3_I1_O)        0.124     5.665 f  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s2mm_prmry_reset_out_n_INST_0/O
                         net (fo=53, routed)          2.413     8.078    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/ClkBRst
    SLICE_X47Y22         FDPE                                         f  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/async_rst4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.480     2.659    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/ClkA
    SLICE_X47Y22         FDPE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXS_AXSTREAM/ClkA_reset_inst/async_rst4_reg/C

Slack:                    inf
  Source:                 pass_through_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/async_rst0_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.995ns  (logic 0.580ns (11.612%)  route 4.415ns (88.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.651     2.945    pass_through_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y52         FDRE                                         r  pass_through_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  pass_through_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          2.140     5.541    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s_axi_aresetn
    SLICE_X28Y15         LUT3 (Prop_lut3_I1_O)        0.124     5.665 f  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s2mm_prmry_reset_out_n_INST_0/O
                         net (fo=53, routed)          2.274     7.940    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/ClkBRst
    SLICE_X47Y21         FDPE                                         f  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/async_rst0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.482     2.661    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/ClkA
    SLICE_X47Y21         FDPE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/async_rst0_reg/C

Slack:                    inf
  Source:                 pass_through_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/async_rst1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.995ns  (logic 0.580ns (11.612%)  route 4.415ns (88.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.651     2.945    pass_through_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y52         FDRE                                         r  pass_through_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  pass_through_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          2.140     5.541    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s_axi_aresetn
    SLICE_X28Y15         LUT3 (Prop_lut3_I1_O)        0.124     5.665 f  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s2mm_prmry_reset_out_n_INST_0/O
                         net (fo=53, routed)          2.274     7.940    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/ClkBRst
    SLICE_X47Y21         FDPE                                         f  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/async_rst1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.482     2.661    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/ClkA
    SLICE_X47Y21         FDPE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/async_rst1_reg/C

Slack:                    inf
  Source:                 pass_through_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/async_rst2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.995ns  (logic 0.580ns (11.612%)  route 4.415ns (88.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.651     2.945    pass_through_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y52         FDRE                                         r  pass_through_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  pass_through_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          2.140     5.541    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s_axi_aresetn
    SLICE_X28Y15         LUT3 (Prop_lut3_I1_O)        0.124     5.665 f  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s2mm_prmry_reset_out_n_INST_0/O
                         net (fo=53, routed)          2.274     7.940    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/ClkBRst
    SLICE_X47Y21         FDPE                                         f  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/async_rst2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.482     2.661    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/ClkA
    SLICE_X47Y21         FDPE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/async_rst2_reg/C

Slack:                    inf
  Source:                 pass_through_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/async_rst3_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.995ns  (logic 0.580ns (11.612%)  route 4.415ns (88.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.651     2.945    pass_through_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y52         FDRE                                         r  pass_through_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  pass_through_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          2.140     5.541    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s_axi_aresetn
    SLICE_X28Y15         LUT3 (Prop_lut3_I1_O)        0.124     5.665 f  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s2mm_prmry_reset_out_n_INST_0/O
                         net (fo=53, routed)          2.274     7.940    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/ClkBRst
    SLICE_X47Y21         FDPE                                         f  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/async_rst3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.482     2.661    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/ClkA
    SLICE_X47Y21         FDPE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/async_rst3_reg/C

Slack:                    inf
  Source:                 pass_through_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/async_rst4_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.995ns  (logic 0.580ns (11.612%)  route 4.415ns (88.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.651     2.945    pass_through_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y52         FDRE                                         r  pass_through_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  pass_through_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          2.140     5.541    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s_axi_aresetn
    SLICE_X28Y15         LUT3 (Prop_lut3_I1_O)        0.124     5.665 f  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s2mm_prmry_reset_out_n_INST_0/O
                         net (fo=53, routed)          2.274     7.940    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/ClkBRst
    SLICE_X47Y21         FDPE                                         f  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/async_rst4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.482     2.661    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/ClkA
    SLICE_X47Y21         FDPE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/async_rst4_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst0_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.186ns (26.648%)  route 0.512ns (73.352%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.557     0.893    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X39Y16         FDRE                                         r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y16         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/Q
                         net (fo=8, routed)           0.199     1.232    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sig_txd_wr_data_reg[0]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.045     1.277 f  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n_INST_0/O
                         net (fo=27, routed)          0.313     1.590    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/ClkARst
    SLICE_X39Y15         FDPE                                         f  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.823     1.189    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/ClkB
    SLICE_X39Y15         FDPE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst0_reg/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.186ns (26.648%)  route 0.512ns (73.352%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.557     0.893    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X39Y16         FDRE                                         r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y16         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/Q
                         net (fo=8, routed)           0.199     1.232    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sig_txd_wr_data_reg[0]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.045     1.277 f  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n_INST_0/O
                         net (fo=27, routed)          0.313     1.590    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/ClkARst
    SLICE_X39Y15         FDPE                                         f  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.823     1.189    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/ClkB
    SLICE_X39Y15         FDPE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst1_reg/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst2_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.186ns (26.648%)  route 0.512ns (73.352%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.557     0.893    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X39Y16         FDRE                                         r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y16         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/Q
                         net (fo=8, routed)           0.199     1.232    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sig_txd_wr_data_reg[0]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.045     1.277 f  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n_INST_0/O
                         net (fo=27, routed)          0.313     1.590    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/ClkARst
    SLICE_X39Y15         FDPE                                         f  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.823     1.189    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/ClkB
    SLICE_X39Y15         FDPE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst2_reg/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst3_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.186ns (26.648%)  route 0.512ns (73.352%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.557     0.893    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X39Y16         FDRE                                         r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y16         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/Q
                         net (fo=8, routed)           0.199     1.232    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sig_txd_wr_data_reg[0]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.045     1.277 f  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n_INST_0/O
                         net (fo=27, routed)          0.313     1.590    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/ClkARst
    SLICE_X39Y15         FDPE                                         f  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.823     1.189    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/ClkB
    SLICE_X39Y15         FDPE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst3_reg/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst4_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.186ns (26.648%)  route 0.512ns (73.352%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.557     0.893    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X39Y16         FDRE                                         r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y16         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/Q
                         net (fo=8, routed)           0.199     1.232    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sig_txd_wr_data_reg[0]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.045     1.277 f  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n_INST_0/O
                         net (fo=27, routed)          0.313     1.590    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/ClkARst
    SLICE_X39Y15         FDPE                                         f  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst4_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.823     1.189    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/ClkB
    SLICE_X39Y15         FDPE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXD_AXSTREAM/ClkB_reset_inst/async_rst4_reg/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.186ns (26.411%)  route 0.518ns (73.589%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.557     0.893    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X39Y16         FDRE                                         r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y16         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/Q
                         net (fo=8, routed)           0.199     1.232    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sig_txd_wr_data_reg[0]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.045     1.277 r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n_INST_0/O
                         net (fo=27, routed)          0.319     1.597    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X45Y15         FDRE                                         r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.823     1.189    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X45Y15         FDRE                                         r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkB_reset_inst/async_rst0_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.724%)  route 0.537ns (74.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.557     0.893    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X39Y16         FDRE                                         r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y16         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/Q
                         net (fo=8, routed)           0.199     1.232    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sig_txd_wr_data_reg[0]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.045     1.277 f  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n_INST_0/O
                         net (fo=27, routed)          0.338     1.616    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkB_reset_inst/ClkARst
    SLICE_X45Y19         FDPE                                         f  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkB_reset_inst/async_rst0_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.819     1.185    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkB_reset_inst/ClkB
    SLICE_X45Y19         FDPE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkB_reset_inst/async_rst0_reg/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkB_reset_inst/async_rst1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.724%)  route 0.537ns (74.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.557     0.893    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X39Y16         FDRE                                         r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y16         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/Q
                         net (fo=8, routed)           0.199     1.232    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sig_txd_wr_data_reg[0]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.045     1.277 f  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n_INST_0/O
                         net (fo=27, routed)          0.338     1.616    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkB_reset_inst/ClkARst
    SLICE_X45Y19         FDPE                                         f  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkB_reset_inst/async_rst1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.819     1.185    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkB_reset_inst/ClkB
    SLICE_X45Y19         FDPE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkB_reset_inst/async_rst1_reg/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkB_reset_inst/async_rst2_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.724%)  route 0.537ns (74.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.557     0.893    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X39Y16         FDRE                                         r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y16         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/Q
                         net (fo=8, routed)           0.199     1.232    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sig_txd_wr_data_reg[0]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.045     1.277 f  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n_INST_0/O
                         net (fo=27, routed)          0.338     1.616    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkB_reset_inst/ClkARst
    SLICE_X45Y19         FDPE                                         f  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkB_reset_inst/async_rst2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.819     1.185    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkB_reset_inst/ClkB
    SLICE_X45Y19         FDPE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkB_reset_inst/async_rst2_reg/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkB_reset_inst/async_rst3_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.724%)  route 0.537ns (74.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.557     0.893    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X39Y16         FDRE                                         r  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y16         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/Q
                         net (fo=8, routed)           0.199     1.232    pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sig_txd_wr_data_reg[0]
    SLICE_X40Y16         LUT3 (Prop_lut3_I0_O)        0.045     1.277 f  pass_through_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n_INST_0/O
                         net (fo=27, routed)          0.338     1.616    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkB_reset_inst/ClkARst
    SLICE_X45Y19         FDPE                                         f  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkB_reset_inst/async_rst3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.819     1.185    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkB_reset_inst/ClkB
    SLICE_X45Y19         FDPE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_TXC_AXSTREAM/ClkB_reset_inst/async_rst3_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_pass_through_axi_ethernet_0_refclk_1
  To Clock:  clk_fpga_0

Max Delay             3 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/ClkASignalToggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/data_sync/data_sync0_i/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.904ns  (logic 0.456ns (50.445%)  route 0.448ns (49.555%))
  Logic Levels:           0  
  Clock Path Skew:        3.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.146    -2.570    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.469 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.655    -0.814    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/ClkA
    SLICE_X43Y29         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/ClkASignalToggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/ClkASignalToggle_reg/Q
                         net (fo=2, routed)           0.448     0.090    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/data_sync/data_in
    SLICE_X43Y30         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/data_sync/data_sync0_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.484     2.663    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/data_sync/ClkB
    SLICE_X43Y30         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/data_sync/data_sync0_i/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_5/ClkASignalToggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_5/data_sync/data_sync0_i/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.766ns  (logic 0.456ns (59.509%)  route 0.310ns (40.491%))
  Logic Levels:           0  
  Clock Path Skew:        3.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.146    -2.570    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.469 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.649    -0.820    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_5/ClkA
    SLICE_X37Y25         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_5/ClkASignalToggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.456    -0.364 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_5/ClkASignalToggle_reg/Q
                         net (fo=2, routed)           0.310    -0.054    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_5/data_sync/data_in
    SLICE_X38Y25         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_5/data_sync/data_sync0_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.478     2.657    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_5/data_sync/ClkB
    SLICE_X38Y25         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_5/data_sync/data_sync0_i/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.PHY_RESET_CMPLTE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_8/data_sync0_i/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.766ns  (logic 0.456ns (59.509%)  route 0.310ns (40.491%))
  Logic Levels:           0  
  Clock Path Skew:        3.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    -1.064ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         1.652    -1.064    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GTX_CLK
    SLICE_X45Y52         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.PHY_RESET_CMPLTE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y52         FDRE (Prop_fdre_C_Q)         0.456    -0.608 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.PHY_RESET_CMPLTE_reg/Q
                         net (fo=2, routed)           0.310    -0.298    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_8/data_in
    SLICE_X46Y52         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_8/data_sync0_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.479     2.658    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_8/S_AXI_ACLK
    SLICE_X46Y52         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_8/data_sync0_i/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.PHY_RESET_CMPLTE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_8/data_sync0_i/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.629ns  (logic 0.367ns (58.321%)  route 0.262ns (41.679%))
  Logic Levels:           0  
  Clock Path Skew:        4.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    -1.690ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         1.479    -1.690    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GTX_CLK
    SLICE_X45Y52         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.PHY_RESET_CMPLTE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y52         FDRE (Prop_fdre_C_Q)         0.367    -1.323 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.PHY_RESET_CMPLTE_reg/Q
                         net (fo=2, routed)           0.262    -1.061    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_8/data_in
    SLICE_X46Y52         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_8/data_sync0_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.652     2.946    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_8/S_AXI_ACLK
    SLICE_X46Y52         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_8/data_sync0_i/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.613ns  (logic 0.467ns (76.157%)  route 0.146ns (23.843%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    -1.672ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         1.496    -1.672    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/stats_ref_clk
    SLICE_X35Y46         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.367    -1.305 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[61]/Q
                         net (fo=2, routed)           0.146    -1.159    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref[61]
    SLICE_X34Y46         LUT6 (Prop_lut6_I4_O)        0.100    -1.059 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data[29]_i_1__1/O
                         net (fo=1, routed)           0.000    -1.059    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data[29]_i_1__1_n_0
    SLICE_X34Y46         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.669     2.963    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/bus2ip_clk
    SLICE_X34Y46         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[29]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.614ns  (logic 0.467ns (76.033%)  route 0.147ns (23.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    -1.672ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         1.496    -1.672    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/stats_ref_clk
    SLICE_X35Y46         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.367    -1.305 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[63]/Q
                         net (fo=2, routed)           0.147    -1.158    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref[63]
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.100    -1.058 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data[24]_i_1__1/O
                         net (fo=1, routed)           0.000    -1.058    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data[24]_i_1__1_n_0
    SLICE_X34Y46         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.669     2.963    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/bus2ip_clk
    SLICE_X34Y46         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[24]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.720ns  (logic 0.467ns (64.842%)  route 0.253ns (35.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    -1.674ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         1.494    -1.674    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/stats_ref_clk
    SLICE_X37Y42         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.367    -1.307 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[43]/Q
                         net (fo=2, routed)           0.253    -1.054    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref[43]
    SLICE_X37Y43         LUT6 (Prop_lut6_I0_O)        0.100    -0.954 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.954    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data[4]_i_1__1_n_0
    SLICE_X37Y43         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.669     2.963    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/bus2ip_clk
    SLICE_X37Y43         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[4]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.722ns  (logic 0.467ns (64.663%)  route 0.255ns (35.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.962ns
    Source Clock Delay      (SCD):    -1.674ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         1.494    -1.674    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/stats_ref_clk
    SLICE_X33Y41         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.367    -1.307 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[48]/Q
                         net (fo=2, routed)           0.255    -1.052    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref[48]
    SLICE_X33Y42         LUT6 (Prop_lut6_I0_O)        0.100    -0.952 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data[9]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.952    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data[9]_i_1__1_n_0
    SLICE_X33Y42         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.668     2.962    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/bus2ip_clk
    SLICE_X33Y42         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[9]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.779ns  (logic 0.467ns (59.933%)  route 0.312ns (40.067%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    -1.672ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         1.496    -1.672    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/stats_ref_clk
    SLICE_X35Y46         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.367    -1.305 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[63]/Q
                         net (fo=2, routed)           0.312    -0.993    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref[63]
    SLICE_X34Y46         LUT6 (Prop_lut6_I4_O)        0.100    -0.893 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data[31]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.893    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data[31]_i_1__1_n_0
    SLICE_X34Y46         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.669     2.963    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/bus2ip_clk
    SLICE_X34Y46         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[31]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.805ns  (logic 0.518ns (64.355%)  route 0.287ns (35.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.962ns
    Source Clock Delay      (SCD):    -1.674ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         1.494    -1.674    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/stats_ref_clk
    SLICE_X32Y42         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.418    -1.256 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          0.287    -0.970    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X33Y42         LUT6 (Prop_lut6_I3_O)        0.100    -0.870 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data[14]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.870    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data[14]_i_1__1_n_0
    SLICE_X33Y42         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.668     2.962    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/bus2ip_clk
    SLICE_X33Y42         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[14]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.811ns  (logic 0.467ns (57.568%)  route 0.344ns (42.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    -1.674ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         1.494    -1.674    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/stats_ref_clk
    SLICE_X37Y42         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.367    -1.307 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[11]/Q
                         net (fo=2, routed)           0.344    -0.963    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref[11]
    SLICE_X37Y43         LUT6 (Prop_lut6_I5_O)        0.100    -0.863 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data[11]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.863    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data[11]_i_1__1_n_0
    SLICE_X37Y43         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.669     2.963    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/bus2ip_clk
    SLICE_X37Y43         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[11]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.811ns  (logic 0.467ns (57.568%)  route 0.344ns (42.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.962ns
    Source Clock Delay      (SCD):    -1.674ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         1.494    -1.674    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/stats_ref_clk
    SLICE_X33Y41         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.367    -1.307 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[48]/Q
                         net (fo=2, routed)           0.344    -0.963    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref[48]
    SLICE_X33Y42         LUT6 (Prop_lut6_I4_O)        0.100    -0.863 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data[16]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.863    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data[16]_i_1__1_n_0
    SLICE_X33Y42         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.668     2.962    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/bus2ip_clk
    SLICE_X33Y42         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[16]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.818ns  (logic 0.467ns (57.092%)  route 0.351ns (42.908%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.041ns
    Source Clock Delay      (SCD):    -1.673ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         1.495    -1.673    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/stats_ref_clk
    SLICE_X33Y45         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.367    -1.306 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[30]/Q
                         net (fo=2, routed)           0.351    -0.955    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rd_data_ref[30]
    SLICE_X31Y45         LUT6 (Prop_lut6_I5_O)        0.100    -0.855 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data[30]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.855    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data[30]_i_1__1_n_0
    SLICE_X31Y45         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.747     3.041    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/bus2ip_clk
    SLICE_X31Y45         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[30]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  gmii_rtl_rx_clk
  To Clock:  clk_fpga_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT2/ClkASignalToggle_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT2/data_sync/data_sync0_i/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.142ns  (logic 0.456ns (39.918%)  route 0.686ns (60.082%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.510     1.500    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.537     2.036 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.897     2.933    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT2/ClkA
    SLICE_X24Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT2/ClkASignalToggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y28         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT2/ClkASignalToggle_reg/Q
                         net (fo=2, routed)           0.686     4.076    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT2/data_sync/data_in
    SLICE_X32Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT2/data_sync/data_sync0_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.483     2.662    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT2/data_sync/ClkB
    SLICE_X32Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT2/data_sync/data_sync0_i/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT0/ClkASignalToggle_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT0/data_sync/data_sync0_i/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.066ns  (logic 0.456ns (42.788%)  route 0.610ns (57.212%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.510     1.500    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.537     2.036 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.898     2.934    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT0/ClkA
    SLICE_X28Y29         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT0/ClkASignalToggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.456     3.390 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT0/ClkASignalToggle_reg/Q
                         net (fo=2, routed)           0.610     4.000    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT0/data_sync/data_in
    SLICE_X31Y29         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT0/data_sync/data_sync0_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.560     2.740    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT0/data_sync/ClkB
    SLICE_X31Y29         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT0/data_sync/data_sync0_i/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT1/ClkASignalToggle_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT1/data_sync/data_sync0_i/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.919ns  (logic 0.456ns (49.620%)  route 0.463ns (50.380%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.990     0.990 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.510     1.500    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.537     2.036 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.897     2.933    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT1/ClkA
    SLICE_X24Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT1/ClkASignalToggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y28         FDRE (Prop_fdre_C_Q)         0.456     3.389 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT1/ClkASignalToggle_reg/Q
                         net (fo=2, routed)           0.463     3.852    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT1/data_sync/data_in
    SLICE_X30Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT1/data_sync/data_sync0_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.559     2.738    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT1/data_sync/ClkB
    SLICE_X30Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT1/data_sync/data_sync0_i/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT1/ClkASignalToggle_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT1/data_sync/data_sync0_i/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.341%)  route 0.177ns (55.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.802ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.206     0.424    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.092     0.516 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.286     0.802    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT1/ClkA
    SLICE_X24Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT1/ClkASignalToggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y28         FDRE (Prop_fdre_C_Q)         0.141     0.943 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT1/ClkASignalToggle_reg/Q
                         net (fo=2, routed)           0.177     1.120    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT1/data_sync/data_in
    SLICE_X30Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT1/data_sync/data_sync0_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.846     1.212    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT1/data_sync/ClkB
    SLICE_X30Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT1/data_sync/data_sync0_i/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT0/ClkASignalToggle_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT0/data_sync/data_sync0_i/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.345%)  route 0.227ns (61.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.804ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.206     0.424    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.092     0.516 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.288     0.804    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT0/ClkA
    SLICE_X28Y29         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT0/ClkASignalToggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.141     0.945 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT0/ClkASignalToggle_reg/Q
                         net (fo=2, routed)           0.227     1.172    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT0/data_sync/data_in
    SLICE_X31Y29         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT0/data_sync/data_sync0_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.847     1.213    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT0/data_sync/ClkB
    SLICE_X31Y29         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT0/data_sync/data_sync0_i/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT2/ClkASignalToggle_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT2/data_sync/data_sync0_i/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.695%)  route 0.318ns (69.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.802ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.206     0.424    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.092     0.516 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.286     0.802    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT2/ClkA
    SLICE_X24Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT2/ClkASignalToggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y28         FDRE (Prop_fdre_C_Q)         0.141     0.943 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT2/ClkASignalToggle_reg/Q
                         net (fo=2, routed)           0.318     1.262    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT2/data_sync/data_in
    SLICE_X32Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT2/data_sync/data_sync0_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.818     1.184    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT2/data_sync/ClkB
    SLICE_X32Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RXCLCLK2AXICLK_INTRPT2/data_sync/data_sync0_i/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  gmii_rtl_tx_clk
  To Clock:  clk_fpga_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/ClkASignalToggle_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/data_sync/data_sync0_i/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.904ns  (logic 0.456ns (50.445%)  route 0.448ns (49.555%))
  Logic Levels:           0  
  Clock Path Skew:        -2.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns
    Source Clock Delay      (SCD):    5.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.205     3.280    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     3.381 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.655     5.036    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/ClkA
    SLICE_X43Y29         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/ClkASignalToggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.456     5.492 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/ClkASignalToggle_reg/Q
                         net (fo=2, routed)           0.448     5.939    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/data_sync/data_in
    SLICE_X43Y30         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/data_sync/data_sync0_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.484     2.663    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/data_sync/ClkB
    SLICE_X43Y30         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/data_sync/data_sync0_i/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_5/ClkASignalToggle_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_5/data_sync/data_sync0_i/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.766ns  (logic 0.456ns (59.509%)  route 0.310ns (40.491%))
  Logic Levels:           0  
  Clock Path Skew:        -2.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    5.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.205     3.280    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     3.381 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.649     5.030    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_5/ClkA
    SLICE_X37Y25         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_5/ClkASignalToggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.456     5.486 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_5/ClkASignalToggle_reg/Q
                         net (fo=2, routed)           0.310     5.796    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_5/data_sync/data_in
    SLICE_X38Y25         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_5/data_sync/data_sync0_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.478     2.657    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_5/data_sync/ClkB
    SLICE_X38Y25         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_5/data_sync/data_sync0_i/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_5/ClkASignalToggle_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_5/data_sync/data_sync0_i/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.452%)  route 0.113ns (44.549%))
  Logic Levels:           0  
  Clock Path Skew:        -0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.674     0.976    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.002 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.549     1.551    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_5/ClkA
    SLICE_X37Y25         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_5/ClkASignalToggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.141     1.692 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_5/ClkASignalToggle_reg/Q
                         net (fo=2, routed)           0.113     1.805    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_5/data_sync/data_in
    SLICE_X38Y25         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_5/data_sync/data_sync0_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.813     1.179    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_5/data_sync/ClkB
    SLICE_X38Y25         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_5/data_sync/data_sync0_i/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/ClkASignalToggle_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/data_sync/data_sync0_i/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.056%)  route 0.172ns (54.944%))
  Logic Levels:           0  
  Clock Path Skew:        -0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.674     0.976    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.002 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.553     1.555    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/ClkA
    SLICE_X43Y29         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/ClkASignalToggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/ClkASignalToggle_reg/Q
                         net (fo=2, routed)           0.172     1.868    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/data_sync/data_in
    SLICE_X43Y30         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/data_sync/data_sync0_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.819     1.185    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/data_sync/ClkB
    SLICE_X43Y30         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/data_sync/data_sync0_i/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_pass_through_axi_ethernet_0_refclk_1

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/RDY
                            (internal pin)
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/PRE
                            (recovery check against rising-edge clock clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.643ns  (logic 0.124ns (7.548%)  route 1.519ns (92.452%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X0Y0      IDELAYCTRL                   0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/RDY
                         net (fo=1, routed)           0.990     0.990    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_ready
    SLICE_X0Y23          LUT2 (Prop_lut2_I1_O)        0.124     1.114 f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen_i_1/O
                         net (fo=5, routed)           0.528     1.643    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_in
    SLICE_X0Y21          FDPE                                         f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.647    -1.521    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y21          FDPE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/RDY
                            (internal pin)
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/PRE
                            (recovery check against rising-edge clock clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.643ns  (logic 0.124ns (7.548%)  route 1.519ns (92.452%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X0Y0      IDELAYCTRL                   0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/RDY
                         net (fo=1, routed)           0.990     0.990    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_ready
    SLICE_X0Y23          LUT2 (Prop_lut2_I1_O)        0.124     1.114 f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen_i_1/O
                         net (fo=5, routed)           0.528     1.643    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_in
    SLICE_X0Y21          FDPE                                         f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.647    -1.521    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y21          FDPE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/RDY
                            (internal pin)
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/PRE
                            (recovery check against rising-edge clock clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.643ns  (logic 0.124ns (7.548%)  route 1.519ns (92.452%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X0Y0      IDELAYCTRL                   0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/RDY
                         net (fo=1, routed)           0.990     0.990    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_ready
    SLICE_X0Y23          LUT2 (Prop_lut2_I1_O)        0.124     1.114 f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen_i_1/O
                         net (fo=5, routed)           0.528     1.643    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_in
    SLICE_X0Y21          FDPE                                         f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.647    -1.521    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y21          FDPE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/RDY
                            (internal pin)
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3/PRE
                            (recovery check against rising-edge clock clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.643ns  (logic 0.124ns (7.548%)  route 1.519ns (92.452%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X0Y0      IDELAYCTRL                   0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/RDY
                         net (fo=1, routed)           0.990     0.990    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_ready
    SLICE_X0Y23          LUT2 (Prop_lut2_I1_O)        0.124     1.114 f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen_i_1/O
                         net (fo=5, routed)           0.528     1.643    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_in
    SLICE_X0Y21          FDPE                                         f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.647    -1.521    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y21          FDPE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/RDY
                            (internal pin)
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/PRE
                            (recovery check against rising-edge clock clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.643ns  (logic 0.124ns (7.548%)  route 1.519ns (92.452%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X0Y0      IDELAYCTRL                   0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/RDY
                         net (fo=1, routed)           0.990     0.990    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_ready
    SLICE_X0Y23          LUT2 (Prop_lut2_I1_O)        0.124     1.114 f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen_i_1/O
                         net (fo=5, routed)           0.528     1.643    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_in
    SLICE_X0Y21          FDPE                                         f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.647    -1.521    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y21          FDPE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/RDY
                            (internal pin)
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/PRE
                            (removal check against rising-edge clock clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.598ns  (logic 0.045ns (7.528%)  route 0.553ns (92.472%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X0Y0      IDELAYCTRL                   0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/RDY
                         net (fo=1, routed)           0.374     0.374    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_ready
    SLICE_X0Y23          LUT2 (Prop_lut2_I1_O)        0.045     0.419 f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen_i_1/O
                         net (fo=5, routed)           0.178     0.598    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_in
    SLICE_X0Y21          FDPE                                         f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.883    -0.857    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y21          FDPE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/RDY
                            (internal pin)
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/PRE
                            (removal check against rising-edge clock clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.598ns  (logic 0.045ns (7.528%)  route 0.553ns (92.472%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X0Y0      IDELAYCTRL                   0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/RDY
                         net (fo=1, routed)           0.374     0.374    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_ready
    SLICE_X0Y23          LUT2 (Prop_lut2_I1_O)        0.045     0.419 f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen_i_1/O
                         net (fo=5, routed)           0.178     0.598    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_in
    SLICE_X0Y21          FDPE                                         f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.883    -0.857    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y21          FDPE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/RDY
                            (internal pin)
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/PRE
                            (removal check against rising-edge clock clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.598ns  (logic 0.045ns (7.528%)  route 0.553ns (92.472%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X0Y0      IDELAYCTRL                   0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/RDY
                         net (fo=1, routed)           0.374     0.374    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_ready
    SLICE_X0Y23          LUT2 (Prop_lut2_I1_O)        0.045     0.419 f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen_i_1/O
                         net (fo=5, routed)           0.178     0.598    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_in
    SLICE_X0Y21          FDPE                                         f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.883    -0.857    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y21          FDPE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/RDY
                            (internal pin)
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3/PRE
                            (removal check against rising-edge clock clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.598ns  (logic 0.045ns (7.528%)  route 0.553ns (92.472%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X0Y0      IDELAYCTRL                   0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/RDY
                         net (fo=1, routed)           0.374     0.374    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_ready
    SLICE_X0Y23          LUT2 (Prop_lut2_I1_O)        0.045     0.419 f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen_i_1/O
                         net (fo=5, routed)           0.178     0.598    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_in
    SLICE_X0Y21          FDPE                                         f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.883    -0.857    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y21          FDPE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/RDY
                            (internal pin)
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/PRE
                            (removal check against rising-edge clock clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.598ns  (logic 0.045ns (7.528%)  route 0.553ns (92.472%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X0Y0      IDELAYCTRL                   0.000     0.000 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/RDY
                         net (fo=1, routed)           0.374     0.374    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_ready
    SLICE_X0Y23          LUT2 (Prop_lut2_I1_O)        0.045     0.419 f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen_i_1/O
                         net (fo=5, routed)           0.178     0.598    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_in
    SLICE_X0Y21          FDPE                                         f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.883    -0.857    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y21          FDPE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_out1_pass_through_axi_ethernet_0_refclk_1

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pass_through_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/PRE
                            (recovery check against rising-edge clock clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.344ns  (logic 0.704ns (9.587%)  route 6.640ns (90.413%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -4.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.651     2.945    pass_through_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y52         FDRE                                         r  pass_through_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  pass_through_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          1.857     5.258    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/S_AXI_ARESETN
    SLICE_X46Y23         LUT5 (Prop_lut5_I0_O)        0.124     5.382 f  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn_INST_0/O
                         net (fo=31, routed)          4.255     9.636    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/glbl_rstn
    SLICE_X0Y23          LUT2 (Prop_lut2_I0_O)        0.124     9.760 f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen_i_1/O
                         net (fo=5, routed)           0.528    10.289    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_in
    SLICE_X0Y21          FDPE                                         f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.647    -1.521    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y21          FDPE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/C

Slack:                    inf
  Source:                 pass_through_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/PRE
                            (recovery check against rising-edge clock clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.344ns  (logic 0.704ns (9.587%)  route 6.640ns (90.413%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -4.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.651     2.945    pass_through_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y52         FDRE                                         r  pass_through_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  pass_through_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          1.857     5.258    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/S_AXI_ARESETN
    SLICE_X46Y23         LUT5 (Prop_lut5_I0_O)        0.124     5.382 f  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn_INST_0/O
                         net (fo=31, routed)          4.255     9.636    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/glbl_rstn
    SLICE_X0Y23          LUT2 (Prop_lut2_I0_O)        0.124     9.760 f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen_i_1/O
                         net (fo=5, routed)           0.528    10.289    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_in
    SLICE_X0Y21          FDPE                                         f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.647    -1.521    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y21          FDPE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/C

Slack:                    inf
  Source:                 pass_through_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/PRE
                            (recovery check against rising-edge clock clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.344ns  (logic 0.704ns (9.587%)  route 6.640ns (90.413%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -4.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.651     2.945    pass_through_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y52         FDRE                                         r  pass_through_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  pass_through_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          1.857     5.258    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/S_AXI_ARESETN
    SLICE_X46Y23         LUT5 (Prop_lut5_I0_O)        0.124     5.382 f  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn_INST_0/O
                         net (fo=31, routed)          4.255     9.636    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/glbl_rstn
    SLICE_X0Y23          LUT2 (Prop_lut2_I0_O)        0.124     9.760 f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen_i_1/O
                         net (fo=5, routed)           0.528    10.289    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_in
    SLICE_X0Y21          FDPE                                         f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.647    -1.521    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y21          FDPE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/C

Slack:                    inf
  Source:                 pass_through_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3/PRE
                            (recovery check against rising-edge clock clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.344ns  (logic 0.704ns (9.587%)  route 6.640ns (90.413%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -4.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.651     2.945    pass_through_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y52         FDRE                                         r  pass_through_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  pass_through_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          1.857     5.258    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/S_AXI_ARESETN
    SLICE_X46Y23         LUT5 (Prop_lut5_I0_O)        0.124     5.382 f  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn_INST_0/O
                         net (fo=31, routed)          4.255     9.636    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/glbl_rstn
    SLICE_X0Y23          LUT2 (Prop_lut2_I0_O)        0.124     9.760 f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen_i_1/O
                         net (fo=5, routed)           0.528    10.289    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_in
    SLICE_X0Y21          FDPE                                         f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.647    -1.521    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y21          FDPE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3/C

Slack:                    inf
  Source:                 pass_through_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/PRE
                            (recovery check against rising-edge clock clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.344ns  (logic 0.704ns (9.587%)  route 6.640ns (90.413%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -4.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.651     2.945    pass_through_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y52         FDRE                                         r  pass_through_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  pass_through_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          1.857     5.258    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/S_AXI_ARESETN
    SLICE_X46Y23         LUT5 (Prop_lut5_I0_O)        0.124     5.382 f  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn_INST_0/O
                         net (fo=31, routed)          4.255     9.636    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/glbl_rstn
    SLICE_X0Y23          LUT2 (Prop_lut2_I0_O)        0.124     9.760 f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen_i_1/O
                         net (fo=5, routed)           0.528    10.289    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_in
    SLICE_X0Y21          FDPE                                         f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.647    -1.521    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y21          FDPE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/PRE
                            (removal check against rising-edge clock clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.548ns  (logic 0.291ns (11.423%)  route 2.257ns (88.577%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -1.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.550     0.886    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/ClkA
    SLICE_X46Y23         FDSE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDSE (Prop_fdse_C_Q)         0.148     1.033 f  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg/Q
                         net (fo=2, routed)           0.152     1.185    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/axiStrTxcResetSaxiDomain
    SLICE_X46Y23         LUT5 (Prop_lut5_I4_O)        0.098     1.283 f  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn_INST_0/O
                         net (fo=31, routed)          1.927     3.210    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/glbl_rstn
    SLICE_X0Y23          LUT2 (Prop_lut2_I0_O)        0.045     3.255 f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen_i_1/O
                         net (fo=5, routed)           0.178     3.433    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_in
    SLICE_X0Y21          FDPE                                         f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.883    -0.857    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y21          FDPE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/PRE
                            (removal check against rising-edge clock clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.548ns  (logic 0.291ns (11.423%)  route 2.257ns (88.577%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -1.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.550     0.886    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/ClkA
    SLICE_X46Y23         FDSE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDSE (Prop_fdse_C_Q)         0.148     1.033 f  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg/Q
                         net (fo=2, routed)           0.152     1.185    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/axiStrTxcResetSaxiDomain
    SLICE_X46Y23         LUT5 (Prop_lut5_I4_O)        0.098     1.283 f  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn_INST_0/O
                         net (fo=31, routed)          1.927     3.210    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/glbl_rstn
    SLICE_X0Y23          LUT2 (Prop_lut2_I0_O)        0.045     3.255 f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen_i_1/O
                         net (fo=5, routed)           0.178     3.433    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_in
    SLICE_X0Y21          FDPE                                         f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.883    -0.857    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y21          FDPE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/PRE
                            (removal check against rising-edge clock clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.548ns  (logic 0.291ns (11.423%)  route 2.257ns (88.577%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -1.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.550     0.886    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/ClkA
    SLICE_X46Y23         FDSE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDSE (Prop_fdse_C_Q)         0.148     1.033 f  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg/Q
                         net (fo=2, routed)           0.152     1.185    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/axiStrTxcResetSaxiDomain
    SLICE_X46Y23         LUT5 (Prop_lut5_I4_O)        0.098     1.283 f  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn_INST_0/O
                         net (fo=31, routed)          1.927     3.210    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/glbl_rstn
    SLICE_X0Y23          LUT2 (Prop_lut2_I0_O)        0.045     3.255 f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen_i_1/O
                         net (fo=5, routed)           0.178     3.433    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_in
    SLICE_X0Y21          FDPE                                         f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.883    -0.857    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y21          FDPE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3/PRE
                            (removal check against rising-edge clock clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.548ns  (logic 0.291ns (11.423%)  route 2.257ns (88.577%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -1.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.550     0.886    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/ClkA
    SLICE_X46Y23         FDSE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDSE (Prop_fdse_C_Q)         0.148     1.033 f  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg/Q
                         net (fo=2, routed)           0.152     1.185    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/axiStrTxcResetSaxiDomain
    SLICE_X46Y23         LUT5 (Prop_lut5_I4_O)        0.098     1.283 f  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn_INST_0/O
                         net (fo=31, routed)          1.927     3.210    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/glbl_rstn
    SLICE_X0Y23          LUT2 (Prop_lut2_I0_O)        0.045     3.255 f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen_i_1/O
                         net (fo=5, routed)           0.178     3.433    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_in
    SLICE_X0Y21          FDPE                                         f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.883    -0.857    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y21          FDPE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/PRE
                            (removal check against rising-edge clock clk_out1_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.548ns  (logic 0.291ns (11.423%)  route 2.257ns (88.577%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -1.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.550     0.886    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/ClkA
    SLICE_X46Y23         FDSE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDSE (Prop_fdse_C_Q)         0.148     1.033 f  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXC_AXSTREAM/ClkA_reset_inst/sync_rst1_reg/Q
                         net (fo=2, routed)           0.152     1.185    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/axiStrTxcResetSaxiDomain
    SLICE_X46Y23         LUT5 (Prop_lut5_I4_O)        0.098     1.283 f  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RESET2TEMACn_INST_0/O
                         net (fo=31, routed)          1.927     3.210    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/glbl_rstn
    SLICE_X0Y23          LUT2 (Prop_lut2_I0_O)        0.045     3.255 f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen_i_1/O
                         net (fo=5, routed)           0.178     3.433    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_in
    SLICE_X0Y21          FDPE                                         f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.883    -0.857    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y21          FDPE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_out2_pass_through_axi_ethernet_0_refclk_1

Max Delay           181 Endpoints
Min Delay           278 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.813ns  (logic 0.828ns (12.152%)  route 5.985ns (87.848%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -4.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.835     3.129    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/bus2ip_clk
    SLICE_X5Y39          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     3.585 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/Q
                         net (fo=37, routed)          4.336     7.921    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/speed_is_10_100
    SLICE_X27Y2          LUT6 (Prop_lut6_I3_O)        0.124     8.045 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3/O
                         net (fo=2, routed)           0.433     8.479    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3_n_0
    SLICE_X27Y2          LUT5 (Prop_lut5_I3_O)        0.124     8.603 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_1/O
                         net (fo=12, routed)          0.687     9.290    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_en
    SLICE_X26Y2          LUT3 (Prop_lut3_I0_O)        0.124     9.414 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1/O
                         net (fo=7, routed)           0.529     9.942    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0
    SLICE_X26Y2          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133    -3.036    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.945 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.573    -1.371    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X26Y2          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[3]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.813ns  (logic 0.828ns (12.152%)  route 5.985ns (87.848%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -4.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.835     3.129    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/bus2ip_clk
    SLICE_X5Y39          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     3.585 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/Q
                         net (fo=37, routed)          4.336     7.921    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/speed_is_10_100
    SLICE_X27Y2          LUT6 (Prop_lut6_I3_O)        0.124     8.045 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3/O
                         net (fo=2, routed)           0.433     8.479    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3_n_0
    SLICE_X27Y2          LUT5 (Prop_lut5_I3_O)        0.124     8.603 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_1/O
                         net (fo=12, routed)          0.687     9.290    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_en
    SLICE_X26Y2          LUT3 (Prop_lut3_I0_O)        0.124     9.414 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1/O
                         net (fo=7, routed)           0.529     9.942    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0
    SLICE_X26Y2          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133    -3.036    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.945 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.573    -1.371    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X26Y2          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[4]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.813ns  (logic 0.828ns (12.152%)  route 5.985ns (87.848%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -4.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.835     3.129    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/bus2ip_clk
    SLICE_X5Y39          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     3.585 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/Q
                         net (fo=37, routed)          4.336     7.921    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/speed_is_10_100
    SLICE_X27Y2          LUT6 (Prop_lut6_I3_O)        0.124     8.045 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3/O
                         net (fo=2, routed)           0.433     8.479    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3_n_0
    SLICE_X27Y2          LUT5 (Prop_lut5_I3_O)        0.124     8.603 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_1/O
                         net (fo=12, routed)          0.687     9.290    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_en
    SLICE_X26Y2          LUT3 (Prop_lut3_I0_O)        0.124     9.414 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1/O
                         net (fo=7, routed)           0.529     9.942    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0
    SLICE_X26Y2          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133    -3.036    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.945 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.573    -1.371    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X26Y2          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[5]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.813ns  (logic 0.828ns (12.152%)  route 5.985ns (87.848%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -4.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.835     3.129    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/bus2ip_clk
    SLICE_X5Y39          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     3.585 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/Q
                         net (fo=37, routed)          4.336     7.921    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/speed_is_10_100
    SLICE_X27Y2          LUT6 (Prop_lut6_I3_O)        0.124     8.045 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3/O
                         net (fo=2, routed)           0.433     8.479    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3_n_0
    SLICE_X27Y2          LUT5 (Prop_lut5_I3_O)        0.124     8.603 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_1/O
                         net (fo=12, routed)          0.687     9.290    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_en
    SLICE_X26Y2          LUT3 (Prop_lut3_I0_O)        0.124     9.414 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1/O
                         net (fo=7, routed)           0.529     9.942    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0
    SLICE_X26Y2          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133    -3.036    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.945 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.573    -1.371    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X26Y2          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[6]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.813ns  (logic 0.828ns (12.152%)  route 5.985ns (87.848%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -4.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.835     3.129    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/bus2ip_clk
    SLICE_X5Y39          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     3.585 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/Q
                         net (fo=37, routed)          4.336     7.921    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/speed_is_10_100
    SLICE_X27Y2          LUT6 (Prop_lut6_I3_O)        0.124     8.045 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3/O
                         net (fo=2, routed)           0.433     8.479    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3_n_0
    SLICE_X27Y2          LUT5 (Prop_lut5_I3_O)        0.124     8.603 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_1/O
                         net (fo=12, routed)          0.687     9.290    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_en
    SLICE_X26Y2          LUT3 (Prop_lut3_I0_O)        0.124     9.414 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1/O
                         net (fo=7, routed)           0.529     9.942    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0
    SLICE_X26Y2          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133    -3.036    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.945 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.573    -1.371    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X26Y2          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[7]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.813ns  (logic 0.828ns (12.152%)  route 5.985ns (87.848%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -4.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.835     3.129    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/bus2ip_clk
    SLICE_X5Y39          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     3.585 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/Q
                         net (fo=37, routed)          4.336     7.921    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/speed_is_10_100
    SLICE_X27Y2          LUT6 (Prop_lut6_I3_O)        0.124     8.045 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3/O
                         net (fo=2, routed)           0.433     8.479    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3_n_0
    SLICE_X27Y2          LUT5 (Prop_lut5_I3_O)        0.124     8.603 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_1/O
                         net (fo=12, routed)          0.687     9.290    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_en
    SLICE_X26Y2          LUT3 (Prop_lut3_I0_O)        0.124     9.414 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1/O
                         net (fo=7, routed)           0.529     9.942    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0
    SLICE_X26Y2          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133    -3.036    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.945 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.573    -1.371    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X26Y2          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[8]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.813ns  (logic 0.828ns (12.152%)  route 5.985ns (87.848%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -4.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.835     3.129    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/bus2ip_clk
    SLICE_X5Y39          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     3.585 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/Q
                         net (fo=37, routed)          4.336     7.921    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/speed_is_10_100
    SLICE_X27Y2          LUT6 (Prop_lut6_I3_O)        0.124     8.045 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3/O
                         net (fo=2, routed)           0.433     8.479    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3_n_0
    SLICE_X27Y2          LUT5 (Prop_lut5_I3_O)        0.124     8.603 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_1/O
                         net (fo=12, routed)          0.687     9.290    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_en
    SLICE_X26Y2          LUT3 (Prop_lut3_I0_O)        0.124     9.414 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1/O
                         net (fo=7, routed)           0.529     9.942    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0
    SLICE_X26Y2          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133    -3.036    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.945 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.573    -1.371    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X26Y2          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[9]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.119ns  (logic 0.704ns (11.504%)  route 5.415ns (88.496%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.835     3.129    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/bus2ip_clk
    SLICE_X5Y39          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     3.585 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/Q
                         net (fo=37, routed)          4.336     7.921    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/speed_is_10_100
    SLICE_X27Y2          LUT6 (Prop_lut6_I3_O)        0.124     8.045 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3/O
                         net (fo=2, routed)           0.433     8.479    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3_n_0
    SLICE_X27Y2          LUT5 (Prop_lut5_I3_O)        0.124     8.603 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_1/O
                         net (fo=12, routed)          0.646     9.248    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_en
    SLICE_X26Y2          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133    -3.036    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.945 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.573    -1.371    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X26Y2          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[3]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.119ns  (logic 0.704ns (11.504%)  route 5.415ns (88.496%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.835     3.129    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/bus2ip_clk
    SLICE_X5Y39          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     3.585 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/Q
                         net (fo=37, routed)          4.336     7.921    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/speed_is_10_100
    SLICE_X27Y2          LUT6 (Prop_lut6_I3_O)        0.124     8.045 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3/O
                         net (fo=2, routed)           0.433     8.479    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3_n_0
    SLICE_X27Y2          LUT5 (Prop_lut5_I3_O)        0.124     8.603 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_1/O
                         net (fo=12, routed)          0.646     9.248    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_en
    SLICE_X26Y2          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133    -3.036    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.945 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.573    -1.371    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X26Y2          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[4]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.119ns  (logic 0.704ns (11.504%)  route 5.415ns (88.496%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.835     3.129    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/bus2ip_clk
    SLICE_X5Y39          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     3.585 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/Q
                         net (fo=37, routed)          4.336     7.921    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/speed_is_10_100
    SLICE_X27Y2          LUT6 (Prop_lut6_I3_O)        0.124     8.045 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3/O
                         net (fo=2, routed)           0.433     8.479    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3_n_0
    SLICE_X27Y2          LUT5 (Prop_lut5_I3_O)        0.124     8.603 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_1/O
                         net (fo=12, routed)          0.646     9.248    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_en
    SLICE_X26Y2          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133    -3.036    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.945 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.573    -1.371    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X26Y2          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        -1.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.552     0.888    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/S_AXI_ACLK
    SLICE_X47Y27         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[13]/Q
                         net (fo=1, routed)           0.101     1.130    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus[13]
    SLICE_X45Y27         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.033    -1.707    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.678 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.816    -0.862    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/tx_mac_aclk
    SLICE_X45Y27         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[13]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        -1.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.552     0.888    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/S_AXI_ACLK
    SLICE_X47Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[14]/Q
                         net (fo=1, routed)           0.101     1.130    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus[14]
    SLICE_X45Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.033    -1.707    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.678 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.817    -0.861    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/tx_mac_aclk
    SLICE_X45Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[14]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.893%)  route 0.103ns (42.107%))
  Logic Levels:           0  
  Clock Path Skew:        -1.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.552     0.888    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/S_AXI_ACLK
    SLICE_X47Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[1]/Q
                         net (fo=1, routed)           0.103     1.131    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus[1]
    SLICE_X44Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.033    -1.707    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.678 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.817    -0.861    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/tx_mac_aclk
    SLICE_X44Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[1]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.312%)  route 0.119ns (45.688%))
  Logic Levels:           0  
  Clock Path Skew:        -1.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.553     0.889    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/S_AXI_ACLK
    SLICE_X44Y29         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y29         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[12]/Q
                         net (fo=1, routed)           0.119     1.148    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus[12]
    SLICE_X43Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.033    -1.707    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.678 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.817    -0.861    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/tx_mac_aclk
    SLICE_X43Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[12]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        -1.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.552     0.888    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/S_AXI_ACLK
    SLICE_X46Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[9]/Q
                         net (fo=1, routed)           0.101     1.153    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus[9]
    SLICE_X45Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.033    -1.707    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.678 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.817    -0.861    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/tx_mac_aclk
    SLICE_X45Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[9]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkASignalToggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/data_sync0_i/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.177%)  route 0.129ns (47.823%))
  Logic Levels:           0  
  Clock Path Skew:        -1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.552     0.888    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/S_AXI_ACLK
    SLICE_X44Y27         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkASignalToggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkASignalToggle_reg/Q
                         net (fo=2, routed)           0.129     1.158    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/data_in
    SLICE_X44Y26         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/data_sync0_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.033    -1.707    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.678 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.814    -0.864    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/tx_mac_aclk
    SLICE_X44Y26         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/data_sync0_i/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        -1.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.553     0.889    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/S_AXI_ACLK
    SLICE_X42Y29         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[0]/Q
                         net (fo=1, routed)           0.110     1.163    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus[0]
    SLICE_X42Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.033    -1.707    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.678 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.817    -0.861    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/tx_mac_aclk
    SLICE_X42Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[0]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        -1.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.553     0.889    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/S_AXI_ACLK
    SLICE_X42Y29         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[2]/Q
                         net (fo=1, routed)           0.110     1.163    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus[2]
    SLICE_X42Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.033    -1.707    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.678 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.817    -0.861    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/tx_mac_aclk
    SLICE_X42Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[2]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        -1.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.553     0.889    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/S_AXI_ACLK
    SLICE_X42Y29         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[3]/Q
                         net (fo=1, routed)           0.110     1.163    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus[3]
    SLICE_X42Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.033    -1.707    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.678 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.817    -0.861    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/tx_mac_aclk
    SLICE_X42Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[3]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        -1.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.552     0.888    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/S_AXI_ACLK
    SLICE_X47Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[11]/Q
                         net (fo=1, routed)           0.153     1.182    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus[11]
    SLICE_X45Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.033    -1.707    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.678 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.817    -0.861    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/tx_mac_aclk
    SLICE_X45Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[11]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  gmii_rtl_rx_clk
  To Clock:  clk_out2_pass_through_axi_ethernet_0_refclk_1

Max Delay             0 Endpoints
Min Delay            58 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.605%)  route 0.111ns (46.395%))
  Logic Levels:           0  
  Clock Path Skew:        -1.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    0.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.206     0.424    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.092     0.516 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.262     0.778    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/stat_clk
    SLICE_X7Y40          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.128     0.906 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[1]/Q
                         net (fo=1, routed)           0.111     1.017    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[1].sync_accum_gray_i/Q[0]
    SLICE_X7Y41          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.893    -0.847    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[1].sync_accum_gray_i/ref_clk
    SLICE_X7Y41          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg0/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.505%)  route 0.116ns (47.495%))
  Logic Levels:           0  
  Clock Path Skew:        -1.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    0.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.206     0.424    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.092     0.516 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.262     0.778    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/stat_clk
    SLICE_X5Y40          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.128     0.906 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[3]/Q
                         net (fo=1, routed)           0.116     1.022    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[3].sync_accum_gray_i/Q[0]
    SLICE_X4Y41          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.893    -0.847    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[3].sync_accum_gray_i/ref_clk
    SLICE_X4Y41          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync_reg0/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.783%)  route 0.116ns (45.217%))
  Logic Levels:           0  
  Clock Path Skew:        -1.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    0.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.206     0.424    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.092     0.516 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.262     0.778    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/stat_clk
    SLICE_X5Y40          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141     0.919 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[2]/Q
                         net (fo=1, routed)           0.116     1.036    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[2].sync_accum_gray_i/Q[0]
    SLICE_X4Y40          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.893    -0.847    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[2].sync_accum_gray_i/ref_clk
    SLICE_X4Y40          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync_reg0/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.237ns  (logic 0.128ns (54.058%)  route 0.109ns (45.942%))
  Logic Levels:           0  
  Clock Path Skew:        -1.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    0.804ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.206     0.424    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.092     0.516 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.288     0.804    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_byte_counter/stat_clk
    SLICE_X9Y41          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.128     0.932 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[1]/Q
                         net (fo=1, routed)           0.109     1.041    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[1].sync_accum_gray_i/Q[0]
    SLICE_X9Y40          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.864    -0.876    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[1].sync_accum_gray_i/ref_clk
    SLICE_X9Y40          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg0/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.517%)  route 0.127ns (47.483%))
  Logic Levels:           0  
  Clock Path Skew:        -1.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    0.773ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.206     0.424    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.092     0.516 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.257     0.773    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/rx_64_reg_0
    SLICE_X7Y32          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.141     0.914 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[10]/Q
                         net (fo=2, routed)           0.127     1.042    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/sync_inc_vector/increment_vector
    SLICE_X6Y32          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.886    -0.854    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/sync_inc_vector/ref_clk
    SLICE_X6Y32          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[10].frame_size_stats1/sync_inc_vector/data_sync_reg0/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.148ns (56.300%)  route 0.115ns (43.700%))
  Logic Levels:           0  
  Clock Path Skew:        -1.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    0.779ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.206     0.424    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.092     0.516 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.263     0.779    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/stat_clk
    SLICE_X6Y46          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.148     0.927 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[1]/Q
                         net (fo=1, routed)           0.115     1.042    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[1].sync_accum_gray_i/Q[0]
    SLICE_X7Y48          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.895    -0.845    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[1].sync_accum_gray_i/ref_clk
    SLICE_X7Y48          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg0/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.259%)  route 0.099ns (37.741%))
  Logic Levels:           0  
  Clock Path Skew:        -1.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    0.779ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.206     0.424    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.092     0.516 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.263     0.779    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/stat_clk
    SLICE_X6Y46          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.164     0.943 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[2]/Q
                         net (fo=1, routed)           0.099     1.043    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[2].sync_accum_gray_i/Q[0]
    SLICE_X4Y45          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.894    -0.846    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[2].sync_accum_gray_i/ref_clk
    SLICE_X4Y45          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync_reg0/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.081%)  route 0.100ns (37.919%))
  Logic Levels:           0  
  Clock Path Skew:        -1.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    0.779ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.206     0.424    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.092     0.516 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.263     0.779    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/stat_clk
    SLICE_X6Y46          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.164     0.943 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[4]/Q
                         net (fo=1, routed)           0.100     1.044    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[4].sync_accum_gray_i/Q[0]
    SLICE_X4Y46          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.894    -0.846    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[4].sync_accum_gray_i/ref_clk
    SLICE_X4Y46          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg0/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.909%)  route 0.114ns (47.091%))
  Logic Levels:           0  
  Clock Path Skew:        -1.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    0.804ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.206     0.424    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.092     0.516 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.288     0.804    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_byte_counter/stat_clk
    SLICE_X9Y41          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.128     0.932 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[3]/Q
                         net (fo=1, routed)           0.114     1.046    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[3].sync_accum_gray_i/Q[0]
    SLICE_X8Y42          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.864    -0.876    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[3].sync_accum_gray_i/ref_clk
    SLICE_X8Y42          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync_reg0/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.554%)  route 0.111ns (40.446%))
  Logic Levels:           0  
  Clock Path Skew:        -1.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    0.779ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.206     0.424    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.092     0.516 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.263     0.779    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/stat_clk
    SLICE_X6Y46          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.164     0.943 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[0]/Q
                         net (fo=1, routed)           0.111     1.055    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[0].sync_accum_gray_i/Q[0]
    SLICE_X7Y45          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.894    -0.846    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[0].sync_accum_gray_i/ref_clk
    SLICE_X7Y45          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync_reg0/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  gmii_rtl_tx_clk
  To Clock:  clk_out2_pass_through_axi_ethernet_0_refclk_1

Max Delay          2296 Endpoints
Min Delay          2296 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__24/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.629ns  (logic 0.518ns (7.814%)  route 6.111ns (92.186%))
  Logic Levels:           0  
  Clock Path Skew:        -6.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.205     3.280    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     3.381 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.838     5.219    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_gmii_mii_clk
    SLICE_X2Y6           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.518     5.737 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/Q
                         net (fo=82, routed)          6.111    11.847    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable
    SLICE_X25Y36         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__24/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133    -3.036    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.945 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.567    -1.377    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X25Y36         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__24/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__33/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.629ns  (logic 0.518ns (7.814%)  route 6.111ns (92.186%))
  Logic Levels:           0  
  Clock Path Skew:        -6.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.205     3.280    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     3.381 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.838     5.219    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_gmii_mii_clk
    SLICE_X2Y6           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.518     5.737 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/Q
                         net (fo=82, routed)          6.111    11.847    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable
    SLICE_X25Y36         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__33/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133    -3.036    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.945 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.567    -1.377    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X25Y36         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__33/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_vld_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.654ns  (logic 0.642ns (9.648%)  route 6.012ns (90.352%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -6.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.205     3.280    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     3.381 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.746     5.127    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_axi_clk
    SLICE_X12Y31         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.518     5.645 f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/Q
                         net (fo=346, routed)         6.012    11.657    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_reset
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.124    11.781 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_vld_i_1/O
                         net (fo=1, routed)           0.000    11.781    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_vld_i_1_n_0
    SLICE_X7Y3           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_vld_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133    -3.036    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.945 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.658    -1.286    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X7Y3           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_vld_reg/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__25/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.491ns  (logic 0.518ns (7.980%)  route 5.973ns (92.020%))
  Logic Levels:           0  
  Clock Path Skew:        -6.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.205     3.280    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     3.381 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.838     5.219    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_gmii_mii_clk
    SLICE_X2Y6           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.518     5.737 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/Q
                         net (fo=82, routed)          5.973    11.710    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable
    SLICE_X28Y35         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__25/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133    -3.036    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.945 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.566    -1.378    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X28Y35         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__25/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__23/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.440ns  (logic 0.518ns (8.044%)  route 5.922ns (91.956%))
  Logic Levels:           0  
  Clock Path Skew:        -6.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.205     3.280    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     3.381 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.838     5.219    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_gmii_mii_clk
    SLICE_X2Y6           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.518     5.737 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/Q
                         net (fo=82, routed)          5.922    11.658    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable
    SLICE_X25Y36         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__23/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133    -3.036    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.945 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.567    -1.377    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X25Y36         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__23/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__26/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.335ns  (logic 0.518ns (8.177%)  route 5.817ns (91.823%))
  Logic Levels:           0  
  Clock Path Skew:        -6.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.205     3.280    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     3.381 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.838     5.219    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_gmii_mii_clk
    SLICE_X2Y6           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.518     5.737 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/Q
                         net (fo=82, routed)          5.817    11.554    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable
    SLICE_X31Y36         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__26/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133    -3.036    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.945 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.566    -1.378    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X31Y36         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__26/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__29/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.335ns  (logic 0.518ns (8.177%)  route 5.817ns (91.823%))
  Logic Levels:           0  
  Clock Path Skew:        -6.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.205     3.280    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     3.381 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.838     5.219    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_gmii_mii_clk
    SLICE_X2Y6           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.518     5.737 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/Q
                         net (fo=82, routed)          5.817    11.554    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable
    SLICE_X31Y36         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133    -3.036    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.945 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.566    -1.378    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X31Y36         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__29/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__30/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.335ns  (logic 0.518ns (8.177%)  route 5.817ns (91.823%))
  Logic Levels:           0  
  Clock Path Skew:        -6.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.205     3.280    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     3.381 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.838     5.219    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_gmii_mii_clk
    SLICE_X2Y6           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.518     5.737 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/Q
                         net (fo=82, routed)          5.817    11.554    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable
    SLICE_X31Y36         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__30/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133    -3.036    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.945 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.566    -1.378    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X31Y36         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__30/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__34/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.296ns  (logic 0.518ns (8.227%)  route 5.778ns (91.773%))
  Logic Levels:           0  
  Clock Path Skew:        -6.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.205     3.280    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     3.381 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.838     5.219    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_gmii_mii_clk
    SLICE_X2Y6           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.518     5.737 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/Q
                         net (fo=82, routed)          5.778    11.515    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable
    SLICE_X28Y35         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__34/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133    -3.036    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.945 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.566    -1.378    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X28Y35         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__34/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.252ns  (logic 0.518ns (8.285%)  route 5.734ns (91.715%))
  Logic Levels:           0  
  Clock Path Skew:        -6.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.205     3.280    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     3.381 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.746     5.127    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_axi_clk
    SLICE_X12Y31         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.518     5.645 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/Q
                         net (fo=346, routed)         5.734    11.379    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/early_underrun_reg_0
    SLICE_X14Y4          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133    -3.036    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.945 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.580    -1.364    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X14Y4          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/data_sync6_i/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/data_sync7_i/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.266%)  route 0.065ns (33.734%))
  Logic Levels:           0  
  Clock Path Skew:        -2.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.674     0.976    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.002 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.550     1.552    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/tx_mac_aclk
    SLICE_X44Y26         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/data_sync6_i/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDRE (Prop_fdre_C_Q)         0.128     1.680 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/data_sync6_i/Q
                         net (fo=1, routed)           0.065     1.745    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/data_sync6
    SLICE_X44Y26         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/data_sync7_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.033    -1.707    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.678 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.814    -0.864    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/tx_mac_aclk
    SLICE_X44Y26         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/data_sync7_i/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/sync_rst0_reg/C
                            (rising edge-triggered cell FDSE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/sync_rst1_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        -2.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.674     0.976    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.002 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.549     1.551    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/ClkB
    SLICE_X43Y24         FDSE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/sync_rst0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDSE (Prop_fdse_C_Q)         0.141     1.692 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/sync_rst0_reg/Q
                         net (fo=1, routed)           0.056     1.748    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/sync_rst0
    SLICE_X43Y24         FDSE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/sync_rst1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.033    -1.707    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.678 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.813    -0.865    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/ClkB
    SLICE_X43Y24         FDSE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/sync_rst1_reg/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst0_reg/C
                            (rising edge-triggered cell FDPE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst1_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        -2.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.674     0.976    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.002 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.549     1.551    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/ClkB
    SLICE_X44Y24         FDPE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.692 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst0_reg/Q
                         net (fo=1, routed)           0.065     1.757    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst0
    SLICE_X44Y24         FDPE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.033    -1.707    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.678 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.813    -0.865    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/ClkB
    SLICE_X44Y24         FDPE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst1_reg/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/data_sync0_i/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/data_sync1_i/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        -2.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.674     0.976    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.002 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.550     1.552    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/tx_mac_aclk
    SLICE_X44Y26         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/data_sync0_i/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDRE (Prop_fdre_C_Q)         0.141     1.693 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/data_sync0_i/Q
                         net (fo=1, routed)           0.065     1.758    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/data_sync0
    SLICE_X44Y26         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/data_sync1_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.033    -1.707    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.678 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.814    -0.864    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/tx_mac_aclk
    SLICE_X44Y26         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/data_sync1_i/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/gen_sample_tx_mac_config/data_sync/data_sync6_i/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/gen_sample_tx_mac_config/data_sync/data_sync7_i/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        -2.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.674     0.976    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.002 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.554     1.556    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/gen_sample_tx_mac_config/data_sync/ClkB
    SLICE_X38Y30         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/gen_sample_tx_mac_config/data_sync/data_sync6_i/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.148     1.704 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/gen_sample_tx_mac_config/data_sync/data_sync6_i/Q
                         net (fo=1, routed)           0.055     1.759    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/gen_sample_tx_mac_config/data_sync/data_sync6
    SLICE_X38Y30         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/gen_sample_tx_mac_config/data_sync/data_sync7_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.033    -1.707    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.678 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.819    -0.859    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/gen_sample_tx_mac_config/data_sync/ClkB
    SLICE_X38Y30         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/gen_sample_tx_mac_config/data_sync/data_sync7_i/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/sync_rst0_reg/C
                            (rising edge-triggered cell FDSE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/sync_rst1_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        -2.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.674     0.976    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.002 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.563     1.565    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/ClkB
    SLICE_X33Y7          FDSE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/sync_rst0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDSE (Prop_fdse_C_Q)         0.141     1.706 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/sync_rst0_reg/Q
                         net (fo=1, routed)           0.056     1.762    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/sync_rst0
    SLICE_X33Y7          FDSE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/sync_rst1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.033    -1.707    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.678 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.829    -0.849    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/ClkB
    SLICE_X33Y7          FDSE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/sync_rst1_reg/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/ClkASignalToggle_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/ClkASignalToggle_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        -2.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.674     0.976    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.002 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.553     1.555    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/ClkA
    SLICE_X43Y29         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/ClkASignalToggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/ClkASignalToggle_reg/Q
                         net (fo=2, routed)           0.068     1.764    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/ClkASignalToggle
    SLICE_X43Y29         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/ClkASignalToggle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.033    -1.707    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.678 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.818    -0.860    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/ClkA
    SLICE_X43Y29         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/ClkASignalToggle_reg/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/gen_sample_tx_mac_config/data_sync/data_sync0_i/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/gen_sample_tx_mac_config/data_sync/data_sync1_i/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        -2.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.674     0.976    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.002 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.554     1.556    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/gen_sample_tx_mac_config/data_sync/ClkB
    SLICE_X38Y30         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/gen_sample_tx_mac_config/data_sync/data_sync0_i/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.164     1.720 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/gen_sample_tx_mac_config/data_sync/data_sync0_i/Q
                         net (fo=1, routed)           0.056     1.776    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/gen_sample_tx_mac_config/data_sync/data_sync0
    SLICE_X38Y30         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/gen_sample_tx_mac_config/data_sync/data_sync1_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.033    -1.707    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.678 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.819    -0.859    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/gen_sample_tx_mac_config/data_sync/ClkB
    SLICE_X38Y30         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/gen_sample_tx_mac_config/data_sync/data_sync1_i/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_STATS.INT_TX_STATUS_VALID_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/STATUS_VALID_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        -2.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.674     0.976    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.002 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.583     1.585    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X19Y26         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_STATS.INT_TX_STATUS_VALID_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y26         FDRE (Prop_fdre_C_Q)         0.141     1.726 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_STATS.INT_TX_STATUS_VALID_reg/Q
                         net (fo=1, routed)           0.056     1.782    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/INT_TX_STATUS_VALID
    SLICE_X19Y26         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/STATUS_VALID_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.033    -1.707    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.678 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.850    -0.828    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X19Y26         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/STATUS_VALID_reg/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/async_rst0_reg/C
                            (rising edge-triggered cell FDPE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/async_rst1_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        -2.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.674     0.976    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.002 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.563     1.565    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/ClkB
    SLICE_X32Y7          FDPE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/async_rst0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDPE (Prop_fdpe_C_Q)         0.164     1.729 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/async_rst0_reg/Q
                         net (fo=1, routed)           0.056     1.785    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/async_rst0
    SLICE_X32Y7          FDPE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/async_rst1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.033    -1.707    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.678 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.829    -0.849    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/ClkB
    SLICE_X32Y7          FDPE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/async_rst1_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  gmii_rtl_rx_clk

Max Delay           531 Endpoints
Min Delay           540 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.338ns  (logic 0.733ns (13.731%)  route 4.605ns (86.269%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.835     3.129    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/bus2ip_clk
    SLICE_X5Y39          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     3.585 f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/Q
                         net (fo=37, routed)          2.761     6.346    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/speed_is_10_100
    SLICE_X22Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.470 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/FSM_sequential_receive_frame_current_state[3]_i_1/O
                         net (fo=86, routed)          1.368     7.838    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/RX_CLIENT_CLK_ENBL
    SLICE_X8Y23          LUT5 (Prop_lut5_I3_O)        0.153     7.991 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[23]_i_2/O
                         net (fo=8, routed)           0.476     8.467    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[23]_i_2_n_0
    SLICE_X8Y21          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.856     0.856 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.459     1.315    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.486     1.801 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.822     2.623    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X8Y21          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[16]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.338ns  (logic 0.733ns (13.731%)  route 4.605ns (86.269%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.835     3.129    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/bus2ip_clk
    SLICE_X5Y39          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     3.585 f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/Q
                         net (fo=37, routed)          2.761     6.346    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/speed_is_10_100
    SLICE_X22Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.470 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/FSM_sequential_receive_frame_current_state[3]_i_1/O
                         net (fo=86, routed)          1.368     7.838    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/RX_CLIENT_CLK_ENBL
    SLICE_X8Y23          LUT5 (Prop_lut5_I3_O)        0.153     7.991 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[23]_i_2/O
                         net (fo=8, routed)           0.476     8.467    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[23]_i_2_n_0
    SLICE_X8Y21          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.856     0.856 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.459     1.315    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.486     1.801 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.822     2.623    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X8Y21          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[17]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.338ns  (logic 0.733ns (13.731%)  route 4.605ns (86.269%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.835     3.129    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/bus2ip_clk
    SLICE_X5Y39          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     3.585 f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/Q
                         net (fo=37, routed)          2.761     6.346    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/speed_is_10_100
    SLICE_X22Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.470 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/FSM_sequential_receive_frame_current_state[3]_i_1/O
                         net (fo=86, routed)          1.368     7.838    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/RX_CLIENT_CLK_ENBL
    SLICE_X8Y23          LUT5 (Prop_lut5_I3_O)        0.153     7.991 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[23]_i_2/O
                         net (fo=8, routed)           0.476     8.467    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[23]_i_2_n_0
    SLICE_X8Y21          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.856     0.856 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.459     1.315    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.486     1.801 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.822     2.623    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X8Y21          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[18]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.338ns  (logic 0.733ns (13.731%)  route 4.605ns (86.269%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.835     3.129    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/bus2ip_clk
    SLICE_X5Y39          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     3.585 f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/Q
                         net (fo=37, routed)          2.761     6.346    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/speed_is_10_100
    SLICE_X22Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.470 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/FSM_sequential_receive_frame_current_state[3]_i_1/O
                         net (fo=86, routed)          1.368     7.838    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/RX_CLIENT_CLK_ENBL
    SLICE_X8Y23          LUT5 (Prop_lut5_I3_O)        0.153     7.991 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[23]_i_2/O
                         net (fo=8, routed)           0.476     8.467    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[23]_i_2_n_0
    SLICE_X8Y21          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.856     0.856 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.459     1.315    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.486     1.801 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.822     2.623    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X8Y21          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[19]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.338ns  (logic 0.733ns (13.731%)  route 4.605ns (86.269%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.835     3.129    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/bus2ip_clk
    SLICE_X5Y39          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     3.585 f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/Q
                         net (fo=37, routed)          2.761     6.346    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/speed_is_10_100
    SLICE_X22Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.470 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/FSM_sequential_receive_frame_current_state[3]_i_1/O
                         net (fo=86, routed)          1.368     7.838    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/RX_CLIENT_CLK_ENBL
    SLICE_X8Y23          LUT5 (Prop_lut5_I3_O)        0.153     7.991 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[23]_i_2/O
                         net (fo=8, routed)           0.476     8.467    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[23]_i_2_n_0
    SLICE_X8Y21          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.856     0.856 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.459     1.315    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.486     1.801 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.822     2.623    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X8Y21          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[20]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.338ns  (logic 0.733ns (13.731%)  route 4.605ns (86.269%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.835     3.129    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/bus2ip_clk
    SLICE_X5Y39          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     3.585 f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/Q
                         net (fo=37, routed)          2.761     6.346    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/speed_is_10_100
    SLICE_X22Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.470 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/FSM_sequential_receive_frame_current_state[3]_i_1/O
                         net (fo=86, routed)          1.368     7.838    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/RX_CLIENT_CLK_ENBL
    SLICE_X8Y23          LUT5 (Prop_lut5_I3_O)        0.153     7.991 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[23]_i_2/O
                         net (fo=8, routed)           0.476     8.467    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[23]_i_2_n_0
    SLICE_X8Y21          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.856     0.856 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.459     1.315    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.486     1.801 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.822     2.623    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X8Y21          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[21]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.338ns  (logic 0.733ns (13.731%)  route 4.605ns (86.269%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.835     3.129    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/bus2ip_clk
    SLICE_X5Y39          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     3.585 f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/Q
                         net (fo=37, routed)          2.761     6.346    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/speed_is_10_100
    SLICE_X22Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.470 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/FSM_sequential_receive_frame_current_state[3]_i_1/O
                         net (fo=86, routed)          1.368     7.838    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/RX_CLIENT_CLK_ENBL
    SLICE_X8Y23          LUT5 (Prop_lut5_I3_O)        0.153     7.991 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[23]_i_2/O
                         net (fo=8, routed)           0.476     8.467    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[23]_i_2_n_0
    SLICE_X8Y21          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.856     0.856 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.459     1.315    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.486     1.801 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.822     2.623    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X8Y21          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[22]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.338ns  (logic 0.733ns (13.731%)  route 4.605ns (86.269%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.835     3.129    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/bus2ip_clk
    SLICE_X5Y39          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     3.585 f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/Q
                         net (fo=37, routed)          2.761     6.346    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/speed_is_10_100
    SLICE_X22Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.470 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/FSM_sequential_receive_frame_current_state[3]_i_1/O
                         net (fo=86, routed)          1.368     7.838    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/RX_CLIENT_CLK_ENBL
    SLICE_X8Y23          LUT5 (Prop_lut5_I3_O)        0.153     7.991 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[23]_i_2/O
                         net (fo=8, routed)           0.476     8.467    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[23]_i_2_n_0
    SLICE_X8Y21          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.856     0.856 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.459     1.315    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.486     1.801 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.822     2.623    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X8Y21          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[23]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.320ns  (logic 0.704ns (13.233%)  route 4.616ns (86.767%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.835     3.129    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/bus2ip_clk
    SLICE_X5Y39          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     3.585 f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/Q
                         net (fo=37, routed)          2.761     6.346    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/speed_is_10_100
    SLICE_X22Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.470 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/FSM_sequential_receive_frame_current_state[3]_i_1/O
                         net (fo=86, routed)          1.223     7.693    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/RX_CLIENT_CLK_ENBL
    SLICE_X8Y23          LUT6 (Prop_lut6_I0_O)        0.124     7.817 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[23]_i_1/O
                         net (fo=8, routed)           0.632     8.449    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[23]_i_1_n_0
    SLICE_X8Y21          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.856     0.856 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.459     1.315    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.486     1.801 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.822     2.623    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X8Y21          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[16]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.320ns  (logic 0.704ns (13.233%)  route 4.616ns (86.767%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.623ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.835     3.129    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/bus2ip_clk
    SLICE_X5Y39          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     3.585 f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/Q
                         net (fo=37, routed)          2.761     6.346    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/speed_is_10_100
    SLICE_X22Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.470 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/FSM_sequential_receive_frame_current_state[3]_i_1/O
                         net (fo=86, routed)          1.223     7.693    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/RX_CLIENT_CLK_ENBL
    SLICE_X8Y23          LUT6 (Prop_lut6_I0_O)        0.124     7.817 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[23]_i_1/O
                         net (fo=8, routed)           0.632     8.449    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word[23]_i_1_n_0
    SLICE_X8Y21          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.856     0.856 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.459     1.315    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.486     1.801 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.822     2.623    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_mac_aclk
    SLICE_X8Y21          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[35]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[35].SYNC_RXS_LAST_READ_GRAY/data_sync0_i/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.457%)  route 0.109ns (43.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.587     0.923    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_ACLK
    SLICE_X24Y15         FDSE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y15         FDSE (Prop_fdse_C_Q)         0.141     1.064 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[35]/Q
                         net (fo=1, routed)           0.109     1.172    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[35].SYNC_RXS_LAST_READ_GRAY/data_sync0_i_0[0]
    SLICE_X25Y15         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[35].SYNC_RXS_LAST_READ_GRAY/data_sync0_i/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.407     0.407 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.311     0.718    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.254     0.973 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.328     1.301    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[35].SYNC_RXS_LAST_READ_GRAY/rx_mac_aclk
    SLICE_X25Y15         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[35].SYNC_RXS_LAST_READ_GRAY/data_sync0_i/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[45]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.407%)  route 0.061ns (22.593%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.589     0.924    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X26Y38         FDSE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDSE (Prop_fdse_C_Q)         0.164     1.089 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[45]/Q
                         net (fo=3, routed)           0.061     1.150    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/int_rx_pause_source[45]
    SLICE_X27Y38         LUT6 (Prop_lut6_I5_O)        0.045     1.195 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/load_wr_data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.195    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[7]_0[5]
    SLICE_X27Y38         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.407     0.407 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.311     0.718    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.254     0.973 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.332     1.305    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X27Y38         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[5]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.531%)  route 0.133ns (48.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.596     0.932    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/bus2ip_clk
    SLICE_X21Y49         FDSE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDSE (Prop_fdse_C_Q)         0.141     1.073 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/Q
                         net (fo=3, routed)           0.133     1.205    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/filter_enable_reg[0]
    SLICE_X21Y47         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.407     0.407 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.311     0.718    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.254     0.973 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.332     1.305    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/rx_axi_clk
    SLICE_X21Y47         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[4].SYNC_RXD_LAST_READ_GRAY/data_sync0_i/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.416%)  route 0.112ns (40.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.595     0.931    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_ACLK
    SLICE_X8Y8           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.164     1.095 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_mem_last_read_out_ptr_gray_d1_reg[4]/Q
                         net (fo=1, routed)           0.112     1.207    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[4].SYNC_RXD_LAST_READ_GRAY/data_sync0_i_0[0]
    SLICE_X11Y8          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[4].SYNC_RXD_LAST_READ_GRAY/data_sync0_i/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.407     0.407 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.311     0.718    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.254     0.973 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.326     1.299    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[4].SYNC_RXD_LAST_READ_GRAY/rx_mac_aclk
    SLICE_X11Y8          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXD_LAST_READ_GRAY_PROCESS[4].SYNC_RXD_LAST_READ_GRAY/data_sync0_i/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[38]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.015%)  route 0.073ns (25.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.589     0.924    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X26Y38         FDSE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDSE (Prop_fdse_C_Q)         0.164     1.089 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[38]/Q
                         net (fo=3, routed)           0.073     1.162    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/int_rx_pause_source[38]
    SLICE_X27Y38         LUT6 (Prop_lut6_I1_O)        0.045     1.207 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/load_wr_data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.207    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[7]_0[6]
    SLICE_X27Y38         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.407     0.407 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.311     0.718    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.254     0.973 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.332     1.305    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X27Y38         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[6]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[42]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.960%)  route 0.124ns (40.040%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.587     0.923    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X29Y37         FDSE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDSE (Prop_fdse_C_Q)         0.141     1.064 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[42]/Q
                         net (fo=3, routed)           0.124     1.188    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/int_rx_pause_source[42]
    SLICE_X29Y38         LUT6 (Prop_lut6_I5_O)        0.045     1.233 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/load_wr_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.233    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[7]_0[2]
    SLICE_X29Y38         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.407     0.407 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.311     0.718    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.254     0.973 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.332     1.305    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X29Y38         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[2]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/int_rx_lt_disable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rxgen/LT_CHECK_HELD_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.415%)  route 0.169ns (54.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.303ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.590     0.926    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X27Y40         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/int_rx_lt_disable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/int_rx_lt_disable_reg/Q
                         net (fo=2, routed)           0.169     1.236    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rxgen/int_rx_lt_disable
    SLICE_X24Y37         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rxgen/LT_CHECK_HELD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.407     0.407 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.311     0.718    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.254     0.973 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.330     1.303    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rxgen/rx_axi_clk
    SLICE_X24Y37         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rxgen/LT_CHECK_HELD_reg/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[6].SYNC_RXS_LAST_READ_GRAY/data_sync0_i/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.517%)  route 0.180ns (58.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.302ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.595     0.931    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_ACLK
    SLICE_X13Y7          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDRE (Prop_fdre_C_Q)         0.128     1.059 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_gray_d1_reg[6]/Q
                         net (fo=1, routed)           0.180     1.239    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[6].SYNC_RXS_LAST_READ_GRAY/data_sync0_i_0[0]
    SLICE_X19Y11         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[6].SYNC_RXS_LAST_READ_GRAY/data_sync0_i/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.407     0.407 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.311     0.718    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.254     0.973 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.329     1.302    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[6].SYNC_RXS_LAST_READ_GRAY/rx_mac_aclk
    SLICE_X19Y11         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/SYNC_RXS_LAST_READ_GRAY_PROCESS[6].SYNC_RXS_LAST_READ_GRAY/data_sync0_i/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[36]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.475%)  route 0.105ns (33.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.589     0.924    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X26Y38         FDSE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDSE (Prop_fdse_C_Q)         0.164     1.089 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/int_rx_pause_ad_reg[36]/Q
                         net (fo=3, routed)           0.105     1.194    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/int_rx_pause_source[36]
    SLICE_X27Y38         LUT6 (Prop_lut6_I1_O)        0.045     1.239 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/load_wr_data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.239    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[7]_0[4]
    SLICE_X27Y38         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.407     0.407 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.311     0.718    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.254     0.973 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.332     1.305    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X27Y38         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/int_rx_jumbo_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rxgen/JUMBO_FRAMES_HELD_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.897%)  route 0.173ns (55.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.303ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.590     0.926    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/bus2ip_clk
    SLICE_X27Y40         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/int_rx_jumbo_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/conf/int_rx_jumbo_en_reg/Q
                         net (fo=2, routed)           0.173     1.240    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rxgen/int_rx_jumbo_enable
    SLICE_X24Y37         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rxgen/JUMBO_FRAMES_HELD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.407     0.407 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.311     0.718    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.254     0.973 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.330     1.303    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rxgen/rx_axi_clk
    SLICE_X24Y37         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/rxgen/JUMBO_FRAMES_HELD_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  gmii_rtl_tx_clk

Max Delay           171 Endpoints
Min Delay           195 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.813ns  (logic 0.828ns (12.152%)  route 5.985ns (87.848%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.610ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.835     3.129    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/bus2ip_clk
    SLICE_X5Y39          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     3.585 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/Q
                         net (fo=37, routed)          4.336     7.921    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/speed_is_10_100
    SLICE_X27Y2          LUT6 (Prop_lut6_I3_O)        0.124     8.045 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3/O
                         net (fo=2, routed)           0.433     8.479    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3_n_0
    SLICE_X27Y2          LUT5 (Prop_lut5_I3_O)        0.124     8.603 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_1/O
                         net (fo=12, routed)          0.687     9.290    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_en
    SLICE_X26Y2          LUT3 (Prop_lut3_I0_O)        0.124     9.414 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1/O
                         net (fo=7, routed)           0.529     9.942    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0
    SLICE_X26Y2          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.006     2.946    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.037 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.573     4.610    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X26Y2          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[3]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.813ns  (logic 0.828ns (12.152%)  route 5.985ns (87.848%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.610ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.835     3.129    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/bus2ip_clk
    SLICE_X5Y39          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     3.585 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/Q
                         net (fo=37, routed)          4.336     7.921    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/speed_is_10_100
    SLICE_X27Y2          LUT6 (Prop_lut6_I3_O)        0.124     8.045 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3/O
                         net (fo=2, routed)           0.433     8.479    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3_n_0
    SLICE_X27Y2          LUT5 (Prop_lut5_I3_O)        0.124     8.603 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_1/O
                         net (fo=12, routed)          0.687     9.290    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_en
    SLICE_X26Y2          LUT3 (Prop_lut3_I0_O)        0.124     9.414 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1/O
                         net (fo=7, routed)           0.529     9.942    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0
    SLICE_X26Y2          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.006     2.946    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.037 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.573     4.610    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X26Y2          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[4]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.813ns  (logic 0.828ns (12.152%)  route 5.985ns (87.848%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.610ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.835     3.129    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/bus2ip_clk
    SLICE_X5Y39          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     3.585 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/Q
                         net (fo=37, routed)          4.336     7.921    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/speed_is_10_100
    SLICE_X27Y2          LUT6 (Prop_lut6_I3_O)        0.124     8.045 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3/O
                         net (fo=2, routed)           0.433     8.479    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3_n_0
    SLICE_X27Y2          LUT5 (Prop_lut5_I3_O)        0.124     8.603 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_1/O
                         net (fo=12, routed)          0.687     9.290    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_en
    SLICE_X26Y2          LUT3 (Prop_lut3_I0_O)        0.124     9.414 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1/O
                         net (fo=7, routed)           0.529     9.942    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0
    SLICE_X26Y2          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.006     2.946    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.037 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.573     4.610    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X26Y2          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[5]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.813ns  (logic 0.828ns (12.152%)  route 5.985ns (87.848%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.610ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.835     3.129    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/bus2ip_clk
    SLICE_X5Y39          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     3.585 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/Q
                         net (fo=37, routed)          4.336     7.921    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/speed_is_10_100
    SLICE_X27Y2          LUT6 (Prop_lut6_I3_O)        0.124     8.045 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3/O
                         net (fo=2, routed)           0.433     8.479    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3_n_0
    SLICE_X27Y2          LUT5 (Prop_lut5_I3_O)        0.124     8.603 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_1/O
                         net (fo=12, routed)          0.687     9.290    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_en
    SLICE_X26Y2          LUT3 (Prop_lut3_I0_O)        0.124     9.414 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1/O
                         net (fo=7, routed)           0.529     9.942    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0
    SLICE_X26Y2          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.006     2.946    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.037 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.573     4.610    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X26Y2          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[6]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.813ns  (logic 0.828ns (12.152%)  route 5.985ns (87.848%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.610ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.835     3.129    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/bus2ip_clk
    SLICE_X5Y39          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     3.585 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/Q
                         net (fo=37, routed)          4.336     7.921    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/speed_is_10_100
    SLICE_X27Y2          LUT6 (Prop_lut6_I3_O)        0.124     8.045 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3/O
                         net (fo=2, routed)           0.433     8.479    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3_n_0
    SLICE_X27Y2          LUT5 (Prop_lut5_I3_O)        0.124     8.603 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_1/O
                         net (fo=12, routed)          0.687     9.290    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_en
    SLICE_X26Y2          LUT3 (Prop_lut3_I0_O)        0.124     9.414 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1/O
                         net (fo=7, routed)           0.529     9.942    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0
    SLICE_X26Y2          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.006     2.946    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.037 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.573     4.610    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X26Y2          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[7]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.813ns  (logic 0.828ns (12.152%)  route 5.985ns (87.848%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.610ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.835     3.129    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/bus2ip_clk
    SLICE_X5Y39          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     3.585 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/Q
                         net (fo=37, routed)          4.336     7.921    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/speed_is_10_100
    SLICE_X27Y2          LUT6 (Prop_lut6_I3_O)        0.124     8.045 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3/O
                         net (fo=2, routed)           0.433     8.479    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3_n_0
    SLICE_X27Y2          LUT5 (Prop_lut5_I3_O)        0.124     8.603 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_1/O
                         net (fo=12, routed)          0.687     9.290    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_en
    SLICE_X26Y2          LUT3 (Prop_lut3_I0_O)        0.124     9.414 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1/O
                         net (fo=7, routed)           0.529     9.942    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0
    SLICE_X26Y2          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.006     2.946    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.037 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.573     4.610    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X26Y2          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[8]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.813ns  (logic 0.828ns (12.152%)  route 5.985ns (87.848%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.610ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.835     3.129    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/bus2ip_clk
    SLICE_X5Y39          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     3.585 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/Q
                         net (fo=37, routed)          4.336     7.921    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/speed_is_10_100
    SLICE_X27Y2          LUT6 (Prop_lut6_I3_O)        0.124     8.045 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3/O
                         net (fo=2, routed)           0.433     8.479    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3_n_0
    SLICE_X27Y2          LUT5 (Prop_lut5_I3_O)        0.124     8.603 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_1/O
                         net (fo=12, routed)          0.687     9.290    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_en
    SLICE_X26Y2          LUT3 (Prop_lut3_I0_O)        0.124     9.414 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1/O
                         net (fo=7, routed)           0.529     9.942    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_0
    SLICE_X26Y2          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.006     2.946    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.037 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.573     4.610    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X26Y2          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[9]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.119ns  (logic 0.704ns (11.504%)  route 5.415ns (88.496%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.610ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.835     3.129    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/bus2ip_clk
    SLICE_X5Y39          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     3.585 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/Q
                         net (fo=37, routed)          4.336     7.921    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/speed_is_10_100
    SLICE_X27Y2          LUT6 (Prop_lut6_I3_O)        0.124     8.045 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3/O
                         net (fo=2, routed)           0.433     8.479    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3_n_0
    SLICE_X27Y2          LUT5 (Prop_lut5_I3_O)        0.124     8.603 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_1/O
                         net (fo=12, routed)          0.646     9.248    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_en
    SLICE_X26Y2          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.006     2.946    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.037 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.573     4.610    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X26Y2          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[3]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.119ns  (logic 0.704ns (11.504%)  route 5.415ns (88.496%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.610ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.835     3.129    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/bus2ip_clk
    SLICE_X5Y39          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     3.585 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/Q
                         net (fo=37, routed)          4.336     7.921    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/speed_is_10_100
    SLICE_X27Y2          LUT6 (Prop_lut6_I3_O)        0.124     8.045 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3/O
                         net (fo=2, routed)           0.433     8.479    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3_n_0
    SLICE_X27Y2          LUT5 (Prop_lut5_I3_O)        0.124     8.603 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_1/O
                         net (fo=12, routed)          0.646     9.248    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_en
    SLICE_X26Y2          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.006     2.946    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.037 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.573     4.610    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X26Y2          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[4]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.119ns  (logic 0.704ns (11.504%)  route 5.415ns (88.496%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.610ns
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.835     3.129    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/bus2ip_clk
    SLICE_X5Y39          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.456     3.585 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/speed_host.speed_is_10_100_reg/Q
                         net (fo=37, routed)          4.336     7.921    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/speed_is_10_100
    SLICE_X27Y2          LUT6 (Prop_lut6_I3_O)        0.124     8.045 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3/O
                         net (fo=2, routed)           0.433     8.479    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3_n_0
    SLICE_X27Y2          LUT5 (Prop_lut5_I3_O)        0.124     8.603 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_1/O
                         net (fo=12, routed)          0.646     9.248    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_en
    SLICE_X26Y2          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.006     2.946    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.037 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.573     4.610    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X26Y2          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        1.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.552     0.888    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/S_AXI_ACLK
    SLICE_X47Y27         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[13]/Q
                         net (fo=1, routed)           0.101     1.130    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus[13]
    SLICE_X45Y27         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.731     1.223    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.252 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.816     2.068    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/tx_mac_aclk
    SLICE_X45Y27         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[13]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        1.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.552     0.888    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/S_AXI_ACLK
    SLICE_X47Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[14]/Q
                         net (fo=1, routed)           0.101     1.130    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus[14]
    SLICE_X45Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.731     1.223    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.252 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.817     2.069    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/tx_mac_aclk
    SLICE_X45Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[14]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.893%)  route 0.103ns (42.107%))
  Logic Levels:           0  
  Clock Path Skew:        1.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.552     0.888    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/S_AXI_ACLK
    SLICE_X47Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[1]/Q
                         net (fo=1, routed)           0.103     1.131    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus[1]
    SLICE_X44Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.731     1.223    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.252 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.817     2.069    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/tx_mac_aclk
    SLICE_X44Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[1]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.312%)  route 0.119ns (45.688%))
  Logic Levels:           0  
  Clock Path Skew:        1.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.553     0.889    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/S_AXI_ACLK
    SLICE_X44Y29         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y29         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[12]/Q
                         net (fo=1, routed)           0.119     1.148    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus[12]
    SLICE_X43Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.731     1.223    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.252 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.817     2.069    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/tx_mac_aclk
    SLICE_X43Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[12]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        1.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.552     0.888    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/S_AXI_ACLK
    SLICE_X46Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[9]/Q
                         net (fo=1, routed)           0.101     1.153    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus[9]
    SLICE_X45Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.731     1.223    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.252 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.817     2.069    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/tx_mac_aclk
    SLICE_X45Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[9]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkASignalToggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/data_sync0_i/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.177%)  route 0.129ns (47.823%))
  Logic Levels:           0  
  Clock Path Skew:        1.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.552     0.888    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/S_AXI_ACLK
    SLICE_X44Y27         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkASignalToggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkASignalToggle_reg/Q
                         net (fo=2, routed)           0.129     1.158    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/data_in
    SLICE_X44Y26         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/data_sync0_i/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.731     1.223    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.252 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.814     2.066    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/tx_mac_aclk
    SLICE_X44Y26         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/data_sync0_i/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        1.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.553     0.889    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/S_AXI_ACLK
    SLICE_X42Y29         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[0]/Q
                         net (fo=1, routed)           0.110     1.163    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus[0]
    SLICE_X42Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.731     1.223    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.252 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.817     2.069    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/tx_mac_aclk
    SLICE_X42Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[0]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        1.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.553     0.889    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/S_AXI_ACLK
    SLICE_X42Y29         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[2]/Q
                         net (fo=1, routed)           0.110     1.163    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus[2]
    SLICE_X42Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.731     1.223    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.252 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.817     2.069    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/tx_mac_aclk
    SLICE_X42Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[2]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        1.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.553     0.889    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/S_AXI_ACLK
    SLICE_X42Y29         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[3]/Q
                         net (fo=1, routed)           0.110     1.163    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus[3]
    SLICE_X42Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.731     1.223    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.252 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.817     2.069    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/tx_mac_aclk
    SLICE_X42Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[3]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        1.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.552     0.888    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/S_AXI_ACLK
    SLICE_X47Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus_reg[11]/Q
                         net (fo=1, routed)           0.153     1.182    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/clk_a2b_bus[11]
    SLICE_X45Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.731     1.223    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.252 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.817     2.069    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/tx_mac_aclk
    SLICE_X45Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/ClkBAxiEthBaEClkCrsBusOut_reg[11]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_pass_through_axi_ethernet_0_refclk_1
  To Clock:  gmii_rtl_tx_clk

Max Delay          2274 Endpoints
Min Delay          2274 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__24/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.629ns  (logic 0.518ns (7.814%)  route 6.111ns (92.186%))
  Logic Levels:           0  
  Clock Path Skew:        5.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.604ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.146    -2.570    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.469 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.838    -0.631    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_gmii_mii_clk
    SLICE_X2Y6           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.518    -0.113 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/Q
                         net (fo=82, routed)          6.111     5.998    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable
    SLICE_X25Y36         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__24/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.006     2.946    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.037 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.567     4.604    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X25Y36         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__24/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__33/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.629ns  (logic 0.518ns (7.814%)  route 6.111ns (92.186%))
  Logic Levels:           0  
  Clock Path Skew:        5.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.604ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.146    -2.570    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.469 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.838    -0.631    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_gmii_mii_clk
    SLICE_X2Y6           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.518    -0.113 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/Q
                         net (fo=82, routed)          6.111     5.998    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable
    SLICE_X25Y36         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__33/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.006     2.946    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.037 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.567     4.604    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X25Y36         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__33/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_vld_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.654ns  (logic 0.642ns (9.648%)  route 6.012ns (90.352%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        5.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.695ns
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.146    -2.570    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.469 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.746    -0.723    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_axi_clk
    SLICE_X12Y31         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.205 f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/Q
                         net (fo=346, routed)         6.012     5.807    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_reset
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.124     5.931 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_vld_i_1/O
                         net (fo=1, routed)           0.000     5.931    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_vld_i_1_n_0
    SLICE_X7Y3           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_vld_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.006     2.946    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.037 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.658     4.695    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X7Y3           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_vld_reg/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__25/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.491ns  (logic 0.518ns (7.980%)  route 5.973ns (92.020%))
  Logic Levels:           0  
  Clock Path Skew:        5.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.603ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.146    -2.570    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.469 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.838    -0.631    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_gmii_mii_clk
    SLICE_X2Y6           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.518    -0.113 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/Q
                         net (fo=82, routed)          5.973     5.860    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable
    SLICE_X28Y35         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__25/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.006     2.946    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.037 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.566     4.603    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X28Y35         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__25/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__23/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.440ns  (logic 0.518ns (8.044%)  route 5.922ns (91.956%))
  Logic Levels:           0  
  Clock Path Skew:        5.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.604ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.146    -2.570    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.469 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.838    -0.631    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_gmii_mii_clk
    SLICE_X2Y6           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.518    -0.113 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/Q
                         net (fo=82, routed)          5.922     5.808    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable
    SLICE_X25Y36         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__23/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.006     2.946    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.037 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.567     4.604    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X25Y36         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__23/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__26/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.335ns  (logic 0.518ns (8.177%)  route 5.817ns (91.823%))
  Logic Levels:           0  
  Clock Path Skew:        5.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.603ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.146    -2.570    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.469 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.838    -0.631    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_gmii_mii_clk
    SLICE_X2Y6           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.518    -0.113 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/Q
                         net (fo=82, routed)          5.817     5.704    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable
    SLICE_X31Y36         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__26/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.006     2.946    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.037 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.566     4.603    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X31Y36         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__26/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__29/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.335ns  (logic 0.518ns (8.177%)  route 5.817ns (91.823%))
  Logic Levels:           0  
  Clock Path Skew:        5.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.603ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.146    -2.570    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.469 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.838    -0.631    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_gmii_mii_clk
    SLICE_X2Y6           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.518    -0.113 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/Q
                         net (fo=82, routed)          5.817     5.704    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable
    SLICE_X31Y36         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__29/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.006     2.946    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.037 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.566     4.603    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X31Y36         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__29/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__30/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.335ns  (logic 0.518ns (8.177%)  route 5.817ns (91.823%))
  Logic Levels:           0  
  Clock Path Skew:        5.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.603ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.146    -2.570    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.469 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.838    -0.631    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_gmii_mii_clk
    SLICE_X2Y6           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.518    -0.113 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/Q
                         net (fo=82, routed)          5.817     5.704    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable
    SLICE_X31Y36         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__30/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.006     2.946    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.037 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.566     4.603    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X31Y36         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__30/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__34/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.296ns  (logic 0.518ns (8.227%)  route 5.778ns (91.773%))
  Logic Levels:           0  
  Clock Path Skew:        5.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.603ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.146    -2.570    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.469 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.838    -0.631    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_gmii_mii_clk
    SLICE_X2Y6           FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.518    -0.113 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_enable_int_reg/Q
                         net (fo=82, routed)          5.778     5.665    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable
    SLICE_X28Y35         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__34/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.006     2.946    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.037 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.566     4.603    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X28Y35         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__34/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.252ns  (logic 0.518ns (8.285%)  route 5.734ns (91.715%))
  Logic Levels:           0  
  Clock Path Skew:        5.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.617ns
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.146    -2.570    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.469 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.746    -0.723    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_axi_clk
    SLICE_X12Y31         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.205 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/tx_reset_reg/Q
                         net (fo=346, routed)         5.734     5.529    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/early_underrun_reg_0
    SLICE_X14Y4          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940     0.940 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.006     2.946    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091     3.037 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.580     4.617    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X14Y4          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/data_sync6_i/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/data_sync7_i/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.479ns  (logic 0.337ns (70.331%)  route 0.142ns (29.669%))
  Logic Levels:           0  
  Clock Path Skew:        6.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.031ns
    Source Clock Delay      (SCD):    -1.465ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133    -3.036    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.945 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.479    -1.465    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/tx_mac_aclk
    SLICE_X44Y26         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/data_sync6_i/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDRE (Prop_fdre_C_Q)         0.337    -1.128 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/data_sync6_i/Q
                         net (fo=1, routed)           0.142    -0.986    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/data_sync6
    SLICE_X44Y26         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/data_sync7_i/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.205     3.280    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     3.381 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.650     5.031    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/tx_mac_aclk
    SLICE_X44Y26         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/data_sync7_i/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/sync_rst0_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/sync_rst1_reg/D
                            (rising edge-triggered cell FDSE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.526ns  (logic 0.367ns (69.785%)  route 0.159ns (30.215%))
  Logic Levels:           0  
  Clock Path Skew:        6.495ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    -1.466ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133    -3.036    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.945 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.478    -1.466    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/ClkB
    SLICE_X43Y24         FDSE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/sync_rst0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDSE (Prop_fdse_C_Q)         0.367    -1.099 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/sync_rst0_reg/Q
                         net (fo=1, routed)           0.159    -0.941    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/sync_rst0
    SLICE_X43Y24         FDSE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/sync_rst1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.205     3.280    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     3.381 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.648     5.029    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/ClkB
    SLICE_X43Y24         FDSE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/sync_rst1_reg/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/gen_sample_tx_mac_config/data_sync/data_sync6_i/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/gen_sample_tx_mac_config/data_sync/data_sync7_i/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.520ns  (logic 0.385ns (73.973%)  route 0.135ns (26.027%))
  Logic Levels:           0  
  Clock Path Skew:        6.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.038ns
    Source Clock Delay      (SCD):    -1.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133    -3.036    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.945 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.484    -1.460    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/gen_sample_tx_mac_config/data_sync/ClkB
    SLICE_X38Y30         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/gen_sample_tx_mac_config/data_sync/data_sync6_i/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.385    -1.075 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/gen_sample_tx_mac_config/data_sync/data_sync6_i/Q
                         net (fo=1, routed)           0.135    -0.940    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/gen_sample_tx_mac_config/data_sync/data_sync6
    SLICE_X38Y30         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/gen_sample_tx_mac_config/data_sync/data_sync7_i/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.205     3.280    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     3.381 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.657     5.038    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/gen_sample_tx_mac_config/data_sync/ClkB
    SLICE_X38Y30         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/gen_sample_tx_mac_config/data_sync/data_sync7_i/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst0_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst1_reg/D
                            (rising edge-triggered cell FDPE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.535ns  (logic 0.367ns (68.556%)  route 0.168ns (31.444%))
  Logic Levels:           0  
  Clock Path Skew:        6.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.029ns
    Source Clock Delay      (SCD):    -1.467ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133    -3.036    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.945 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.477    -1.467    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/ClkB
    SLICE_X44Y24         FDPE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y24         FDPE (Prop_fdpe_C_Q)         0.367    -1.100 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst0_reg/Q
                         net (fo=1, routed)           0.168    -0.932    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst0
    SLICE_X44Y24         FDPE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.205     3.280    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     3.381 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.648     5.029    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/ClkB
    SLICE_X44Y24         FDPE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkB_reset_inst/async_rst1_reg/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/data_sync0_i/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/data_sync1_i/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.535ns  (logic 0.367ns (68.556%)  route 0.168ns (31.444%))
  Logic Levels:           0  
  Clock Path Skew:        6.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.031ns
    Source Clock Delay      (SCD):    -1.465ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133    -3.036    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.945 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.479    -1.465    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/tx_mac_aclk
    SLICE_X44Y26         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/data_sync0_i/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDRE (Prop_fdre_C_Q)         0.367    -1.098 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/data_sync0_i/Q
                         net (fo=1, routed)           0.168    -0.930    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/data_sync0
    SLICE_X44Y26         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/data_sync1_i/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.205     3.280    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     3.381 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.650     5.031    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/tx_mac_aclk
    SLICE_X44Y26         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TX_PAUSE_FRAME_CROSS_I/data_sync/data_sync1_i/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/sync_rst0_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/sync_rst1_reg/D
                            (rising edge-triggered cell FDSE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.526ns  (logic 0.367ns (69.785%)  route 0.159ns (30.215%))
  Logic Levels:           0  
  Clock Path Skew:        6.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.049ns
    Source Clock Delay      (SCD):    -1.450ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133    -3.036    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.945 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.494    -1.450    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/ClkB
    SLICE_X33Y7          FDSE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/sync_rst0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDSE (Prop_fdse_C_Q)         0.367    -1.083 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/sync_rst0_reg/Q
                         net (fo=1, routed)           0.159    -0.925    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/sync_rst0
    SLICE_X33Y7          FDSE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/sync_rst1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.205     3.280    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     3.381 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.668     5.049    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/ClkB
    SLICE_X33Y7          FDSE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/sync_rst1_reg/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/ClkASignalToggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/ClkASignalToggle_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.538ns  (logic 0.367ns (68.211%)  route 0.171ns (31.789%))
  Logic Levels:           0  
  Clock Path Skew:        6.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.036ns
    Source Clock Delay      (SCD):    -1.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133    -3.036    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.945 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.484    -1.460    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/ClkA
    SLICE_X43Y29         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/ClkASignalToggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.367    -1.093 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/ClkASignalToggle_reg/Q
                         net (fo=2, routed)           0.171    -0.922    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/ClkASignalToggle
    SLICE_X43Y29         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/ClkASignalToggle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.205     3.280    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     3.381 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.655     5.036    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/ClkA
    SLICE_X43Y29         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/TXCLCLK2AXICLK_ISR_1/ClkASignalToggle_reg/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/gen_sample_tx_mac_config/data_sync/data_sync0_i/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/gen_sample_tx_mac_config/data_sync/data_sync1_i/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.577ns  (logic 0.418ns (72.456%)  route 0.159ns (27.544%))
  Logic Levels:           0  
  Clock Path Skew:        6.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.038ns
    Source Clock Delay      (SCD):    -1.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133    -3.036    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.945 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.484    -1.460    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/gen_sample_tx_mac_config/data_sync/ClkB
    SLICE_X38Y30         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/gen_sample_tx_mac_config/data_sync/data_sync0_i/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.418    -1.042 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/gen_sample_tx_mac_config/data_sync/data_sync0_i/Q
                         net (fo=1, routed)           0.159    -0.884    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/gen_sample_tx_mac_config/data_sync/data_sync0
    SLICE_X38Y30         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/gen_sample_tx_mac_config/data_sync/data_sync1_i/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.205     3.280    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     3.381 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.657     5.038    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/gen_sample_tx_mac_config/data_sync/ClkB
    SLICE_X38Y30         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/gen_sample_tx_mac_config/data_sync/data_sync1_i/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/async_rst0_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/async_rst1_reg/D
                            (rising edge-triggered cell FDPE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.577ns  (logic 0.418ns (72.456%)  route 0.159ns (27.544%))
  Logic Levels:           0  
  Clock Path Skew:        6.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.049ns
    Source Clock Delay      (SCD):    -1.450ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133    -3.036    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.945 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.494    -1.450    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/ClkB
    SLICE_X32Y7          FDPE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/async_rst0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDPE (Prop_fdpe_C_Q)         0.418    -1.032 r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/async_rst0_reg/Q
                         net (fo=1, routed)           0.159    -0.874    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/async_rst0
    SLICE_X32Y7          FDPE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/async_rst1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.205     3.280    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     3.381 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.668     5.049    pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/ClkB
    SLICE_X32Y7          FDPE                                         r  pass_through_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/async_rst1_reg/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_STATS.INT_TX_STATUS_VALID_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/STATUS_VALID_reg/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.526ns  (logic 0.367ns (69.785%)  route 0.159ns (30.215%))
  Logic Levels:           0  
  Clock Path Skew:        6.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.119ns
    Source Clock Delay      (SCD):    -1.379ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.133    -3.036    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.945 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.565    -1.379    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X19Y26         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_STATS.INT_TX_STATUS_VALID_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y26         FDRE (Prop_fdre_C_Q)         0.367    -1.012 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_STATS.INT_TX_STATUS_VALID_reg/Q
                         net (fo=1, routed)           0.159    -0.854    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/INT_TX_STATUS_VALID
    SLICE_X19Y26         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/STATUS_VALID_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.205     3.280    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     3.381 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.738     5.119    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X19Y26         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/txgen/TX_SM1/STATUS_VALID_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  gmii_rtl_rx_clk
  To Clock:  gmii_rtl_tx_clk

Max Delay             0 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/pause_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.908%)  route 0.094ns (31.092%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.803ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.206     0.424    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.092     0.516 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.287     0.803    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/rx_axi_clk
    SLICE_X22Y30         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164     0.967 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[12]/Q
                         net (fo=2, routed)           0.094     1.062    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/Q[12]
    SLICE_X23Y30         LUT4 (Prop_lut4_I0_O)        0.045     1.107 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[12]_i_1/O
                         net (fo=1, routed)           0.000     1.107    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx_n_9
    SLICE_X23Y30         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/pause_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.731     1.223    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.252 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.853     2.105    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X23Y30         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/pause_count_reg[12]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/pause_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.209ns (63.868%)  route 0.118ns (36.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.206     0.424    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.092     0.516 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.285     0.801    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/rx_axi_clk
    SLICE_X20Y29         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y29         FDRE (Prop_fdre_C_Q)         0.164     0.965 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[5]/Q
                         net (fo=2, routed)           0.118     1.084    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/Q[5]
    SLICE_X23Y29         LUT4 (Prop_lut4_I0_O)        0.045     1.129 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.129    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx_n_16
    SLICE_X23Y29         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/pause_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.731     1.223    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.252 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.852     2.104    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X23Y29         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/pause_count_reg[5]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/pause_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.651%)  route 0.119ns (36.349%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.206     0.424    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.092     0.516 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.285     0.801    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/rx_axi_clk
    SLICE_X20Y29         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y29         FDRE (Prop_fdre_C_Q)         0.164     0.965 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/Q
                         net (fo=2, routed)           0.119     1.085    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/Q[3]
    SLICE_X23Y28         LUT4 (Prop_lut4_I0_O)        0.045     1.130 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.130    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx_n_18
    SLICE_X23Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/pause_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.731     1.223    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.252 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.851     2.103    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X23Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/pause_count_reg[3]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/pause_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.716%)  route 0.160ns (46.284%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    0.803ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.206     0.424    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.092     0.516 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.287     0.803    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/rx_axi_clk
    SLICE_X21Y31         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y31         FDRE (Prop_fdre_C_Q)         0.141     0.944 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[15]/Q
                         net (fo=2, routed)           0.160     1.105    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/Q[15]
    SLICE_X22Y31         LUT4 (Prop_lut4_I0_O)        0.045     1.150 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[15]_i_2/O
                         net (fo=1, routed)           0.000     1.150    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx_n_6
    SLICE_X22Y31         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/pause_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.731     1.223    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.252 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.854     2.106    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X22Y31         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/pause_count_reg[15]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/pause_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.424%)  route 0.162ns (46.576%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    0.803ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.206     0.424    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.092     0.516 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.287     0.803    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/rx_axi_clk
    SLICE_X21Y31         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y31         FDRE (Prop_fdre_C_Q)         0.141     0.944 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[8]/Q
                         net (fo=2, routed)           0.162     1.106    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/Q[8]
    SLICE_X22Y31         LUT4 (Prop_lut4_I0_O)        0.045     1.151 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.151    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx_n_13
    SLICE_X22Y31         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/pause_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.731     1.223    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.252 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.854     2.106    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X22Y31         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/pause_count_reg[8]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/pause_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.669%)  route 0.147ns (41.331%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.803ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.206     0.424    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.092     0.516 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.287     0.803    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/rx_axi_clk
    SLICE_X22Y30         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164     0.967 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[13]/Q
                         net (fo=2, routed)           0.147     1.115    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/Q[13]
    SLICE_X23Y30         LUT4 (Prop_lut4_I0_O)        0.045     1.160 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[13]_i_1/O
                         net (fo=1, routed)           0.000     1.160    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx_n_8
    SLICE_X23Y30         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/pause_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.731     1.223    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.252 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.853     2.105    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X23Y30         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/pause_count_reg[13]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/pause_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.494%)  route 0.148ns (41.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.803ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.206     0.424    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.092     0.516 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.287     0.803    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/rx_axi_clk
    SLICE_X22Y30         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164     0.967 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[14]/Q
                         net (fo=2, routed)           0.148     1.116    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/Q[14]
    SLICE_X23Y30         LUT4 (Prop_lut4_I0_O)        0.045     1.161 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[14]_i_1/O
                         net (fo=1, routed)           0.000     1.161    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx_n_7
    SLICE_X23Y30         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/pause_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.731     1.223    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.252 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.853     2.105    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X23Y30         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/pause_count_reg[14]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/pause_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.533%)  route 0.175ns (48.467%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.206     0.424    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.092     0.516 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.285     0.801    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/rx_axi_clk
    SLICE_X21Y29         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y29         FDRE (Prop_fdre_C_Q)         0.141     0.942 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[6]/Q
                         net (fo=2, routed)           0.175     1.117    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/Q[6]
    SLICE_X23Y29         LUT4 (Prop_lut4_I0_O)        0.045     1.162 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.162    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx_n_15
    SLICE_X23Y29         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/pause_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.731     1.223    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.252 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.852     2.104    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X23Y29         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/pause_count_reg[6]/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.680%)  route 0.220ns (57.320%))
  Logic Levels:           0  
  Clock Path Skew:        1.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    0.803ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.206     0.424    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.092     0.516 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.287     0.803    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/rx_axi_clk
    SLICE_X16Y33         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDRE (Prop_fdre_C_Q)         0.164     0.967 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/Q
                         net (fo=2, routed)           0.220     1.188    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/data_in
    SLICE_X19Y31         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.731     1.223    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.252 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.856     2.108    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/tx_axi_clk
    SLICE_X19Y31         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/C

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/pause_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.771%)  route 0.203ns (52.229%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_rx_clk rise edge)
                                                      0.000     0.000 r  
    T9                                                0.000     0.000 r  gmii_rtl_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk
    T9                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf_i/O
                         net (fo=2, routed)           0.206     0.424    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_rx_clk_ibuf
    BUFR_X0Y2            BUFR (Prop_bufr_I_O)         0.092     0.516 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/bufr_gmii_rx_clk/O
                         net (fo=1538, routed)        0.285     0.801    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/rx_axi_clk
    SLICE_X21Y29         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y29         FDRE (Prop_fdre_C_Q)         0.141     0.942 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/Q
                         net (fo=2, routed)           0.203     1.146    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/Q[2]
    SLICE_X23Y28         LUT4 (Prop_lut4_I0_O)        0.045     1.191 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.191    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/sync_good_rx_n_19
    SLICE_X23Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/pause_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.731     1.223    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.252 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.851     2.103    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/tx_axi_clk
    SLICE_X23Y28         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/flow/tx_pause/pause_count_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  gmii_rtl_tx_clk
  To Clock:  pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_rtl_txd[4]
                            (output port clocked by pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.669ns  (logic 2.668ns (99.963%)  route 0.001ns (0.037%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.205     3.280    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     3.381 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.859     5.240    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y9          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y9          FDRE (Prop_fdre_C_Q)         0.472     5.712 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[4]/Q
                         net (fo=1, routed)           0.001     5.713    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf[4]
    Y13                  OBUF (Prop_obuf_I_O)         2.196     7.909 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/obuf_data[4].gmii_txd_obuf_i/O
                         net (fo=0)                   0.000     7.909    gmii_rtl_txd[4]
    Y13                                                               r  gmii_rtl_txd[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_rtl_txd[5]
                            (output port clocked by pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.668ns  (logic 2.667ns (99.963%)  route 0.001ns (0.037%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.205     3.280    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     3.381 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.859     5.240    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y10         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y10         FDRE (Prop_fdre_C_Q)         0.472     5.712 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[5]/Q
                         net (fo=1, routed)           0.001     5.713    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf[5]
    Y12                  OBUF (Prop_obuf_I_O)         2.195     7.908 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/obuf_data[5].gmii_txd_obuf_i/O
                         net (fo=0)                   0.000     7.908    gmii_rtl_txd[5]
    Y12                                                               r  gmii_rtl_txd[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_en_obuf_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_rtl_tx_en
                            (output port clocked by pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.651ns  (logic 2.650ns (99.962%)  route 0.001ns (0.038%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.205     3.280    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     3.381 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.856     5.237    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y14         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_en_obuf_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y14         FDRE (Prop_fdre_C_Q)         0.472     5.709 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_en_obuf_reg/Q
                         net (fo=1, routed)           0.001     5.710    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_en_obuf
    W11                  OBUF (Prop_obuf_I_O)         2.178     7.888 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_en_obuf_i/O
                         net (fo=0)                   0.000     7.888    gmii_rtl_tx_en
    W11                                                               r  gmii_rtl_tx_en (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_rtl_txd[7]
                            (output port clocked by pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.636ns  (logic 2.635ns (99.962%)  route 0.001ns (0.038%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.205     3.280    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     3.381 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.859     5.240    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y12         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y12         FDRE (Prop_fdre_C_Q)         0.472     5.712 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[7]/Q
                         net (fo=1, routed)           0.001     5.713    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf[7]
    T5                   OBUF (Prop_obuf_I_O)         2.163     7.876 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/obuf_data[7].gmii_txd_obuf_i/O
                         net (fo=0)                   0.000     7.876    gmii_rtl_txd[7]
    T5                                                                r  gmii_rtl_txd[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_er_obuf_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_rtl_tx_er
                            (output port clocked by pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.640ns  (logic 2.639ns (99.962%)  route 0.001ns (0.038%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.205     3.280    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     3.381 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.855     5.236    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y15         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_er_obuf_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y15         FDRE (Prop_fdre_C_Q)         0.472     5.708 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_er_obuf_reg/Q
                         net (fo=1, routed)           0.001     5.709    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_er_obuf
    U8                   OBUF (Prop_obuf_I_O)         2.167     7.876 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_er_obuf_i/O
                         net (fo=0)                   0.000     7.876    gmii_rtl_tx_er
    U8                                                                r  gmii_rtl_tx_er (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_rtl_txd[3]
                            (output port clocked by pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.627ns  (logic 2.626ns (99.962%)  route 0.001ns (0.038%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.205     3.280    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     3.381 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.860     5.241    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y8          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y8          FDRE (Prop_fdre_C_Q)         0.472     5.713 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[3]/Q
                         net (fo=1, routed)           0.001     5.714    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf[3]
    V11                  OBUF (Prop_obuf_I_O)         2.154     7.868 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/obuf_data[3].gmii_txd_obuf_i/O
                         net (fo=0)                   0.000     7.868    gmii_rtl_txd[3]
    V11                                                               r  gmii_rtl_txd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_rtl_txd[2]
                            (output port clocked by pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.626ns  (logic 2.625ns (99.962%)  route 0.001ns (0.038%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.205     3.280    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     3.381 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.860     5.241    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y7          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y7          FDRE (Prop_fdre_C_Q)         0.472     5.713 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[2]/Q
                         net (fo=1, routed)           0.001     5.714    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf[2]
    V10                  OBUF (Prop_obuf_I_O)         2.153     7.866 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/obuf_data[2].gmii_txd_obuf_i/O
                         net (fo=0)                   0.000     7.866    gmii_rtl_txd[2]
    V10                                                               r  gmii_rtl_txd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_rtl_txd[0]
                            (output port clocked by pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.592ns  (logic 2.591ns (99.961%)  route 0.001ns (0.039%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.205     3.280    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     3.381 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.860     5.241    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y5          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y5          FDRE (Prop_fdre_C_Q)         0.472     5.713 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[0]/Q
                         net (fo=1, routed)           0.001     5.714    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf[0]
    W6                   OBUF (Prop_obuf_I_O)         2.119     7.832 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/obuf_data[0].gmii_txd_obuf_i/O
                         net (fo=0)                   0.000     7.832    gmii_rtl_txd[0]
    W6                                                                r  gmii_rtl_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_rtl_txd[1]
                            (output port clocked by pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.586ns  (logic 2.585ns (99.961%)  route 0.001ns (0.039%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.205     3.280    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     3.381 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.860     5.241    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y6          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y6          FDRE (Prop_fdre_C_Q)         0.472     5.713 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[1]/Q
                         net (fo=1, routed)           0.001     5.714    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf[1]
    V6                   OBUF (Prop_obuf_I_O)         2.113     7.827 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/obuf_data[1].gmii_txd_obuf_i/O
                         net (fo=0)                   0.000     7.827    gmii_rtl_txd[1]
    V6                                                                r  gmii_rtl_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_rtl_txd[6]
                            (output port clocked by pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.579ns  (logic 2.578ns (99.961%)  route 0.001ns (0.039%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -5.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.205     3.280    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     3.381 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.859     5.240    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y11         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[6]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y11         FDRE (Prop_fdre_C_Q)         0.472     5.712 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[6]/Q
                         net (fo=1, routed)           0.001     5.713    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf[6]
    U5                   OBUF (Prop_obuf_I_O)         2.106     7.818 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/obuf_data[6].gmii_txd_obuf_i/O
                         net (fo=0)                   0.000     7.818    gmii_rtl_txd[6]
    U5                                                                r  gmii_rtl_txd[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_rtl_txd[6]
                            (output port clocked by pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.056ns  (logic 1.055ns (99.905%)  route 0.001ns (0.095%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -1.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.674     0.976    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.002 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.616     1.618    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y11         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[6]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y11         FDRE (Prop_fdre_C_Q)         0.177     1.795 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[6]/Q
                         net (fo=1, routed)           0.001     1.796    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf[6]
    U5                   OBUF (Prop_obuf_I_O)         0.878     2.674 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/obuf_data[6].gmii_txd_obuf_i/O
                         net (fo=0)                   0.000     2.674    gmii_rtl_txd[6]
    U5                                                                r  gmii_rtl_txd[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_rtl_txd[1]
                            (output port clocked by pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.063ns  (logic 1.062ns (99.906%)  route 0.001ns (0.094%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -1.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.674     0.976    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.002 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.616     1.618    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y6          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y6          FDRE (Prop_fdre_C_Q)         0.177     1.795 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[1]/Q
                         net (fo=1, routed)           0.001     1.796    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf[1]
    V6                   OBUF (Prop_obuf_I_O)         0.885     2.681 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/obuf_data[1].gmii_txd_obuf_i/O
                         net (fo=0)                   0.000     2.681    gmii_rtl_txd[1]
    V6                                                                r  gmii_rtl_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_rtl_txd[0]
                            (output port clocked by pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.068ns  (logic 1.067ns (99.906%)  route 0.001ns (0.094%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -1.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.674     0.976    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.002 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.616     1.618    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y5          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y5          FDRE (Prop_fdre_C_Q)         0.177     1.795 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[0]/Q
                         net (fo=1, routed)           0.001     1.796    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf[0]
    W6                   OBUF (Prop_obuf_I_O)         0.890     2.686 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/obuf_data[0].gmii_txd_obuf_i/O
                         net (fo=0)                   0.000     2.686    gmii_rtl_txd[0]
    W6                                                                r  gmii_rtl_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_rtl_txd[2]
                            (output port clocked by pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.102ns  (logic 1.101ns (99.909%)  route 0.001ns (0.091%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -1.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.674     0.976    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.002 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.616     1.618    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y7          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y7          FDRE (Prop_fdre_C_Q)         0.177     1.795 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[2]/Q
                         net (fo=1, routed)           0.001     1.796    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf[2]
    V10                  OBUF (Prop_obuf_I_O)         0.924     2.720 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/obuf_data[2].gmii_txd_obuf_i/O
                         net (fo=0)                   0.000     2.720    gmii_rtl_txd[2]
    V10                                                               r  gmii_rtl_txd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_rtl_txd[3]
                            (output port clocked by pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.104ns  (logic 1.103ns (99.909%)  route 0.001ns (0.091%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -1.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.674     0.976    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.002 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.616     1.618    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y8          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y8          FDRE (Prop_fdre_C_Q)         0.177     1.795 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[3]/Q
                         net (fo=1, routed)           0.001     1.796    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf[3]
    V11                  OBUF (Prop_obuf_I_O)         0.926     2.722 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/obuf_data[3].gmii_txd_obuf_i/O
                         net (fo=0)                   0.000     2.722    gmii_rtl_txd[3]
    V11                                                               r  gmii_rtl_txd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_rtl_txd[7]
                            (output port clocked by pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.113ns  (logic 1.112ns (99.910%)  route 0.001ns (0.090%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -1.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.674     0.976    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.002 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.616     1.618    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y12         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y12         FDRE (Prop_fdre_C_Q)         0.177     1.795 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[7]/Q
                         net (fo=1, routed)           0.001     1.796    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf[7]
    T5                   OBUF (Prop_obuf_I_O)         0.935     2.731 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/obuf_data[7].gmii_txd_obuf_i/O
                         net (fo=0)                   0.000     2.731    gmii_rtl_txd[7]
    T5                                                                r  gmii_rtl_txd[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_er_obuf_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_rtl_tx_er
                            (output port clocked by pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.116ns  (logic 1.115ns (99.910%)  route 0.001ns (0.090%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -1.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.674     0.976    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.002 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.614     1.616    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y15         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_er_obuf_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y15         FDRE (Prop_fdre_C_Q)         0.177     1.793 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_er_obuf_reg/Q
                         net (fo=1, routed)           0.001     1.794    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_er_obuf
    U8                   OBUF (Prop_obuf_I_O)         0.938     2.732 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_er_obuf_i/O
                         net (fo=0)                   0.000     2.732    gmii_rtl_tx_er
    U8                                                                r  gmii_rtl_tx_er (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_en_obuf_reg/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_rtl_tx_en
                            (output port clocked by pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.127ns  (logic 1.126ns (99.911%)  route 0.001ns (0.089%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -1.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.674     0.976    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.002 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.614     1.616    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y14         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_en_obuf_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y14         FDRE (Prop_fdre_C_Q)         0.177     1.793 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_en_obuf_reg/Q
                         net (fo=1, routed)           0.001     1.794    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_en_obuf
    W11                  OBUF (Prop_obuf_I_O)         0.949     2.743 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_en_obuf_i/O
                         net (fo=0)                   0.000     2.743    gmii_rtl_tx_en
    W11                                                               r  gmii_rtl_tx_en (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_rtl_txd[5]
                            (output port clocked by pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.144ns  (logic 1.143ns (99.913%)  route 0.001ns (0.087%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -1.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.674     0.976    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.002 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.616     1.618    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y10         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y10         FDRE (Prop_fdre_C_Q)         0.177     1.795 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[5]/Q
                         net (fo=1, routed)           0.001     1.796    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf[5]
    Y12                  OBUF (Prop_obuf_I_O)         0.966     2.762 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/obuf_data[5].gmii_txd_obuf_i/O
                         net (fo=0)                   0.000     2.762    gmii_rtl_txd[5]
    Y12                                                               r  gmii_rtl_txd[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_rtl_txd[4]
                            (output port clocked by pass_through_i/axi_ethernet_0/inst/mac/inst_gmii_ext_clk  {rise@4.000ns fall@8.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.145ns  (logic 1.144ns (99.913%)  route 0.001ns (0.087%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.000ns
  Clock Path Skew:        -1.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 4.000 - 4.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.674     0.976    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.002 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.616     1.618    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y9          FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y9          FDRE (Prop_fdre_C_Q)         0.177     1.795 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[4]/Q
                         net (fo=1, routed)           0.001     1.796    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf[4]
    Y13                  OBUF (Prop_obuf_I_O)         0.967     2.763 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/obuf_data[4].gmii_txd_obuf_i/O
                         net (fo=0)                   0.000     2.763    gmii_rtl_txd[4]
    Y13                                                               r  gmii_rtl_txd[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/mdio_enabled.miim_clk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mdio_rtl_mdc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.048ns  (logic 3.496ns (43.433%)  route 4.553ns (56.567%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.665     2.959    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/bus2ip_clk
    SLICE_X40Y38         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/mdio_enabled.miim_clk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.456     3.415 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/mdio_enabled.miim_clk_int_reg/Q
                         net (fo=7, routed)           0.804     4.219    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/mdio_enabled.phy/miim_clk_int
    SLICE_X43Y41         LUT2 (Prop_lut2_I0_O)        0.150     4.369 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/mdio_enabled.phy/mdc_out_INST_0/O
                         net (fo=1, routed)           3.748     8.118    mdio_rtl_mdc_OBUF
    U9                   OBUF (Prop_obuf_I_O)         2.890    11.007 r  mdio_rtl_mdc_OBUF_inst/O
                         net (fo=0)                   0.000    11.007    mdio_rtl_mdc
    U9                                                                r  mdio_rtl_mdc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mdio_rtl_mdio_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.936ns  (logic 3.312ns (47.755%)  route 3.624ns (52.245%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.667     2.961    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/mdio_enabled.phy/bus2ip_clk
    SLICE_X43Y41         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.419     3.380 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_out_reg/Q
                         net (fo=2, routed)           3.624     7.004    mdio_rtl_mdio_iobuf/I
    U7                   OBUFT (Prop_obuft_I_O)       2.893     9.897 r  mdio_rtl_mdio_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     9.897    mdio_rtl_mdio_io
    U7                                                                r  mdio_rtl_mdio_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_rtl[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.242ns  (logic 3.090ns (49.512%)  route 3.151ns (50.488%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        1.716     3.010    pass_through_i/axi_ethernet_0/inst/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X64Y50         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.456     3.466 r  pass_through_i/axi_ethernet_0/inst/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/Q
                         net (fo=2, routed)           3.151     6.617    reset_rtl_OBUF[0]
    T19                  OBUF (Prop_obuf_I_O)         2.634     9.252 r  reset_rtl_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.252    reset_rtl[0]
    T19                                                               r  reset_rtl[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_tristate_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mdio_rtl_mdio_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.534ns  (logic 0.965ns (38.085%)  route 1.569ns (61.915%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.561     0.897    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/mdio_enabled.phy/bus2ip_clk
    SLICE_X43Y41         FDSE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_tristate_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDSE (Prop_fdse_C_Q)         0.141     1.038 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_tristate_reg/Q
                         net (fo=2, routed)           1.569     2.606    mdio_rtl_mdio_iobuf/T
    U7                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.430 r  mdio_rtl_mdio_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     3.430    mdio_rtl_mdio_io
    U7                                                                r  mdio_rtl_mdio_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/mdio_enabled.phy/enable_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mdio_rtl_mdc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.989ns  (logic 1.455ns (48.680%)  route 1.534ns (51.320%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.561     0.897    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/mdio_enabled.phy/bus2ip_clk
    SLICE_X43Y41         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/mdio_enabled.phy/enable_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/mdio_enabled.phy/enable_reg_reg/Q
                         net (fo=3, routed)           0.150     1.188    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/mdio_enabled.phy/enable_reg
    SLICE_X43Y41         LUT2 (Prop_lut2_I1_O)        0.048     1.236 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_7409_mac_0_core/man_block.managen/mdio_enabled.phy/mdc_out_INST_0/O
                         net (fo=1, routed)           1.383     2.619    mdio_rtl_mdc_OBUF
    U9                   OBUF (Prop_obuf_I_O)         1.266     3.885 r  mdio_rtl_mdc_OBUF_inst/O
                         net (fo=0)                   0.000     3.885    mdio_rtl_mdc
    U9                                                                r  mdio_rtl_mdc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_rtl[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.394ns  (logic 1.292ns (53.964%)  route 1.102ns (46.036%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pass_through_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pass_through_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pass_through_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4587, routed)        0.580     0.916    pass_through_i/axi_ethernet_0/inst/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X64Y50         FDRE                                         r  pass_through_i/axi_ethernet_0/inst/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  pass_through_i/axi_ethernet_0/inst/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/Q
                         net (fo=2, routed)           1.102     2.159    reset_rtl_OBUF[0]
    T19                  OBUF (Prop_obuf_I_O)         1.151     3.310 r  reset_rtl_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.310    reset_rtl[0]
    T19                                                               r  reset_rtl[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_pass_through_axi_ethernet_0_refclk_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_pass_through_axi_ethernet_0_refclk_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/REFCLK
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.564ns  (logic 0.029ns (1.854%)  route 1.535ns (98.146%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 fall edge)
                                                      2.500     2.500 f  
    H16                                               0.000     2.500 f  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     2.906 f  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     3.386    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -0.021 f  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.731    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.760 f  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          0.783     1.543    pass_through_i/axi_ethernet_0/inst/mac/inst/refclk
    IDELAYCTRL_X0Y0      IDELAYCTRL                                   f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_pass_through_axi_ethernet_0_refclk_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/REFCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.452ns  (logic 0.091ns (2.636%)  route 3.361ns (97.364%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    pass_through_i/axi_ethernet_0_refclk/inst/clk_out1_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout1_buf/O
                         net (fo=20, routed)          1.348    -1.820    pass_through_i/axi_ethernet_0/inst/mac/inst/refclk
    IDELAYCTRL_X0Y0      IDELAYCTRL                                   r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/REFCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_pass_through_axi_ethernet_0_refclk_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_ddr_iob/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_rtl_gtx_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.654ns  (logic 2.653ns (99.962%)  route 0.001ns (0.038%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -1.023 f  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     1.183    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.284 f  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.146     1.430    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     1.531 f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.856     3.387    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y13         ODDR                                         f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_ddr_iob/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y13         ODDR (Prop_oddr_C_Q)         0.472     3.859 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_ddr_iob/Q
                         net (fo=1, routed)           0.001     3.860    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_obuf
    Y11                  OBUF (Prop_obuf_I_O)         2.181     6.041 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_obuf_i/O
                         net (fo=0)                   0.000     6.041    gmii_rtl_gtx_clk
    Y11                                                               r  gmii_rtl_gtx_clk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_ddr_iob/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_pass_through_axi_ethernet_0_refclk_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_rtl_gtx_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.130ns  (logic 1.129ns (99.912%)  route 0.001ns (0.088%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    pass_through_i/axi_ethernet_0_refclk/inst/clk_out2_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  pass_through_i/axi_ethernet_0_refclk/inst/clkout2_buf/O
                         net (fo=941, routed)         0.030    -1.201    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/gtx_clk
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.175 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.614    -0.562    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y13         ODDR                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_ddr_iob/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y13         ODDR (Prop_oddr_C_Q)         0.177    -0.385 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_ddr_iob/Q
                         net (fo=1, routed)           0.001    -0.384    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_obuf
    Y11                  OBUF (Prop_obuf_I_O)         0.952     0.569 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_obuf_i/O
                         net (fo=0)                   0.000     0.569    gmii_rtl_gtx_clk
    Y11                                                               r  gmii_rtl_gtx_clk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_pass_through_axi_ethernet_0_refclk_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pass_through_axi_ethernet_0_refclk_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pass_through_axi_ethernet_0_refclk_1 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -1.023 f  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.183    pass_through_i/axi_ethernet_0_refclk/inst/clkfbout_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.284 f  pass_through_i/axi_ethernet_0_refclk/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.264    pass_through_i/axi_ethernet_0_refclk/inst/clkfbout_buf_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pass_through_axi_ethernet_0_refclk_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pass_through_axi_ethernet_0_refclk_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  pass_through_i/axi_ethernet_0_refclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    pass_through_i/axi_ethernet_0_refclk/inst/clk_in1_pass_through_axi_ethernet_0_refclk_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    pass_through_i/axi_ethernet_0_refclk/inst/clkfbout_pass_through_axi_ethernet_0_refclk_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  pass_through_i/axi_ethernet_0_refclk/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    pass_through_i/axi_ethernet_0_refclk/inst/clkfbout_buf_pass_through_axi_ethernet_0_refclk_1
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  pass_through_i/axi_ethernet_0_refclk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  gmii_rtl_tx_clk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_ddr_iob/C
                            (falling edge-triggered cell ODDR clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_rtl_gtx_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.654ns  (logic 2.653ns (99.962%)  route 0.001ns (0.038%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk fall edge)
                                                      4.000     4.000 f  
    U14                                               0.000     4.000 f  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     4.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     5.075 f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           2.205     7.280    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     7.381 f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        1.856     9.237    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y13         ODDR                                         f  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_ddr_iob/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y13         ODDR (Prop_oddr_C_Q)         0.472     9.709 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_ddr_iob/Q
                         net (fo=1, routed)           0.001     9.710    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_obuf
    Y11                  OBUF (Prop_obuf_I_O)         2.181    11.891 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_obuf_i/O
                         net (fo=0)                   0.000    11.891    gmii_rtl_gtx_clk
    Y11                                                               r  gmii_rtl_gtx_clk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_ddr_iob/C
                            (rising edge-triggered cell ODDR clocked by gmii_rtl_tx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gmii_rtl_gtx_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.130ns  (logic 1.129ns (99.912%)  route 0.001ns (0.088%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gmii_rtl_tx_clk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  gmii_rtl_tx_clk (IN)
                         net (fo=0)                   0.000     0.000    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.674     0.976    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/mii_tx_clk_ibuf
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.002 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/clock_inst/BUFGMUX_SPEED_CLK/O
                         net (fo=1052, routed)        0.614     1.616    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/tx_gmii_mii_clk
    OLOGIC_X0Y13         ODDR                                         r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_ddr_iob/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y13         ODDR (Prop_oddr_C_Q)         0.177     1.793 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_ddr_iob/Q
                         net (fo=1, routed)           0.001     1.794    pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_obuf
    Y11                  OBUF (Prop_obuf_I_O)         0.952     2.746 r  pass_through_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_clk_obuf_i/O
                         net (fo=0)                   0.000     2.746    gmii_rtl_gtx_clk
    Y11                                                               r  gmii_rtl_gtx_clk (OUT)
  -------------------------------------------------------------------    -------------------





