$date
	Sun Oct 23 08:58:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#965335
b1 !
1"
#965338
b1 &
b1 %
1$
#965339
0"
#965342
1#
#965346
b0 &
b0 %
0#
0$
#1882548
b10111 !
1"
#1882550
b10111 &
b10111 %
1$
#1882551
0"
#1882554
b1000110 &
b1000110 %
#1882558
b100011 &
b100011 %
#1882562
b1101010 &
b1101010 %
#1882566
b110101 &
b110101 %
#1882570
b10100000 &
b10100000 %
#1882574
b1010000 &
b1010000 %
#1882578
b101000 &
b101000 %
#1882582
b10100 &
b10100 %
#1882586
b1010 &
b1010 %
#1882590
b101 &
b101 %
#1882594
b10000 &
b10000 %
#1882598
b1000 &
b1000 %
#1882602
b100 &
b100 %
#1882606
b10 &
b10 %
#1882610
b1 &
b1 %
1#
#1882614
b0 &
0#
b0 %
0$
#2883884
b10 !
1"
#2883886
b10 &
b10 %
1$
#2883887
0"
#2883890
b1 &
b1 %
1#
#2883894
b0 &
0#
b0 %
0$
#4500012
