// Seed: 3260978511
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input wor id_2,
    input tri1 id_3
);
  always @(*)
    if (id_2) begin
      $display(1, id_1);
    end else begin
      $display;
    end
endmodule
module module_1 (
    input tri id_0,
    output tri0 id_1,
    input supply1 id_2,
    input supply1 id_3
);
  assign {1, id_3} = id_0 - 1'b0;
  always @(posedge id_0 or posedge 1) id_1 = id_3;
  module_0(
      id_2, id_2, id_3, id_2
  );
endmodule
