{
    "repository": "https://github.com/devindang/dv-cpu-rv.git",
    "name": "DV-CPU-RV",
    "folder": "DV-CPU-RV",
    "files": [
        "core/rtl/rv_alu.v",
        "core/rtl/rv_alu_ctrl.v",
        "core/rtl/rv_branch_predict.v",
        "core/rtl/rv_branch_test.v",
        "core/rtl/rv_core.v",
        "core/rtl/rv_ctrl.v",
        "core/rtl/rv_data_mem.v",
        "core/rtl/rv_div.v",
        "core/rtl/rv_dpram.v",
        "core/rtl/rv_forward.v",
        "core/rtl/rv_hzd_detect.v",
        "core/rtl/rv_imm_gen.v",
        "core/rtl/rv_instr_mem.v",
        "core/rtl/rv_mem_map.v",
        "core/rtl/rv_mul.v",
        "core/rtl/rv_rf.v"
    ],
    "language_version": "2005",
    "top_module": "rv_core",
    "sim_files": [],
    "include_dirs": [],
    "extra_flags": [],
    "enable": false,
    "march": "rv32i"
}