{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 07 12:19:02 2017 " "Info: Processing started: Tue Nov 07 12:19:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off floating_point_Divider -c floating_point_Divider " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off floating_point_Divider -c floating_point_Divider" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floating_point_divider.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file floating_point_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 floating_point_Divider " "Info: Found entity 1: floating_point_Divider" {  } { { "floating_point_Divider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dvider.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dvider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divider " "Info: Found entity 1: Divider" {  } { { "Dvider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/Dvider.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "floating_point_Divider " "Info: Elaborating entity \"floating_point_Divider\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "dividerResult floating_point_Divider.v(27) " "Warning (10858): Verilog HDL warning at floating_point_Divider.v(27): object dividerResult used but never assigned" {  } { { "floating_point_Divider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 27 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 floating_point_Divider.v(58) " "Warning (10230): Verilog HDL assignment warning at floating_point_Divider.v(58): truncated value with size 32 to match size of target (8)" {  } { { "floating_point_Divider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 floating_point_Divider.v(66) " "Warning (10230): Verilog HDL assignment warning at floating_point_Divider.v(66): truncated value with size 32 to match size of target (1)" {  } { { "floating_point_Divider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 floating_point_Divider.v(67) " "Warning (10230): Verilog HDL assignment warning at floating_point_Divider.v(67): truncated value with size 32 to match size of target (1)" {  } { { "floating_point_Divider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 floating_point_Divider.v(68) " "Warning (10230): Verilog HDL assignment warning at floating_point_Divider.v(68): truncated value with size 32 to match size of target (1)" {  } { { "floating_point_Divider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 floating_point_Divider.v(69) " "Warning (10230): Verilog HDL assignment warning at floating_point_Divider.v(69): truncated value with size 32 to match size of target (1)" {  } { { "floating_point_Divider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floating_point_Divider.v(149) " "Warning (10230): Verilog HDL assignment warning at floating_point_Divider.v(149): truncated value with size 32 to match size of target (6)" {  } { { "floating_point_Divider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 floating_point_Divider.v(155) " "Warning (10230): Verilog HDL assignment warning at floating_point_Divider.v(155): truncated value with size 32 to match size of target (6)" {  } { { "floating_point_Divider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dividerResult 0 floating_point_Divider.v(27) " "Warning (10030): Net \"dividerResult\" at floating_point_Divider.v(27) has no driver or initial value, using a default initial value '0'" {  } { { "floating_point_Divider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divider Divider:fdivider " "Info: Elaborating entity \"Divider\" for hierarchy \"Divider:fdivider\"" {  } { { "floating_point_Divider.v" "fdivider" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/floating_point_Divider.v" 56 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Done Dvider.v(11) " "Warning (10034): Output port \"Done\" at Dvider.v(11) has no driver" {  } { { "Dvider.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/floating_point_Divider/Dvider.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 3 " "Info: 3 registers lost all their fanouts during netlist optimizations. The first 3 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~2 " "Info: Register \"state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~3 " "Info: Register \"state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state.010 " "Info: Register \"state.010\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "103 " "Info: Implemented 103 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Info: Implemented 28 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Info: Implemented 15 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "60 " "Info: Implemented 60 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "277 " "Info: Peak virtual memory: 277 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 07 12:19:04 2017 " "Info: Processing ended: Tue Nov 07 12:19:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
