Analysis & Synthesis report for DE1_SoC_Computer
Thu Feb 20 15:54:32 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE1_SoC_Computer|FPGA_to_HPS_state
 11. State Machine - |DE1_SoC_Computer|HPS_to_FPGA_state
 12. State Machine - |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 13. State Machine - |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 14. State Machine - |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 15. State Machine - |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 16. State Machine - |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 17. Registers Protected by Synthesis
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 24. Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 25. Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 26. Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
 27. Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 28. Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 29. Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 30. Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 31. Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 32. Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 33. Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 34. Source assignments for Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated
 35. Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo
 36. Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated
 37. Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|a_graycounter_bu6:rdptr_g1p
 38. Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|a_graycounter_7cc:wrptr_g1p
 39. Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|altsyncram_q5d1:fifo_ram
 40. Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_3dc:rdaclr
 41. Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:rs_brp
 42. Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:rs_bwp
 43. Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_unl:rs_dgwp
 44. Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe7
 45. Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_3dc:wraclr
 46. Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:ws_brp
 47. Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:ws_bwp
 48. Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_vnl:ws_dgrp
 49. Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe10
 50. Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i
 51. Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i
 52. Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo
 53. Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated
 54. Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|a_graycounter_bu6:rdptr_g1p
 55. Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|a_graycounter_7cc:wrptr_g1p
 56. Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|altsyncram_q5d1:fifo_ram
 57. Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_3dc:rdaclr
 58. Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:rs_brp
 59. Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:rs_bwp
 60. Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_unl:rs_dgwp
 61. Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe7
 62. Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_3dc:wraclr
 63. Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:ws_brp
 64. Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:ws_bwp
 65. Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_vnl:ws_dgrp
 66. Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe10
 67. Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i
 68. Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i
 69. Source assignments for Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux
 70. Source assignments for Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux_001
 71. Source assignments for Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux
 72. Source assignments for Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_001
 73. Source assignments for Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_002
 74. Source assignments for Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_demux:cmd_demux
 75. Source assignments for Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_demux:cmd_demux_001
 76. Source assignments for Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_rsp_demux:rsp_demux
 77. Source assignments for Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_rsp_demux:rsp_demux_001
 78. Source assignments for Computer_System:The_System|altera_reset_controller:rst_controller
 79. Source assignments for Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 80. Source assignments for Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 81. Source assignments for Computer_System:The_System|altera_reset_controller:rst_controller_001
 82. Source assignments for Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 83. Source assignments for Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 84. Source assignments for Computer_System:The_System|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 85. Source assignments for Computer_System:The_System|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 86. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps
 87. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 88. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 89. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy
 90. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc
 91. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads
 92. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
 93. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc
 94. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc
 95. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc
 96. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc
 97. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc
 98. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc
 99. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc
100. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc
101. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc
102. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc
103. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc
104. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc
105. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc
106. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc
107. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc
108. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc
109. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc
110. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc
111. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc
112. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc
113. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc
114. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc
115. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc
116. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc
117. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc
118. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad
119. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad
120. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad
121. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad
122. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
123. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
124. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
125. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs
126. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
127. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs
128. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
129. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs
130. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
131. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq
132. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
133. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
134. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
135. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram
136. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i
137. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo
138. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i
139. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i
140. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo
141. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i
142. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i
143. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_pll_0:pll_0|altera_pll:altera_pll_i
144. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator
145. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_fpga_to_hps_out_translator
146. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_s2_translator
147. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent
148. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
149. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent
150. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor
151. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo
152. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo
153. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent
154. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor
155. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo
156. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rdata_fifo
157. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent
158. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor
159. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo
160. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo
161. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router:router|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode
162. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router:router_001|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode
163. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router_002:router_002|Computer_System_mm_interconnect_0_router_002_default_decode:the_default_decode
164. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router_002:router_003|Computer_System_mm_interconnect_0_router_002_default_decode:the_default_decode
165. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router_002:router_004|Computer_System_mm_interconnect_0_router_002_default_decode:the_default_decode
166. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter
167. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter
168. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter
169. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
170. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
171. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
172. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
173. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
174. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
175. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
176. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
177. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
178. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
179. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
180. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
181. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
182. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
183. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
184. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
185. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter
186. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
187. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
188. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
189. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
190. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
191. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
192. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
193. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
194. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
195. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
196. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
197. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
198. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
199. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
200. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
201. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
202. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter
203. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
204. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
205. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
206. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
207. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
208. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
209. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
210. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
211. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
212. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
213. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
214. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
215. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
216. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
217. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
218. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
219. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
220. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
221. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
222. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
223. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
224. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
225. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
226. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
227. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
228. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
229. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter
230. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
231. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter
232. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
233. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter
234. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
235. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter
236. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size
237. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter
238. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size
239. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter
240. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size
241. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
242. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
243. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
244. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator
245. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_fpga_to_hps_out_csr_translator
246. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent
247. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
248. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent
249. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent|altera_merlin_burst_uncompressor:uncompressor
250. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo
251. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo
252. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_fpga_to_hps_out_csr_agent
253. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_fpga_to_hps_out_csr_agent|altera_merlin_burst_uncompressor:uncompressor
254. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rsp_fifo
255. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo
256. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_router:router|Computer_System_mm_interconnect_1_router_default_decode:the_default_decode
257. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_router:router_001|Computer_System_mm_interconnect_1_router_default_decode:the_default_decode
258. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_router_002:router_002|Computer_System_mm_interconnect_1_router_002_default_decode:the_default_decode
259. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_router_002:router_003|Computer_System_mm_interconnect_1_router_002_default_decode:the_default_decode
260. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter
261. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_rd_limiter
262. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter
263. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
264. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
265. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
266. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
267. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
268. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
269. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
270. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
271. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
272. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
273. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
274. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
275. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
276. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
277. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
278. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
279. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter
280. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
281. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
282. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
283. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
284. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
285. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
286. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
287. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
288. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
289. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
290. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
291. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
292. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
293. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
294. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
295. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
296. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
297. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
298. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
299. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
300. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
301. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
302. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
303. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
304. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
305. Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
306. Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller
307. Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
308. Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
309. Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller_001
310. Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
311. Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
312. Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller_002
313. Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
314. Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
315. altsyncram Parameter Settings by Entity Instance
316. dcfifo Parameter Settings by Entity Instance
317. Port Connectivity Checks: "Computer_System:The_System|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
318. Port Connectivity Checks: "Computer_System:The_System|altera_reset_controller:rst_controller_002"
319. Port Connectivity Checks: "Computer_System:The_System|altera_reset_controller:rst_controller_001"
320. Port Connectivity Checks: "Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
321. Port Connectivity Checks: "Computer_System:The_System|altera_reset_controller:rst_controller"
322. Port Connectivity Checks: "Computer_System:The_System|Computer_System_irq_mapper:irq_mapper_001"
323. Port Connectivity Checks: "Computer_System:The_System|Computer_System_irq_mapper:irq_mapper"
324. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
325. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
326. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
327. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
328. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
329. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
330. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
331. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
332. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
333. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
334. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_router_002:router_002|Computer_System_mm_interconnect_1_router_002_default_decode:the_default_decode"
335. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_router:router|Computer_System_mm_interconnect_1_router_default_decode:the_default_decode"
336. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo"
337. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rsp_fifo"
338. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_fpga_to_hps_out_csr_agent"
339. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo"
340. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo"
341. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent"
342. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
343. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent"
344. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_fpga_to_hps_out_csr_translator"
345. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator"
346. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter"
347. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter"
348. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size"
349. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter"
350. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter"
351. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter"
352. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
353. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter"
354. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
355. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
356. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
357. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
358. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
359. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
360. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
361. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
362. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
363. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
364. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
365. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router_002:router_002|Computer_System_mm_interconnect_0_router_002_default_decode:the_default_decode"
366. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router:router|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode"
367. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo"
368. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo"
369. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent"
370. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rdata_fifo"
371. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo"
372. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent"
373. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo"
374. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo"
375. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent"
376. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
377. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent"
378. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_s2_translator"
379. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_fpga_to_hps_out_translator"
380. Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator"
381. Port Connectivity Checks: "Computer_System:The_System|Computer_System_pll_0:pll_0|altera_pll:altera_pll_i"
382. Port Connectivity Checks: "Computer_System:The_System|Computer_System_pll_0:pll_0"
383. Port Connectivity Checks: "Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls"
384. Port Connectivity Checks: "Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i"
385. Port Connectivity Checks: "Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram"
386. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
387. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
388. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
389. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
390. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
391. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
392. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
393. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc"
394. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc"
395. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc"
396. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc"
397. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc"
398. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc"
399. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc"
400. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc"
401. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc"
402. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc"
403. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc"
404. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc"
405. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc"
406. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc"
407. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc"
408. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc"
409. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc"
410. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc"
411. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc"
412. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc"
413. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc"
414. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc"
415. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc"
416. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc"
417. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc"
418. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
419. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
420. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
421. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
422. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst"
423. Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps"
424. Port Connectivity Checks: "Computer_System:The_System"
425. Post-Synthesis Netlist Statistics for Top Partition
426. Post-Synthesis Netlist Statistics for Partition Computer_System_ARM_A9_HPS_hps_io_border:border
427. Elapsed Time Per Partition
428. Analysis & Synthesis Messages
429. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Feb 20 15:54:31 2020       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; DE1_SoC_Computer                            ;
; Top-level Entity Name           ; DE1_SoC_Computer                            ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1780                                        ;
; Total pins                      ; 368                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 9,024                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 1                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1_SoC_Computer   ; DE1_SoC_Computer   ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; File Name with User-Entered Path                                                                            ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                                         ; Library         ;
+-------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Computer_System/synthesis/Computer_System.v                                                                 ; yes             ; User Verilog HDL File        ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/Computer_System.v                                                                 ; Computer_System ;
; Computer_System/synthesis/submodules/altera_reset_controller.v                                              ; yes             ; User Verilog HDL File        ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v                                              ; Computer_System ;
; Computer_System/synthesis/submodules/altera_reset_synchronizer.v                                            ; yes             ; User Verilog HDL File        ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v                                            ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv                                          ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v                                    ; yes             ; User Verilog HDL File        ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v                                    ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File        ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v                  ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File  ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv                           ; Computer_System ;
; Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv                                            ; yes             ; User SystemVerilog HDL File  ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv                                            ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv                         ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv                           ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv                         ; Computer_System ;
; Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv                                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv                                         ; Computer_System ;
; Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                                    ; Computer_System ;
; Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv                                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv                                     ; Computer_System ;
; Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv                                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv                                       ; Computer_System ;
; Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v                                                ; yes             ; User SystemVerilog HDL File  ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v                                                ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv                        ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv                            ; yes             ; User SystemVerilog HDL File  ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv                            ; Computer_System ;
; Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv                                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv                                           ; Computer_System ;
; Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                    ; Computer_System ;
; Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv                                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv                                         ; Computer_System ;
; Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv                                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv                                      ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File        ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v                                    ; Computer_System ;
; Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv                                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv                                         ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv                           ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv                         ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv                           ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv                         ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv                        ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File  ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv                            ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_pll_0.v                                                ; yes             ; User Verilog HDL File        ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_pll_0.v                                                ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_fifo_FPGA_to_HPS.v                                     ; yes             ; User Verilog HDL File        ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_fifo_FPGA_to_HPS.v                                     ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_System_PLL.v                                           ; yes             ; User Verilog HDL File        ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v                                           ; Computer_System ;
; Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v                            ; yes             ; User Verilog HDL File        ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v                            ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v                                   ; yes             ; User Verilog HDL File        ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v                                   ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v                                          ; yes             ; User Verilog HDL File        ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v                                          ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v                                           ; yes             ; User Verilog HDL File        ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v                                           ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v                                    ; yes             ; User Verilog HDL File        ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v                                    ; Computer_System ;
; Computer_System/synthesis/submodules/hps_sdram.v                                                            ; yes             ; User Verilog HDL File        ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram.v                                                            ; Computer_System ;
; Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                         ; Computer_System ;
; Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                          ; Computer_System ;
; Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv                   ; Computer_System ;
; Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                                     ; yes             ; User Verilog HDL File        ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                                     ; Computer_System ;
; Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                          ; Computer_System ;
; Computer_System/synthesis/submodules/hps_sdram_p0.sv                                                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv                                                        ; Computer_System ;
; Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                                  ; yes             ; User Verilog HDL File        ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                                  ; Computer_System ;
; Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                        ; yes             ; User Verilog HDL File        ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                        ; Computer_System ;
; Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                         ; yes             ; User Verilog HDL File        ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                         ; Computer_System ;
; Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                                 ; yes             ; User Verilog HDL File        ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                                 ; Computer_System ;
; Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                                ; yes             ; User Verilog HDL File        ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                                ; Computer_System ;
; Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                                    ; yes             ; User Verilog HDL File        ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                                    ; Computer_System ;
; Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                            ; yes             ; User Verilog HDL File        ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                            ; Computer_System ;
; Computer_System/synthesis/submodules/hps_sdram_pll.sv                                                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv                                                       ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv                            ; yes             ; User SystemVerilog HDL File  ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv                            ; Computer_System ;
; Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv                          ; Computer_System ;
; hex_decoder.v                                                                                               ; yes             ; User Verilog HDL File        ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/hex_decoder.v                                                                                               ;                 ;
; DE1_SoC_Computer.sv                                                                                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv                                                                                         ;                 ;
; State_Interface.sv                                                                                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/State_Interface.sv                                                                                          ;                 ;
; Fake_Controller.sv                                                                                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Fake_Controller.sv                                                                                          ;                 ;
; altddio_out.tdf                                                                                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf                                                                                               ;                 ;
; aglobal181.inc                                                                                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                                ;                 ;
; stratix_ddio.inc                                                                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ddio.inc                                                                                              ;                 ;
; cyclone_ddio.inc                                                                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cyclone_ddio.inc                                                                                              ;                 ;
; lpm_mux.inc                                                                                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                   ;                 ;
; stratix_lcell.inc                                                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_lcell.inc                                                                                             ;                 ;
; db/ddio_out_uqe.tdf                                                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/db/ddio_out_uqe.tdf                                                                                         ;                 ;
; altsyncram.tdf                                                                                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                ;                 ;
; stratix_ram_block.inc                                                                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                         ;                 ;
; lpm_decode.inc                                                                                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                ;                 ;
; a_rdenreg.inc                                                                                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                 ;                 ;
; altrom.inc                                                                                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                                    ;                 ;
; altram.inc                                                                                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                                    ;                 ;
; altdpram.inc                                                                                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                  ;                 ;
; db/altsyncram_1k52.tdf                                                                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/db/altsyncram_1k52.tdf                                                                                      ;                 ;
; altera_pll.v                                                                                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v                                                                                                  ;                 ;
; dcfifo.tdf                                                                                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf                                                                                                    ;                 ;
; lpm_counter.inc                                                                                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                               ;                 ;
; lpm_add_sub.inc                                                                                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                               ;                 ;
; a_graycounter.inc                                                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_graycounter.inc                                                                                             ;                 ;
; a_fefifo.inc                                                                                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.inc                                                                                                  ;                 ;
; a_gray2bin.inc                                                                                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                                                                ;                 ;
; dffpipe.inc                                                                                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc                                                                                                   ;                 ;
; alt_sync_fifo.inc                                                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                                             ;                 ;
; lpm_compare.inc                                                                                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                               ;                 ;
; altsyncram_fifo.inc                                                                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                                           ;                 ;
; db/dcfifo_m282.tdf                                                                                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/db/dcfifo_m282.tdf                                                                                          ;                 ;
; db/a_gray2bin_c9b.tdf                                                                                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/db/a_gray2bin_c9b.tdf                                                                                       ;                 ;
; db/a_graycounter_bu6.tdf                                                                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/db/a_graycounter_bu6.tdf                                                                                    ;                 ;
; db/a_graycounter_7cc.tdf                                                                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/db/a_graycounter_7cc.tdf                                                                                    ;                 ;
; db/altsyncram_q5d1.tdf                                                                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/db/altsyncram_q5d1.tdf                                                                                      ;                 ;
; db/dffpipe_3dc.tdf                                                                                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/db/dffpipe_3dc.tdf                                                                                          ;                 ;
; db/dffpipe_cd9.tdf                                                                                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/db/dffpipe_cd9.tdf                                                                                          ;                 ;
; db/alt_synch_pipe_unl.tdf                                                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/db/alt_synch_pipe_unl.tdf                                                                                   ;                 ;
; db/dffpipe_fd9.tdf                                                                                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/db/dffpipe_fd9.tdf                                                                                          ;                 ;
; db/alt_synch_pipe_vnl.tdf                                                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/db/alt_synch_pipe_vnl.tdf                                                                                   ;                 ;
; db/dffpipe_gd9.tdf                                                                                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/db/dffpipe_gd9.tdf                                                                                          ;                 ;
; db/cmpr_tu5.tdf                                                                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/db/cmpr_tu5.tdf                                                                                             ;                 ;
; altera_std_synchronizer.v                                                                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                     ;                 ;
+-------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                                                      ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                              ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1488                                                                                                                                               ;
;                                             ;                                                                                                                                                    ;
; Combinational ALUT usage for logic          ; 2537                                                                                                                                               ;
;     -- 7 input functions                    ; 53                                                                                                                                                 ;
;     -- 6 input functions                    ; 324                                                                                                                                                ;
;     -- 5 input functions                    ; 399                                                                                                                                                ;
;     -- 4 input functions                    ; 695                                                                                                                                                ;
;     -- <=3 input functions                  ; 1066                                                                                                                                               ;
;                                             ;                                                                                                                                                    ;
; Dedicated logic registers                   ; 1594                                                                                                                                               ;
;                                             ;                                                                                                                                                    ;
; I/O pins                                    ; 368                                                                                                                                                ;
; I/O registers                               ; 186                                                                                                                                                ;
; Total MLAB memory bits                      ; 0                                                                                                                                                  ;
; Total block memory bits                     ; 9024                                                                                                                                               ;
;                                             ;                                                                                                                                                    ;
; Total DSP Blocks                            ; 0                                                                                                                                                  ;
;                                             ;                                                                                                                                                    ;
; Total PLLs                                  ; 1                                                                                                                                                  ;
;     -- PLLs                                 ; 1                                                                                                                                                  ;
;                                             ;                                                                                                                                                    ;
; Total DLLs                                  ; 1                                                                                                                                                  ;
; Maximum fan-out node                        ; Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 1535                                                                                                                                               ;
; Total fan-out                               ; 19188                                                                                                                                              ;
; Average fan-out                             ; 3.33                                                                                                                                               ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------------+
; Compilation Hierarchy Node                                                                    ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                  ; Entity Name                                           ; Library Name    ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------------+
; |DE1_SoC_Computer                                                                             ; 2537 (8)            ; 1594 (27)                 ; 9024              ; 0          ; 368  ; 0            ; |DE1_SoC_Computer                                                                                                                                                                                                                                                                                                                                                                                                    ; DE1_SoC_Computer                                      ; work            ;
;    |Computer_System:The_System|                                                               ; 2491 (0)            ; 1523 (0)                  ; 9024              ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System                                                                                                                                                                                                                                                                                                                                                                         ; Computer_System                                       ; Computer_System ;
;       |Computer_System_ARM_A9_HPS:arm_a9_hps|                                                 ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps                                                                                                                                                                                                                                                                                                                                   ; Computer_System_ARM_A9_HPS                            ; Computer_System ;
;          |Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_fpga_interfaces            ; Computer_System ;
;          |Computer_System_ARM_A9_HPS_hps_io:hps_io|                                           ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io                     ; Computer_System ;
;             |Computer_System_ARM_A9_HPS_hps_io_border:border|                                 ; 1 (1)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border              ; Computer_System ;
;                |hps_sdram:hps_sdram_inst|                                                     ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                             ; Computer_System ;
;                   |altera_mem_if_dll_cyclonev:dll|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                            ; Computer_System ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev     ; Computer_System ;
;                   |altera_mem_if_oct_cyclonev:oct|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                            ; Computer_System ;
;                   |hps_sdram_p0:p0|                                                           ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                          ; Computer_System ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                   ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                          ; Computer_System ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                              ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                         ; Computer_System ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads                   ; Computer_System ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                           ; work            ;
;                                  |ddio_out_uqe:auto_generated|                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                          ; work            ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                  ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                  ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                  ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                  ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                  ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                  ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                  ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                  ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                  ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                  ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                  ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                  ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                  ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                  ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                  ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                  ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                                  ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                  ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                  ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                  ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                  ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                  ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                  ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                  ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                                  ; Computer_System ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator| ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                     ; Computer_System ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                             ; Computer_System ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                             ; Computer_System ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                             ; Computer_System ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                             ; Computer_System ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                                 ; Computer_System ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev           ; Computer_System ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                                 ; Computer_System ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev           ; Computer_System ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                                 ; Computer_System ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev           ; Computer_System ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                                 ; Computer_System ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev           ; Computer_System ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                                  ; Computer_System ;
;                   |hps_sdram_pll:pll|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                         ; Computer_System ;
;       |Computer_System_Onchip_SRAM:onchip_sram|                                               ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram                                                                                                                                                                                                                                                                                                                                 ; Computer_System_Onchip_SRAM                           ; Computer_System ;
;          |altsyncram:the_altsyncram|                                                          ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                       ; altsyncram                                            ; work            ;
;             |altsyncram_1k52:auto_generated|                                                  ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated                                                                                                                                                                                                                                                                        ; altsyncram_1k52                                       ; work            ;
;       |Computer_System_System_PLL:system_pll|                                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_System_PLL:system_pll                                                                                                                                                                                                                                                                                                                                   ; Computer_System_System_PLL                            ; Computer_System ;
;          |Computer_System_System_PLL_sys_pll:sys_pll|                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll                                                                                                                                                                                                                                                                                        ; Computer_System_System_PLL_sys_pll                    ; Computer_System ;
;             |altera_pll:altera_pll_i|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                ; altera_pll                                            ; work            ;
;       |Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|                                     ; 79 (0)              ; 71 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps                                                                                                                                                                                                                                                                                                                       ; Computer_System_fifo_FPGA_to_HPS                      ; Computer_System ;
;          |Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|     ; 79 (46)             ; 71 (36)                   ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls                                                                                                                                                                                                                                        ; Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls ; Computer_System ;
;             |Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|                     ; 32 (1)              ; 31 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo                                                                                                                                                                            ; Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo      ; Computer_System ;
;                |dcfifo:dual_clock_fifo|                                                       ; 31 (0)              ; 31 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo                                                                                                                                                     ; dcfifo                                                ; work            ;
;                   |dcfifo_m282:auto_generated|                                                ; 31 (5)              ; 31 (5)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated                                                                                                                          ; dcfifo_m282                                           ; work            ;
;                      |a_gray2bin_c9b:rdptr_g_gray2bin|                                        ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|a_gray2bin_c9b:rdptr_g_gray2bin                                                                                          ; a_gray2bin_c9b                                        ; work            ;
;                      |a_gray2bin_c9b:rs_dgwp_gray2bin|                                        ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|a_gray2bin_c9b:rs_dgwp_gray2bin                                                                                          ; a_gray2bin_c9b                                        ; work            ;
;                      |a_graycounter_bu6:rdptr_g1p|                                            ; 10 (10)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|a_graycounter_bu6:rdptr_g1p                                                                                              ; a_graycounter_bu6                                     ; work            ;
;                      |alt_synch_pipe_unl:rs_dgwp|                                             ; 5 (0)               ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_unl:rs_dgwp                                                                                               ; alt_synch_pipe_unl                                    ; work            ;
;                         |dffpipe_fd9:dffpipe7|                                                ; 5 (5)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe7                                                                          ; dffpipe_fd9                                           ; work            ;
;                      |altsyncram_q5d1:fifo_ram|                                               ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|altsyncram_q5d1:fifo_ram                                                                                                 ; altsyncram_q5d1                                       ; work            ;
;                      |cmpr_tu5:rdempty_eq_comp|                                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|cmpr_tu5:rdempty_eq_comp                                                                                                 ; cmpr_tu5                                              ; work            ;
;                      |cmpr_tu5:rdfull_eq_comp|                                                ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|cmpr_tu5:rdfull_eq_comp                                                                                                  ; cmpr_tu5                                              ; work            ;
;                      |dffpipe_3dc:rdaclr|                                                     ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_3dc:rdaclr                                                                                                       ; dffpipe_3dc                                           ; work            ;
;                      |dffpipe_cd9:rs_brp|                                                     ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:rs_brp                                                                                                       ; dffpipe_cd9                                           ; work            ;
;                      |dffpipe_cd9:rs_bwp|                                                     ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:rs_bwp                                                                                                       ; dffpipe_cd9                                           ; work            ;
;             |altera_std_synchronizer:wrdreq_sync_i|                                           ; 1 (1)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i                                                                                                                                                                                                  ; altera_std_synchronizer                               ; work            ;
;       |Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|                                     ; 87 (0)              ; 101 (0)                   ; 320               ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga                                                                                                                                                                                                                                                                                                                       ; Computer_System_fifo_FPGA_to_HPS                      ; Computer_System ;
;          |Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|     ; 87 (45)             ; 101 (38)                  ; 320               ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls                                                                                                                                                                                                                                        ; Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls ; Computer_System ;
;             |Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|                     ; 42 (1)              ; 59 (0)                    ; 320               ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo                                                                                                                                                                            ; Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo      ; Computer_System ;
;                |dcfifo:dual_clock_fifo|                                                       ; 41 (0)              ; 59 (0)                    ; 320               ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo                                                                                                                                                     ; dcfifo                                                ; work            ;
;                   |dcfifo_m282:auto_generated|                                                ; 41 (9)              ; 59 (15)                   ; 320               ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated                                                                                                                          ; dcfifo_m282                                           ; work            ;
;                      |a_gray2bin_c9b:wrptr_g_gray2bin|                                        ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|a_gray2bin_c9b:wrptr_g_gray2bin                                                                                          ; a_gray2bin_c9b                                        ; work            ;
;                      |a_gray2bin_c9b:ws_dgrp_gray2bin|                                        ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|a_gray2bin_c9b:ws_dgrp_gray2bin                                                                                          ; a_gray2bin_c9b                                        ; work            ;
;                      |a_graycounter_7cc:wrptr_g1p|                                            ; 10 (10)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|a_graycounter_7cc:wrptr_g1p                                                                                              ; a_graycounter_7cc                                     ; work            ;
;                      |a_graycounter_bu6:rdptr_g1p|                                            ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|a_graycounter_bu6:rdptr_g1p                                                                                              ; a_graycounter_bu6                                     ; work            ;
;                      |alt_synch_pipe_unl:rs_dgwp|                                             ; 0 (0)               ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_unl:rs_dgwp                                                                                               ; alt_synch_pipe_unl                                    ; work            ;
;                         |dffpipe_fd9:dffpipe7|                                                ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe7                                                                          ; dffpipe_fd9                                           ; work            ;
;                      |alt_synch_pipe_vnl:ws_dgrp|                                             ; 0 (0)               ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_vnl:ws_dgrp                                                                                               ; alt_synch_pipe_vnl                                    ; work            ;
;                         |dffpipe_gd9:dffpipe10|                                               ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe10                                                                         ; dffpipe_gd9                                           ; work            ;
;                      |altsyncram_q5d1:fifo_ram|                                               ; 0 (0)               ; 0 (0)                     ; 320               ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|altsyncram_q5d1:fifo_ram                                                                                                 ; altsyncram_q5d1                                       ; work            ;
;                      |cmpr_tu5:rdempty_eq_comp|                                               ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|cmpr_tu5:rdempty_eq_comp                                                                                                 ; cmpr_tu5                                              ; work            ;
;                      |cmpr_tu5:wrempty_eq_comp|                                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|cmpr_tu5:wrempty_eq_comp                                                                                                 ; cmpr_tu5                                              ; work            ;
;                      |cmpr_tu5:wrfull_eq_comp|                                                ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|cmpr_tu5:wrfull_eq_comp                                                                                                  ; cmpr_tu5                                              ; work            ;
;                      |dffpipe_3dc:rdaclr|                                                     ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_3dc:rdaclr                                                                                                       ; dffpipe_3dc                                           ; work            ;
;                      |dffpipe_3dc:wraclr|                                                     ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_3dc:wraclr                                                                                                       ; dffpipe_3dc                                           ; work            ;
;                      |dffpipe_cd9:ws_brp|                                                     ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:ws_brp                                                                                                       ; dffpipe_cd9                                           ; work            ;
;                      |dffpipe_cd9:ws_bwp|                                                     ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:ws_bwp                                                                                                       ; dffpipe_cd9                                           ; work            ;
;             |altera_std_synchronizer:rdreq_sync_i|                                            ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i                                                                                                                                                                                                   ; altera_std_synchronizer                               ; work            ;
;       |Computer_System_mm_interconnect_0:mm_interconnect_0|                                   ; 1759 (0)            ; 914 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                     ; Computer_System_mm_interconnect_0                     ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_demux:cmd_demux_001|                          ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                           ; Computer_System_mm_interconnect_0_cmd_demux           ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_demux:cmd_demux|                              ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_cmd_demux           ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001|                              ; 24 (24)             ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_cmd_mux             ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_002|                              ; 103 (98)            ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_cmd_mux             ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                    ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                              ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|                                  ; 23 (21)             ; 4 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                   ; Computer_System_mm_interconnect_0_cmd_mux             ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                              ; Computer_System ;
;          |Computer_System_mm_interconnect_0_router:router_001|                                ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                                                 ; Computer_System_mm_interconnect_0_router              ; Computer_System ;
;          |Computer_System_mm_interconnect_0_router:router|                                    ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                     ; Computer_System_mm_interconnect_0_router              ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_002|                          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                           ; Computer_System_mm_interconnect_0_rsp_demux           ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux|                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_rsp_demux           ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_mux:rsp_mux_001|                              ; 350 (350)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_rsp_mux             ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_mux:rsp_mux|                                  ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                   ; Computer_System_mm_interconnect_0_rsp_mux             ; Computer_System ;
;          |altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rdata_fifo|                        ; 70 (70)             ; 66 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rdata_fifo                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                 ; Computer_System ;
;          |altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|                          ; 37 (37)             ; 70 (70)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                                 ; Computer_System ;
;          |altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                 ; Computer_System ;
;          |altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|                           ; 33 (33)             ; 58 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                 ; Computer_System ;
;          |altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo|                              ; 69 (69)             ; 66 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                 ; Computer_System ;
;          |altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|                                ; 42 (42)             ; 74 (74)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                 ; Computer_System ;
;          |altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|                        ; 152 (68)            ; 34 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent                                                                                                                                                                                                                                                         ; altera_merlin_axi_master_ni                           ; Computer_System ;
;             |altera_merlin_address_alignment:align_address_to_size|                           ; 84 (84)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                   ; altera_merlin_address_alignment                       ; Computer_System ;
;          |altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|                     ; 67 (0)              ; 64 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter                                                                                                                                                                                                                                                      ; altera_merlin_burst_adapter                           ; Computer_System ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 67 (64)             ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                      ; altera_merlin_burst_adapter_13_1                      ; Computer_System ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                ; altera_merlin_address_alignment                       ; Computer_System ;
;          |altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|                      ; 54 (0)              ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter                                                                                                                                                                                                                                                       ; altera_merlin_burst_adapter                           ; Computer_System ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 54 (53)             ; 77 (77)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                       ; altera_merlin_burst_adapter_13_1                      ; Computer_System ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                 ; altera_merlin_address_alignment                       ; Computer_System ;
;          |altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|                           ; 109 (0)             ; 118 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter                                                                                                                                                                                                                                                            ; altera_merlin_burst_adapter                           ; Computer_System ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 109 (106)           ; 118 (118)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                            ; altera_merlin_burst_adapter_13_1                      ; Computer_System ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                      ; altera_merlin_address_alignment                       ; Computer_System ;
;          |altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|                               ; 56 (4)              ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                             ; Computer_System ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 52 (52)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                  ; altera_merlin_burst_uncompressor                      ; Computer_System ;
;          |altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|                                ; 20 (4)              ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                             ; Computer_System ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 16 (16)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                   ; altera_merlin_burst_uncompressor                      ; Computer_System ;
;          |altera_merlin_slave_agent:onchip_sram_s2_agent|                                     ; 59 (7)              ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                             ; Computer_System ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 52 (52)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                        ; altera_merlin_burst_uncompressor                      ; Computer_System ;
;          |altera_merlin_slave_translator:fifo_fpga_to_hps_out_translator|                     ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_fpga_to_hps_out_translator                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                        ; Computer_System ;
;          |altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|                      ; 2 (2)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                        ; Computer_System ;
;          |altera_merlin_slave_translator:onchip_sram_s2_translator|                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_s2_translator                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                        ; Computer_System ;
;          |altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter|                 ; 9 (9)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter                                                                                                                                                                                                                                                  ; altera_merlin_traffic_limiter                         ; Computer_System ;
;          |altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter|                 ; 10 (10)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter                                                                                                                                                                                                                                                  ; altera_merlin_traffic_limiter                         ; Computer_System ;
;          |altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|                 ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter                                                                                                                                                                                                                                                  ; altera_merlin_width_adapter                           ; Computer_System ;
;          |altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|                 ; 108 (108)           ; 96 (96)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter                                                                                                                                                                                                                                                  ; altera_merlin_width_adapter                           ; Computer_System ;
;          |altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|                  ; 48 (48)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter                                                                                                                                                                                                                                                   ; altera_merlin_width_adapter                           ; Computer_System ;
;          |altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|                  ; 11 (11)             ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter                                                                                                                                                                                                                                                   ; altera_merlin_width_adapter                           ; Computer_System ;
;          |altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|                       ; 108 (108)           ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter                                                                                                                                                                                                                                                        ; altera_merlin_width_adapter                           ; Computer_System ;
;          |altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|                       ; 108 (108)           ; 96 (96)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter                                                                                                                                                                                                                                                        ; altera_merlin_width_adapter                           ; Computer_System ;
;       |Computer_System_mm_interconnect_1:mm_interconnect_1|                                   ; 552 (0)             ; 366 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                                     ; Computer_System_mm_interconnect_1                     ; Computer_System ;
;          |Computer_System_mm_interconnect_1_cmd_demux:cmd_demux_001|                          ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                           ; Computer_System_mm_interconnect_1_cmd_demux           ; Computer_System ;
;          |Computer_System_mm_interconnect_1_cmd_demux:cmd_demux|                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_1_cmd_demux           ; Computer_System ;
;          |Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_001|                              ; 64 (60)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_1_cmd_mux             ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                    ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                              ; Computer_System ;
;          |Computer_System_mm_interconnect_1_cmd_mux:cmd_mux|                                  ; 64 (60)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                   ; Computer_System_mm_interconnect_1_cmd_mux             ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                    ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                              ; Computer_System ;
;          |Computer_System_mm_interconnect_1_rsp_demux:rsp_demux_001|                          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                           ; Computer_System_mm_interconnect_1_rsp_demux           ; Computer_System ;
;          |Computer_System_mm_interconnect_1_rsp_demux:rsp_demux|                              ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_1_rsp_demux           ; Computer_System ;
;          |Computer_System_mm_interconnect_1_rsp_mux:rsp_mux_001|                              ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_1_rsp_mux             ; Computer_System ;
;          |Computer_System_mm_interconnect_1_rsp_mux:rsp_mux|                                  ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                   ; Computer_System_mm_interconnect_1_rsp_mux             ; Computer_System ;
;          |altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|                    ; 11 (11)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                 ; Computer_System ;
;          |altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rsp_fifo|                      ; 27 (27)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rsp_fifo                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                 ; Computer_System ;
;          |altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|                     ; 10 (10)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                 ; Computer_System ;
;          |altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|                       ; 27 (27)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                 ; Computer_System ;
;          |altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|                     ; 86 (51)             ; 12 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent                                                                                                                                                                                                                                                      ; altera_merlin_axi_master_ni                           ; Computer_System ;
;             |altera_merlin_address_alignment:align_address_to_size|                           ; 35 (35)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                ; altera_merlin_address_alignment                       ; Computer_System ;
;          |altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|                 ; 66 (0)              ; 93 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter                                                                                                                                                                                                                                                  ; altera_merlin_burst_adapter                           ; Computer_System ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 66 (65)             ; 93 (93)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                  ; altera_merlin_burst_adapter_13_1                      ; Computer_System ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                            ; altera_merlin_address_alignment                       ; Computer_System ;
;          |altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|                  ; 67 (0)              ; 93 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter                                                                                                                                                                                                                                                   ; altera_merlin_burst_adapter                           ; Computer_System ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 67 (66)             ; 93 (93)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                   ; altera_merlin_burst_adapter_13_1                      ; Computer_System ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                             ; altera_merlin_address_alignment                       ; Computer_System ;
;          |altera_merlin_slave_agent:fifo_fpga_to_hps_out_csr_agent|                           ; 24 (9)              ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_fpga_to_hps_out_csr_agent                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                             ; Computer_System ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 15 (15)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_fpga_to_hps_out_csr_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                              ; altera_merlin_burst_uncompressor                      ; Computer_System ;
;          |altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent|                            ; 25 (9)              ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                             ; Computer_System ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 16 (16)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                               ; altera_merlin_burst_uncompressor                      ; Computer_System ;
;          |altera_merlin_slave_translator:fifo_fpga_to_hps_out_csr_translator|                 ; 3 (3)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_fpga_to_hps_out_csr_translator                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                        ; Computer_System ;
;          |altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|                  ; 3 (3)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                        ; Computer_System ;
;          |altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_rd_limiter|              ; 10 (10)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                                                               ; altera_merlin_traffic_limiter                         ; Computer_System ;
;          |altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter|              ; 13 (13)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                                                               ; altera_merlin_traffic_limiter                         ; Computer_System ;
;       |altera_reset_controller:rst_controller_001|                                            ; 7 (6)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                               ; Computer_System ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                     ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                             ; Computer_System ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                             ; Computer_System ;
;       |altera_reset_controller:rst_controller_002|                                            ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                               ; Computer_System ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                             ; Computer_System ;
;       |altera_reset_controller:rst_controller|                                                ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                               ; Computer_System ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                     ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                             ; Computer_System ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                             ; Computer_System ;
;    |Controller_Interface:controller_interface|                                                ; 7 (7)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Controller_Interface:controller_interface                                                                                                                                                                                                                                                                                                                                                          ; Controller_Interface                                  ; work            ;
;    |Fake_Controller:fake_controller|                                                          ; 3 (3)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|Fake_Controller:fake_controller                                                                                                                                                                                                                                                                                                                                                                    ; Fake_Controller                                       ; work            ;
;    |HexDigit:Digit2|                                                                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|HexDigit:Digit2                                                                                                                                                                                                                                                                                                                                                                                    ; HexDigit                                              ; work            ;
;    |HexDigit:Digit3|                                                                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|HexDigit:Digit3                                                                                                                                                                                                                                                                                                                                                                                    ; HexDigit                                              ; work            ;
;    |HexDigit:Digit4|                                                                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|HexDigit:Digit4                                                                                                                                                                                                                                                                                                                                                                                    ; HexDigit                                              ; work            ;
;    |HexDigit:Digit5|                                                                          ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_Computer|HexDigit:Digit5                                                                                                                                                                                                                                                                                                                                                                                    ; HexDigit                                              ; work            ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated|ALTSYNCRAM                                                                                                                                                                        ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192 ; None ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|altsyncram_q5d1:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512  ; None ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|altsyncram_q5d1:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512  ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; Vendor ; IP Core Name                   ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                ; IP Include File      ;
+--------+--------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; N/A    ; Qsys                           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System                                                                                                                                                                                                                   ; Computer_System.qsys ;
; Altera ; altera_hps                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps                                                                                                                                                                             ; Computer_System.qsys ;
; Altera ; altera_hps_io                  ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io                                                                                                                                    ; Computer_System.qsys ;
; Altera ; altera_avalon_fifo             ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps                                                                                                                                                                 ; Computer_System.qsys ;
; Altera ; altera_avalon_fifo             ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga                                                                                                                                                                 ; Computer_System.qsys ;
; Altera ; altera_irq_mapper              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_irq_mapper:irq_mapper                                                                                                                                                                             ; Computer_System.qsys ;
; Altera ; altera_irq_mapper              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_irq_mapper:irq_mapper_001                                                                                                                                                                         ; Computer_System.qsys ;
; Altera ; altera_mm_interconnect         ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0                                                                                                                                                               ; Computer_System.qsys ;
; Altera ; altera_merlin_axi_master_ni    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent                                                                                                   ; Computer_System.qsys ;
; Altera ; altera_merlin_traffic_limiter  ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter                                                                                            ; Computer_System.qsys ;
; Altera ; altera_merlin_traffic_limiter  ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter                                                                                            ; Computer_System.qsys ;
; Altera ; altera_avalon_st_adapter       ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                         ; Computer_System.qsys ;
; Altera ; error_adapter                  ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0     ; Computer_System.qsys ;
; Altera ; altera_avalon_st_adapter       ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                     ; Computer_System.qsys ;
; Altera ; error_adapter                  ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; Computer_System.qsys ;
; Altera ; altera_avalon_st_adapter       ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                     ; Computer_System.qsys ;
; Altera ; error_adapter                  ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; Computer_System.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                         ; Computer_System.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                     ; Computer_System.qsys ;
; Altera ; altera_merlin_multiplexer      ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                             ; Computer_System.qsys ;
; Altera ; altera_merlin_multiplexer      ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                         ; Computer_System.qsys ;
; Altera ; altera_merlin_multiplexer      ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                         ; Computer_System.qsys ;
; Altera ; altera_merlin_slave_agent      ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent                                                                                                          ; Computer_System.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rdata_fifo                                                                                                   ; Computer_System.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo                                                                                                     ; Computer_System.qsys ;
; Altera ; altera_merlin_burst_adapter    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter                                                                                                ; Computer_System.qsys ;
; Altera ; altera_merlin_width_adapter    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter                                                                                            ; Computer_System.qsys ;
; Altera ; altera_merlin_width_adapter    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter                                                                                            ; Computer_System.qsys ;
; Altera ; altera_merlin_slave_translator ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_fpga_to_hps_out_translator                                                                                                ; Computer_System.qsys ;
; Altera ; altera_merlin_slave_agent      ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent                                                                                                           ; Computer_System.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo                                                                                                    ; Computer_System.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo                                                                                                      ; Computer_System.qsys ;
; Altera ; altera_merlin_burst_adapter    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter                                                                                                 ; Computer_System.qsys ;
; Altera ; altera_merlin_width_adapter    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter                                                                                             ; Computer_System.qsys ;
; Altera ; altera_merlin_width_adapter    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter                                                                                             ; Computer_System.qsys ;
; Altera ; altera_merlin_slave_translator ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator                                                                                                 ; Computer_System.qsys ;
; Altera ; altera_merlin_slave_agent      ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent                                                                                                                ; Computer_System.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo                                                                                                         ; Computer_System.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo                                                                                                           ; Computer_System.qsys ;
; Altera ; altera_merlin_burst_adapter    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter                                                                                                      ; Computer_System.qsys ;
; Altera ; altera_merlin_width_adapter    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter                                                                                                  ; Computer_System.qsys ;
; Altera ; altera_merlin_width_adapter    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter                                                                                                  ; Computer_System.qsys ;
; Altera ; altera_merlin_slave_translator ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_s2_translator                                                                                                      ; Computer_System.qsys ;
; Altera ; altera_merlin_router           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router:router                                                                                                               ; Computer_System.qsys ;
; Altera ; altera_merlin_router           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router:router_001                                                                                                           ; Computer_System.qsys ;
; Altera ; altera_merlin_router           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router_002:router_002                                                                                                       ; Computer_System.qsys ;
; Altera ; altera_merlin_router           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router_002:router_003                                                                                                       ; Computer_System.qsys ;
; Altera ; altera_merlin_router           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router_002:router_004                                                                                                       ; Computer_System.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                         ; Computer_System.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                     ; Computer_System.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                     ; Computer_System.qsys ;
; Altera ; altera_merlin_multiplexer      ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                             ; Computer_System.qsys ;
; Altera ; altera_merlin_multiplexer      ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                         ; Computer_System.qsys ;
; Altera ; altera_mm_interconnect         ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1                                                                                                                                                               ; Computer_System.qsys ;
; Altera ; altera_merlin_axi_master_ni    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent                                                                                                ; Computer_System.qsys ;
; Altera ; altera_merlin_traffic_limiter  ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_rd_limiter                                                                                         ; Computer_System.qsys ;
; Altera ; altera_merlin_traffic_limiter  ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter                                                                                         ; Computer_System.qsys ;
; Altera ; altera_avalon_st_adapter       ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                         ; Computer_System.qsys ;
; Altera ; error_adapter                  ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0     ; Computer_System.qsys ;
; Altera ; altera_avalon_st_adapter       ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                     ; Computer_System.qsys ;
; Altera ; error_adapter                  ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; Computer_System.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                         ; Computer_System.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_demux:cmd_demux_001                                                                                                     ; Computer_System.qsys ;
; Altera ; altera_merlin_multiplexer      ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                             ; Computer_System.qsys ;
; Altera ; altera_merlin_multiplexer      ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_001                                                                                                         ; Computer_System.qsys ;
; Altera ; altera_merlin_slave_agent      ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_fpga_to_hps_out_csr_agent                                                                                                      ; Computer_System.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo                                                                                               ; Computer_System.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rsp_fifo                                                                                                 ; Computer_System.qsys ;
; Altera ; altera_merlin_burst_adapter    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter                                                                                            ; Computer_System.qsys ;
; Altera ; altera_merlin_slave_translator ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_fpga_to_hps_out_csr_translator                                                                                            ; Computer_System.qsys ;
; Altera ; altera_merlin_slave_agent      ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent                                                                                                       ; Computer_System.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo                                                                                                ; Computer_System.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo                                                                                                  ; Computer_System.qsys ;
; Altera ; altera_merlin_burst_adapter    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter                                                                                             ; Computer_System.qsys ;
; Altera ; altera_merlin_slave_translator ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator                                                                                             ; Computer_System.qsys ;
; Altera ; altera_merlin_router           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_router:router                                                                                                               ; Computer_System.qsys ;
; Altera ; altera_merlin_router           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_router:router_001                                                                                                           ; Computer_System.qsys ;
; Altera ; altera_merlin_router           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_router_002:router_002                                                                                                       ; Computer_System.qsys ;
; Altera ; altera_merlin_router           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_router_002:router_003                                                                                                       ; Computer_System.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                         ; Computer_System.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_rsp_demux:rsp_demux_001                                                                                                     ; Computer_System.qsys ;
; Altera ; altera_merlin_multiplexer      ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                             ; Computer_System.qsys ;
; Altera ; altera_merlin_multiplexer      ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_rsp_mux:rsp_mux_001                                                                                                         ; Computer_System.qsys ;
; Altera ; altera_avalon_onchip_memory2   ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram                                                                                                                                                                           ; Computer_System.qsys ;
; Altera ; altera_pll                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_pll_0:pll_0                                                                                                                                                                                       ; Computer_System.qsys ;
; Altera ; altera_reset_controller        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller                                                                                                                                                                            ; Computer_System.qsys ;
; Altera ; altera_reset_controller        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller_001                                                                                                                                                                        ; Computer_System.qsys ;
; Altera ; altera_reset_controller        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|altera_reset_controller:rst_controller_002                                                                                                                                                                        ; Computer_System.qsys ;
; Altera ; altera_pll                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll                                                                                                                                  ; Computer_System.qsys ;
+--------+--------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_Computer|FPGA_to_HPS_state                                                               ;
+----------------------------+----------------------------+----------------------------+----------------------------+
; Name                       ; FPGA_to_HPS_state.00000000 ; FPGA_to_HPS_state.00001000 ; FPGA_to_HPS_state.00000100 ;
+----------------------------+----------------------------+----------------------------+----------------------------+
; FPGA_to_HPS_state.00000000 ; 0                          ; 0                          ; 0                          ;
; FPGA_to_HPS_state.00000100 ; 1                          ; 0                          ; 1                          ;
; FPGA_to_HPS_state.00001000 ; 1                          ; 1                          ; 0                          ;
+----------------------------+----------------------------+----------------------------+----------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_Computer|HPS_to_FPGA_state                                                                                                                      ;
+------------------------------------+-----------------------------+-----------------------------------+------------------------------+------------------------------------+
; Name                               ; HPS_to_FPGA_state.READ_DATA ; HPS_to_FPGA_state.DELAY_READ_DATA ; HPS_to_FPGA_state.AWAIT_DATA ; HPS_to_FPGA_state.DELAY_AWAIT_DATA ;
+------------------------------------+-----------------------------+-----------------------------------+------------------------------+------------------------------------+
; HPS_to_FPGA_state.DELAY_AWAIT_DATA ; 0                           ; 0                                 ; 0                            ; 0                                  ;
; HPS_to_FPGA_state.AWAIT_DATA       ; 0                           ; 0                                 ; 1                            ; 1                                  ;
; HPS_to_FPGA_state.DELAY_READ_DATA  ; 0                           ; 1                                 ; 0                            ; 1                                  ;
; HPS_to_FPGA_state.READ_DATA        ; 1                           ; 0                                 ; 0                            ; 1                                  ;
+------------------------------------+-----------------------------+-----------------------------------+------------------------------+------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                                   ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                                     ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                                     ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                                     ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                                     ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                                  ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                                    ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                                    ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                                    ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                                    ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                         ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                           ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                           ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                           ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                           ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                               ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                                 ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                                 ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                                 ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                                 ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                                              ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                                ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                                ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                                ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                                ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe7|dffe9a[4]   ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe7|dffe9a[2]   ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe7|dffe9a[3]   ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe7|dffe9a[0]   ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe7|dffe9a[1]   ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe7|dffe8a[4]   ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe7|dffe8a[2]   ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe7|dffe8a[3]   ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe7|dffe8a[0]   ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe7|dffe8a[1]   ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe10|dffe12a[4] ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe10|dffe12a[2] ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe10|dffe12a[3] ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe10|dffe12a[0] ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe10|dffe12a[1] ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i|dreg[2]                                                                                                                             ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i|dreg[2]                                                                                                                              ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe7|dffe9a[4]   ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe7|dffe9a[2]   ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe7|dffe9a[3]   ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe7|dffe9a[0]   ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe7|dffe9a[1]   ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe10|dffe11a[4] ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe10|dffe11a[2] ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe10|dffe11a[3] ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe10|dffe11a[0] ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe10|dffe11a[1] ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i|dreg[1]                                                                                                                             ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i|dreg[1]                                                                                                                              ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe7|dffe8a[4]   ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe7|dffe8a[2]   ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe7|dffe8a[3]   ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe7|dffe8a[0]   ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe7|dffe8a[1]   ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i|dreg[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i|dreg[0]                                                                                                                              ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i|din_s1                                                                                                                              ; yes                                                              ; yes                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i|din_s1                                                                                                                               ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; Total number of protected registers is 58                                                                                                                                                                                                                                                                                             ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                         ; Reason for Removal                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[58,86]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_use_reg                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..9]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_use_reg                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..9]                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_use_reg                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..9]                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67,99,100]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67,99,100]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67,99,100]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_s2_translator|av_chipselect_pre                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[1,4,6,8,13,17,20,22,24,29]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[6..31]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[1]                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[1]                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_ienable_register[1]                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12..17,26..31]                                                                               ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_almostempty_threshold_register[0]                                                                                                                     ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[0]                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_ienable_register[0]                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[6..31]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|wrptr_g[0..4]                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:ws_bwp|dffe10a[4]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_fpga_to_hps_out_csr_translator|av_readdata_pre[6..31]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[6..31]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter|last_channel[0]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter|last_channel[1]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter|last_dest_id[1]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter|last_dest_id[0]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|delayed_wrptr_g[0..4]                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:ws_bwp|dffe10a[0..3]                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..6]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..8]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..8]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..8]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[1]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66,69]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|read_latency_shift_reg[0]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[0..31]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_address_field[2,3]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_byte_cnt_field[0..8]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_last_field[67..78]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_response_status_field[0,1]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_data_field[0..31]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_address_field[2,3]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_byte_cnt_field[0..8]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_last_field[67..78]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_response_status_field[0,1]                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[0..31]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_address_field[2,3]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_byte_cnt_field[0..8]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_last_field[67..78]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_response_status_field[0,1]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_empty_n_reg                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_event_empty_q                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_full_n_reg                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_event_full_q                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|a_graycounter_7cc:wrptr_g1p|counter7a0                      ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|a_graycounter_7cc:wrptr_g1p|counter7a1                      ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|a_graycounter_7cc:wrptr_g1p|counter7a2                      ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|a_graycounter_7cc:wrptr_g1p|counter7a3                      ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|a_graycounter_7cc:wrptr_g1p|counter7a4                      ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|a_graycounter_7cc:wrptr_g1p|parity8                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; sram_write                                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][33]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][32]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][1]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:ws_bwp|dffe10a[4]                               ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:ws_brp|dffe10a[4]                               ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:rs_bwp|dffe10a[2..4]                            ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:rs_brp|dffe10a[2..4]                            ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:ws_brp|dffe10a[4]                               ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:rs_bwp|dffe10a[4]                               ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:rs_brp|dffe10a[4]                               ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|waitrequest_reset_override                                                                                                                                                               ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_fpga_to_hps_out_translator|waitrequest_reset_override                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_fpga_to_hps_out_translator|waitrequest_reset_override                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_s2_translator|waitrequest_reset_override                                                                                           ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_s2_translator|waitrequest_reset_override                                                                                                                                                                    ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|waitrequest_reset_override                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|waitrequest_reset_override                                                                                                                                                           ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_fpga_to_hps_out_csr_translator|waitrequest_reset_override                                                                                 ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[18]                                                                                                                                                                      ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[19]                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[19]                                                                                                                                                                      ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[21]                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[21]                                                                                                                                                                      ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[23]                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[23]                                                                                                                                                                      ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[25]                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[25]                                                                                                                                                                      ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[26]                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[26]                                                                                                                                                                      ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[27]                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[27]                                                                                                                                                                      ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[0]                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[0]                                                                                                                                                                       ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[30]                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[30]                                                                                                                                                                      ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[31]                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[31]                                                                                                                                                                      ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[2]                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[2]                                                                                                                                                                       ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[3]                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[3]                                                                                                                                                                       ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[5]                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[5]                                                                                                                                                                       ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[7]                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[7]                                                                                                                                                                       ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                            ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[9]                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[9]                                                                                                                                                                       ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                           ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[10]                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[10]                                                                                                                                                                      ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                 ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[11]                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[11]                                                                                                                                                                      ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[12]                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[12]                                                                                                                                                                      ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[14]                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[14]                                                                                                                                                                      ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[15]                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[15]                                                                                                                                                                      ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold               ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                        ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[16]                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[16]                                                                                                                                                                      ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold              ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                       ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[28]                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]                                                                                     ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]            ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                                                                                  ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                                                                                  ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[57]                                                                                      ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]             ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                                                                                   ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                                                                                   ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_rd_limiter|last_channel[0]                                                                                                                                                                  ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_rd_limiter|last_dest_id[0]                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter|last_channel[0]                                                                                                                                                                  ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter|last_dest_id[0]                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][12]                                                                                                                                                                             ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][11]                                                                                                                                                                             ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][10]                                                                                                                                                                             ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][9]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][7]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][6]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][22]                                                                                                                                                                             ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][13]                                                                                                                                                                             ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][19]                                                                                                                                                                             ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][25]                                                                                                                                                                             ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][29]                                                                                                                                                                             ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][21]                                                                                                                                                                             ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][17]                                                                                                                                                                             ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][8]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][27]                                                                                                                                                                             ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][23]                                                                                                                                                                             ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][30]                                                                                                                                                                             ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][24]                                                                                                                                                                             ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][28]                                                                                                                                                                             ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][26]                                                                                                                                                                             ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][20]                                                                                                                                                                             ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][18]                                                                                                                                                                             ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][15]                                                                                                                                                                             ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][16]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][14]                                                                                                                                                                             ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][16]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][27]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][33]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][16]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][33]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][17]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][33]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][14]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][33]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][6]                                                                                                                                                                               ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][32]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][26]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][32]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][18]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][32]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][29]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][32]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][28]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][32]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][9]                                                                                                                                                                               ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][31]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][8]                                                                                                                                                                               ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][31]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][7]                                                                                                                                                                               ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][31]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][25]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][30]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][24]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][30]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][23]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][30]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][21]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][30]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][20]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][30]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][19]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][30]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][22]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][30]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][15]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][30]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][13]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][30]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][12]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][30]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][11]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][30]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][10]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][30]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|burst_bytecount[0]                                                                                                                                                                      ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|response_status_reg[0]                                                                                                                                                               ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|response_status_reg[1]                                                                                      ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                                                                                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]                      ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                                                                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91]                      ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                                                                                                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90]                      ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66]                                                                                               ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]                      ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                                                                                            ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                                                                                            ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                                                                          ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]                ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                                                          ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91]                ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                                                                                          ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90]                ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66]                                                                                         ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]                ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                                                                                      ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                                                                                      ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                                                                           ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]                 ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                                                           ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91]                 ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                                                                                           ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90]                 ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                                                                                       ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                                                                                       ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                 ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][33]                                                                                                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                   ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][100]                                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][99]                                                                                                                                                                                   ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][100]                                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                  ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                  ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                  ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                  ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                  ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                  ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                  ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                   ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                   ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                   ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                   ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                   ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                  ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                   ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                  ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                  ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                  ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                  ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                  ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                  ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                  ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][31]                                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                    ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][100]                                                                                                          ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                    ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][100]                                                                                                          ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][31]                                                                                                                                                                             ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][16]                                                                                                                                                                             ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][30]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][31]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][60]                                                                                                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][99]                                                                                                                                                                                         ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][100]                                                                                                               ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][99]                                                                                                                                                                                    ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][100]                                                                                                          ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][32]                                                                                                                                                                             ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[1][57]                                                                                                                                                                               ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[1][60]                                                                                                      ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][31]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][33]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                   ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][69]                                                                                                          ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                         ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][69]                                                                                                                ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][32]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][33]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo|mem[1][32]                                                                                                                                                                                       ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo|mem[1][33]                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter|last_dest_id[0]                                                                                                                                                                     ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter|last_channel[1]                                                                                            ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1..3]                                                                                     ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]               ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter|last_dest_id[1]                                                                                                                                                                     ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter|last_channel[0]                                                                                            ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][57]                                                                                                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][60]                                                                                                                                                                               ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][57]                                                                                                      ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][11]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][12]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][13]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][14]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][15]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][16]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][17]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][18]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][19]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][20]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][21]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][22]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][23]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][24]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][25]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][26]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][27]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][28]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][29]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][30]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][31]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][32]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][33]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][6]                                                                                                                                                                               ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][7]                                                                                                                                                                               ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][8]                                                                                                                                                                               ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][9]                                                                                                                                                                               ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][11]                                                                                                                                                                             ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][12]                                                                                                                                                                             ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][13]                                                                                                                                                                             ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][14]                                                                                                                                                                             ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][15]                                                                                                                                                                             ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][16]                                                                                                                                                                             ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][17]                                                                                                                                                                             ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][18]                                                                                                                                                                             ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][19]                                                                                                                                                                             ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][20]                                                                                                                                                                             ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][21]                                                                                                                                                                             ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][22]                                                                                                                                                                             ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][23]                                                                                                                                                                             ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][24]                                                                                                                                                                             ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][25]                                                                                                                                                                             ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][26]                                                                                                                                                                             ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][27]                                                                                                                                                                             ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][28]                                                                                                                                                                             ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][29]                                                                                                                                                                             ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][30]                                                                                                                                                                             ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][31]                                                                                                                                                                             ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][32]                                                                                                                                                                             ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][33]                                                                                                                                                                             ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][6]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][7]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][8]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][9]                                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                    ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][100]                                                                                                          ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                    ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][100]                                                                                                          ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][99]                                                                                                                                                                                    ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][100]                                                                                                          ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                   ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][100]                                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][99]                                                                                                                                                                                   ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][100]                                                                                                         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                   ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][66]                                                                                                          ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][99]                                                                                                                                                                                         ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][100]                                                                                                               ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                         ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][66]                                                                                                                ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][33]                                                                                                                                                                                 ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][32]                                                                                                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|response_status_reg[1]                                                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|response_status_reg[0]                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo|mem[0][33]                                                                                                                                                                                       ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo|mem[0][32]                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|response_status_reg[1]                                                                                                                                                                    ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|response_status_reg[0]                                                                                           ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                                                                                     ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                                                                     ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                                                     ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]    ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                                                                                      ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                                                                      ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                                                      ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]     ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[29]                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29]             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[28]                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28]             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[27]                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27]             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[26]                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26]             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[25]                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25]             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[24]                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24]             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[23]                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23]             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[22]                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22]             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[21]                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21]             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[20]                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[19]                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19]             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[18]                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18]             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[17]                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[16]                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[15]                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[14]                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[13]                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[12]                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[11]                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]                                                                                               ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]                                                                                               ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]                                                                                               ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]                                                                                               ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]                                                                                               ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                                                                                               ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                                                                               ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                                                               ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[29]                                                                                        ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29]       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[28]                                                                                        ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28]       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[27]                                                                                        ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27]       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[26]                                                                                        ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26]       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[25]                                                                                        ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25]       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[24]                                                                                        ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24]       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[23]                                                                                        ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23]       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[22]                                                                                        ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22]       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[21]                                                                                        ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21]       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[20]                                                                                        ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[19]                                                                                        ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19]       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[18]                                                                                        ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18]       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[17]                                                                                        ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[16]                                                                                        ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[15]                                                                                        ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[14]                                                                                        ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[13]                                                                                        ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[12]                                                                                        ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[11]                                                                                        ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]                                                                                        ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]                                                                                         ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]                                                                                         ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]                                                                                         ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]                                                                                         ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]                                                                                         ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                                                                                         ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                                                                         ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                                                         ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[29]                                                                                         ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29]        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[28]                                                                                         ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28]        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[27]                                                                                         ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27]        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[26]                                                                                         ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26]        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[25]                                                                                         ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25]        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[24]                                                                                         ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24]        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[23]                                                                                         ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23]        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[22]                                                                                         ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22]        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[21]                                                                                         ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21]        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[20]                                                                                         ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[19]                                                                                         ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19]        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[18]                                                                                         ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18]        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[17]                                                                                         ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[16]                                                                                         ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[15]                                                                                         ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[14]                                                                                         ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[13]                                                                                         ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[12]                                                                                         ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[11]                                                                                         ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]                                                                                         ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]                                                                                          ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]                                                                                          ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]                                                                                          ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]                                                                                          ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]                                                                                          ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                                                                                          ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                                                                          ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]         ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                                                          ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]         ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:rs_bwp|dffe10a[0]                               ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:rs_brp|dffe10a[0]                               ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:rs_bwp|dffe10a[1]                               ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:rs_brp|dffe10a[1]                               ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                                                                          ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                                                                          ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                                                                           ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]  ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                                                                           ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                                                                                    ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]           ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                                                                                        ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]                ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]     ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                                                                               ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]      ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[1][63]                                                                                                                                                                               ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[1][64]                                                                                                      ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][64]                                                                                                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                   ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][73]                                                                                                          ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                    ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][73]                                                                                                           ;
; data_buffer_valid                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[1][33]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[1][86]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[1][33]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|response_status_reg[1]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rdata_fifo|mem[1][33]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[0]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_status_full_q                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:ws_brp|dffe10a[0..3]                            ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe10|dffe12a[4] ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe10|dffe11a[4] ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe10|dffe12a[3] ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe10|dffe11a[3] ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe10|dffe12a[2] ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe10|dffe11a[2] ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe10|dffe12a[1] ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe10|dffe11a[1] ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe10|dffe12a[0] ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe10|dffe11a[0] ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_3dc:wraclr|dffe6a[0]                                ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_3dc:wraclr|dffe5a[0]                                ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][10]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][86]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo|mem[0][32]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][32]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][100]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..9]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; fpga_to_hps_in_write                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[1][64]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|response_status_reg[0]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|response_status_reg[0]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][64]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][63]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_fpga_to_hps_out_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[8]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[8]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[8]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|data_reg[1,4,6,8,13,17,20,22,24,29,33,36,38,40,45,49,52,54,56,61,65,68,70,72,77,81,84,86,88,93]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|byte_cnt_reg[0,1]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|byte_cnt_reg[1]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|byte_cnt_reg[1]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0,1]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|data_reg[2,3,5,7,9..12,14..16,18,19,21,23,25..28,30,31]                                                                                                                              ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|data_reg[0]                                                                                                 ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|data_reg[34,35,37,39,41..44,46..48,50,51,53,55,57..60,62,63]                                                                                                                         ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|data_reg[32]                                                                                                ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|data_reg[66,67,69,71,73..76,78..80,82,83,85,87,89..92,94,95]                                                                                                                         ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|data_reg[64]                                                                                                ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|use_reg                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|endofpacket_reg                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|byte_cnt_reg[0,2..8]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|address_reg[4..29]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|count[0,1]                                                                                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|address_reg[0..3]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]                                                                                         ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                     ;
; FPGA_to_HPS_state.00001000                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                              ;
; FPGA_to_HPS_state~5                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; FPGA_to_HPS_state~6                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; FPGA_to_HPS_state~9                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; FPGA_to_HPS_state~10                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; FPGA_to_HPS_state~11                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; FPGA_to_HPS_state~12                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; HPS_to_FPGA_state~6                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; HPS_to_FPGA_state~7                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; HPS_to_FPGA_state~8                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; HPS_to_FPGA_state~9                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; HPS_to_FPGA_state~10                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; HPS_to_FPGA_state~11                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; HPS_to_FPGA_state~12                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; HPS_to_FPGA_state~13                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; FPGA_to_HPS_state.00000100                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                              ;
; FPGA_to_HPS_state.00000000                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                            ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|byte_cnt_reg[0,2..8]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0,2..8]                                                                          ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                      ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5..20]                                                                          ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5,6]                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5..20]                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5,6]                                                                        ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6..20]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..7]                                                                           ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..29]                                                                              ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..7]                                                                            ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28,29]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][49]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][47]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][49]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][47]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][49]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][47]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..20]                                                                              ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                                                                                 ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..20]                                                                             ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                                                                                 ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                                                                                 ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[8]                                                                                     ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8..29]                                                                                 ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7]                                                                                     ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7]                                                                                     ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                                                                                     ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]                                                                                     ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                                                                                     ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                                                                                     ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                                     ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                                                                                     ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[10..29]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10..29]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[4..29]                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[8]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8..29]                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                                                                                      ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][49]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][48]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][47]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][49]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][48]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][47]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][49]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][48]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][47]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[8]                                                                                     ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[7]                                                                                     ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[6]                                                                                     ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[5]                                                                                     ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[4]                                                                                     ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..29]                                                                             ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[4..8]                                                                                 ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10..29]                                                                                  ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[4..8]                                                                                       ; Lost fanout                                                                                                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_fpga_to_hps_out_csr_translator|waitrequest_reset_override                                                                                                                                                          ; Merged with Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[28]                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][127]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][127]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[4]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_almostempty_threshold_register[4]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[4]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[4]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..7]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                   ;
; Total Number of Removed Registers = 1730                                                                                                                                                                                                                                                                                              ;                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                        ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_use_reg                                                                                                                               ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                            ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                            ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                            ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                            ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[31],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[30],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[29],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[28],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[27],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[26],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[25],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[24],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[23],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[22],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[21],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[20],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[19],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[18],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[17],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[16],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[14],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[13],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_address_field[2],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_byte_cnt_field[8],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_byte_cnt_field[5],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_byte_cnt_field[4],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_byte_cnt_field[3],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_byte_cnt_field[1],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_byte_cnt_field[0],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_last_field[78],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_last_field[77],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_last_field[76],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_last_field[75],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_last_field[74],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_last_field[73],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_last_field[72],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_last_field[71],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_last_field[70],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_last_field[69],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_last_field[68],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_last_field[67],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_response_status_field[1],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|p0_reg_response_status_field[0],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_last_field[78],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_last_field[77],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_last_field[76],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_last_field[75],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_last_field[74],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_last_field[73],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_last_field[72],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_last_field[71],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_last_field[70],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_last_field[69],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_last_field[68],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_last_field[67],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_last_field[78],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_last_field[77],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_last_field[76],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_last_field[75],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_last_field[74],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_last_field[73],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_last_field[72],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_last_field[71],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_last_field[70],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_last_field[69],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_last_field[68],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_last_field[67],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo|mem[0][32],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][100],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|response_status_reg[0],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][73],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][72],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                          ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                               ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][62],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][60],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][59],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][58],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][57],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][56],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][55],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][52],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][51],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][50],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][49],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][48],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][47],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][46],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][45],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][44],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][89],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][65],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][64],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][63],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][62],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][61],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][60],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][59],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][58],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][57],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][56],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][55],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][54],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][53],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][52],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][51],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][50],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][49],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][48],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][47],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][46],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][45],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][44],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][88],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][87],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][86],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][85],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[8],                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][89],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[7],                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][88],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[6],                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][87],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[5],                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][86],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[4],                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_use_reg                                                                                                                          ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                       ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                       ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                       ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                       ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[31],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[30],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[29],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[28],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[27],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[26],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[25],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[24],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[23],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[22],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[21],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[20],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[19],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[18],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[17],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[16],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[14],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[13],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_address_field[2],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_byte_cnt_field[8],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_byte_cnt_field[5],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_byte_cnt_field[4],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_byte_cnt_field[3],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_byte_cnt_field[1],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_byte_cnt_field[0],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_response_status_field[1],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_response_status_field[0],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem_used[1],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][33],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][32],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][29],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][24],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][22],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][20],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][17],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][13],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][8],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][6],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][4],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem[0][1],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|response_status_reg[1],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][100],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][80],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][80],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|data_reg[93],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0]                                                                                                                                       ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter|last_channel[1],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68],                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1],                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1],                                                                              ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[8],                                                                              ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|address_reg[29],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|address_reg[28],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|address_reg[27],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|address_reg[24],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|address_reg[23],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|address_reg[22],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|address_reg[21],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|address_reg[20],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|address_reg[19],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|address_reg[18],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|address_reg[17],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|address_reg[16],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|address_reg[15],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|address_reg[14],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|address_reg[13],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|address_reg[12],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|address_reg[11],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|address_reg[10],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|address_reg[9],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|address_reg[8],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|address_reg[4],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|address_reg[5],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|address_reg[6],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|address_reg[7],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|count[1],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|count[0],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|address_reg[1],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|address_reg[0],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|address_reg[3],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|address_reg[2],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[29],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[8],                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29],                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7],                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4],                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                                                                                      ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_use_reg                                                                                                                         ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_data_field[31],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_data_field[30],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_data_field[29],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_data_field[28],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_data_field[27],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_data_field[26],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_data_field[25],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_data_field[24],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_data_field[23],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_data_field[22],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_data_field[21],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_data_field[20],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_data_field[19],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_data_field[18],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_data_field[17],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_data_field[16],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_data_field[14],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_data_field[13],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_address_field[2],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_byte_cnt_field[8],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_byte_cnt_field[5],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_byte_cnt_field[4],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_byte_cnt_field[3],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_byte_cnt_field[1],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_byte_cnt_field[0],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_response_status_field[1],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|p0_reg_response_status_field[0],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rdata_fifo|mem[0][32],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][100],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|response_status_reg[0],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][73],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][72],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                    ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|locked[1]                                                                                                                                           ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter|last_channel[0],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[1],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69],                                                                                          ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66],                                                                                          ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|read_latency_shift_reg[0],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo|mem_used[0],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[8],                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[4],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[5],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[6],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[8],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[9],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[10],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[11],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[12],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[13],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[14],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[15],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[16],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[17],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[18],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[19],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[20],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[21],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[22],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[23],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[24],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[27],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[7],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[8],                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7],                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4],                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                                                                                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]                            ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                                                                             ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                                                                             ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                                                                             ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],                                                                             ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],                                                                             ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],                                                                             ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],                                                                             ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],                                                                             ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],                                                                             ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],                                                                             ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],                                                                              ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],                                                                              ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],                                                                              ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],                                                                              ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],                                                                              ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],                                                                           ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                                                                           ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[12],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[11],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],                                                                                  ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],                                                                                  ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],                                                                                  ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                                                                                  ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],                                                                                  ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],                                                                                  ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]                           ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                                                                            ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                                                                            ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                                                                            ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],                                                                            ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],                                                                            ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],                                                                            ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],                                                                            ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],                                                                            ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],                                                                            ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],                                                                            ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],                                                                             ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],                                                                             ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],                                                                             ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],                                                                             ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],                                                                             ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],                                                                          ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                                                                          ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29]                                ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28],                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],                                                                                  ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],                                                                                  ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],                                                                                  ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],                                                                                  ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],                                                                                  ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],                                                                                  ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7],                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[25],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[26],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29],                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28]                                                                                      ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|wrptr_g[4] ; Stuck at GND                   ; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:ws_bwp|dffe10a[4],                               ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port clock_enable ; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|delayed_wrptr_g[4],                                          ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:ws_bwp|dffe10a[3],                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:ws_bwp|dffe10a[2],                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:ws_bwp|dffe10a[1],                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:ws_bwp|dffe10a[0],                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_full_n_reg,                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|a_graycounter_7cc:wrptr_g1p|counter7a4,                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:ws_brp|dffe10a[1],                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:ws_brp|dffe10a[2],                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:ws_brp|dffe10a[3],                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe10|dffe12a[4], ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe10|dffe11a[4], ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe10|dffe12a[3], ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe10|dffe11a[3], ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe10|dffe12a[2], ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe10|dffe11a[2], ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe10|dffe12a[1], ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe10|dffe11a[1], ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe10|dffe12a[0], ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe10|dffe11a[0], ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_3dc:wraclr|dffe6a[0],                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_3dc:wraclr|dffe5a[0]                                 ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[8]                                     ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1],                                                                               ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg,                                                                                            ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|byte_cnt_reg[7],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|byte_cnt_reg[6],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|byte_cnt_reg[5],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|byte_cnt_reg[4],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|byte_cnt_reg[8],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|byte_cnt_reg[3]                                                                                                                                                                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[8]                                    ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1],                                                                              ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|byte_cnt_reg[7],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|byte_cnt_reg[6],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|byte_cnt_reg[5],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|byte_cnt_reg[4],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|byte_cnt_reg[8],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|byte_cnt_reg[3]                                                                                                                                                                      ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                      ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                                                                                                            ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port clock_enable ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                                                                                                            ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                                                                            ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                            ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                            ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                             ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port clock_enable ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                 ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                                                                                                       ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port clock_enable ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                                                                                                       ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                                                                       ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                       ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                       ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|byte_cnt_reg[1]                                                                                                                     ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|byte_cnt_reg[0],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|byte_cnt_reg[2],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2],                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3],                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4],                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                                                                                ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29]                                                                      ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][89],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][65],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][89],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29],                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[8]                                                                                           ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                 ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][85],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][85],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[4]                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                 ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][86],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][86],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[5]                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                 ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][87],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][87],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[6]                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                 ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][88],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][88],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[7]                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29]                                                                ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][89],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][65],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][89],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29],                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[8]                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                           ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[1][64],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][64],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][63],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_fpga_to_hps_out_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_fpga_to_hps_out_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                 ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                            ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][64],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                       ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][88],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][88],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[7]                                                                                           ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]                                              ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                                                                                    ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7],                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],                                                                                    ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                          ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                       ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][85],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][85],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[4]                                                                                           ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                       ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][86],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][86],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[5]                                                                                           ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                       ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][87],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][87],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[6]                                                                                           ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[8]                                   ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[27],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[28],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|address_reg[29],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24]                                                                                           ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_almostempty_threshold_register[0]                                                                    ; Stuck at VCC                   ; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_event_full_q,                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port clock_enable ; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:ws_brp|dffe10a[4],                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_status_full_q,                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:ws_brp|dffe10a[0]                                ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][46],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][46],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]                                                                                 ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                      ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][47],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][47],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]                                                                                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                 ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][45],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][45],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                 ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][44],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][44],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]                                                                                  ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][50],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][50],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]                                                                                 ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][58],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][58],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22]                                                                                 ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[1]                                                                    ; Stuck at GND                   ; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_event_empty_q,                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port clock_enable ; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:rs_bwp|dffe10a[4],                               ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:rs_brp|dffe10a[4]                                ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                      ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][58],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][58],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22]                                                                                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28]                                                                      ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][64],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28]                                                                                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                      ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][63],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27]                                                                                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                      ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][62],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][62],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26]                                                                                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                      ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][61],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25]                                                                                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                      ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][60],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][60],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24]                                                                                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                      ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][59],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][59],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23]                                                                                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][62],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][62],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26]                                                                                 ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                      ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][57],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][57],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21]                                                                                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                      ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][56],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][56],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]                                                                                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                      ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][55],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][55],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19]                                                                                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                      ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][54],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18]                                                                                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                      ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][53],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]                                                                                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                      ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][52],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][52],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]                                                                                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                      ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][51],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][51],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]                                                                                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                      ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][50],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][50],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]                                                                                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                      ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][49],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][49],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]                                                                                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                      ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][48],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][48],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]                                                                                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                      ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][46],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][46],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]                                                                                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28]                                                                ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][64],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28]                                                                                 ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][63],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27]                                                                                 ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][61],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][61],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25]                                                                                 ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][60],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][60],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24]                                                                                 ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][59],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][59],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23]                                                                                 ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][57],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][57],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21]                                                                                 ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][56],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][56],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]                                                                                 ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][55],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][55],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19]                                                                                 ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][54],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][54],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18]                                                                                 ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][53],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]                                                                                 ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][52],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][52],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]                                                                                 ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][51],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][51],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]                                                                                 ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][49],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][49],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]                                                                                 ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][48],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][48],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]                                                                                 ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][47],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][47],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]                                                                                 ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]                                     ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[1][86],                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                 ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[31]                                                                                         ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_fpga_to_hps_out_csr_translator|av_readdata_pre[31],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                                                                                                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                                     ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][73],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                          ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|wrptr_g[0] ; Stuck at GND                   ; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|delayed_wrptr_g[0],                                          ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port clock_enable ; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|a_graycounter_7cc:wrptr_g1p|counter7a0                       ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|wrptr_g[3] ; Stuck at GND                   ; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|delayed_wrptr_g[3],                                          ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port clock_enable ; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|a_graycounter_7cc:wrptr_g1p|counter7a3                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                       ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][44],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                          ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[86]                                    ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[1][86],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|byte_cnt_reg[1]                                                                                                                    ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|byte_cnt_reg[0],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|byte_cnt_reg[2]                                                                                                                                                                      ;
; data_buffer_valid                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[0],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; fpga_to_hps_in_write                                                                                                                                                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]                                         ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[28],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|address_reg[29]                                                                                                                                                                       ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|wrptr_g[1] ; Stuck at GND                   ; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|delayed_wrptr_g[1],                                          ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port clock_enable ; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|a_graycounter_7cc:wrptr_g1p|counter7a1                       ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|wrptr_g[2] ; Stuck at GND                   ; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|delayed_wrptr_g[2],                                          ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port clock_enable ; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|a_graycounter_7cc:wrptr_g1p|counter7a2                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                     ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92],                                                                                          ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                     ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[10]                                                                                         ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_fpga_to_hps_out_csr_translator|av_readdata_pre[10],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo|mem[0][10]                                                                                                                                                                              ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[10]                                                                                         ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[10],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo|mem[0][10]                                                                                                                                                                               ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100]                                        ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][100],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67]                                        ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][127],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[0][127]                                                                                                                                                                                   ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                       ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[0][45],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ;                                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                          ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][77]                                                                                                                                   ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][78]                                                                                                                                   ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][79]                                                                                                                                   ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][74]                                                                                                                                   ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                               ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_s2_translator|av_chipselect_pre                                                                                                                            ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter|last_dest_id[1]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|byte_cnt_reg[0]                                                                                                                          ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                                                                                     ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[31]                                                                                         ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[31]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[30]                                                                                         ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[30]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                           ; Stuck at VCC                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                               ; Stuck at VCC                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                           ; Stuck at VCC                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                           ; Stuck at VCC                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                               ; Stuck at VCC                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|use_reg                                                                                                                            ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|endofpacket_reg                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[29]                                                                                         ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[29]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[28]                                                                                         ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[28]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[27]                                                                                         ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[27]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[26]                                                                                         ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[26]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[25]                                                                                         ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[25]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[24]                                                                                         ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[24]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[23]                                                                                         ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[23]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[22]                                                                                         ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[22]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[21]                                                                                         ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[21]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[20]                                                                                         ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[20]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[19]                                                                                         ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[19]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[18]                                                                                         ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[18]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[17]                                                                                         ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[17]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[16]                                                                                         ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[16]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[15]                                                                                         ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[15]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[14]                                                                                         ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[14]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[13]                                                                                         ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[13]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[12]                                                                                         ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[12]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[11]                                                                                         ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[11]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[9]                                                                                          ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[9]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[8]                                                                                          ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[8]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[7]                                                                                          ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[7]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_readdata[6]                                                                                          ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|av_readdata_pre[6]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[30]                                                                                         ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_fpga_to_hps_out_csr_translator|av_readdata_pre[30]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[29]                                                                                         ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_fpga_to_hps_out_csr_translator|av_readdata_pre[29]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[28]                                                                                         ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_fpga_to_hps_out_csr_translator|av_readdata_pre[28]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[27]                                                                                         ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_fpga_to_hps_out_csr_translator|av_readdata_pre[27]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[26]                                                                                         ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_fpga_to_hps_out_csr_translator|av_readdata_pre[26]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[25]                                                                                         ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_fpga_to_hps_out_csr_translator|av_readdata_pre[25]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[24]                                                                                         ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_fpga_to_hps_out_csr_translator|av_readdata_pre[24]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[23]                                                                                         ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_fpga_to_hps_out_csr_translator|av_readdata_pre[23]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[22]                                                                                         ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_fpga_to_hps_out_csr_translator|av_readdata_pre[22]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[21]                                                                                         ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_fpga_to_hps_out_csr_translator|av_readdata_pre[21]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[20]                                                                                         ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_fpga_to_hps_out_csr_translator|av_readdata_pre[20]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[19]                                                                                         ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_fpga_to_hps_out_csr_translator|av_readdata_pre[19]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[18]                                                                                         ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_fpga_to_hps_out_csr_translator|av_readdata_pre[18]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[17]                                                                                         ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_fpga_to_hps_out_csr_translator|av_readdata_pre[17]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]                                ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                                                                           ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[16]                                                                                         ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_fpga_to_hps_out_csr_translator|av_readdata_pre[16]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[15]                                                                                         ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_fpga_to_hps_out_csr_translator|av_readdata_pre[15]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[14]                                                                                         ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_fpga_to_hps_out_csr_translator|av_readdata_pre[14]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[13]                                                                                         ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_fpga_to_hps_out_csr_translator|av_readdata_pre[13]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[12]                                                                                         ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_fpga_to_hps_out_csr_translator|av_readdata_pre[12]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[11]                                                                                         ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_fpga_to_hps_out_csr_translator|av_readdata_pre[11]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[9]                                                                                          ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_fpga_to_hps_out_csr_translator|av_readdata_pre[9]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[8]                                                                                          ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_fpga_to_hps_out_csr_translator|av_readdata_pre[8]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[7]                                                                                          ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_fpga_to_hps_out_csr_translator|av_readdata_pre[7]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[6]                                                                                          ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_fpga_to_hps_out_csr_translator|av_readdata_pre[6]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|av_readdata_pre[29]                                                                                                                     ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter|last_dest_id[0]                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6]                                 ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                                                                            ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[8]                                          ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                                                                                     ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[1]                                                                                                                                       ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100]                                             ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100]                                       ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                              ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][75]                                                                                                                                   ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[0][76]                                                                                                                                   ; Lost Fanouts                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                     ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]                                        ; Stuck at GND                   ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1594  ;
; Number of registers using Synchronous Clear  ; 211   ;
; Number of registers using Synchronous Load   ; 82    ;
; Number of registers using Asynchronous Clear ; 1463  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1119  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|sop_enable                                                                                                                                                         ; 26      ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|sop_enable                                                                                                                                                            ; 90      ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                            ; 2       ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                ; 2       ;
; Computer_System:The_System|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                         ; 66      ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                            ; 2       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                ; 1       ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|a_graycounter_bu6:rdptr_g1p|counter5a0 ; 7       ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                        ; 1       ;
; Computer_System:The_System|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                          ; 1       ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_almostempty_threshold_register[0]                                                                                                ; 2       ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostempty_threshold_register[0]                                                                                                ; 2       ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[2]                                                                                                 ; 2       ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[2]                                                                                                 ; 2       ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_almostfull_threshold_register[3]                                                                                                 ; 2       ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_almostfull_threshold_register[3]                                                                                                 ; 2       ;
; Computer_System:The_System|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                            ; 2       ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                        ; 2       ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                     ; 1       ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                     ; 4       ;
; Computer_System:The_System|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                          ; 1       ;
; Computer_System:The_System|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                            ; 1       ;
; Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                         ; 4       ;
; Computer_System:The_System|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                            ; 1       ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                        ; 1       ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|a_graycounter_bu6:rdptr_g1p|counter5a0 ; 8       ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                     ; 1       ;
; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|a_graycounter_7cc:wrptr_g1p|counter7a0 ; 6       ;
; Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                         ; 1       ;
; Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                         ; 1       ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                     ; 1       ;
; Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                         ; 1       ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                         ; 1       ;
; Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                             ; 1       ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                          ; 1       ;
; Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                              ; 1       ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                          ; 1       ;
; Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                              ; 1       ;
; Total number of inverted registers = 38                                                                                                                                                                                                                                                                          ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator|wait_latency_counter[1]                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_fpga_to_hps_out_csr_translator|wait_latency_counter[1]                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator|wait_latency_counter[0]                                                                                          ;
; 4:1                ; 36 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                            ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_fpga_to_hps_out_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17]                                             ;
; 4:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9]                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rsp_fifo|mem                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo|mem                                                                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo|mem                                                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo|mem                                                                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[7]           ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[8]     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|ShiftLeft0                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|out_data[75]                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|ShiftLeft0                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|out_data[72]                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|ShiftLeft0                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|out_data[73]                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|wrclk_control_slave_threshold_writedata[2]                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_threshold_writedata[2]                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_Computer|FPGA_to_HPS_state                                                                                                                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|out_data[37]                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|int_output_sel[0]                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|int_output_sel[1]                                                                                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|ShiftRight0                                                                                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|ShiftRight0                                                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|ShiftRight0                                                                                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|Selector6                                                                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|Selector13                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|Selector2                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|Selector17                                                                                                             ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_Computer|HPS_to_FPGA_state                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                 ; From ; To                                                                                                                                                   ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_hps_pll ; -    ; -                                                                                                                                                    ;
; IP_TOOL_VERSION                       ; 18.1                  ; -    ; -                                                                                                                                                    ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                   ; -    ; -                                                                                                                                                    ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF                   ; -    ; -                                                                                                                                                    ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF                   ; -    ; -                                                                                                                                                    ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                   ; -    ; -                                                                                                                                                    ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+---------------------------------------+----------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                            ; From ; To                                                                                                                                      ;
+---------------------------------------+----------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_ddr3_hard_phy_core ; -    ; -                                                                                                                                       ;
; IP_TOOL_VERSION                       ; 18.1                             ; -    ; -                                                                                                                                       ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                              ; -    ; -                                                                                                                                       ;
+---------------------------------------+----------------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                  ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                  ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                                                                      ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100   ; -    ; -                                                                                                                                                                                                       ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                                                                    ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_oct ; -    ; -                                                                                                                                                                     ;
; IP_TOOL_VERSION                       ; 18.1              ; -    ; -                                                                                                                                                                     ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                                                                     ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                                                                     ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                                                                     ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                                                                     ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                                                                    ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_dll ; -    ; -                                                                                                                                                                     ;
; IP_TOOL_VERSION                       ; 18.1              ; -    ; -                                                                                                                                                                     ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                                                                     ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                                                                     ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                                                                     ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                                                                     ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                                                                                                        ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                                                                                                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                                                                                                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                                                                                                                                                         ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                                                                                                                                                   ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|a_graycounter_bu6:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                                                                                                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|a_graycounter_7cc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                                                                                                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                                                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|altsyncram_q5d1:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_unl:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe7 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_vnl:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe10 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                   ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                    ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                                                                                                        ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                                                                                                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                                                                                                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                                                                                                                                                         ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                                                                                                                                                   ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|a_graycounter_bu6:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                                                                                                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|a_graycounter_7cc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                                                                                                                                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                                                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|altsyncram_q5d1:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_unl:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe7 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_vnl:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe10 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                   ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                    ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                         ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                      ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                             ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                          ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                         ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                      ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                             ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                          ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                             ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                          ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_demux:cmd_demux ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                         ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                      ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                             ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                          ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_rsp_demux:rsp_demux ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                         ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                      ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                             ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                          ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|altera_reset_controller:rst_controller ;
+-------------------+-------+------+-------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                    ;
+-------------------+-------+------+-------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                ;
+-------------------+-------+------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+-----------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                        ;
+-------------------+-------+------+-----------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                    ;
+-------------------+-------+------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                   ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Computer_System:The_System|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                   ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; F2S_Width      ; 2     ; Signed Integer                                                                       ;
; S2F_Width      ; 3     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+----------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value     ; Type                                                                                                                                                                                                     ;
+----------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY              ; Cyclone V ; String                                                                                                                                                                                                   ;
; IS_HHP_HPS                 ; true      ; String                                                                                                                                                                                                   ;
; GENERIC_PLL                ; true      ; String                                                                                                                                                                                                   ;
; REF_CLK_FREQ               ; 25.0 MHz  ; String                                                                                                                                                                                                   ;
; REF_CLK_PERIOD_PS          ; 40000     ; Signed Integer                                                                                                                                                                                           ;
; PLL_MEM_CLK_FREQ_STR       ; 400.0 MHz ; String                                                                                                                                                                                                   ;
; PLL_WRITE_CLK_FREQ_STR     ; 400.0 MHz ; String                                                                                                                                                                                                   ;
; PLL_DR_CLK_FREQ_STR        ;           ; String                                                                                                                                                                                                   ;
; PLL_MEM_CLK_FREQ_SIM_STR   ; 2500 ps   ; String                                                                                                                                                                                                   ;
; PLL_WRITE_CLK_FREQ_SIM_STR ; 2500 ps   ; String                                                                                                                                                                                                   ;
; PLL_DR_CLK_FREQ_SIM_STR    ; 0 ps      ; String                                                                                                                                                                                                   ;
; MEM_CLK_PHASE              ; 0 ps      ; String                                                                                                                                                                                                   ;
; WRITE_CLK_PHASE            ; 1875 ps   ; String                                                                                                                                                                                                   ;
; DR_CLK_PHASE               ;           ; String                                                                                                                                                                                                   ;
+----------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value            ; Type                                                                                                                                                                                  ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V        ; String                                                                                                                                                                                ;
; IS_HHP_HPS                           ; true             ; String                                                                                                                                                                                ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0                ; Signed Integer                                                                                                                                                                        ;
; OCT_TERM_CONTROL_WIDTH               ; 16               ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_ADDR_WIDTH                    ; 15               ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_BANKADDR_WIDTH                ; 3                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_CK_WIDTH                      ; 1                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_CLK_EN_WIDTH                  ; 1                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_CS_WIDTH                      ; 1                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_DM_WIDTH                      ; 4                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_CONTROL_WIDTH                 ; 1                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_DQ_WIDTH                      ; 32               ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_DQS_WIDTH                     ; 4                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_READ_DQS_WIDTH                ; 4                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_WRITE_DQS_WIDTH               ; 4                ; Signed Integer                                                                                                                                                                        ;
; MEM_IF_ODT_WIDTH                     ; 1                ; Signed Integer                                                                                                                                                                        ;
; DLL_DELAY_CTRL_WIDTH                 ; 7                ; Signed Integer                                                                                                                                                                        ;
; SCC_DATA_WIDTH                       ; 1                ; Signed Integer                                                                                                                                                                        ;
; READ_VALID_FIFO_SIZE                 ; 16               ; Signed Integer                                                                                                                                                                        ;
; READ_FIFO_SIZE                       ; 8                ; Signed Integer                                                                                                                                                                        ;
; MR1_ODS                              ; 1                ; Signed Integer                                                                                                                                                                        ;
; MR1_RTT                              ; 1                ; Signed Integer                                                                                                                                                                        ;
; MR2_RTT_WR                           ; 1                ; Signed Integer                                                                                                                                                                        ;
; DLL_OFFSET_CTRL_WIDTH                ; 6                ; Signed Integer                                                                                                                                                                        ;
; CALIB_REG_WIDTH                      ; 8                ; Signed Integer                                                                                                                                                                        ;
; TB_PROTOCOL                          ; DDR3             ; String                                                                                                                                                                                ;
; TB_MEM_CLK_FREQ                      ; 400.0            ; String                                                                                                                                                                                ;
; TB_RATE                              ; FULL             ; String                                                                                                                                                                                ;
; TB_MEM_DQ_WIDTH                      ; 32               ; String                                                                                                                                                                                ;
; TB_MEM_DQS_WIDTH                     ; 4                ; String                                                                                                                                                                                ;
; TB_PLL_DLL_MASTER                    ; true             ; String                                                                                                                                                                                ;
; FAST_SIM_CALIBRATION                 ; false            ; String                                                                                                                                                                                ;
; AC_ROM_INIT_FILE_NAME                ; hps_AC_ROM.hex   ; String                                                                                                                                                                                ;
; INST_ROM_INIT_FILE_NAME              ; hps_inst_ROM.hex ; String                                                                                                                                                                                ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value            ; Type                                                                                                                                                                                                                            ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V        ; String                                                                                                                                                                                                                          ;
; IS_HHP_HPS                      ; true             ; String                                                                                                                                                                                                                          ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16               ; Signed Integer                                                                                                                                                                                                                  ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16               ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_ADDRESS_WIDTH               ; 15               ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_BANK_WIDTH                  ; 3                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_IF_CS_WIDTH                 ; 1                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_CLK_EN_WIDTH                ; 1                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_CK_WIDTH                    ; 1                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_ODT_WIDTH                   ; 1                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_DQS_WIDTH                   ; 4                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_DM_WIDTH                    ; 4                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_CONTROL_WIDTH               ; 1                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_DQ_WIDTH                    ; 32               ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_READ_DQS_WIDTH              ; 4                ; Signed Integer                                                                                                                                                                                                                  ;
; MEM_WRITE_DQS_WIDTH             ; 4                ; Signed Integer                                                                                                                                                                                                                  ;
; DLL_DELAY_CTRL_WIDTH            ; 7                ; Signed Integer                                                                                                                                                                                                                  ;
; MR1_ODS                         ; 1                ; Signed Integer                                                                                                                                                                                                                  ;
; MR1_RTT                         ; 1                ; Signed Integer                                                                                                                                                                                                                  ;
; MR2_RTT_WR                      ; 1                ; Signed Integer                                                                                                                                                                                                                  ;
; TB_PROTOCOL                     ; DDR3             ; String                                                                                                                                                                                                                          ;
; TB_MEM_CLK_FREQ                 ; 400.0            ; String                                                                                                                                                                                                                          ;
; TB_RATE                         ; FULL             ; String                                                                                                                                                                                                                          ;
; TB_MEM_DQ_WIDTH                 ; 32               ; String                                                                                                                                                                                                                          ;
; TB_MEM_DQS_WIDTH                ; 4                ; String                                                                                                                                                                                                                          ;
; TB_PLL_DLL_MASTER               ; true             ; String                                                                                                                                                                                                                          ;
; FAST_SIM_MODEL                  ; 0                ; Signed Integer                                                                                                                                                                                                                  ;
; FAST_SIM_CALIBRATION            ; false            ; String                                                                                                                                                                                                                          ;
; CALIB_REG_WIDTH                 ; 8                ; Signed Integer                                                                                                                                                                                                                  ;
; AC_ROM_INIT_FILE_NAME           ; hps_AC_ROM.hex   ; String                                                                                                                                                                                                                          ;
; INST_ROM_INIT_FILE_NAME         ; hps_inst_ROM.hex ; String                                                                                                                                                                                                                          ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value     ; Type                                                                                                                                                                                                                                                                          ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V ; String                                                                                                                                                                                                                                                                        ;
; FAST_SIM_MODEL                  ; 0         ; Signed Integer                                                                                                                                                                                                                                                                ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16        ; Signed Integer                                                                                                                                                                                                                                                                ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16        ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_ADDRESS_WIDTH               ; 15        ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_BANK_WIDTH                  ; 3         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_CHIP_SELECT_WIDTH           ; 1         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_CLK_EN_WIDTH                ; 1         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_CK_WIDTH                    ; 1         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_ODT_WIDTH                   ; 1         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_DQS_WIDTH                   ; 4         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_DM_WIDTH                    ; 4         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_CONTROL_WIDTH               ; 1         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_DQ_WIDTH                    ; 32        ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_READ_DQS_WIDTH              ; 4         ; Signed Integer                                                                                                                                                                                                                                                                ;
; MEM_WRITE_DQS_WIDTH             ; 4         ; Signed Integer                                                                                                                                                                                                                                                                ;
; DLL_DELAY_CTRL_WIDTH            ; 7         ; Signed Integer                                                                                                                                                                                                                                                                ;
; ADC_PHASE_SETTING               ; 0         ; Signed Integer                                                                                                                                                                                                                                                                ;
; ADC_INVERT_PHASE                ; true      ; String                                                                                                                                                                                                                                                                        ;
; IS_HHP_HPS                      ; true      ; String                                                                                                                                                                                                                                                                        ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value     ; Type                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY         ; Cyclone V ; String                                                                                                                                                                                                                                                                                                                                     ;
; MEM_ADDRESS_WIDTH     ; 15        ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; MEM_BANK_WIDTH        ; 3         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; MEM_CHIP_SELECT_WIDTH ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; MEM_CLK_EN_WIDTH      ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; MEM_CK_WIDTH          ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; MEM_ODT_WIDTH         ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; MEM_CONTROL_WIDTH     ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; AFI_ADDRESS_WIDTH     ; 60        ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; AFI_BANK_WIDTH        ; 12        ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; AFI_CHIP_SELECT_WIDTH ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; AFI_CLK_EN_WIDTH      ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; AFI_ODT_WIDTH         ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; AFI_CONTROL_WIDTH     ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; DLL_WIDTH             ; 7         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING     ; 0         ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE      ; true      ; String                                                                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS            ; true      ; String                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                              ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                              ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                                                     ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                     ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                     ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER         ; ddio_out_uqe ; Untyped                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                                                                    ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; APB_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                                                          ;
; APB_ADDR_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                                                          ;
; AVL_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                                                          ;
; AVL_ADDR_WIDTH     ; 16    ; Signed Integer                                                                                                                                                                                                                          ;
; AVL_MMR_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                                                                                                                          ;
; AVL_MMR_ADDR_WIDTH ; 8     ; Signed Integer                                                                                                                                                                                                                          ;
; MEM_IF_DQS_WIDTH   ; 4     ; Signed Integer                                                                                                                                                                                                                          ;
; MEM_IF_DQ_WIDTH    ; 32    ; Signed Integer                                                                                                                                                                                                                          ;
; MEM_IF_DM_WIDTH    ; 4     ; Signed Integer                                                                                                                                                                                                                          ;
; MEM_IF_CS_WIDTH    ; 1     ; Signed Integer                                                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value                                                            ; Type                                                                                                                                                                    ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AVL_SIZE_WIDTH                          ; 3                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_ADDR_WIDTH                          ; 27                                                               ; Signed Integer                                                                                                                                                          ;
; AVL_DATA_WIDTH                          ; 64                                                               ; Signed Integer                                                                                                                                                          ;
; MEM_IF_CLK_PAIR_COUNT                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; MEM_IF_CS_WIDTH                         ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; MEM_IF_DQS_WIDTH                        ; 4                                                                ; Signed Integer                                                                                                                                                          ;
; MEM_IF_CHIP_BITS                        ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_ADDR_WIDTH                          ; 15                                                               ; Signed Integer                                                                                                                                                          ;
; AFI_BANKADDR_WIDTH                      ; 3                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_CONTROL_WIDTH                       ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_CS_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_ODT_WIDTH                           ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_DM_WIDTH                            ; 8                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_DQ_WIDTH                            ; 64                                                               ; Signed Integer                                                                                                                                                          ;
; AFI_WRITE_DQS_WIDTH                     ; 4                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_RATE_RATIO                          ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_WLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                                                                          ;
; AFI_RLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                                                                          ;
; CSR_BE_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; CSR_ADDR_WIDTH                          ; 10                                                               ; Signed Integer                                                                                                                                                          ;
; CSR_DATA_WIDTH                          ; 8                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_DATA_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_DATA_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_DATA_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_DATA_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_DATA_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_DATA_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_0                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_1                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_2                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_3                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_4                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_5                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; LSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; MSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; HARD_PHY                                ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; ENUM_ATTR_COUNTER_ONE_RESET             ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ATTR_COUNTER_ZERO_RESET            ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ATTR_STATIC_CONFIG_VALID           ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_0                  ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_1                  ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_2                  ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_3                  ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_4                  ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_5                  ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_CAL_REQ                            ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_CFG_BURST_LENGTH                   ; BL_8                                                             ; String                                                                                                                                                                  ;
; ENUM_CFG_INTERFACE_WIDTH                ; DWIDTH_32                                                        ; String                                                                                                                                                                  ;
; ENUM_CFG_SELF_RFSH_EXIT_CYCLES          ; SELF_RFSH_EXIT_CYCLES_512                                        ; String                                                                                                                                                                  ;
; ENUM_CFG_STARVE_LIMIT                   ; STARVE_LIMIT_10                                                  ; String                                                                                                                                                                  ;
; ENUM_CFG_TYPE                           ; DDR3                                                             ; String                                                                                                                                                                  ;
; ENUM_CLOCK_OFF_0                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_CLOCK_OFF_1                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_CLOCK_OFF_2                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_CLOCK_OFF_3                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_CLOCK_OFF_4                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_CLOCK_OFF_5                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_CLR_INTR                           ; NO_CLR_INTR                                                      ; String                                                                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_0                  ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_1                  ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_2                  ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_3                  ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_4                  ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_5                  ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_CPORT0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_CPORT0_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT0_TYPE                        ; DISABLE                                                          ; String                                                                                                                                                                  ;
; ENUM_CPORT0_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_CPORT1_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT1_TYPE                        ; DISABLE                                                          ; String                                                                                                                                                                  ;
; ENUM_CPORT1_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_CPORT2_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT2_TYPE                        ; DISABLE                                                          ; String                                                                                                                                                                  ;
; ENUM_CPORT2_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_CPORT3_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT3_TYPE                        ; DISABLE                                                          ; String                                                                                                                                                                  ;
; ENUM_CPORT3_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT4_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_CPORT4_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT4_TYPE                        ; DISABLE                                                          ; String                                                                                                                                                                  ;
; ENUM_CPORT4_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT5_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_CPORT5_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CPORT5_TYPE                        ; DISABLE                                                          ; String                                                                                                                                                                  ;
; ENUM_CPORT5_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                                                                  ;
; ENUM_CTL_ADDR_ORDER                     ; CHIP_ROW_BANK_COL                                                ; String                                                                                                                                                                  ;
; ENUM_CTL_ECC_ENABLED                    ; CTL_ECC_DISABLED                                                 ; String                                                                                                                                                                  ;
; ENUM_CTL_ECC_RMW_ENABLED                ; CTL_ECC_RMW_DISABLED                                             ; String                                                                                                                                                                  ;
; ENUM_CTL_REGDIMM_ENABLED                ; REGDIMM_DISABLED                                                 ; String                                                                                                                                                                  ;
; ENUM_CTL_USR_REFRESH                    ; CTL_USR_REFRESH_DISABLED                                         ; String                                                                                                                                                                  ;
; ENUM_CTRL_WIDTH                         ; DATA_WIDTH_64_BIT                                                ; String                                                                                                                                                                  ;
; ENUM_DELAY_BONDING                      ; BONDING_LATENCY_0                                                ; String                                                                                                                                                                  ;
; ENUM_DFX_BYPASS_ENABLE                  ; DFX_BYPASS_DISABLED                                              ; String                                                                                                                                                                  ;
; ENUM_DISABLE_MERGING                    ; MERGING_ENABLED                                                  ; String                                                                                                                                                                  ;
; ENUM_ECC_DQ_WIDTH                       ; ECC_DQ_WIDTH_0                                                   ; String                                                                                                                                                                  ;
; ENUM_ENABLE_ATPG                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BONDING_0                   ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BONDING_1                   ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BONDING_2                   ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BONDING_3                   ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BONDING_4                   ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BONDING_5                   ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BONDING_WRAPBACK            ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_DQS_TRACKING                ; ENABLED                                                          ; String                                                                                                                                                                  ;
; ENUM_ENABLE_ECC_CODE_OVERWRITES         ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_FAST_EXIT_PPD               ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_INTR                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_NO_DM                       ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_PIPELINEGLOBAL              ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_GANGED_ARF                         ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_GEN_DBE                            ; GEN_DBE_DISABLED                                                 ; String                                                                                                                                                                  ;
; ENUM_GEN_SBE                            ; GEN_SBE_DISABLED                                                 ; String                                                                                                                                                                  ;
; ENUM_INC_SYNC                           ; FIFO_SET_2                                                       ; String                                                                                                                                                                  ;
; ENUM_LOCAL_IF_CS_WIDTH                  ; ADDR_WIDTH_0                                                     ; String                                                                                                                                                                  ;
; ENUM_MASK_CORR_DROPPED_INTR             ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_MASK_DBE_INTR                      ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_MASK_SBE_INTR                      ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_AL                          ; AL_0                                                             ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_BANKADDR_WIDTH              ; ADDR_WIDTH_3                                                     ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_BURSTLENGTH                 ; MEM_IF_BURSTLENGTH_8                                             ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_COLADDR_WIDTH               ; ADDR_WIDTH_10                                                    ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_CS_PER_RANK                 ; MEM_IF_CS_PER_RANK_1                                             ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_CS_WIDTH                    ; MEM_IF_CS_WIDTH_1                                                ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_DQ_PER_CHIP                 ; MEM_IF_DQ_PER_CHIP_8                                             ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_DQS_WIDTH                   ; DQS_WIDTH_4                                                      ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_DWIDTH                      ; MEM_IF_DWIDTH_32                                                 ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_MEMTYPE                     ; DDR3_SDRAM                                                       ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_ROWADDR_WIDTH               ; ADDR_WIDTH_15                                                    ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_SPEEDBIN                    ; DDR3_1600_8_8_8                                                  ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TCCD                        ; TCCD_4                                                           ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TCL                         ; TCL_11                                                           ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TCWL                        ; TCWL_8                                                           ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TFAW                        ; TFAW_12                                                          ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TMRD                        ; TMRD_4                                                           ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TRAS                        ; TRAS_14                                                          ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TRC                         ; TRC_20                                                           ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TRCD                        ; TRCD_6                                                           ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TRP                         ; TRP_6                                                            ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TRRD                        ; TRRD_3                                                           ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TRTP                        ; TRTP_3                                                           ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TWR                         ; TWR_6                                                            ; String                                                                                                                                                                  ;
; ENUM_MEM_IF_TWTR                        ; TWTR_4                                                           ; String                                                                                                                                                                  ;
; ENUM_MMR_CFG_MEM_BL                     ; MP_BL_8                                                          ; String                                                                                                                                                                  ;
; ENUM_OUTPUT_REGD                        ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_PDN_EXIT_CYCLES                    ; SLOW_EXIT                                                        ; String                                                                                                                                                                  ;
; ENUM_PORT0_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                                                  ;
; ENUM_PORT1_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                                                  ;
; ENUM_PORT2_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                                                  ;
; ENUM_PORT3_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                                                  ;
; ENUM_PORT4_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                                                  ;
; ENUM_PORT5_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_0_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_0_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_0_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_0_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_0_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_0_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_1_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_1_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_1_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_1_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_1_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_1_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_2_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_2_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_2_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_2_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_2_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_2_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_3_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_3_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_3_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_3_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_3_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_3_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_4_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_4_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_4_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_4_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_4_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_4_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_5_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_5_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_5_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_5_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_5_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_5_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_6_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_6_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_6_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_6_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_6_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_6_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_7_0                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_7_1                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_7_2                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_7_3                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_7_4                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_PRIORITY_7_5                       ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_0               ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_1               ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_2               ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_3               ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_4               ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_5               ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_0               ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_1               ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_2               ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_3               ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_4               ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_5               ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_RD_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RD_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RD_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RD_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RD_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RD_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_RD_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_RD_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_RD_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_RD_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_RD_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_RD_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_RD_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_RD_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_RD_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_RD_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_READ_ODT_CHIP                      ; ODT_DISABLED                                                     ; String                                                                                                                                                                  ;
; ENUM_REORDER_DATA                       ; DATA_REORDERING                                                  ; String                                                                                                                                                                  ;
; ENUM_RFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                                  ;
; ENUM_RFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                                  ;
; ENUM_RFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                                  ;
; ENUM_RFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                                  ;
; ENUM_SINGLE_READY_0                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                                                  ;
; ENUM_SINGLE_READY_1                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                                                  ;
; ENUM_SINGLE_READY_2                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                                                  ;
; ENUM_SINGLE_READY_3                     ; CONCATENATE_RDY                                                  ; String                                                                                                                                                                  ;
; ENUM_STATIC_WEIGHT_0                    ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_STATIC_WEIGHT_1                    ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_STATIC_WEIGHT_2                    ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_STATIC_WEIGHT_3                    ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_STATIC_WEIGHT_4                    ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_STATIC_WEIGHT_5                    ; WEIGHT_0                                                         ; String                                                                                                                                                                  ;
; ENUM_SYNC_MODE_0                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                                                  ;
; ENUM_SYNC_MODE_1                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                                                  ;
; ENUM_SYNC_MODE_2                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                                                  ;
; ENUM_SYNC_MODE_3                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                                                  ;
; ENUM_SYNC_MODE_4                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                                                  ;
; ENUM_SYNC_MODE_5                        ; ASYNCHRONOUS                                                     ; String                                                                                                                                                                  ;
; ENUM_TEST_MODE                          ; NORMAL_MODE                                                      ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR1_0                        ; THRESHOLD_32                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR1_1                        ; THRESHOLD_32                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR1_2                        ; THRESHOLD_32                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR1_3                        ; THRESHOLD_32                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR1_4                        ; THRESHOLD_32                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR1_5                        ; THRESHOLD_32                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR2_0                        ; THRESHOLD_16                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR2_1                        ; THRESHOLD_16                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR2_2                        ; THRESHOLD_16                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR2_3                        ; THRESHOLD_16                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR2_4                        ; THRESHOLD_16                                                     ; String                                                                                                                                                                  ;
; ENUM_THLD_JAR2_5                        ; THRESHOLD_16                                                     ; String                                                                                                                                                                  ;
; ENUM_USE_ALMOST_EMPTY_0                 ; EMPTY                                                            ; String                                                                                                                                                                  ;
; ENUM_USE_ALMOST_EMPTY_1                 ; EMPTY                                                            ; String                                                                                                                                                                  ;
; ENUM_USE_ALMOST_EMPTY_2                 ; EMPTY                                                            ; String                                                                                                                                                                  ;
; ENUM_USE_ALMOST_EMPTY_3                 ; EMPTY                                                            ; String                                                                                                                                                                  ;
; ENUM_USER_ECC_EN                        ; DISABLE                                                          ; String                                                                                                                                                                  ;
; ENUM_USER_PRIORITY_0                    ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_USER_PRIORITY_1                    ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_USER_PRIORITY_2                    ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_USER_PRIORITY_3                    ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_USER_PRIORITY_4                    ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_USER_PRIORITY_5                    ; PRIORITY_1                                                       ; String                                                                                                                                                                  ;
; ENUM_WFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                                  ;
; ENUM_WFIFO0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_WFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                                  ;
; ENUM_WFIFO1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_WFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                                  ;
; ENUM_WFIFO2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_WFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                                                                  ;
; ENUM_WFIFO3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                                                                  ;
; ENUM_WR_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_WR_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_WR_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_WR_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_WR_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_WR_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                                                                  ;
; ENUM_WR_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_WR_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_WR_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_WR_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                                                                  ;
; ENUM_WR_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_WR_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_WR_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_WR_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_WR_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_WR_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                                                                  ;
; ENUM_WRITE_ODT_CHIP                     ; WRITE_CHIP0_ODT0_CHIP1                                           ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BURST_INTERRUPT             ; DISABLED                                                         ; String                                                                                                                                                                  ;
; ENUM_ENABLE_BURST_TERMINATE             ; DISABLED                                                         ; String                                                                                                                                                                  ;
; INTG_POWER_SAVING_EXIT_CYCLES           ; 5                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_MEM_CLK_ENTRY_CYCLES               ; 10                                                               ; Signed Integer                                                                                                                                                          ;
; INTG_PRIORITY_REMAP                     ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_MEM_AUTO_PD_CYCLES                 ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_0                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_1                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_2                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_3                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_4                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_5                  ; 1                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT           ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ACT_TO_PCH           ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ACT_TO_RDWR          ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ARF_PERIOD           ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ARF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT      ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID     ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_PCH_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_PDN_PERIOD           ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_PDN_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR             ; 2                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_BC          ; 2                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP   ; 2                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_SRF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL        ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD             ; 3                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_BC          ; 3                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP   ; 3                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_MEM_IF_TREFI                       ; 3120                                                             ; Signed Integer                                                                                                                                                          ;
; INTG_MEM_IF_TRFC                        ; 104                                                              ; Signed Integer                                                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_0             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_1             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_2             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_3             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_4             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_5             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_6             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_7             ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_0                  ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_1                  ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_2                  ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_3                  ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_4                  ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_5                  ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_6                  ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; INTG_SUM_WT_PRIORITY_7                  ; 0                                                                ; Signed Integer                                                                                                                                                          ;
; VECT_ATTR_COUNTER_ONE_MASK              ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                         ;
; VECT_ATTR_COUNTER_ONE_MATCH             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                         ;
; VECT_ATTR_COUNTER_ZERO_MASK             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                         ;
; VECT_ATTR_COUNTER_ZERO_MATCH            ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                                                         ;
; VECT_ATTR_DEBUG_SELECT_BYTE             ; 00000000000000000000000000000000                                 ; Unsigned Binary                                                                                                                                                         ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                                                                          ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OCT_TERM_CONTROL_WIDTH ; 16    ; Signed Integer                                                                                                                                                                                                                ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value   ; Type                                                                                                                                                                                                                    ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH       ; 7       ; Signed Integer                                                                                                                                                                                                          ;
; DELAY_BUFFER_MODE          ; HIGH    ; String                                                                                                                                                                                                                  ;
; DELAY_CHAIN_LENGTH         ; 8       ; Signed Integer                                                                                                                                                                                                          ;
; DLL_INPUT_FREQUENCY_PS_STR ; 2500 ps ; String                                                                                                                                                                                                                  ;
; DLL_OFFSET_CTRL_WIDTH      ; 6       ; Signed Integer                                                                                                                                                                                                          ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 256                  ; Signed Integer                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_1k52      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                                                             ;
+--------------------------------------+------------------------+------------------------------------------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                                                           ;
; fractional_vco_multiplier            ; false                  ; String                                                                                                           ;
; pll_type                             ; General                ; String                                                                                                           ;
; pll_subtype                          ; General                ; String                                                                                                           ;
; number_of_clocks                     ; 2                      ; Signed Integer                                                                                                   ;
; operation_mode                       ; direct                 ; String                                                                                                           ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                                                   ;
; data_rate                            ; 0                      ; Signed Integer                                                                                                   ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                                                   ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                                                                                                           ;
; phase_shift0                         ; 0 ps                   ; String                                                                                                           ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                                                                                                           ;
; phase_shift1                         ; -3000 ps               ; String                                                                                                           ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                                                           ;
; phase_shift2                         ; 0 ps                   ; String                                                                                                           ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                                                           ;
; phase_shift3                         ; 0 ps                   ; String                                                                                                           ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                                                           ;
; phase_shift4                         ; 0 ps                   ; String                                                                                                           ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                                                           ;
; phase_shift5                         ; 0 ps                   ; String                                                                                                           ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                                                           ;
; phase_shift6                         ; 0 ps                   ; String                                                                                                           ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                                                           ;
; phase_shift7                         ; 0 ps                   ; String                                                                                                           ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                                                           ;
; phase_shift8                         ; 0 ps                   ; String                                                                                                           ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                                                           ;
; phase_shift9                         ; 0 ps                   ; String                                                                                                           ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                                                           ;
; phase_shift10                        ; 0 ps                   ; String                                                                                                           ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                                                           ;
; phase_shift11                        ; 0 ps                   ; String                                                                                                           ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                                                           ;
; phase_shift12                        ; 0 ps                   ; String                                                                                                           ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                                                           ;
; phase_shift13                        ; 0 ps                   ; String                                                                                                           ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                                                           ;
; phase_shift14                        ; 0 ps                   ; String                                                                                                           ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                                                           ;
; phase_shift15                        ; 0 ps                   ; String                                                                                                           ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                                                           ;
; phase_shift16                        ; 0 ps                   ; String                                                                                                           ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                                                   ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                                                           ;
; phase_shift17                        ; 0 ps                   ; String                                                                                                           ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                                                   ;
; clock_name_0                         ;                        ; String                                                                                                           ;
; clock_name_1                         ;                        ; String                                                                                                           ;
; clock_name_2                         ;                        ; String                                                                                                           ;
; clock_name_3                         ;                        ; String                                                                                                           ;
; clock_name_4                         ;                        ; String                                                                                                           ;
; clock_name_5                         ;                        ; String                                                                                                           ;
; clock_name_6                         ;                        ; String                                                                                                           ;
; clock_name_7                         ;                        ; String                                                                                                           ;
; clock_name_8                         ;                        ; String                                                                                                           ;
; clock_name_global_0                  ; false                  ; String                                                                                                           ;
; clock_name_global_1                  ; false                  ; String                                                                                                           ;
; clock_name_global_2                  ; false                  ; String                                                                                                           ;
; clock_name_global_3                  ; false                  ; String                                                                                                           ;
; clock_name_global_4                  ; false                  ; String                                                                                                           ;
; clock_name_global_5                  ; false                  ; String                                                                                                           ;
; clock_name_global_6                  ; false                  ; String                                                                                                           ;
; clock_name_global_7                  ; false                  ; String                                                                                                           ;
; clock_name_global_8                  ; false                  ; String                                                                                                           ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                                   ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                                   ;
; m_cnt_bypass_en                      ; false                  ; String                                                                                                           ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                                                           ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                                   ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                                   ;
; n_cnt_bypass_en                      ; false                  ; String                                                                                                           ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                                                           ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                                                           ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                                                           ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                                                           ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                                                           ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                                                           ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                                                           ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                                                           ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                                                           ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                                                           ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                                                           ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                                                           ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                                                           ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                                                           ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                                                           ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                                                           ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                                                           ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                                                           ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                                                           ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                                                           ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                                                           ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                                                           ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                                                           ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                                                           ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                                                           ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                                                           ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                                                           ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                                                           ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                                                           ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                                                           ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                                                           ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                                                           ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                                                           ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                                                           ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                                                           ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                                                   ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                                                           ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                                                           ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                                                           ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                                                   ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                                                   ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                                                   ;
; pll_slf_rst                          ; false                  ; String                                                                                                           ;
; pll_bw_sel                           ; low                    ; String                                                                                                           ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                                                           ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                                                   ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                                                   ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                                                   ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                                                   ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                                                           ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                                                           ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                                                           ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                                                           ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                                                           ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                                                   ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                                                           ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                                                           ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                                                           ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                                                           ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                                                           ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                                                           ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                                                   ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                                           ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                                           ;
+--------------------------------------+------------------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                                                ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                                                                                                                                             ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                      ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                                                                                                                                                                                                      ;
; LPM_NUMWORDS            ; 16          ; Signed Integer                                                                                                                                                                                                                                      ;
; LPM_WIDTHU              ; 4           ; Signed Integer                                                                                                                                                                                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                                                             ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                                                                                                                                             ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                                                                                                                                             ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                                                                                                                                                                      ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                                                                                                                                                                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                                                                                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                                             ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                                                                                             ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                                                                                                                                             ;
; WRITE_ACLR_SYNCH        ; ON          ; Untyped                                                                                                                                                                                                                                             ;
; READ_ACLR_SYNCH         ; ON          ; Untyped                                                                                                                                                                                                                                             ;
; CBXI_PARAMETER          ; dcfifo_m282 ; Untyped                                                                                                                                                                                                                                             ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 4     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 4     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                                                ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                                                                                                                                             ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                      ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                                                                                                                                                                                                      ;
; LPM_NUMWORDS            ; 16          ; Signed Integer                                                                                                                                                                                                                                      ;
; LPM_WIDTHU              ; 4           ; Signed Integer                                                                                                                                                                                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                                                             ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                                                                                                                                             ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                                                                                                                                             ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                                                                                                                                                                      ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                                                                                                                                                                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                                                                                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                                             ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                                                                                             ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                                                                                                                                             ;
; WRITE_ACLR_SYNCH        ; ON          ; Untyped                                                                                                                                                                                                                                             ;
; READ_ACLR_SYNCH         ; ON          ; Untyped                                                                                                                                                                                                                                             ;
; CBXI_PARAMETER          ; dcfifo_m282 ; Untyped                                                                                                                                                                                                                                             ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 4     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:wrdreq_sync_i ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 4     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_pll_0:pll_0|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                        ;
+--------------------------------------+------------------------+-------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                      ;
; fractional_vco_multiplier            ; false                  ; String                                                      ;
; pll_type                             ; General                ; String                                                      ;
; pll_subtype                          ; General                ; String                                                      ;
; number_of_clocks                     ; 1                      ; Signed Integer                                              ;
; operation_mode                       ; direct                 ; String                                                      ;
; deserialization_factor               ; 4                      ; Signed Integer                                              ;
; data_rate                            ; 0                      ; Signed Integer                                              ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                              ;
; output_clock_frequency0              ; 58.000000 MHz          ; String                                                      ;
; phase_shift0                         ; 0 ps                   ; String                                                      ;
; duty_cycle0                          ; 50                     ; Signed Integer                                              ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                      ;
; phase_shift1                         ; 0 ps                   ; String                                                      ;
; duty_cycle1                          ; 50                     ; Signed Integer                                              ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                      ;
; phase_shift2                         ; 0 ps                   ; String                                                      ;
; duty_cycle2                          ; 50                     ; Signed Integer                                              ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                      ;
; phase_shift3                         ; 0 ps                   ; String                                                      ;
; duty_cycle3                          ; 50                     ; Signed Integer                                              ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                      ;
; phase_shift4                         ; 0 ps                   ; String                                                      ;
; duty_cycle4                          ; 50                     ; Signed Integer                                              ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                      ;
; phase_shift5                         ; 0 ps                   ; String                                                      ;
; duty_cycle5                          ; 50                     ; Signed Integer                                              ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                      ;
; phase_shift6                         ; 0 ps                   ; String                                                      ;
; duty_cycle6                          ; 50                     ; Signed Integer                                              ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                      ;
; phase_shift7                         ; 0 ps                   ; String                                                      ;
; duty_cycle7                          ; 50                     ; Signed Integer                                              ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                      ;
; phase_shift8                         ; 0 ps                   ; String                                                      ;
; duty_cycle8                          ; 50                     ; Signed Integer                                              ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                      ;
; phase_shift9                         ; 0 ps                   ; String                                                      ;
; duty_cycle9                          ; 50                     ; Signed Integer                                              ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                      ;
; phase_shift10                        ; 0 ps                   ; String                                                      ;
; duty_cycle10                         ; 50                     ; Signed Integer                                              ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                      ;
; phase_shift11                        ; 0 ps                   ; String                                                      ;
; duty_cycle11                         ; 50                     ; Signed Integer                                              ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                      ;
; phase_shift12                        ; 0 ps                   ; String                                                      ;
; duty_cycle12                         ; 50                     ; Signed Integer                                              ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                      ;
; phase_shift13                        ; 0 ps                   ; String                                                      ;
; duty_cycle13                         ; 50                     ; Signed Integer                                              ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                      ;
; phase_shift14                        ; 0 ps                   ; String                                                      ;
; duty_cycle14                         ; 50                     ; Signed Integer                                              ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                      ;
; phase_shift15                        ; 0 ps                   ; String                                                      ;
; duty_cycle15                         ; 50                     ; Signed Integer                                              ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                      ;
; phase_shift16                        ; 0 ps                   ; String                                                      ;
; duty_cycle16                         ; 50                     ; Signed Integer                                              ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                      ;
; phase_shift17                        ; 0 ps                   ; String                                                      ;
; duty_cycle17                         ; 50                     ; Signed Integer                                              ;
; clock_name_0                         ;                        ; String                                                      ;
; clock_name_1                         ;                        ; String                                                      ;
; clock_name_2                         ;                        ; String                                                      ;
; clock_name_3                         ;                        ; String                                                      ;
; clock_name_4                         ;                        ; String                                                      ;
; clock_name_5                         ;                        ; String                                                      ;
; clock_name_6                         ;                        ; String                                                      ;
; clock_name_7                         ;                        ; String                                                      ;
; clock_name_8                         ;                        ; String                                                      ;
; clock_name_global_0                  ; false                  ; String                                                      ;
; clock_name_global_1                  ; false                  ; String                                                      ;
; clock_name_global_2                  ; false                  ; String                                                      ;
; clock_name_global_3                  ; false                  ; String                                                      ;
; clock_name_global_4                  ; false                  ; String                                                      ;
; clock_name_global_5                  ; false                  ; String                                                      ;
; clock_name_global_6                  ; false                  ; String                                                      ;
; clock_name_global_7                  ; false                  ; String                                                      ;
; clock_name_global_8                  ; false                  ; String                                                      ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                              ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                              ;
; m_cnt_bypass_en                      ; false                  ; String                                                      ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                      ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                              ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                              ;
; n_cnt_bypass_en                      ; false                  ; String                                                      ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                      ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en0                     ; false                  ; String                                                      ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                      ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en1                     ; false                  ; String                                                      ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                      ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en2                     ; false                  ; String                                                      ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                      ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en3                     ; false                  ; String                                                      ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                      ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en4                     ; false                  ; String                                                      ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                      ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en5                     ; false                  ; String                                                      ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                      ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en6                     ; false                  ; String                                                      ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                      ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en7                     ; false                  ; String                                                      ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                      ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en8                     ; false                  ; String                                                      ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                      ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en9                     ; false                  ; String                                                      ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                      ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en10                    ; false                  ; String                                                      ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                      ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en11                    ; false                  ; String                                                      ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                      ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en12                    ; false                  ; String                                                      ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                      ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en13                    ; false                  ; String                                                      ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                      ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en14                    ; false                  ; String                                                      ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                      ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en15                    ; false                  ; String                                                      ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                      ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en16                    ; false                  ; String                                                      ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                      ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                              ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                              ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                              ;
; c_cnt_bypass_en17                    ; false                  ; String                                                      ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                      ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                      ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                              ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                              ;
; pll_vco_div                          ; 1                      ; Signed Integer                                              ;
; pll_slf_rst                          ; false                  ; String                                                      ;
; pll_bw_sel                           ; low                    ; String                                                      ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                      ;
; pll_cp_current                       ; 0                      ; Signed Integer                                              ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                              ;
; pll_fractional_division              ; 1                      ; Signed Integer                                              ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                              ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                      ;
; mimic_fbclk_type                     ; gclk                   ; String                                                      ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                      ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                      ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                      ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                              ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                      ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                      ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                      ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                      ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                      ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                      ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                              ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                      ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                      ;
+--------------------------------------+------------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                   ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_fpga_to_hps_out_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                    ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                    ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_s2_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 8     ; Signed Integer                                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                              ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; ID_WIDTH                  ; 12    ; Signed Integer                                                                                                                                      ;
; ADDR_WIDTH                ; 30    ; Signed Integer                                                                                                                                      ;
; RDATA_WIDTH               ; 128   ; Signed Integer                                                                                                                                      ;
; WDATA_WIDTH               ; 128   ; Signed Integer                                                                                                                                      ;
; ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                                      ;
; DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                                      ;
; AXI_LOCK_WIDTH            ; 2     ; Signed Integer                                                                                                                                      ;
; AXI_BURST_LENGTH_WIDTH    ; 4     ; Signed Integer                                                                                                                                      ;
; WRITE_ISSUING_CAPABILITY  ; 8     ; Signed Integer                                                                                                                                      ;
; READ_ISSUING_CAPABILITY   ; 8     ; Signed Integer                                                                                                                                      ;
; AXI_VERSION               ; AXI3  ; String                                                                                                                                              ;
; PKT_THREAD_ID_H           ; 222   ; Signed Integer                                                                                                                                      ;
; PKT_THREAD_ID_L           ; 211   ; Signed Integer                                                                                                                                      ;
; PKT_QOS_H                 ; 206   ; Signed Integer                                                                                                                                      ;
; PKT_QOS_L                 ; 206   ; Signed Integer                                                                                                                                      ;
; PKT_BEGIN_BURST           ; 205   ; Signed Integer                                                                                                                                      ;
; PKT_CACHE_H               ; 229   ; Signed Integer                                                                                                                                      ;
; PKT_CACHE_L               ; 226   ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_SIDEBAND_H       ; 203   ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_SIDEBAND_L       ; 203   ; Signed Integer                                                                                                                                      ;
; PKT_DATA_SIDEBAND_H       ; 204   ; Signed Integer                                                                                                                                      ;
; PKT_DATA_SIDEBAND_L       ; 204   ; Signed Integer                                                                                                                                      ;
; PKT_PROTECTION_H          ; 225   ; Signed Integer                                                                                                                                      ;
; PKT_PROTECTION_L          ; 223   ; Signed Integer                                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 200   ; Signed Integer                                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 198   ; Signed Integer                                                                                                                                      ;
; PKT_BURST_TYPE_H          ; 202   ; Signed Integer                                                                                                                                      ;
; PKT_BURST_TYPE_L          ; 201   ; Signed Integer                                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 230   ; Signed Integer                                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 231   ; Signed Integer                                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 197   ; Signed Integer                                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 189   ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 188   ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 180   ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_H                ; 173   ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_L                ; 144   ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_EXCLUSIVE       ; 179   ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_LOCK            ; 178   ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 174   ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_POSTED          ; 175   ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_WRITE           ; 176   ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_READ            ; 177   ; Signed Integer                                                                                                                                      ;
; PKT_DATA_H                ; 127   ; Signed Integer                                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                                                      ;
; PKT_SRC_ID_H              ; 208   ; Signed Integer                                                                                                                                      ;
; PKT_SRC_ID_L              ; 207   ; Signed Integer                                                                                                                                      ;
; PKT_DEST_ID_H             ; 210   ; Signed Integer                                                                                                                                      ;
; PKT_DEST_ID_L             ; 209   ; Signed Integer                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 234   ; Signed Integer                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 232   ; Signed Integer                                                                                                                                      ;
; ST_DATA_W                 ; 235   ; Signed Integer                                                                                                                                      ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                      ;
; ID                        ; 0     ; Signed Integer                                                                                                                                      ;
; PKT_BURSTWRAP_W           ; 9     ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_W            ; 9     ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_W                ; 30    ; Signed Integer                                                                                                                                      ;
; PKT_DATA_W                ; 128   ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_W              ; 16    ; Signed Integer                                                                                                                                      ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                                      ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                              ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                                    ;
; BURSTWRAP_W       ; 9     ; Signed Integer                                                                                                                                                                                                    ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                                    ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                    ;
; INCREMENT_ADDRESS ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; NUMSYMBOLS        ; 16    ; Signed Integer                                                                                                                                                                                                    ;
; SELECT_BITS       ; 4     ; Signed Integer                                                                                                                                                                                                    ;
; IN_DATA_W         ; 43    ; Signed Integer                                                                                                                                                                                                    ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                                                    ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_H              ; 100   ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_L              ; 99    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_H             ; 102   ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_L             ; 101   ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_H          ; 117   ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_L          ; 115   ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 123   ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 122   ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 124   ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 126   ; Signed Integer                                                                                                                              ;
; ST_DATA_W                 ; 127   ; Signed Integer                                                                                                                              ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                              ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                              ;
; FIFO_DATA_W               ; 128   ; Signed Integer                                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 9     ; Signed Integer                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 128   ; Signed Integer                                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                         ;
; DATA_WIDTH          ; 128   ; Signed Integer                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                           ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                           ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                           ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_H              ; 100   ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_L              ; 99    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_H             ; 102   ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_L             ; 101   ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_H          ; 117   ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_L          ; 115   ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 123   ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 122   ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 124   ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 126   ; Signed Integer                                                                                                                               ;
; ST_DATA_W                 ; 127   ; Signed Integer                                                                                                                               ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                               ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                               ;
; FIFO_DATA_W               ; 128   ; Signed Integer                                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                        ;
; BURSTWRAP_W    ; 9     ; Signed Integer                                                                                                                                                                                        ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 128   ; Signed Integer                                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                          ;
; DATA_WIDTH          ; 128   ; Signed Integer                                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                            ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                            ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                            ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 100   ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 99    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 102   ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 101   ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 117   ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 115   ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 123   ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 122   ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 124   ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 126   ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 127   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                         ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                         ;
; FIFO_DATA_W               ; 128   ; Signed Integer                                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 9     ; Signed Integer                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 128   ; Signed Integer                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                    ;
; DATA_WIDTH          ; 128   ; Signed Integer                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                      ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                      ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router:router|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router:router_001|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router_002:router_002|Computer_System_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router_002:router_003|Computer_System_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router_002:router_004|Computer_System_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 175   ; Signed Integer                                                                                                                                             ;
; PKT_DEST_ID_H             ; 210   ; Signed Integer                                                                                                                                             ;
; PKT_DEST_ID_L             ; 209   ; Signed Integer                                                                                                                                             ;
; PKT_SRC_ID_H              ; 208   ; Signed Integer                                                                                                                                             ;
; PKT_SRC_ID_L              ; 207   ; Signed Integer                                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 188   ; Signed Integer                                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 180   ; Signed Integer                                                                                                                                             ;
; PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                                                             ;
; PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_WRITE           ; 176   ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                             ;
; ST_DATA_W                 ; 235   ; Signed Integer                                                                                                                                             ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                             ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                                                             ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                             ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                             ;
; VALID_WIDTH               ; 3     ; Signed Integer                                                                                                                                             ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                             ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                                             ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                                             ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 175   ; Signed Integer                                                                                                                                             ;
; PKT_DEST_ID_H             ; 210   ; Signed Integer                                                                                                                                             ;
; PKT_DEST_ID_L             ; 209   ; Signed Integer                                                                                                                                             ;
; PKT_SRC_ID_H              ; 208   ; Signed Integer                                                                                                                                             ;
; PKT_SRC_ID_L              ; 207   ; Signed Integer                                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 188   ; Signed Integer                                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 180   ; Signed Integer                                                                                                                                             ;
; PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                                                             ;
; PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_WRITE           ; 176   ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                             ;
; ST_DATA_W                 ; 235   ; Signed Integer                                                                                                                                             ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                             ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                                                             ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                             ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                             ;
; VALID_WIDTH               ; 3     ; Signed Integer                                                                                                                                             ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                             ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                                             ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                                             ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                                ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                                        ;
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                                        ;
; ST_DATA_W                 ; 127   ; Signed Integer                                                                                                                                        ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                        ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                        ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                        ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                        ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                        ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                        ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                        ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                        ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                        ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                        ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                        ;
; OUT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                        ;
; OUT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                                                                                                                        ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; ST_DATA_W                 ; 127   ; Signed Integer                                                                                                                                                                                                                        ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                                                                                                        ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; OUT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                                                                                                        ;
; OUT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; IN_DATA_W         ; 33    ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; OUT_DATA_W        ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 9     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; PKT_BURSTWRAP_W   ; 9     ; Signed Integer                                                                                                                                                                                                                                                                        ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                                        ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                                 ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                                         ;
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                                         ;
; ST_DATA_W                 ; 127   ; Signed Integer                                                                                                                                         ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                         ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                         ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                         ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                         ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                         ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                         ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                         ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                         ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                         ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                         ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                         ;
; OUT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                         ;
; OUT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                                                                                                                                         ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                                                                                                         ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                                                                                                         ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                         ;
; PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                                                                                                                                         ;
; PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                                                                                                                         ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                                         ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                         ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                                         ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                                         ;
; ST_DATA_W                 ; 127   ; Signed Integer                                                                                                                                                                                                                         ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                                                                                                         ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                                         ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                                         ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                                         ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                                         ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                                         ;
; OUT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                                                                                                         ;
; OUT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; IN_DATA_W         ; 33    ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; OUT_DATA_W        ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                       ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 9     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; PKT_BURSTWRAP_W   ; 9     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                                         ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                           ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                                   ;
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                                   ;
; ST_DATA_W                 ; 127   ; Signed Integer                                                                                                                                   ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                   ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                   ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                   ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                   ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                   ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                   ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                   ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                   ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                   ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                   ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                   ;
; OUT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                   ;
; OUT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                                                                                                                   ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                                   ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; ST_DATA_W                 ; 127   ; Signed Integer                                                                                                                                                                                                                   ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                                                                                                   ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                                   ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; OUT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                                                                                                   ;
; OUT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; IN_DATA_W         ; 33    ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; OUT_DATA_W        ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                             ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 9     ; Signed Integer                                                                                                                                                                                                                                                                   ;
; PKT_BURSTWRAP_W   ; 9     ; Signed Integer                                                                                                                                                                                                                                                                   ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                                   ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                        ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                              ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                            ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                  ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                            ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                  ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                             ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                                                   ;
; SCHEME         ; no-arb ; String                                                                                                                                                                           ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                   ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                                                       ;
; SCHEME         ; no-arb ; String                                                                                                                                                                               ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                       ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                  ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                        ;
; IN_PKT_ADDR_H                 ; 65    ; Signed Integer                                                                                                                                        ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                        ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                        ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 66    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BYTE_CNT_L             ; 72    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BYTE_CNT_H             ; 80    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURSTWRAP_L            ; 81    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURSTWRAP_H            ; 89    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURST_SIZE_L           ; 90    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURST_SIZE_H           ; 92    ; Signed Integer                                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_L      ; 122   ; Signed Integer                                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_H      ; 123   ; Signed Integer                                                                                                                                        ;
; IN_PKT_TRANS_EXCLUSIVE        ; 71    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURST_TYPE_L           ; 93    ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURST_TYPE_H           ; 94    ; Signed Integer                                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_L       ; 124   ; Signed Integer                                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_H       ; 126   ; Signed Integer                                                                                                                                        ;
; IN_PKT_TRANS_WRITE            ; 68    ; Signed Integer                                                                                                                                        ;
; IN_ST_DATA_W                  ; 127   ; Signed Integer                                                                                                                                        ;
; OUT_PKT_ADDR_L                ; 144   ; Signed Integer                                                                                                                                        ;
; OUT_PKT_ADDR_H                ; 173   ; Signed Integer                                                                                                                                        ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                        ;
; OUT_PKT_DATA_H                ; 127   ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                                                        ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 174   ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BYTE_CNT_L            ; 180   ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BYTE_CNT_H            ; 188   ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BURST_SIZE_L          ; 198   ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BURST_SIZE_H          ; 200   ; Signed Integer                                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_L     ; 230   ; Signed Integer                                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_H     ; 231   ; Signed Integer                                                                                                                                        ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 179   ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BURST_TYPE_L          ; 201   ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BURST_TYPE_H          ; 202   ; Signed Integer                                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 232   ; Signed Integer                                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 234   ; Signed Integer                                                                                                                                        ;
; OUT_ST_DATA_W                 ; 235   ; Signed Integer                                                                                                                                        ;
; ST_CHANNEL_W                  ; 3     ; Signed Integer                                                                                                                                        ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                        ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                        ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                                        ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                        ;
; ENABLE_ADDRESS_ALIGNMENT      ; 1     ; Signed Integer                                                                                                                                        ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 9     ; Signed Integer                                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                   ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                         ;
; IN_PKT_ADDR_H                 ; 65    ; Signed Integer                                                                                                                                         ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                         ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                         ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                         ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                         ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 66    ; Signed Integer                                                                                                                                         ;
; IN_PKT_BYTE_CNT_L             ; 72    ; Signed Integer                                                                                                                                         ;
; IN_PKT_BYTE_CNT_H             ; 80    ; Signed Integer                                                                                                                                         ;
; IN_PKT_BURSTWRAP_L            ; 81    ; Signed Integer                                                                                                                                         ;
; IN_PKT_BURSTWRAP_H            ; 89    ; Signed Integer                                                                                                                                         ;
; IN_PKT_BURST_SIZE_L           ; 90    ; Signed Integer                                                                                                                                         ;
; IN_PKT_BURST_SIZE_H           ; 92    ; Signed Integer                                                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_L      ; 122   ; Signed Integer                                                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_H      ; 123   ; Signed Integer                                                                                                                                         ;
; IN_PKT_TRANS_EXCLUSIVE        ; 71    ; Signed Integer                                                                                                                                         ;
; IN_PKT_BURST_TYPE_L           ; 93    ; Signed Integer                                                                                                                                         ;
; IN_PKT_BURST_TYPE_H           ; 94    ; Signed Integer                                                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_L       ; 124   ; Signed Integer                                                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_H       ; 126   ; Signed Integer                                                                                                                                         ;
; IN_PKT_TRANS_WRITE            ; 68    ; Signed Integer                                                                                                                                         ;
; IN_ST_DATA_W                  ; 127   ; Signed Integer                                                                                                                                         ;
; OUT_PKT_ADDR_L                ; 144   ; Signed Integer                                                                                                                                         ;
; OUT_PKT_ADDR_H                ; 173   ; Signed Integer                                                                                                                                         ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                         ;
; OUT_PKT_DATA_H                ; 127   ; Signed Integer                                                                                                                                         ;
; OUT_PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                                                         ;
; OUT_PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                                                         ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 174   ; Signed Integer                                                                                                                                         ;
; OUT_PKT_BYTE_CNT_L            ; 180   ; Signed Integer                                                                                                                                         ;
; OUT_PKT_BYTE_CNT_H            ; 188   ; Signed Integer                                                                                                                                         ;
; OUT_PKT_BURST_SIZE_L          ; 198   ; Signed Integer                                                                                                                                         ;
; OUT_PKT_BURST_SIZE_H          ; 200   ; Signed Integer                                                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_L     ; 230   ; Signed Integer                                                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_H     ; 231   ; Signed Integer                                                                                                                                         ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 179   ; Signed Integer                                                                                                                                         ;
; OUT_PKT_BURST_TYPE_L          ; 201   ; Signed Integer                                                                                                                                         ;
; OUT_PKT_BURST_TYPE_H          ; 202   ; Signed Integer                                                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 232   ; Signed Integer                                                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 234   ; Signed Integer                                                                                                                                         ;
; OUT_ST_DATA_W                 ; 235   ; Signed Integer                                                                                                                                         ;
; ST_CHANNEL_W                  ; 3     ; Signed Integer                                                                                                                                         ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                         ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                         ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                                         ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                         ;
; ENABLE_ADDRESS_ALIGNMENT      ; 1     ; Signed Integer                                                                                                                                         ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                                      ;
; BURSTWRAP_W    ; 9     ; Signed Integer                                                                                                                                                                                                      ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                             ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                   ;
; IN_PKT_ADDR_H                 ; 65    ; Signed Integer                                                                                                                                   ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                   ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                   ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 66    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BYTE_CNT_L             ; 72    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BYTE_CNT_H             ; 80    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURSTWRAP_L            ; 81    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURSTWRAP_H            ; 89    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURST_SIZE_L           ; 90    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURST_SIZE_H           ; 92    ; Signed Integer                                                                                                                                   ;
; IN_PKT_RESPONSE_STATUS_L      ; 122   ; Signed Integer                                                                                                                                   ;
; IN_PKT_RESPONSE_STATUS_H      ; 123   ; Signed Integer                                                                                                                                   ;
; IN_PKT_TRANS_EXCLUSIVE        ; 71    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURST_TYPE_L           ; 93    ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURST_TYPE_H           ; 94    ; Signed Integer                                                                                                                                   ;
; IN_PKT_ORI_BURST_SIZE_L       ; 124   ; Signed Integer                                                                                                                                   ;
; IN_PKT_ORI_BURST_SIZE_H       ; 126   ; Signed Integer                                                                                                                                   ;
; IN_PKT_TRANS_WRITE            ; 68    ; Signed Integer                                                                                                                                   ;
; IN_ST_DATA_W                  ; 127   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_ADDR_L                ; 144   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_ADDR_H                ; 173   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                   ;
; OUT_PKT_DATA_H                ; 127   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 174   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BYTE_CNT_L            ; 180   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BYTE_CNT_H            ; 188   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BURST_SIZE_L          ; 198   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BURST_SIZE_H          ; 200   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_RESPONSE_STATUS_L     ; 230   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_RESPONSE_STATUS_H     ; 231   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 179   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BURST_TYPE_L          ; 201   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BURST_TYPE_H          ; 202   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 232   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 234   ; Signed Integer                                                                                                                                   ;
; OUT_ST_DATA_W                 ; 235   ; Signed Integer                                                                                                                                   ;
; ST_CHANNEL_W                  ; 3     ; Signed Integer                                                                                                                                   ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                   ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                   ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                                   ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                   ;
; ENABLE_ADDRESS_ALIGNMENT      ; 1     ; Signed Integer                                                                                                                                   ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                                ;
; BURSTWRAP_W    ; 9     ; Signed Integer                                                                                                                                                                                                ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                  ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 144   ; Signed Integer                                                                                                                                        ;
; IN_PKT_ADDR_H                 ; 173   ; Signed Integer                                                                                                                                        ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                        ;
; IN_PKT_DATA_H                 ; 127   ; Signed Integer                                                                                                                                        ;
; IN_PKT_BYTEEN_L               ; 128   ; Signed Integer                                                                                                                                        ;
; IN_PKT_BYTEEN_H               ; 143   ; Signed Integer                                                                                                                                        ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 174   ; Signed Integer                                                                                                                                        ;
; IN_PKT_BYTE_CNT_L             ; 180   ; Signed Integer                                                                                                                                        ;
; IN_PKT_BYTE_CNT_H             ; 188   ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURSTWRAP_L            ; 189   ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURSTWRAP_H            ; 197   ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURST_SIZE_L           ; 198   ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURST_SIZE_H           ; 200   ; Signed Integer                                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_L      ; 230   ; Signed Integer                                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_H      ; 231   ; Signed Integer                                                                                                                                        ;
; IN_PKT_TRANS_EXCLUSIVE        ; 179   ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURST_TYPE_L           ; 201   ; Signed Integer                                                                                                                                        ;
; IN_PKT_BURST_TYPE_H           ; 202   ; Signed Integer                                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_L       ; 232   ; Signed Integer                                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_H       ; 234   ; Signed Integer                                                                                                                                        ;
; IN_PKT_TRANS_WRITE            ; 176   ; Signed Integer                                                                                                                                        ;
; IN_ST_DATA_W                  ; 235   ; Signed Integer                                                                                                                                        ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                        ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_L     ; 122   ; Signed Integer                                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_H     ; 123   ; Signed Integer                                                                                                                                        ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 71    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 124   ; Signed Integer                                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 126   ; Signed Integer                                                                                                                                        ;
; OUT_ST_DATA_W                 ; 127   ; Signed Integer                                                                                                                                        ;
; ST_CHANNEL_W                  ; 3     ; Signed Integer                                                                                                                                        ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                        ;
; PACKING                       ; 0     ; Signed Integer                                                                                                                                        ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                                        ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                        ;
; ENABLE_ADDRESS_ALIGNMENT      ; 1     ; Signed Integer                                                                                                                                        ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                              ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                                                    ;
; BURSTWRAP_W       ; 9     ; Signed Integer                                                                                                                                                                                                                    ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                                                    ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                    ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                    ;
; NUMSYMBOLS        ; 16    ; Signed Integer                                                                                                                                                                                                                    ;
; SELECT_BITS       ; 4     ; Signed Integer                                                                                                                                                                                                                    ;
; IN_DATA_W         ; 43    ; Signed Integer                                                                                                                                                                                                                    ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                                                                    ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                   ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 144   ; Signed Integer                                                                                                                                         ;
; IN_PKT_ADDR_H                 ; 173   ; Signed Integer                                                                                                                                         ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                         ;
; IN_PKT_DATA_H                 ; 127   ; Signed Integer                                                                                                                                         ;
; IN_PKT_BYTEEN_L               ; 128   ; Signed Integer                                                                                                                                         ;
; IN_PKT_BYTEEN_H               ; 143   ; Signed Integer                                                                                                                                         ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 174   ; Signed Integer                                                                                                                                         ;
; IN_PKT_BYTE_CNT_L             ; 180   ; Signed Integer                                                                                                                                         ;
; IN_PKT_BYTE_CNT_H             ; 188   ; Signed Integer                                                                                                                                         ;
; IN_PKT_BURSTWRAP_L            ; 189   ; Signed Integer                                                                                                                                         ;
; IN_PKT_BURSTWRAP_H            ; 197   ; Signed Integer                                                                                                                                         ;
; IN_PKT_BURST_SIZE_L           ; 198   ; Signed Integer                                                                                                                                         ;
; IN_PKT_BURST_SIZE_H           ; 200   ; Signed Integer                                                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_L      ; 230   ; Signed Integer                                                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_H      ; 231   ; Signed Integer                                                                                                                                         ;
; IN_PKT_TRANS_EXCLUSIVE        ; 179   ; Signed Integer                                                                                                                                         ;
; IN_PKT_BURST_TYPE_L           ; 201   ; Signed Integer                                                                                                                                         ;
; IN_PKT_BURST_TYPE_H           ; 202   ; Signed Integer                                                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_L       ; 232   ; Signed Integer                                                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_H       ; 234   ; Signed Integer                                                                                                                                         ;
; IN_PKT_TRANS_WRITE            ; 176   ; Signed Integer                                                                                                                                         ;
; IN_ST_DATA_W                  ; 235   ; Signed Integer                                                                                                                                         ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                         ;
; OUT_PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                         ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                         ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                         ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                         ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                         ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                         ;
; OUT_PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                         ;
; OUT_PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                                         ;
; OUT_PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                                         ;
; OUT_PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_L     ; 122   ; Signed Integer                                                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_H     ; 123   ; Signed Integer                                                                                                                                         ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 71    ; Signed Integer                                                                                                                                         ;
; OUT_PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                                                         ;
; OUT_PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 124   ; Signed Integer                                                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 126   ; Signed Integer                                                                                                                                         ;
; OUT_ST_DATA_W                 ; 127   ; Signed Integer                                                                                                                                         ;
; ST_CHANNEL_W                  ; 3     ; Signed Integer                                                                                                                                         ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                         ;
; PACKING                       ; 0     ; Signed Integer                                                                                                                                         ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                                         ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                         ;
; ENABLE_ADDRESS_ALIGNMENT      ; 1     ; Signed Integer                                                                                                                                         ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                                                     ;
; BURSTWRAP_W       ; 9     ; Signed Integer                                                                                                                                                                                                                     ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                                                     ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                     ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; NUMSYMBOLS        ; 16    ; Signed Integer                                                                                                                                                                                                                     ;
; SELECT_BITS       ; 4     ; Signed Integer                                                                                                                                                                                                                     ;
; IN_DATA_W         ; 43    ; Signed Integer                                                                                                                                                                                                                     ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                                                                     ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                             ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 144   ; Signed Integer                                                                                                                                   ;
; IN_PKT_ADDR_H                 ; 173   ; Signed Integer                                                                                                                                   ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                   ;
; IN_PKT_DATA_H                 ; 127   ; Signed Integer                                                                                                                                   ;
; IN_PKT_BYTEEN_L               ; 128   ; Signed Integer                                                                                                                                   ;
; IN_PKT_BYTEEN_H               ; 143   ; Signed Integer                                                                                                                                   ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 174   ; Signed Integer                                                                                                                                   ;
; IN_PKT_BYTE_CNT_L             ; 180   ; Signed Integer                                                                                                                                   ;
; IN_PKT_BYTE_CNT_H             ; 188   ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURSTWRAP_L            ; 189   ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURSTWRAP_H            ; 197   ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURST_SIZE_L           ; 198   ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURST_SIZE_H           ; 200   ; Signed Integer                                                                                                                                   ;
; IN_PKT_RESPONSE_STATUS_L      ; 230   ; Signed Integer                                                                                                                                   ;
; IN_PKT_RESPONSE_STATUS_H      ; 231   ; Signed Integer                                                                                                                                   ;
; IN_PKT_TRANS_EXCLUSIVE        ; 179   ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURST_TYPE_L           ; 201   ; Signed Integer                                                                                                                                   ;
; IN_PKT_BURST_TYPE_H           ; 202   ; Signed Integer                                                                                                                                   ;
; IN_PKT_ORI_BURST_SIZE_L       ; 232   ; Signed Integer                                                                                                                                   ;
; IN_PKT_ORI_BURST_SIZE_H       ; 234   ; Signed Integer                                                                                                                                   ;
; IN_PKT_TRANS_WRITE            ; 176   ; Signed Integer                                                                                                                                   ;
; IN_ST_DATA_W                  ; 235   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                   ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_RESPONSE_STATUS_L     ; 122   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_RESPONSE_STATUS_H     ; 123   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 71    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                                                   ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 124   ; Signed Integer                                                                                                                                   ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 126   ; Signed Integer                                                                                                                                   ;
; OUT_ST_DATA_W                 ; 127   ; Signed Integer                                                                                                                                   ;
; ST_CHANNEL_W                  ; 3     ; Signed Integer                                                                                                                                   ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                   ;
; PACKING                       ; 0     ; Signed Integer                                                                                                                                   ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                                   ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                   ;
; ENABLE_ADDRESS_ALIGNMENT      ; 1     ; Signed Integer                                                                                                                                   ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                         ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                                               ;
; BURSTWRAP_W       ; 9     ; Signed Integer                                                                                                                                                                                                               ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                                               ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                               ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                               ;
; NUMSYMBOLS        ; 16    ; Signed Integer                                                                                                                                                                                                               ;
; SELECT_BITS       ; 4     ; Signed Integer                                                                                                                                                                                                               ;
; IN_DATA_W         ; 43    ; Signed Integer                                                                                                                                                                                                               ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                    ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                          ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                        ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                              ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                        ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                              ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                       ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_fpga_to_hps_out_csr_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                        ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ID_WIDTH                  ; 12    ; Signed Integer                                                                                                                                         ;
; ADDR_WIDTH                ; 21    ; Signed Integer                                                                                                                                         ;
; RDATA_WIDTH               ; 32    ; Signed Integer                                                                                                                                         ;
; WDATA_WIDTH               ; 32    ; Signed Integer                                                                                                                                         ;
; ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                                         ;
; DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                                         ;
; AXI_LOCK_WIDTH            ; 2     ; Signed Integer                                                                                                                                         ;
; AXI_BURST_LENGTH_WIDTH    ; 4     ; Signed Integer                                                                                                                                         ;
; WRITE_ISSUING_CAPABILITY  ; 8     ; Signed Integer                                                                                                                                         ;
; READ_ISSUING_CAPABILITY   ; 8     ; Signed Integer                                                                                                                                         ;
; AXI_VERSION               ; AXI3  ; String                                                                                                                                                 ;
; PKT_THREAD_ID_H           ; 99    ; Signed Integer                                                                                                                                         ;
; PKT_THREAD_ID_L           ; 88    ; Signed Integer                                                                                                                                         ;
; PKT_QOS_H                 ; 85    ; Signed Integer                                                                                                                                         ;
; PKT_QOS_L                 ; 85    ; Signed Integer                                                                                                                                         ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                         ;
; PKT_CACHE_H               ; 106   ; Signed Integer                                                                                                                                         ;
; PKT_CACHE_L               ; 103   ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                                         ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                                         ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_EXCLUSIVE       ; 62    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                                         ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                         ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                         ;
; ID                        ; 0     ; Signed Integer                                                                                                                                         ;
; PKT_BURSTWRAP_W           ; 7     ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_W                ; 21    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                 ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                       ;
; BURSTWRAP_W       ; 7     ; Signed Integer                                                                                                                                                                                                       ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                                       ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                       ;
; INCREMENT_ADDRESS ; 1     ; Signed Integer                                                                                                                                                                                                       ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                       ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                       ;
; IN_DATA_W         ; 32    ; Signed Integer                                                                                                                                                                                                       ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                       ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                                  ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                  ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                  ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                  ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                                           ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                                           ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                             ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                               ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                               ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                               ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_fpga_to_hps_out_csr_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                                   ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                   ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                   ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                   ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_fpga_to_hps_out_csr_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                                            ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                                            ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                              ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_router:router|Computer_System_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_router:router_001|Computer_System_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_router_002:router_002|Computer_System_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_router_002:router_003|Computer_System_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                                                ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                                                                ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                                ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                                ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                                ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                                ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                                                                ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                                ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                                ;
; VALID_WIDTH               ; 2     ; Signed Integer                                                                                                                                                ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                                ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                                                ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                                                ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_rd_limiter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                                                ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                                                                ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                                ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                                ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                                ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                                ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                                                                ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                                ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                                ;
; VALID_WIDTH               ; 2     ; Signed Integer                                                                                                                                                ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                                ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                                                ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                                                ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                                    ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                                            ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                            ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                            ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                            ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                            ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                            ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                            ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                            ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                            ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                            ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                            ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                            ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                            ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                            ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                            ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                            ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                            ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                            ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                            ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                                                            ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                                            ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                                                                                                            ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                                                                                            ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                                            ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                                                            ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                    ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                                                          ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                      ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                                            ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                                     ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                                             ;
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                             ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                             ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                             ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                             ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                             ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                             ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                             ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                             ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                             ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                             ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                             ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                             ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                             ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                             ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                             ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                             ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                             ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                             ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                                                                                                                                             ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                                             ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                                                                                                             ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                                                                                             ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                                             ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; OUT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                                                                                                                                             ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                                     ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                                                                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                       ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                                                                             ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                                             ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                                             ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_fpga_to_hps_out_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                        ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                              ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                            ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                  ;
; SCHEME         ; round-robin ; String                                                                                                                                                                          ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                  ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                             ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                                   ;
; SCHEME         ; no-arb ; String                                                                                                                                                                           ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                   ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                                       ;
; SCHEME         ; no-arb ; String                                                                                                                                                                               ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                       ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                    ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                          ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                        ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                              ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                              ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                              ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                    ;
+---------------------------+----------+-------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                          ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                          ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                  ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                          ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                          ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                          ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                          ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                          ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                          ;
+---------------------------+----------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-----------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                        ;
+---------------------------+----------+-----------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                      ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                              ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                              ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                              ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                              ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                              ;
+---------------------------+----------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+-----------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                        ;
+---------------------------+----------+-----------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                      ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                              ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                              ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                              ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                              ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                              ;
+---------------------------+----------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Computer_System:The_System|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                         ;
+-------------------------------------------+----------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                            ;
; Entity Instance                           ; Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                           ;
;     -- NUMWORDS_B                         ; 256                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ;
+-------------------------------------------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                                                                                                                                                                ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                                          ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                                                                                                                              ;
; Entity Instance            ; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                                                                                                                     ;
;     -- LPM_WIDTH           ; 32                                                                                                                                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 16                                                                                                                                                                                                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                             ;
; Entity Instance            ; Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                                                                                                                     ;
;     -- LPM_WIDTH           ; 32                                                                                                                                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 16                                                                                                                                                                                                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                             ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                            ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                       ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+--------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                      ;
+----------------+--------+----------+--------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                       ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                 ;
+----------------+--------+----------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+---------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                       ;
+----------------+-------+----------+---------------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                                  ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                                  ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                                  ;
+----------------+-------+----------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                        ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                   ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+-----------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                   ;
+----------------+-------+----------+-----------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                              ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                              ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                              ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                              ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                              ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                              ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                              ;
+----------------+-------+----------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_irq_mapper:irq_mapper_001" ;
+-------+-------+----------+-----------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                               ;
+-------+-------+----------+-----------------------------------------------------------------------+
; clk   ; Input ; Info     ; Explicitly unconnected                                                ;
; reset ; Input ; Info     ; Explicitly unconnected                                                ;
+-------+-------+----------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_irq_mapper:irq_mapper" ;
+-------+-------+----------+-------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                           ;
+-------+-------+----------+-------------------------------------------------------------------+
; clk   ; Input ; Info     ; Explicitly unconnected                                            ;
; reset ; Input ; Info     ; Explicitly unconnected                                            ;
+-------+-------+----------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                            ;
; b[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                            ;
; diff ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                      ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                      ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                      ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                      ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                      ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                      ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                      ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                      ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                             ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                        ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                      ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                      ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[6..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                            ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                            ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                     ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                      ;
; out_data[22..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                         ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_router_002:router_002|Computer_System_mm_interconnect_1_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                               ;
; default_src_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_router:router|Computer_System_mm_interconnect_1_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_csr_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_fpga_to_hps_out_csr_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                  ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                             ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                 ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                            ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                  ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_data[22..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                      ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent" ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                    ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; awuser   ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; aruser   ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; awqos    ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; arqos    ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; awregion ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; arregion ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; wuser    ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; ruser    ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
; buser    ; Output ; Info     ; Explicitly unconnected                                                                                                                     ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_fpga_to_hps_out_csr_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                         ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_cmd_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                       ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                  ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_cmd_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                             ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                        ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size" ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                               ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_data[42..33]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                          ;
; out_data[33..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                   ;
; in_valid         ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                ;
; in_sop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                ;
; in_eop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                            ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                       ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_sram_s2_rsp_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                       ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                  ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_fpga_to_hps_out_rsp_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                             ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                        ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                         ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                    ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                             ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                    ;
; sink_burstsize[2]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                    ;
; sink_burstsize[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                    ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                    ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                             ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                             ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                             ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                          ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                             ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                          ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                          ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                            ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                       ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                              ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                              ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                    ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                               ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                             ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                        ;
; b[9] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                        ;
; diff ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                 ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                       ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                  ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                  ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                       ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                  ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                  ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                       ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                  ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                  ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                       ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                  ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                  ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                         ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                    ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                       ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                  ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                  ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                             ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[8..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                        ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                        ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                        ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                 ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                            ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                            ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                            ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                            ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                            ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                  ;
; out_data[31..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                     ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router_002:router_002|Computer_System_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                               ;
; default_src_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router:router|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_sram_s2_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_sram_s2_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                        ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                   ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                        ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_fpga_to_hps_out_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                      ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_fpga_to_hps_out_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                              ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                         ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                     ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                             ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                        ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                               ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_data[33..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                   ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                 ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; awuser   ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; aruser   ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; awqos    ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; arqos    ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; awregion ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; arregion ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; wuser    ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; ruser    ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; buser    ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_s2_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_fpga_to_hps_out_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; av_address             ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                     ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; av_address             ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_readdata[31..30]    ; Input  ; Info     ; Stuck at VCC                                                                                                                ;
; av_readdata[28..25]    ; Input  ; Info     ; Stuck at VCC                                                                                                                ;
; av_readdata[19..18]    ; Input  ; Info     ; Stuck at VCC                                                                                                                ;
; av_readdata[16..14]    ; Input  ; Info     ; Stuck at VCC                                                                                                                ;
; av_readdata[12..9]     ; Input  ; Info     ; Stuck at VCC                                                                                                                ;
; av_readdata[3..2]      ; Input  ; Info     ; Stuck at VCC                                                                                                                ;
; av_readdata[29]        ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_readdata[24]        ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_readdata[23]        ; Input  ; Info     ; Stuck at VCC                                                                                                                ;
; av_readdata[22]        ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_readdata[21]        ; Input  ; Info     ; Stuck at VCC                                                                                                                ;
; av_readdata[20]        ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_readdata[17]        ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_readdata[13]        ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_readdata[8]         ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_readdata[7]         ; Input  ; Info     ; Stuck at VCC                                                                                                                ;
; av_readdata[6]         ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_readdata[5]         ; Input  ; Info     ; Stuck at VCC                                                                                                                ;
; av_readdata[4]         ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_readdata[1]         ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_readdata[0]         ; Input  ; Info     ; Stuck at VCC                                                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_pll_0:pll_0|altera_pll:altera_pll_i"                                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_pll_0:pll_0" ;
+--------+--------+----------+-------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                               ;
+--------+--------+----------+-------------------------------------------------------+
; locked ; Output ; Info     ; Explicitly unconnected                                ;
+--------+--------+----------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                   ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i"                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram" ;
+--------+-------+----------+--------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                            ;
+--------+-------+----------+--------------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                       ;
+--------+-------+----------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                                                                               ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; local_init_done         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; local_cal_success       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; local_cal_fail          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; afi_init_req            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; afi_cal_req             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; afi_seq_busy            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; afi_ctl_refresh_done    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; afi_ctl_long_idle       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; mp_cmd_clk_0            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_cmd_reset_n_0        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_cmd_clk_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_cmd_reset_n_1        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_cmd_clk_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_cmd_reset_n_2        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_cmd_clk_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_cmd_reset_n_3        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_cmd_clk_4            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_cmd_reset_n_4        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_cmd_clk_5            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_cmd_reset_n_5        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_rfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_rfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_wfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_wfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_rfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_rfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_wfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_wfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_rfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_rfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_wfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_wfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_rfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_rfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; mp_wfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; mp_wfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; csr_clk                 ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; csr_reset_n             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                          ;
; avl_ready_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_burstbegin_0        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_addr_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_rdata_valid_0       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_rdata_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_wdata_0             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_be_0                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_read_req_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_write_req_0         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_size_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_ready_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_burstbegin_1        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_addr_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_rdata_valid_1       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_rdata_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_wdata_1             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_be_1                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_read_req_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_write_req_1         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_size_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_ready_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_burstbegin_2        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_addr_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_rdata_valid_2       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_rdata_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_wdata_2             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_be_2                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_read_req_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_write_req_2         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_size_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_ready_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_burstbegin_3        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_addr_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_rdata_valid_3       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_rdata_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_wdata_3             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_be_3                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_read_req_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_write_req_3         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_size_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_ready_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_burstbegin_4        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_addr_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_rdata_valid_4       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_rdata_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_wdata_4             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_be_4                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_read_req_4          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_write_req_4         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_size_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_ready_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_burstbegin_5        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_addr_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_rdata_valid_5       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_rdata_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; avl_wdata_5             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_be_5                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_read_req_5          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_write_req_5         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; avl_size_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; csr_write_req           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; csr_read_req            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; csr_waitrequest         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; csr_addr                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; csr_be                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; csr_wdata               ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; csr_rdata               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; csr_rdata_valid         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; local_multicast         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; local_refresh_req       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; local_refresh_chip      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; local_refresh_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; local_self_rfsh_req     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; local_self_rfsh_chip    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; local_self_rfsh_ack     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; local_deep_powerdn_req  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; local_deep_powerdn_chip ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; local_deep_powerdn_ack  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; local_powerdn_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; local_priority          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; bonding_in_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; bonding_in_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; bonding_in_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                          ;
; bonding_out_1           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; bonding_out_2           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; bonding_out_3           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                ;
; ctl_init_req            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                              ;
; local_sts_ctl_empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                              ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dll_offsetdelay_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                                                ;
; capture_strobe_in   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                                                ;
; capture_strobe_n_in ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                                                ;
; capture_strobe_ena  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                                                ;
; output_strobe_out   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                    ;
; output_strobe_n_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                    ;
; dr_clock_in         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                                                ;
; read_data_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                                                                ;
; write_data_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                    ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_address ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (60 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                                      ;
; phy_ddio_cs_n    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                                        ;
; phy_ddio_cke     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                                        ;
; phy_ddio_odt     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                                                        ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type  ; Severity ; Details                                                                                                                                                                                                                                                   ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_dmdout             ; Input ; Warning  ; Input port expression (20 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "phy_ddio_dmdout[24..20]" will be connected to GND.                                                                                               ;
; seq_read_latency_counter    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                              ;
; seq_read_increment_vfifo_fr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                              ;
; seq_read_increment_vfifo_hr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                              ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hr_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                                                                                        ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_reset_export_n        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; scc_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; scc_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_address               ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_write                 ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_writedata             ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_read                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_readdata              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; avl_waitrequest           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; scc_data                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; scc_dqs_ena               ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; scc_dqs_io_ena            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; scc_dq_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; scc_dm_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; capture_strobe_tracking   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; scc_upd                   ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; csr_soft_reset_req        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intaddrdout            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intbadout              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intcasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intckdout              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intckedout             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intckndout             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intcsndout             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdmdout              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqdin               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; io_intdqdout              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqoe                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqsbdout            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqsboe              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqsdout             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqslogicdqsena      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqslogicfiforeset   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqslogicincrdataen  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqslogicincwrptr    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqslogicoct         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqslogicrdatavalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; io_intdqslogicreadlatency ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intdqsoe               ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intodtdout             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intrasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intresetndout          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intwendout             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                   ;
; io_intafirlat             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; io_intafiwlat             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; phy_clk                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
; phy_reset_n               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                       ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst" ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                    ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pll_ref_clk    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                               ;
; global_reset_n ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                               ;
; soft_reset_n   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                               ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps" ;
+-------------+--------+----------+------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                    ;
+-------------+--------+----------+------------------------------------------------------------+
; f2h_AWID    ; Input  ; Info     ; Explicitly unconnected                                     ;
; f2h_AWADDR  ; Input  ; Info     ; Explicitly unconnected                                     ;
; f2h_AWLEN   ; Input  ; Info     ; Explicitly unconnected                                     ;
; f2h_AWSIZE  ; Input  ; Info     ; Explicitly unconnected                                     ;
; f2h_AWBURST ; Input  ; Info     ; Explicitly unconnected                                     ;
; f2h_AWLOCK  ; Input  ; Info     ; Explicitly unconnected                                     ;
; f2h_AWCACHE ; Input  ; Info     ; Explicitly unconnected                                     ;
; f2h_AWPROT  ; Input  ; Info     ; Explicitly unconnected                                     ;
; f2h_AWVALID ; Input  ; Info     ; Explicitly unconnected                                     ;
; f2h_AWREADY ; Output ; Info     ; Explicitly unconnected                                     ;
; f2h_AWUSER  ; Input  ; Info     ; Explicitly unconnected                                     ;
; f2h_WID     ; Input  ; Info     ; Explicitly unconnected                                     ;
; f2h_WDATA   ; Input  ; Info     ; Explicitly unconnected                                     ;
; f2h_WSTRB   ; Input  ; Info     ; Explicitly unconnected                                     ;
; f2h_WLAST   ; Input  ; Info     ; Explicitly unconnected                                     ;
; f2h_WVALID  ; Input  ; Info     ; Explicitly unconnected                                     ;
; f2h_WREADY  ; Output ; Info     ; Explicitly unconnected                                     ;
; f2h_BID     ; Output ; Info     ; Explicitly unconnected                                     ;
; f2h_BRESP   ; Output ; Info     ; Explicitly unconnected                                     ;
; f2h_BVALID  ; Output ; Info     ; Explicitly unconnected                                     ;
; f2h_BREADY  ; Input  ; Info     ; Explicitly unconnected                                     ;
; f2h_ARID    ; Input  ; Info     ; Explicitly unconnected                                     ;
; f2h_ARADDR  ; Input  ; Info     ; Explicitly unconnected                                     ;
; f2h_ARLEN   ; Input  ; Info     ; Explicitly unconnected                                     ;
; f2h_ARSIZE  ; Input  ; Info     ; Explicitly unconnected                                     ;
; f2h_ARBURST ; Input  ; Info     ; Explicitly unconnected                                     ;
; f2h_ARLOCK  ; Input  ; Info     ; Explicitly unconnected                                     ;
; f2h_ARCACHE ; Input  ; Info     ; Explicitly unconnected                                     ;
; f2h_ARPROT  ; Input  ; Info     ; Explicitly unconnected                                     ;
; f2h_ARVALID ; Input  ; Info     ; Explicitly unconnected                                     ;
; f2h_ARREADY ; Output ; Info     ; Explicitly unconnected                                     ;
; f2h_ARUSER  ; Input  ; Info     ; Explicitly unconnected                                     ;
; f2h_RID     ; Output ; Info     ; Explicitly unconnected                                     ;
; f2h_RDATA   ; Output ; Info     ; Explicitly unconnected                                     ;
; f2h_RRESP   ; Output ; Info     ; Explicitly unconnected                                     ;
; f2h_RLAST   ; Output ; Info     ; Explicitly unconnected                                     ;
; f2h_RVALID  ; Output ; Info     ; Explicitly unconnected                                     ;
; f2h_RREADY  ; Input  ; Info     ; Explicitly unconnected                                     ;
+-------------+--------+----------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Computer_System:The_System"                                                                                                                                                                                                     ;
+------------------------------------------+---------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                                     ; Type    ; Severity         ; Details                                                                                                                                                                            ;
+------------------------------------------+---------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; system_pll_ref_reset_reset               ; Input   ; Info             ; Stuck at GND                                                                                                                                                                       ;
; onchip_sram_s1_clken                     ; Input   ; Info             ; Stuck at VCC                                                                                                                                                                       ;
; onchip_sram_s1_chipselect                ; Input   ; Info             ; Stuck at VCC                                                                                                                                                                       ;
; onchip_sram_s1_readdata                  ; Output  ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; onchip_sram_s1_byteenable                ; Input   ; Info             ; Stuck at VCC                                                                                                                                                                       ;
; fifo_hps_to_fpga_out_waitrequest         ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                                                             ;
; fifo_hps_to_fpga_out_csr_address         ; Input   ; Warning          ; Input port expression (32 bits) is wider than the input port (3 bits) it drives.  The 29 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; fifo_hps_to_fpga_out_csr_address[2..1]   ; Input   ; Info             ; Stuck at GND                                                                                                                                                                       ;
; fifo_hps_to_fpga_out_csr_address[0]      ; Input   ; Info             ; Stuck at VCC                                                                                                                                                                       ;
; fifo_hps_to_fpga_out_csr_read            ; Input   ; Info             ; Stuck at VCC                                                                                                                                                                       ;
; fifo_hps_to_fpga_out_csr_writedata       ; Input   ; Info             ; Explicitly unconnected                                                                                                                                                             ;
; fifo_hps_to_fpga_out_csr_write           ; Input   ; Info             ; Stuck at GND                                                                                                                                                                       ;
; fifo_hps_to_fpga_out_csr_readdata[31..2] ; Output  ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; fifo_hps_to_fpga_out_csr_readdata[0]     ; Output  ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; fifo_fpga_to_hps_in_writedata            ; Input   ; Info             ; Stuck at GND                                                                                                                                                                       ;
; fifo_fpga_to_hps_in_write                ; Input   ; Warning          ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; fifo_fpga_to_hps_in_write[-1]            ; Input   ; Info             ; Stuck at GND                                                                                                                                                                       ;
; fifo_fpga_to_hps_in_csr_address          ; Input   ; Warning          ; Input port expression (32 bits) is wider than the input port (3 bits) it drives.  The 29 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; fifo_fpga_to_hps_in_csr_address[2..1]    ; Input   ; Info             ; Stuck at GND                                                                                                                                                                       ;
; fifo_fpga_to_hps_in_csr_address[0]       ; Input   ; Info             ; Stuck at VCC                                                                                                                                                                       ;
; fifo_fpga_to_hps_in_csr_read             ; Input   ; Info             ; Stuck at VCC                                                                                                                                                                       ;
; fifo_fpga_to_hps_in_csr_writedata        ; Input   ; Info             ; Explicitly unconnected                                                                                                                                                             ;
; fifo_fpga_to_hps_in_csr_write            ; Input   ; Info             ; Stuck at GND                                                                                                                                                                       ;
; fifo_fpga_to_hps_in_csr_readdata[31..1]  ; Output  ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; pll_0_outclk0_clk                        ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; pll_0_refclk_clk                         ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; pll_0_reset_reset                        ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; sdram_clk_clk                            ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+------------------------------------------+---------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition                    ;
+----------------------------------------------------------------+-------+
; Type                                                           ; Count ;
+----------------------------------------------------------------+-------+
; arriav_ff                                                      ; 1558  ;
;     CLR                                                        ; 401   ;
;     ENA                                                        ; 57    ;
;     ENA CLR                                                    ; 769   ;
;     ENA CLR SCLR                                               ; 211   ;
;     ENA CLR SLD                                                ; 82    ;
;     plain                                                      ; 38    ;
; arriav_hps_interface_boot_from_fpga                            ; 1     ;
; arriav_hps_interface_clocks_resets                             ; 1     ;
; arriav_hps_interface_dbg_apb                                   ; 1     ;
; arriav_hps_interface_fpga2hps                                  ; 1     ;
; arriav_hps_interface_fpga2sdram                                ; 1     ;
; arriav_hps_interface_hps2fpga                                  ; 1     ;
; arriav_hps_interface_hps2fpga_light_weight                     ; 1     ;
; arriav_hps_interface_interrupts                                ; 1     ;
; arriav_hps_interface_tpiu_trace                                ; 1     ;
; arriav_io_obuf                                                 ; 97    ;
; arriav_lcell_comb                                              ; 2541  ;
;     arith                                                      ; 169   ;
;         0 data inputs                                          ; 6     ;
;         1 data inputs                                          ; 60    ;
;         2 data inputs                                          ; 22    ;
;         3 data inputs                                          ; 25    ;
;         4 data inputs                                          ; 29    ;
;         5 data inputs                                          ; 27    ;
;     extend                                                     ; 53    ;
;         7 data inputs                                          ; 53    ;
;     normal                                                     ; 2276  ;
;         0 data inputs                                          ; 10    ;
;         1 data inputs                                          ; 47    ;
;         2 data inputs                                          ; 234   ;
;         3 data inputs                                          ; 626   ;
;         4 data inputs                                          ; 663   ;
;         5 data inputs                                          ; 372   ;
;         6 data inputs                                          ; 324   ;
;     shared                                                     ; 43    ;
;         1 data inputs                                          ; 30    ;
;         2 data inputs                                          ; 10    ;
;         4 data inputs                                          ; 3     ;
; blackbox                                                       ; 1     ;
;                 omputer_System_ARM_A9_HPS_hps_io_border:border ; 1     ;
; boundary_port                                                  ; 368   ;
; generic_pll                                                    ; 1     ;
; stratixv_ram_block                                             ; 84    ;
;                                                                ;       ;
; Max LUT depth                                                  ; 6.50  ;
; Average LUT depth                                              ; 2.92  ;
+----------------------------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition Computer_System_ARM_A9_HPS_hps_io_border:border ;
+------------------------------------+------------------------------------------------------------+
; Type                               ; Count                                                      ;
+------------------------------------+------------------------------------------------------------+
; arriav_clk_phase_select            ; 46                                                         ;
; arriav_ddio_in                     ; 32                                                         ;
; arriav_ddio_oe                     ; 4                                                          ;
; arriav_ddio_out                    ; 252                                                        ;
; arriav_delay_chain                 ; 124                                                        ;
; arriav_dll                         ; 1                                                          ;
; arriav_dqs_config                  ; 4                                                          ;
; arriav_dqs_delay_chain             ; 4                                                          ;
; arriav_dqs_enable_ctrl             ; 4                                                          ;
; arriav_ff                          ; 36                                                         ;
;     plain                          ; 36                                                         ;
; arriav_hps_peripheral_emac         ; 1                                                          ;
; arriav_hps_peripheral_gpio         ; 1                                                          ;
; arriav_hps_peripheral_i2c          ; 2                                                          ;
; arriav_hps_peripheral_qspi         ; 1                                                          ;
; arriav_hps_peripheral_sdmmc        ; 1                                                          ;
; arriav_hps_peripheral_spi_master   ; 1                                                          ;
; arriav_hps_peripheral_uart         ; 1                                                          ;
; arriav_hps_peripheral_usb          ; 1                                                          ;
; arriav_hps_sdram_pll               ; 1                                                          ;
; arriav_io_config                   ; 40                                                         ;
; arriav_io_ibuf                     ; 36                                                         ;
; arriav_io_obuf                     ; 77                                                         ;
; arriav_ir_fifo_userdes             ; 32                                                         ;
; arriav_lcell_comb                  ; 1                                                          ;
;     normal                         ; 1                                                          ;
;         0 data inputs              ; 1                                                          ;
; arriav_leveling_delay_chain        ; 40                                                         ;
; arriav_lfifo                       ; 4                                                          ;
; arriav_mem_phy                     ; 1                                                          ;
; arriav_read_fifo_read_clock_select ; 32                                                         ;
; arriav_vfifo                       ; 4                                                          ;
; boundary_port                      ; 128                                                        ;
; cyclonev_hmc                       ; 1                                                          ;
; cyclonev_termination               ; 1                                                          ;
; cyclonev_termination_logic         ; 1                                                          ;
; stratixv_pseudo_diff_out           ; 5                                                          ;
;                                    ;                                                            ;
; Max LUT depth                      ; 0.00                                                       ;
; Average LUT depth                  ; 0.00                                                       ;
+------------------------------------+------------------------------------------------------------+


+----------------------------------------------------------------+
; Elapsed Time Per Partition                                     ;
+-------------------------------------------------+--------------+
; Partition Name                                  ; Elapsed Time ;
+-------------------------------------------------+--------------+
; Top                                             ; 00:00:19     ;
; Computer_System_ARM_A9_HPS_hps_io_border:border ; 00:00:02     ;
+-------------------------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Feb 20 15:46:11 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/computer_system.v
    Info (12023): Found entity 1: Computer_System File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/Computer_System.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_irq_mapper.sv
    Info (12023): Found entity 1: Computer_System_irq_mapper File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1.v
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1 File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_rsp_mux File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_rsp_demux File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_cmd_mux File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_cmd_demux File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router_002.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_router_002_default_decode File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_1_router_002 File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_router_default_decode File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_1_router File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0.v
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0 File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_rsp_mux File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_rsp_demux File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_cmd_mux File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_cmd_demux File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_002_default_decode File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_002 File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_default_decode File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_pll_0.v
    Info (12023): Found entity 1: Computer_System_pll_0 File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_pll_0.v Line: 2
Info (12021): Found 3 design units, including 3 entities, in source file computer_system/synthesis/submodules/computer_system_fifo_fpga_to_hps.v
    Info (12023): Found entity 1: Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_fifo_FPGA_to_HPS.v Line: 21
    Info (12023): Found entity 2: Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_fifo_FPGA_to_HPS.v Line: 113
    Info (12023): Found entity 3: Computer_System_fifo_FPGA_to_HPS File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_fifo_FPGA_to_HPS.v Line: 829
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_system_pll.v
    Info (12023): Found entity 1: Computer_System_System_PLL File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_system_pll_sys_pll.v
    Info (12023): Found entity 1: Computer_System_System_PLL_sys_pll File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_onchip_sram.v
    Info (12023): Found entity 1: Computer_System_Onchip_SRAM File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps.v
    Info (12023): Found entity 1: Computer_System_ARM_A9_HPS File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io.v
    Info (12023): Found entity 1: Computer_System_ARM_A9_HPS_hps_io File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io_border.sv
    Info (12023): Found entity 1: Computer_System_ARM_A9_HPS_hps_io_border File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_fpga_interfaces.sv
    Info (12023): Found entity 1: Computer_System_ARM_A9_HPS_fpga_interfaces File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file hex_decoder.v
    Info (12023): Found entity 1: HexDigit File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/hex_decoder.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_computer.sv
    Info (12023): Found entity 1: DE1_SoC_Computer File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file state_interface.sv
    Info (12023): Found entity 1: Controller_Interface File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/State_Interface.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file fake_controller.sv
    Info (12023): Found entity 1: Fake_Controller File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Fake_Controller.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv Line: 168
Info (12127): Elaborating entity "DE1_SoC_Computer" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DE1_SoC_Computer.sv(422): object "hps_to_fpga_out_csr_address" assigned a value but never read File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 422
Warning (10036): Verilog HDL or VHDL warning at DE1_SoC_Computer.sv(432): object "fpga_to_hps_in_writedata" assigned a value but never read File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 432
Warning (10036): Verilog HDL or VHDL warning at DE1_SoC_Computer.sv(439): object "fpga_to_hps_in_csr_address" assigned a value but never read File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 439
Warning (10036): Verilog HDL or VHDL warning at DE1_SoC_Computer.sv(447): object "commandCount" assigned a value but never read File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 447
Warning (10036): Verilog HDL or VHDL warning at DE1_SoC_Computer.sv(449): object "start_digcount" assigned a value but never read File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 449
Warning (10036): Verilog HDL or VHDL warning at DE1_SoC_Computer.sv(450): object "digcount_speed" assigned a value but never read File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 450
Warning (10036): Verilog HDL or VHDL warning at DE1_SoC_Computer.sv(451): object "timecounter" assigned a value but never read File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 451
Warning (10036): Verilog HDL or VHDL warning at DE1_SoC_Computer.sv(452): object "oneSecClock" assigned a value but never read File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 452
Warning (10036): Verilog HDL or VHDL warning at DE1_SoC_Computer.sv(453): object "doLedInvert" assigned a value but never read File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 453
Warning (10036): Verilog HDL or VHDL warning at DE1_SoC_Computer.sv(454): object "doLedRun" assigned a value but never read File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 454
Warning (10036): Verilog HDL or VHDL warning at DE1_SoC_Computer.sv(455): object "LEDcount" assigned a value but never read File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 455
Warning (10036): Verilog HDL or VHDL warning at DE1_SoC_Computer.sv(456): object "doLedSet" assigned a value but never read File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 456
Warning (10034): Output port "DRAM_ADDR" at DE1_SoC_Computer.sv(220) has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 220
Warning (10034): Output port "DRAM_BA" at DE1_SoC_Computer.sv(221) has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 221
Warning (10034): Output port "LEDR[9..8]" at DE1_SoC_Computer.sv(256) has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 256
Warning (10034): Output port "VGA_B" at DE1_SoC_Computer.sv(276) has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 276
Warning (10034): Output port "VGA_G" at DE1_SoC_Computer.sv(279) has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 279
Warning (10034): Output port "VGA_R" at DE1_SoC_Computer.sv(281) has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 281
Warning (10034): Output port "ADC_DIN" at DE1_SoC_Computer.sv(207) has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 207
Warning (10034): Output port "ADC_SCLK" at DE1_SoC_Computer.sv(209) has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 209
Warning (10034): Output port "AUD_DACDAT" at DE1_SoC_Computer.sv(215) has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 215
Warning (10034): Output port "AUD_XCK" at DE1_SoC_Computer.sv(217) has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 217
Warning (10034): Output port "DRAM_CAS_N" at DE1_SoC_Computer.sv(222) has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 222
Warning (10034): Output port "DRAM_CKE" at DE1_SoC_Computer.sv(223) has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 223
Warning (10034): Output port "DRAM_CLK" at DE1_SoC_Computer.sv(224) has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 224
Warning (10034): Output port "DRAM_CS_N" at DE1_SoC_Computer.sv(225) has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 225
Warning (10034): Output port "DRAM_LDQM" at DE1_SoC_Computer.sv(227) has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 227
Warning (10034): Output port "DRAM_RAS_N" at DE1_SoC_Computer.sv(228) has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 228
Warning (10034): Output port "DRAM_UDQM" at DE1_SoC_Computer.sv(229) has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 229
Warning (10034): Output port "DRAM_WE_N" at DE1_SoC_Computer.sv(230) has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 230
Warning (10034): Output port "FPGA_I2C_SCLK" at DE1_SoC_Computer.sv(233) has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 233
Warning (10034): Output port "IRDA_TXD" at DE1_SoC_Computer.sv(250) has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 250
Warning (10034): Output port "TD_RESET_N" at DE1_SoC_Computer.sv(272) has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 272
Warning (10034): Output port "VGA_BLANK_N" at DE1_SoC_Computer.sv(277) has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 277
Warning (10034): Output port "VGA_CLK" at DE1_SoC_Computer.sv(278) has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 278
Warning (10034): Output port "VGA_HS" at DE1_SoC_Computer.sv(280) has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 280
Warning (10034): Output port "VGA_SYNC_N" at DE1_SoC_Computer.sv(282) has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 282
Warning (10034): Output port "VGA_VS" at DE1_SoC_Computer.sv(283) has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 283
Info (12128): Elaborating entity "HexDigit" for hierarchy "HexDigit:Digit0" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 382
Info (12128): Elaborating entity "Fake_Controller" for hierarchy "Fake_Controller:fake_controller" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 589
Warning (10034): Output port "cmd_word_2[3..1]" at Fake_Controller.sv(11) has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Fake_Controller.sv Line: 11
Info (12128): Elaborating entity "Controller_Interface" for hierarchy "Controller_Interface:controller_interface" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 606
Info (12128): Elaborating entity "Computer_System" for hierarchy "Computer_System:The_System" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 752
Info (12128): Elaborating entity "Computer_System_ARM_A9_HPS" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/Computer_System.v Line: 405
Info (12128): Elaborating entity "Computer_System_ARM_A9_HPS_fpga_interfaces" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v Line: 346
Info (12128): Elaborating entity "Computer_System_ARM_A9_HPS_hps_io" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v Line: 421
Info (12128): Elaborating entity "Computer_System_ARM_A9_HPS_hps_io_border" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v Line: 157
Info (12128): Elaborating entity "hps_sdram" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv Line: 461
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv Line: 168
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv Line: 91
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram.v Line: 230
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv Line: 405
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv Line: 573
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1) File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 557
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0' File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 222
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 554
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 45
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 47
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 780
Warning (10034): Output port "ddio_phy_dqdin[179..140]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[107..104]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[71..68]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[35..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 244
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 157
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 166
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 189
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 198
Info (12128): Elaborating entity "altddio_out" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12130): Elaborated megafunction instantiation "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12133): Instantiated megafunction "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter: File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/db/ddio_out_uqe.tdf Line: 27
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 100
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 337
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 317
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 146
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram.v Line: 238
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram.v Line: 794
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1) File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1166
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1) File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1167
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1) File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1168
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1) File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1169
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1) File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1170
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1) File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1171
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram.v Line: 802
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/hps_sdram.v Line: 814
Info (12128): Elaborating entity "Computer_System_Onchip_SRAM" for hierarchy "Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/Computer_System.v Line: 429
Info (12128): Elaborating entity "altsyncram" for hierarchy "Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v Line: 98
Info (12130): Elaborated megafunction instantiation "Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v Line: 98
Info (12133): Instantiated megafunction "Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v Line: 98
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "256"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1k52.tdf
    Info (12023): Found entity 1: altsyncram_1k52 File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/db/altsyncram_1k52.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1k52" for hierarchy "Computer_System:The_System|Computer_System_Onchip_SRAM:onchip_sram|altsyncram:the_altsyncram|altsyncram_1k52:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Computer_System_System_PLL" for hierarchy "Computer_System:The_System|Computer_System_System_PLL:system_pll" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/Computer_System.v Line: 437
Info (12128): Elaborating entity "Computer_System_System_PLL_sys_pll" for hierarchy "Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v Line: 25
Info (12128): Elaborating entity "altera_pll" for hierarchy "Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v Line: 88
Info (12133): Instantiated megafunction "Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "-3000 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "Computer_System:The_System|Computer_System_System_PLL:system_pll|altera_up_avalon_reset_from_locked_signal:reset_from_locked" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v Line: 30
Info (12128): Elaborating entity "Computer_System_fifo_FPGA_to_HPS" for hierarchy "Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/Computer_System.v Line: 458
Info (12128): Elaborating entity "Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls" for hierarchy "Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_fifo_FPGA_to_HPS.v Line: 908
Info (12128): Elaborating entity "Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo" for hierarchy "Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_fifo_FPGA_to_HPS.v Line: 283
Info (12128): Elaborating entity "dcfifo" for hierarchy "Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_fifo_FPGA_to_HPS.v Line: 82
Info (12130): Elaborated megafunction instantiation "Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_fifo_FPGA_to_HPS.v Line: 82
Info (12133): Instantiated megafunction "Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo" with the following parameter: File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_fifo_FPGA_to_HPS.v Line: 82
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "clocks_are_synchronized" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "CYCLONEV"
    Info (12134): Parameter "lpm_hint" = "DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_m282.tdf
    Info (12023): Found entity 1: dcfifo_m282 File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/db/dcfifo_m282.tdf Line: 42
Info (12128): Elaborating entity "dcfifo_m282" for hierarchy "Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_c9b.tdf
    Info (12023): Found entity 1: a_gray2bin_c9b File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/db/a_gray2bin_c9b.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_c9b" for hierarchy "Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|a_gray2bin_c9b:rdptr_g_gray2bin" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/db/dcfifo_m282.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_bu6.tdf
    Info (12023): Found entity 1: a_graycounter_bu6 File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/db/a_graycounter_bu6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_bu6" for hierarchy "Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|a_graycounter_bu6:rdptr_g1p" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/db/dcfifo_m282.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_7cc.tdf
    Info (12023): Found entity 1: a_graycounter_7cc File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/db/a_graycounter_7cc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_7cc" for hierarchy "Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|a_graycounter_7cc:wrptr_g1p" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/db/dcfifo_m282.tdf Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q5d1.tdf
    Info (12023): Found entity 1: altsyncram_q5d1 File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/db/altsyncram_q5d1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_q5d1" for hierarchy "Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|altsyncram_q5d1:fifo_ram" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/db/dcfifo_m282.tdf Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/db/dffpipe_3dc.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_3dc:rdaclr" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/db/dcfifo_m282.tdf Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_cd9.tdf
    Info (12023): Found entity 1: dffpipe_cd9 File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/db/dffpipe_cd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_cd9" for hierarchy "Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|dffpipe_cd9:rs_brp" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/db/dcfifo_m282.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_unl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_unl File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/db/alt_synch_pipe_unl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_unl" for hierarchy "Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_unl:rs_dgwp" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/db/dcfifo_m282.tdf Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf
    Info (12023): Found entity 1: dffpipe_fd9 File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/db/dffpipe_fd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_fd9" for hierarchy "Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe7" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/db/alt_synch_pipe_unl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vnl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_vnl File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/db/alt_synch_pipe_vnl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_vnl" for hierarchy "Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_vnl:ws_dgrp" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/db/dcfifo_m282.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9 File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/db/dffpipe_gd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe10" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/db/alt_synch_pipe_vnl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tu5.tdf
    Info (12023): Found entity 1: cmpr_tu5 File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/db/cmpr_tu5.tdf Line: 22
Info (12128): Elaborating entity "cmpr_tu5" for hierarchy "Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|cmpr_tu5:rdempty_eq_comp" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/db/dcfifo_m282.tdf Line: 86
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_fifo_FPGA_to_HPS.v Line: 291
Info (12130): Elaborated megafunction instantiation "Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_fifo_FPGA_to_HPS.v Line: 291
Info (12133): Instantiated megafunction "Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|altera_std_synchronizer:rdreq_sync_i" with the following parameter: File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_fifo_FPGA_to_HPS.v Line: 291
    Info (12134): Parameter "depth" = "4"
Info (12128): Elaborating entity "Computer_System_pll_0" for hierarchy "Computer_System:The_System|Computer_System_pll_0:pll_0" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/Computer_System.v Line: 486
Info (12128): Elaborating entity "altera_pll" for hierarchy "Computer_System:The_System|Computer_System_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_pll_0.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "Computer_System:The_System|Computer_System_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_pll_0.v Line: 85
Info (12133): Instantiated megafunction "Computer_System:The_System|Computer_System_pll_0:pll_0|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_pll_0.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "58.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "Computer_System_mm_interconnect_0" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/Computer_System.v Line: 539
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 453
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:fifo_fpga_to_hps_out_translator" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 517
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_sram_s2_translator" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 581
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 709
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 793
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 834
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 875
Info (12128): Elaborating entity "Computer_System_mm_interconnect_0_router" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router:router" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 1223
Info (12128): Elaborating entity "Computer_System_mm_interconnect_0_router_default_decode" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router:router|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv Line: 188
Info (12128): Elaborating entity "Computer_System_mm_interconnect_0_router_002" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router_002:router_002" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 1255
Info (12128): Elaborating entity "Computer_System_mm_interconnect_0_router_002_default_decode" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router_002:router_002|Computer_System_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 1337
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 1437
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "Computer_System_mm_interconnect_0_cmd_demux" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 1566
Info (12128): Elaborating entity "Computer_System_mm_interconnect_0_cmd_mux" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 1618
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "Computer_System_mm_interconnect_0_rsp_demux" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 1687
Info (12128): Elaborating entity "Computer_System_mm_interconnect_0_rsp_mux" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 1762
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 1857
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 2055
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "data_reg", which holds its previous value in one or more paths through the always construct File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv Line: 459
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "byteen_reg", which holds its previous value in one or more paths through the always construct File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv Line: 459
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv Line: 388
Info (12128): Elaborating entity "Computer_System_mm_interconnect_0_avalon_st_adapter" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v Line: 2216
Info (12128): Elaborating entity "Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "Computer_System_mm_interconnect_1" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/Computer_System.v Line: 591
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v Line: 338
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v Line: 530
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v Line: 614
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v Line: 655
Info (12128): Elaborating entity "Computer_System_mm_interconnect_1_router" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_router:router" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v Line: 878
Info (12128): Elaborating entity "Computer_System_mm_interconnect_1_router_default_decode" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_router:router|Computer_System_mm_interconnect_1_router_default_decode:the_default_decode" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv Line: 180
Info (12128): Elaborating entity "Computer_System_mm_interconnect_1_router_002" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_router_002:router_002" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v Line: 910
Info (12128): Elaborating entity "Computer_System_mm_interconnect_1_router_002_default_decode" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_router_002:router_002|Computer_System_mm_interconnect_1_router_002_default_decode:the_default_decode" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v Line: 976
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v Line: 1076
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "Computer_System_mm_interconnect_1_cmd_demux" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_demux:cmd_demux" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v Line: 1149
Info (12128): Elaborating entity "Computer_System_mm_interconnect_1_cmd_mux" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v Line: 1195
Info (12128): Elaborating entity "Computer_System_mm_interconnect_1_rsp_demux" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_rsp_demux:rsp_demux" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v Line: 1241
Info (12128): Elaborating entity "Computer_System_mm_interconnect_1_rsp_mux" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_rsp_mux:rsp_mux" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v Line: 1287
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv Line: 310
Info (12128): Elaborating entity "Computer_System_irq_mapper" for hierarchy "Computer_System:The_System|Computer_System_irq_mapper:irq_mapper" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/Computer_System.v Line: 597
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "Computer_System:The_System|altera_reset_controller:rst_controller" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/Computer_System.v Line: 666
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "Computer_System:The_System|altera_reset_controller:rst_controller_002" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/Computer_System/synthesis/Computer_System.v Line: 792
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|altsyncram_q5d1:fifo_ram|q_b[12]" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/db/altsyncram_q5d1.tdf Line: 425
        Warning (14320): Synthesized away node "Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|altsyncram_q5d1:fifo_ram|q_b[13]" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/db/altsyncram_q5d1.tdf Line: 457
        Warning (14320): Synthesized away node "Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|altsyncram_q5d1:fifo_ram|q_b[14]" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/db/altsyncram_q5d1.tdf Line: 489
        Warning (14320): Synthesized away node "Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|altsyncram_q5d1:fifo_ram|q_b[15]" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/db/altsyncram_q5d1.tdf Line: 521
        Warning (14320): Synthesized away node "Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|altsyncram_q5d1:fifo_ram|q_b[16]" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/db/altsyncram_q5d1.tdf Line: 553
        Warning (14320): Synthesized away node "Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|altsyncram_q5d1:fifo_ram|q_b[17]" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/db/altsyncram_q5d1.tdf Line: 585
        Warning (14320): Synthesized away node "Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|altsyncram_q5d1:fifo_ram|q_b[26]" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/db/altsyncram_q5d1.tdf Line: 873
        Warning (14320): Synthesized away node "Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|altsyncram_q5d1:fifo_ram|q_b[27]" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/db/altsyncram_q5d1.tdf Line: 905
        Warning (14320): Synthesized away node "Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|altsyncram_q5d1:fifo_ram|q_b[28]" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/db/altsyncram_q5d1.tdf Line: 937
        Warning (14320): Synthesized away node "Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|altsyncram_q5d1:fifo_ram|q_b[29]" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/db/altsyncram_q5d1.tdf Line: 969
        Warning (14320): Synthesized away node "Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|altsyncram_q5d1:fifo_ram|q_b[30]" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/db/altsyncram_q5d1.tdf Line: 1001
        Warning (14320): Synthesized away node "Computer_System:The_System|Computer_System_fifo_FPGA_to_HPS:fifo_hps_to_fpga|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_m282:auto_generated|altsyncram_q5d1:fifo_ram|q_b[31]" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/db/altsyncram_q5d1.tdf Line: 1033
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[1]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "Computer_System:The_System|Computer_System_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
Warning (12241): 35 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ADC_CS_N" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 206
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 213
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 214
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 216
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 226
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 226
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 226
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 226
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 226
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 226
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 226
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 226
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 226
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 226
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 226
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 226
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 226
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 226
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 226
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 226
    Warning (13040): bidirectional pin "FPGA_I2C_SDAT" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 234
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 237
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 237
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 237
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 237
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 237
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 237
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 237
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 237
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 237
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 237
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 237
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 237
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 237
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 237
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 237
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 237
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 237
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 237
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 237
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 237
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 237
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 237
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 237
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 237
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 237
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 237
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 237
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 237
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 237
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 237
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 237
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 237
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 237
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 237
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 237
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 237
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 238
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 238
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 238
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 238
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 238
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 238
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 238
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 238
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 238
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 238
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 238
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 238
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 238
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 238
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 238
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 238
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 238
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 238
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 238
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 238
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 238
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 238
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 238
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 238
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 238
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 238
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 238
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 238
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 238
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 238
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 238
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 238
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 238
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 238
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 238
    Warning (13040): bidirectional pin "GPIO_1[35]" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 238
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 259
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 260
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 262
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 263
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "HPS_DDR3_DQ[0]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 300
    Warning (13010): Node "HPS_DDR3_DQ[1]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 300
    Warning (13010): Node "HPS_DDR3_DQ[2]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 300
    Warning (13010): Node "HPS_DDR3_DQ[3]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 300
    Warning (13010): Node "HPS_DDR3_DQ[4]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 300
    Warning (13010): Node "HPS_DDR3_DQ[5]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 300
    Warning (13010): Node "HPS_DDR3_DQ[6]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 300
    Warning (13010): Node "HPS_DDR3_DQ[7]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 300
    Warning (13010): Node "HPS_DDR3_DQ[8]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 300
    Warning (13010): Node "HPS_DDR3_DQ[9]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 300
    Warning (13010): Node "HPS_DDR3_DQ[10]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 300
    Warning (13010): Node "HPS_DDR3_DQ[11]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 300
    Warning (13010): Node "HPS_DDR3_DQ[12]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 300
    Warning (13010): Node "HPS_DDR3_DQ[13]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 300
    Warning (13010): Node "HPS_DDR3_DQ[14]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 300
    Warning (13010): Node "HPS_DDR3_DQ[15]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 300
    Warning (13010): Node "HPS_DDR3_DQ[16]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 300
    Warning (13010): Node "HPS_DDR3_DQ[17]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 300
    Warning (13010): Node "HPS_DDR3_DQ[18]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 300
    Warning (13010): Node "HPS_DDR3_DQ[19]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 300
    Warning (13010): Node "HPS_DDR3_DQ[20]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 300
    Warning (13010): Node "HPS_DDR3_DQ[21]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 300
    Warning (13010): Node "HPS_DDR3_DQ[22]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 300
    Warning (13010): Node "HPS_DDR3_DQ[23]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 300
    Warning (13010): Node "HPS_DDR3_DQ[24]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 300
    Warning (13010): Node "HPS_DDR3_DQ[25]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 300
    Warning (13010): Node "HPS_DDR3_DQ[26]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 300
    Warning (13010): Node "HPS_DDR3_DQ[27]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 300
    Warning (13010): Node "HPS_DDR3_DQ[28]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 300
    Warning (13010): Node "HPS_DDR3_DQ[29]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 300
    Warning (13010): Node "HPS_DDR3_DQ[30]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 300
    Warning (13010): Node "HPS_DDR3_DQ[31]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 300
    Warning (13010): Node "HPS_DDR3_DQS_N[0]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 301
    Warning (13010): Node "HPS_DDR3_DQS_N[1]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 301
    Warning (13010): Node "HPS_DDR3_DQS_N[2]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 301
    Warning (13010): Node "HPS_DDR3_DQS_N[3]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 301
    Warning (13010): Node "HPS_DDR3_DQS_P[0]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 302
    Warning (13010): Node "HPS_DDR3_DQS_P[1]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 302
    Warning (13010): Node "HPS_DDR3_DQS_P[2]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 302
    Warning (13010): Node "HPS_DDR3_DQS_P[3]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 302
    Warning (13010): Node "HPS_ENET_INT_N~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 311
    Warning (13010): Node "HPS_ENET_MDIO~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 313
    Warning (13010): Node "HPS_FLASH_DATA[0]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 321
    Warning (13010): Node "HPS_FLASH_DATA[1]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 321
    Warning (13010): Node "HPS_FLASH_DATA[2]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 321
    Warning (13010): Node "HPS_FLASH_DATA[3]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 321
    Warning (13010): Node "HPS_GSENSOR_INT~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 326
    Warning (13010): Node "HPS_GPIO[0]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 329
    Warning (13010): Node "HPS_GPIO[1]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 329
    Warning (13010): Node "HPS_I2C_CONTROL~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 332
    Warning (13010): Node "HPS_I2C1_SCLK~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 333
    Warning (13010): Node "HPS_I2C1_SDAT~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 334
    Warning (13010): Node "HPS_I2C2_SCLK~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 335
    Warning (13010): Node "HPS_I2C2_SDAT~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 336
    Warning (13010): Node "HPS_KEY~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 339
    Warning (13010): Node "HPS_LED~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 342
    Warning (13010): Node "HPS_SD_CMD~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 346
    Warning (13010): Node "HPS_SD_DATA[0]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 347
    Warning (13010): Node "HPS_SD_DATA[1]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 347
    Warning (13010): Node "HPS_SD_DATA[2]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 347
    Warning (13010): Node "HPS_SD_DATA[3]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 347
    Warning (13010): Node "HPS_SPIM_SS~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 353
    Warning (13010): Node "HPS_CONV_USB_N~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 360
    Warning (13010): Node "HPS_USB_DATA[0]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 362
    Warning (13010): Node "HPS_USB_DATA[1]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 362
    Warning (13010): Node "HPS_USB_DATA[2]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 362
    Warning (13010): Node "HPS_USB_DATA[3]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 362
    Warning (13010): Node "HPS_USB_DATA[4]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 362
    Warning (13010): Node "HPS_USB_DATA[5]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 362
    Warning (13010): Node "HPS_USB_DATA[6]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 362
    Warning (13010): Node "HPS_USB_DATA[7]~synth" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 362
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_DIN" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 207
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 209
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 215
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 217
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 220
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 220
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 220
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 220
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 220
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 220
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 220
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 220
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 220
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 220
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 220
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 220
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 220
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 221
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 221
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 222
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 223
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 224
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 225
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 227
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 228
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 229
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 230
    Warning (13410): Pin "FPGA_I2C_SCLK" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 233
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 241
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 241
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 241
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 241
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 241
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 241
    Warning (13410): Pin "HEX0[6]" is stuck at VCC File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 241
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 242
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 242
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 242
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 242
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 242
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 242
    Warning (13410): Pin "HEX1[6]" is stuck at VCC File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 242
    Warning (13410): Pin "IRDA_TXD" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 250
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 256
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 256
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 256
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 256
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 256
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 272
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 276
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 276
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 276
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 276
    Warning (13410): Pin "VGA_B[4]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 276
    Warning (13410): Pin "VGA_B[5]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 276
    Warning (13410): Pin "VGA_B[6]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 276
    Warning (13410): Pin "VGA_B[7]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 276
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 277
    Warning (13410): Pin "VGA_CLK" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 278
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 279
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 279
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 279
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 279
    Warning (13410): Pin "VGA_G[4]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 279
    Warning (13410): Pin "VGA_G[5]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 279
    Warning (13410): Pin "VGA_G[6]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 279
    Warning (13410): Pin "VGA_G[7]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 279
    Warning (13410): Pin "VGA_HS" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 280
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 281
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 281
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 281
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 281
    Warning (13410): Pin "VGA_R[4]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 281
    Warning (13410): Pin "VGA_R[5]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 281
    Warning (13410): Pin "VGA_R[6]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 281
    Warning (13410): Pin "VGA_R[7]" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 281
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 282
    Warning (13410): Pin "VGA_VS" is stuck at GND File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 283
Info (17049): 957 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 12 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (21074): Design contains 30 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 201
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 202
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 203
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 208
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 212
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 249
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 253
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 253
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 253
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 266
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 266
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 266
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 266
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 266
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 266
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 266
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 266
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 266
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 266
    Warning (15610): No output dependent on input pin "TD_CLK27" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 269
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 270
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 270
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 270
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 270
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 270
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 270
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 270
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 270
    Warning (15610): No output dependent on input pin "TD_HS" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 271
    Warning (15610): No output dependent on input pin "TD_VS" File: C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.sv Line: 273
Info (21057): Implemented 4491 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 44 input pins
    Info (21059): Implemented 156 output pins
    Info (21060): Implemented 168 bidirectional pins
    Info (21061): Implemented 3387 logic cells
    Info (21064): Implemented 84 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21066): Implemented 1 delay-locked loops
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 364 warnings
    Info: Peak virtual memory: 5123 megabytes
    Info: Processing ended: Thu Feb 20 15:54:32 2020
    Info: Elapsed time: 00:08:21
    Info: Total CPU time (on all processors): 00:08:46


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/catsr/source/repos/SCARA_robot/hdl/FPGA/verilog/DE1_SoC_Computer.map.smsg.


