
cr95test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004e68  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000598  08004f28  08004f28  00014f28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080054c0  080054c0  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  080054c0  080054c0  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  080054c0  080054c0  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080054c0  080054c0  000154c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080054c4  080054c4  000154c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  080054c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000284  200001e0  080056a8  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000464  080056a8  00020464  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007dc3  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000018c3  00000000  00000000  00027fcb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000758  00000000  00000000  00029890  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000680  00000000  00000000  00029fe8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0000d3bc  00000000  00000000  0002a668  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000787a  00000000  00000000  00037a24  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00045f6e  00000000  00000000  0003f29e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0008520c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002360  00000000  00000000  00085288  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001e0 	.word	0x200001e0
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004f10 	.word	0x08004f10

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001e4 	.word	0x200001e4
 8000104:	08004f10 	.word	0x08004f10

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	; 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f806 	bl	800022c <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			; (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__aeabi_idiv0>:
 800022c:	4770      	bx	lr
 800022e:	46c0      	nop			; (mov r8, r8)

08000230 <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int file, char const *buf, int n)
{
 8000230:	b580      	push	{r7, lr}
 8000232:	b084      	sub	sp, #16
 8000234:	af00      	add	r7, sp, #0
 8000236:	60f8      	str	r0, [r7, #12]
 8000238:	60b9      	str	r1, [r7, #8]
 800023a:	607a      	str	r2, [r7, #4]
    if (printf_en) HAL_UART_Transmit(&huart2, (uint8_t*)(buf), n, HAL_MAX_DELAY);
 800023c:	4b08      	ldr	r3, [pc, #32]	; (8000260 <_write+0x30>)
 800023e:	781b      	ldrb	r3, [r3, #0]
 8000240:	2b00      	cmp	r3, #0
 8000242:	d007      	beq.n	8000254 <_write+0x24>
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	b29a      	uxth	r2, r3
 8000248:	2301      	movs	r3, #1
 800024a:	425b      	negs	r3, r3
 800024c:	68b9      	ldr	r1, [r7, #8]
 800024e:	4805      	ldr	r0, [pc, #20]	; (8000264 <_write+0x34>)
 8000250:	f002 fe86 	bl	8002f60 <HAL_UART_Transmit>
    return n;
 8000254:	687b      	ldr	r3, [r7, #4]
}
 8000256:	0018      	movs	r0, r3
 8000258:	46bd      	mov	sp, r7
 800025a:	b004      	add	sp, #16
 800025c:	bd80      	pop	{r7, pc}
 800025e:	46c0      	nop			; (mov r8, r8)
 8000260:	20000000 	.word	0x20000000
 8000264:	200003dc 	.word	0x200003dc

08000268 <cr95write>:

void cr95write(const uint8_t *data, uint8_t length)
{
 8000268:	b580      	push	{r7, lr}
 800026a:	b082      	sub	sp, #8
 800026c:	af00      	add	r7, sp, #0
 800026e:	6078      	str	r0, [r7, #4]
 8000270:	000a      	movs	r2, r1
 8000272:	1cfb      	adds	r3, r7, #3
 8000274:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit(&huart1, (uint8_t *)(data), length, HAL_MAX_DELAY);
 8000276:	1cfb      	adds	r3, r7, #3
 8000278:	781b      	ldrb	r3, [r3, #0]
 800027a:	b29a      	uxth	r2, r3
 800027c:	2301      	movs	r3, #1
 800027e:	425b      	negs	r3, r3
 8000280:	6879      	ldr	r1, [r7, #4]
 8000282:	4803      	ldr	r0, [pc, #12]	; (8000290 <cr95write+0x28>)
 8000284:	f002 fe6c 	bl	8002f60 <HAL_UART_Transmit>
}
 8000288:	46c0      	nop			; (mov r8, r8)
 800028a:	46bd      	mov	sp, r7
 800028c:	b002      	add	sp, #8
 800028e:	bd80      	pop	{r7, pc}
 8000290:	2000035c 	.word	0x2000035c

08000294 <cr95read>:

uint8_t cr95read(uint8_t *data, uint8_t *length)
{
 8000294:	b580      	push	{r7, lr}
 8000296:	b086      	sub	sp, #24
 8000298:	af00      	add	r7, sp, #0
 800029a:	6078      	str	r0, [r7, #4]
 800029c:	6039      	str	r1, [r7, #0]
	uint32_t timeout = HAL_GetTick();
 800029e:	f001 fb0f 	bl	80018c0 <HAL_GetTick>
 80002a2:	0003      	movs	r3, r0
 80002a4:	613b      	str	r3, [r7, #16]

	do {
		if (HAL_GetTick() - timeout > NFC_TIMEOUT) return 0xFF; // timeout
 80002a6:	f001 fb0b 	bl	80018c0 <HAL_GetTick>
 80002aa:	0002      	movs	r2, r0
 80002ac:	693b      	ldr	r3, [r7, #16]
 80002ae:	1ad2      	subs	r2, r2, r3
 80002b0:	23fa      	movs	r3, #250	; 0xfa
 80002b2:	009b      	lsls	r3, r3, #2
 80002b4:	429a      	cmp	r2, r3
 80002b6:	d901      	bls.n	80002bc <cr95read+0x28>
 80002b8:	23ff      	movs	r3, #255	; 0xff
 80002ba:	e099      	b.n	80003f0 <cr95read+0x15c>
	} while (nfc_rx_read_ptr == nfc_rx_write_ptr);
 80002bc:	4b4e      	ldr	r3, [pc, #312]	; (80003f8 <cr95read+0x164>)
 80002be:	881b      	ldrh	r3, [r3, #0]
 80002c0:	b29b      	uxth	r3, r3
 80002c2:	0019      	movs	r1, r3
 80002c4:	4b4d      	ldr	r3, [pc, #308]	; (80003fc <cr95read+0x168>)
 80002c6:	681b      	ldr	r3, [r3, #0]
 80002c8:	685b      	ldr	r3, [r3, #4]
 80002ca:	2240      	movs	r2, #64	; 0x40
 80002cc:	1ad3      	subs	r3, r2, r3
 80002ce:	4299      	cmp	r1, r3
 80002d0:	d0e9      	beq.n	80002a6 <cr95read+0x12>
	uint8_t resp = nfc_rx_buf[nfc_rx_read_ptr];
 80002d2:	4b49      	ldr	r3, [pc, #292]	; (80003f8 <cr95read+0x164>)
 80002d4:	881b      	ldrh	r3, [r3, #0]
 80002d6:	b29b      	uxth	r3, r3
 80002d8:	0019      	movs	r1, r3
 80002da:	230f      	movs	r3, #15
 80002dc:	18fb      	adds	r3, r7, r3
 80002de:	4a48      	ldr	r2, [pc, #288]	; (8000400 <cr95read+0x16c>)
 80002e0:	5c52      	ldrb	r2, [r2, r1]
 80002e2:	701a      	strb	r2, [r3, #0]
    if (++nfc_rx_read_ptr >= RX_BUFFER_LEN) nfc_rx_read_ptr = 0; // increase read pointer
 80002e4:	4b44      	ldr	r3, [pc, #272]	; (80003f8 <cr95read+0x164>)
 80002e6:	881b      	ldrh	r3, [r3, #0]
 80002e8:	b29b      	uxth	r3, r3
 80002ea:	3301      	adds	r3, #1
 80002ec:	b29b      	uxth	r3, r3
 80002ee:	4a42      	ldr	r2, [pc, #264]	; (80003f8 <cr95read+0x164>)
 80002f0:	1c19      	adds	r1, r3, #0
 80002f2:	8011      	strh	r1, [r2, #0]
 80002f4:	2b3f      	cmp	r3, #63	; 0x3f
 80002f6:	d902      	bls.n	80002fe <cr95read+0x6a>
 80002f8:	4b3f      	ldr	r3, [pc, #252]	; (80003f8 <cr95read+0x164>)
 80002fa:	2200      	movs	r2, #0
 80002fc:	801a      	strh	r2, [r3, #0]

    if (resp == 0x55) return resp;
 80002fe:	230f      	movs	r3, #15
 8000300:	18fb      	adds	r3, r7, r3
 8000302:	781b      	ldrb	r3, [r3, #0]
 8000304:	2b55      	cmp	r3, #85	; 0x55
 8000306:	d103      	bne.n	8000310 <cr95read+0x7c>
 8000308:	230f      	movs	r3, #15
 800030a:	18fb      	adds	r3, r7, r3
 800030c:	781b      	ldrb	r3, [r3, #0]
 800030e:	e06f      	b.n	80003f0 <cr95read+0x15c>

	do {
		if (HAL_GetTick() - timeout > NFC_TIMEOUT) return 0xFF; // timeout
 8000310:	f001 fad6 	bl	80018c0 <HAL_GetTick>
 8000314:	0002      	movs	r2, r0
 8000316:	693b      	ldr	r3, [r7, #16]
 8000318:	1ad2      	subs	r2, r2, r3
 800031a:	23fa      	movs	r3, #250	; 0xfa
 800031c:	009b      	lsls	r3, r3, #2
 800031e:	429a      	cmp	r2, r3
 8000320:	d901      	bls.n	8000326 <cr95read+0x92>
 8000322:	23ff      	movs	r3, #255	; 0xff
 8000324:	e064      	b.n	80003f0 <cr95read+0x15c>
	} while (nfc_rx_read_ptr == nfc_rx_write_ptr);
 8000326:	4b34      	ldr	r3, [pc, #208]	; (80003f8 <cr95read+0x164>)
 8000328:	881b      	ldrh	r3, [r3, #0]
 800032a:	b29b      	uxth	r3, r3
 800032c:	0019      	movs	r1, r3
 800032e:	4b33      	ldr	r3, [pc, #204]	; (80003fc <cr95read+0x168>)
 8000330:	681b      	ldr	r3, [r3, #0]
 8000332:	685b      	ldr	r3, [r3, #4]
 8000334:	2240      	movs	r2, #64	; 0x40
 8000336:	1ad3      	subs	r3, r2, r3
 8000338:	4299      	cmp	r1, r3
 800033a:	d0e9      	beq.n	8000310 <cr95read+0x7c>
	uint8_t len = nfc_rx_buf[nfc_rx_read_ptr];
 800033c:	4b2e      	ldr	r3, [pc, #184]	; (80003f8 <cr95read+0x164>)
 800033e:	881b      	ldrh	r3, [r3, #0]
 8000340:	b29b      	uxth	r3, r3
 8000342:	0019      	movs	r1, r3
 8000344:	2317      	movs	r3, #23
 8000346:	18fb      	adds	r3, r7, r3
 8000348:	4a2d      	ldr	r2, [pc, #180]	; (8000400 <cr95read+0x16c>)
 800034a:	5c52      	ldrb	r2, [r2, r1]
 800034c:	701a      	strb	r2, [r3, #0]
    if (++nfc_rx_read_ptr >= RX_BUFFER_LEN) nfc_rx_read_ptr = 0; // increase read pointer
 800034e:	4b2a      	ldr	r3, [pc, #168]	; (80003f8 <cr95read+0x164>)
 8000350:	881b      	ldrh	r3, [r3, #0]
 8000352:	b29b      	uxth	r3, r3
 8000354:	3301      	adds	r3, #1
 8000356:	b29b      	uxth	r3, r3
 8000358:	4a27      	ldr	r2, [pc, #156]	; (80003f8 <cr95read+0x164>)
 800035a:	1c19      	adds	r1, r3, #0
 800035c:	8011      	strh	r1, [r2, #0]
 800035e:	2b3f      	cmp	r3, #63	; 0x3f
 8000360:	d902      	bls.n	8000368 <cr95read+0xd4>
 8000362:	4b25      	ldr	r3, [pc, #148]	; (80003f8 <cr95read+0x164>)
 8000364:	2200      	movs	r2, #0
 8000366:	801a      	strh	r2, [r3, #0]

    if (length) *length = len;
 8000368:	683b      	ldr	r3, [r7, #0]
 800036a:	2b00      	cmp	r3, #0
 800036c:	d035      	beq.n	80003da <cr95read+0x146>
 800036e:	683b      	ldr	r3, [r7, #0]
 8000370:	2217      	movs	r2, #23
 8000372:	18ba      	adds	r2, r7, r2
 8000374:	7812      	ldrb	r2, [r2, #0]
 8000376:	701a      	strb	r2, [r3, #0]
    while (len--) {
 8000378:	e02f      	b.n	80003da <cr95read+0x146>
    	do {
    		if (HAL_GetTick() - timeout > NFC_TIMEOUT) return 0xFF; // timeout
 800037a:	f001 faa1 	bl	80018c0 <HAL_GetTick>
 800037e:	0002      	movs	r2, r0
 8000380:	693b      	ldr	r3, [r7, #16]
 8000382:	1ad2      	subs	r2, r2, r3
 8000384:	23fa      	movs	r3, #250	; 0xfa
 8000386:	009b      	lsls	r3, r3, #2
 8000388:	429a      	cmp	r2, r3
 800038a:	d901      	bls.n	8000390 <cr95read+0xfc>
 800038c:	23ff      	movs	r3, #255	; 0xff
 800038e:	e02f      	b.n	80003f0 <cr95read+0x15c>
    	} while (nfc_rx_read_ptr == nfc_rx_write_ptr);
 8000390:	4b19      	ldr	r3, [pc, #100]	; (80003f8 <cr95read+0x164>)
 8000392:	881b      	ldrh	r3, [r3, #0]
 8000394:	b29b      	uxth	r3, r3
 8000396:	0019      	movs	r1, r3
 8000398:	4b18      	ldr	r3, [pc, #96]	; (80003fc <cr95read+0x168>)
 800039a:	681b      	ldr	r3, [r3, #0]
 800039c:	685b      	ldr	r3, [r3, #4]
 800039e:	2240      	movs	r2, #64	; 0x40
 80003a0:	1ad3      	subs	r3, r2, r3
 80003a2:	4299      	cmp	r1, r3
 80003a4:	d0e9      	beq.n	800037a <cr95read+0xe6>
    	if (data) *data++ = nfc_rx_buf[nfc_rx_read_ptr];
 80003a6:	687b      	ldr	r3, [r7, #4]
 80003a8:	2b00      	cmp	r3, #0
 80003aa:	d009      	beq.n	80003c0 <cr95read+0x12c>
 80003ac:	4b12      	ldr	r3, [pc, #72]	; (80003f8 <cr95read+0x164>)
 80003ae:	881b      	ldrh	r3, [r3, #0]
 80003b0:	b29b      	uxth	r3, r3
 80003b2:	0019      	movs	r1, r3
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	1c5a      	adds	r2, r3, #1
 80003b8:	607a      	str	r2, [r7, #4]
 80003ba:	4a11      	ldr	r2, [pc, #68]	; (8000400 <cr95read+0x16c>)
 80003bc:	5c52      	ldrb	r2, [r2, r1]
 80003be:	701a      	strb	r2, [r3, #0]
        if (++nfc_rx_read_ptr >= RX_BUFFER_LEN) nfc_rx_read_ptr = 0; // increase read pointer
 80003c0:	4b0d      	ldr	r3, [pc, #52]	; (80003f8 <cr95read+0x164>)
 80003c2:	881b      	ldrh	r3, [r3, #0]
 80003c4:	b29b      	uxth	r3, r3
 80003c6:	3301      	adds	r3, #1
 80003c8:	b29b      	uxth	r3, r3
 80003ca:	4a0b      	ldr	r2, [pc, #44]	; (80003f8 <cr95read+0x164>)
 80003cc:	1c19      	adds	r1, r3, #0
 80003ce:	8011      	strh	r1, [r2, #0]
 80003d0:	2b3f      	cmp	r3, #63	; 0x3f
 80003d2:	d902      	bls.n	80003da <cr95read+0x146>
 80003d4:	4b08      	ldr	r3, [pc, #32]	; (80003f8 <cr95read+0x164>)
 80003d6:	2200      	movs	r2, #0
 80003d8:	801a      	strh	r2, [r3, #0]
    while (len--) {
 80003da:	2217      	movs	r2, #23
 80003dc:	18bb      	adds	r3, r7, r2
 80003de:	781b      	ldrb	r3, [r3, #0]
 80003e0:	18ba      	adds	r2, r7, r2
 80003e2:	1e59      	subs	r1, r3, #1
 80003e4:	7011      	strb	r1, [r2, #0]
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	d1c7      	bne.n	800037a <cr95read+0xe6>
    }

    return resp;
 80003ea:	230f      	movs	r3, #15
 80003ec:	18fb      	adds	r3, r7, r3
 80003ee:	781b      	ldrb	r3, [r3, #0]
}
 80003f0:	0018      	movs	r0, r3
 80003f2:	46bd      	mov	sp, r7
 80003f4:	b006      	add	sp, #24
 80003f6:	bd80      	pop	{r7, pc}
 80003f8:	20000280 	.word	0x20000280
 80003fc:	20000318 	.word	0x20000318
 8000400:	20000240 	.word	0x20000240

08000404 <cr95_init14443>:


static void cr95_init14443(void)
{
 8000404:	b580      	push	{r7, lr}
 8000406:	b086      	sub	sp, #24
 8000408:	af00      	add	r7, sp, #0
	const uint8_t cmd_init1[] = { 0x02, 0x02, 0x02, 0x00 };
 800040a:	2014      	movs	r0, #20
 800040c:	183b      	adds	r3, r7, r0
 800040e:	4a27      	ldr	r2, [pc, #156]	; (80004ac <cr95_init14443+0xa8>)
 8000410:	6812      	ldr	r2, [r2, #0]
 8000412:	601a      	str	r2, [r3, #0]
	const uint8_t cmd_init2[] = { 0x09, 0x04, 0x3A, 0x00, 0x58, 0x04 };
 8000414:	230c      	movs	r3, #12
 8000416:	18fb      	adds	r3, r7, r3
 8000418:	4a25      	ldr	r2, [pc, #148]	; (80004b0 <cr95_init14443+0xac>)
 800041a:	6811      	ldr	r1, [r2, #0]
 800041c:	6019      	str	r1, [r3, #0]
 800041e:	8892      	ldrh	r2, [r2, #4]
 8000420:	809a      	strh	r2, [r3, #4]
	const uint8_t cmd_init3[] = { 0x09, 0x04, 0x68, 0x01, 0x01, 0xD1 };
 8000422:	1d3b      	adds	r3, r7, #4
 8000424:	4a23      	ldr	r2, [pc, #140]	; (80004b4 <cr95_init14443+0xb0>)
 8000426:	6811      	ldr	r1, [r2, #0]
 8000428:	6019      	str	r1, [r3, #0]
 800042a:	8892      	ldrh	r2, [r2, #4]
 800042c:	809a      	strh	r2, [r3, #4]

	cr95write(cmd_init1, sizeof(cmd_init1));
 800042e:	183b      	adds	r3, r7, r0
 8000430:	2104      	movs	r1, #4
 8000432:	0018      	movs	r0, r3
 8000434:	f7ff ff18 	bl	8000268 <cr95write>
	printf("INIT %s", (cr95read(NULL, NULL) == 0x00) ? "yes" : "no");
 8000438:	2100      	movs	r1, #0
 800043a:	2000      	movs	r0, #0
 800043c:	f7ff ff2a 	bl	8000294 <cr95read>
 8000440:	1e03      	subs	r3, r0, #0
 8000442:	d101      	bne.n	8000448 <cr95_init14443+0x44>
 8000444:	4b1c      	ldr	r3, [pc, #112]	; (80004b8 <cr95_init14443+0xb4>)
 8000446:	e000      	b.n	800044a <cr95_init14443+0x46>
 8000448:	4b1c      	ldr	r3, [pc, #112]	; (80004bc <cr95_init14443+0xb8>)
 800044a:	4a1d      	ldr	r2, [pc, #116]	; (80004c0 <cr95_init14443+0xbc>)
 800044c:	0019      	movs	r1, r3
 800044e:	0010      	movs	r0, r2
 8000450:	f003 fb1e 	bl	8003a90 <iprintf>
	cr95write(cmd_init2, sizeof(cmd_init2));
 8000454:	230c      	movs	r3, #12
 8000456:	18fb      	adds	r3, r7, r3
 8000458:	2106      	movs	r1, #6
 800045a:	0018      	movs	r0, r3
 800045c:	f7ff ff04 	bl	8000268 <cr95write>
	printf(" %s", (cr95read(NULL, NULL) == 0x00) ? "yes" : "no");
 8000460:	2100      	movs	r1, #0
 8000462:	2000      	movs	r0, #0
 8000464:	f7ff ff16 	bl	8000294 <cr95read>
 8000468:	1e03      	subs	r3, r0, #0
 800046a:	d101      	bne.n	8000470 <cr95_init14443+0x6c>
 800046c:	4b12      	ldr	r3, [pc, #72]	; (80004b8 <cr95_init14443+0xb4>)
 800046e:	e000      	b.n	8000472 <cr95_init14443+0x6e>
 8000470:	4b12      	ldr	r3, [pc, #72]	; (80004bc <cr95_init14443+0xb8>)
 8000472:	4a14      	ldr	r2, [pc, #80]	; (80004c4 <cr95_init14443+0xc0>)
 8000474:	0019      	movs	r1, r3
 8000476:	0010      	movs	r0, r2
 8000478:	f003 fb0a 	bl	8003a90 <iprintf>
	cr95write(cmd_init3, sizeof(cmd_init3));
 800047c:	1d3b      	adds	r3, r7, #4
 800047e:	2106      	movs	r1, #6
 8000480:	0018      	movs	r0, r3
 8000482:	f7ff fef1 	bl	8000268 <cr95write>
	printf(" %s\n", (cr95read(NULL, NULL) == 0x00) ? "yes" : "no");
 8000486:	2100      	movs	r1, #0
 8000488:	2000      	movs	r0, #0
 800048a:	f7ff ff03 	bl	8000294 <cr95read>
 800048e:	1e03      	subs	r3, r0, #0
 8000490:	d101      	bne.n	8000496 <cr95_init14443+0x92>
 8000492:	4b09      	ldr	r3, [pc, #36]	; (80004b8 <cr95_init14443+0xb4>)
 8000494:	e000      	b.n	8000498 <cr95_init14443+0x94>
 8000496:	4b09      	ldr	r3, [pc, #36]	; (80004bc <cr95_init14443+0xb8>)
 8000498:	4a0b      	ldr	r2, [pc, #44]	; (80004c8 <cr95_init14443+0xc4>)
 800049a:	0019      	movs	r1, r3
 800049c:	0010      	movs	r0, r2
 800049e:	f003 faf7 	bl	8003a90 <iprintf>
}
 80004a2:	46c0      	nop			; (mov r8, r8)
 80004a4:	46bd      	mov	sp, r7
 80004a6:	b006      	add	sp, #24
 80004a8:	bd80      	pop	{r7, pc}
 80004aa:	46c0      	nop			; (mov r8, r8)
 80004ac:	08004f44 	.word	0x08004f44
 80004b0:	08004f48 	.word	0x08004f48
 80004b4:	08004f50 	.word	0x08004f50
 80004b8:	08004f28 	.word	0x08004f28
 80004bc:	08004f2c 	.word	0x08004f2c
 80004c0:	08004f30 	.word	0x08004f30
 80004c4:	08004f38 	.word	0x08004f38
 80004c8:	08004f3c 	.word	0x08004f3c

080004cc <cr95_wakeup>:


static void cr95_wakeup(void)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b082      	sub	sp, #8
 80004d0:	af00      	add	r7, sp, #0
	const uint8_t wakeup = 0;
 80004d2:	1dfb      	adds	r3, r7, #7
 80004d4:	2200      	movs	r2, #0
 80004d6:	701a      	strb	r2, [r3, #0]
	cr95write(&wakeup, 1);
 80004d8:	1dfb      	adds	r3, r7, #7
 80004da:	2101      	movs	r1, #1
 80004dc:	0018      	movs	r0, r3
 80004de:	f7ff fec3 	bl	8000268 <cr95write>
	printf("WAKEUP sent\n");
 80004e2:	4b04      	ldr	r3, [pc, #16]	; (80004f4 <cr95_wakeup+0x28>)
 80004e4:	0018      	movs	r0, r3
 80004e6:	f003 fb61 	bl	8003bac <puts>
}
 80004ea:	46c0      	nop			; (mov r8, r8)
 80004ec:	46bd      	mov	sp, r7
 80004ee:	b002      	add	sp, #8
 80004f0:	bd80      	pop	{r7, pc}
 80004f2:	46c0      	nop			; (mov r8, r8)
 80004f4:	08004f58 	.word	0x08004f58

080004f8 <cr95_read>:


static void cr95_read(void)
{
 80004f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004fa:	b097      	sub	sp, #92	; 0x5c
 80004fc:	af04      	add	r7, sp, #16
	const uint8_t cmd_reqa[] =  { 0x04, 0x02, 0x26, 0x07 };
 80004fe:	2040      	movs	r0, #64	; 0x40
 8000500:	183b      	adds	r3, r7, r0
 8000502:	4abb      	ldr	r2, [pc, #748]	; (80007f0 <cr95_read+0x2f8>)
 8000504:	6812      	ldr	r2, [r2, #0]
 8000506:	601a      	str	r2, [r3, #0]
	const uint8_t cmd_acl1[] =  { 0x04, 0x03, 0x93, 0x20, 0x08 };
 8000508:	2338      	movs	r3, #56	; 0x38
 800050a:	18fb      	adds	r3, r7, r3
 800050c:	4ab9      	ldr	r2, [pc, #740]	; (80007f4 <cr95_read+0x2fc>)
 800050e:	6811      	ldr	r1, [r2, #0]
 8000510:	6019      	str	r1, [r3, #0]
 8000512:	7912      	ldrb	r2, [r2, #4]
 8000514:	711a      	strb	r2, [r3, #4]
	const uint8_t cmd_acl2[] =  { 0x04, 0x03, 0x95, 0x20, 0x08 };
 8000516:	2330      	movs	r3, #48	; 0x30
 8000518:	18fb      	adds	r3, r7, r3
 800051a:	4ab7      	ldr	r2, [pc, #732]	; (80007f8 <cr95_read+0x300>)
 800051c:	6811      	ldr	r1, [r2, #0]
 800051e:	6019      	str	r1, [r3, #0]
 8000520:	7912      	ldrb	r2, [r2, #4]
 8000522:	711a      	strb	r2, [r3, #4]

	uint8_t data[8];
	char uid[32];
	uint8_t len;

	cr95write(cmd_reqa, sizeof(cmd_reqa));
 8000524:	183b      	adds	r3, r7, r0
 8000526:	2104      	movs	r1, #4
 8000528:	0018      	movs	r0, r3
 800052a:	f7ff fe9d 	bl	8000268 <cr95write>
	if (cr95read(data, &len) == 0x80) {
 800052e:	1dfa      	adds	r2, r7, #7
 8000530:	2328      	movs	r3, #40	; 0x28
 8000532:	18fb      	adds	r3, r7, r3
 8000534:	0011      	movs	r1, r2
 8000536:	0018      	movs	r0, r3
 8000538:	f7ff feac 	bl	8000294 <cr95read>
 800053c:	0003      	movs	r3, r0
 800053e:	2b80      	cmp	r3, #128	; 0x80
 8000540:	d000      	beq.n	8000544 <cr95_read+0x4c>
 8000542:	e14c      	b.n	80007de <cr95_read+0x2e6>
		printf("ATQA =");
 8000544:	4bad      	ldr	r3, [pc, #692]	; (80007fc <cr95_read+0x304>)
 8000546:	0018      	movs	r0, r3
 8000548:	f003 faa2 	bl	8003a90 <iprintf>
		for (uint8_t i = 0; i < len; i++) printf(" %02X", data[i]);
 800054c:	2347      	movs	r3, #71	; 0x47
 800054e:	18fb      	adds	r3, r7, r3
 8000550:	2200      	movs	r2, #0
 8000552:	701a      	strb	r2, [r3, #0]
 8000554:	e010      	b.n	8000578 <cr95_read+0x80>
 8000556:	2447      	movs	r4, #71	; 0x47
 8000558:	193b      	adds	r3, r7, r4
 800055a:	781b      	ldrb	r3, [r3, #0]
 800055c:	2228      	movs	r2, #40	; 0x28
 800055e:	18ba      	adds	r2, r7, r2
 8000560:	5cd3      	ldrb	r3, [r2, r3]
 8000562:	001a      	movs	r2, r3
 8000564:	4ba6      	ldr	r3, [pc, #664]	; (8000800 <cr95_read+0x308>)
 8000566:	0011      	movs	r1, r2
 8000568:	0018      	movs	r0, r3
 800056a:	f003 fa91 	bl	8003a90 <iprintf>
 800056e:	193b      	adds	r3, r7, r4
 8000570:	781a      	ldrb	r2, [r3, #0]
 8000572:	193b      	adds	r3, r7, r4
 8000574:	3201      	adds	r2, #1
 8000576:	701a      	strb	r2, [r3, #0]
 8000578:	1dfb      	adds	r3, r7, #7
 800057a:	781b      	ldrb	r3, [r3, #0]
 800057c:	2247      	movs	r2, #71	; 0x47
 800057e:	18ba      	adds	r2, r7, r2
 8000580:	7812      	ldrb	r2, [r2, #0]
 8000582:	429a      	cmp	r2, r3
 8000584:	d3e7      	bcc.n	8000556 <cr95_read+0x5e>
		printf("\n");
 8000586:	200a      	movs	r0, #10
 8000588:	f003 fa9c 	bl	8003ac4 <putchar>

    	sprintf(uid, "UID =");
 800058c:	2308      	movs	r3, #8
 800058e:	18fb      	adds	r3, r7, r3
 8000590:	4a9c      	ldr	r2, [pc, #624]	; (8000804 <cr95_read+0x30c>)
 8000592:	6811      	ldr	r1, [r2, #0]
 8000594:	6019      	str	r1, [r3, #0]
 8000596:	8892      	ldrh	r2, [r2, #4]
 8000598:	809a      	strh	r2, [r3, #4]

    	cr95write(cmd_acl1, sizeof(cmd_acl1));
 800059a:	2338      	movs	r3, #56	; 0x38
 800059c:	18fb      	adds	r3, r7, r3
 800059e:	2105      	movs	r1, #5
 80005a0:	0018      	movs	r0, r3
 80005a2:	f7ff fe61 	bl	8000268 <cr95write>
    	if (cr95read(data, &len) == 0x80 && len == 8 && (data[0]^data[1]^data[2]^data[3]) == data[4]) {
 80005a6:	1dfa      	adds	r2, r7, #7
 80005a8:	2328      	movs	r3, #40	; 0x28
 80005aa:	18fb      	adds	r3, r7, r3
 80005ac:	0011      	movs	r1, r2
 80005ae:	0018      	movs	r0, r3
 80005b0:	f7ff fe70 	bl	8000294 <cr95read>
 80005b4:	0003      	movs	r3, r0
 80005b6:	2b80      	cmp	r3, #128	; 0x80
 80005b8:	d000      	beq.n	80005bc <cr95_read+0xc4>
 80005ba:	e10b      	b.n	80007d4 <cr95_read+0x2dc>
 80005bc:	1dfb      	adds	r3, r7, #7
 80005be:	781b      	ldrb	r3, [r3, #0]
 80005c0:	2b08      	cmp	r3, #8
 80005c2:	d000      	beq.n	80005c6 <cr95_read+0xce>
 80005c4:	e106      	b.n	80007d4 <cr95_read+0x2dc>
 80005c6:	2128      	movs	r1, #40	; 0x28
 80005c8:	187b      	adds	r3, r7, r1
 80005ca:	781a      	ldrb	r2, [r3, #0]
 80005cc:	187b      	adds	r3, r7, r1
 80005ce:	785b      	ldrb	r3, [r3, #1]
 80005d0:	4053      	eors	r3, r2
 80005d2:	b2da      	uxtb	r2, r3
 80005d4:	187b      	adds	r3, r7, r1
 80005d6:	789b      	ldrb	r3, [r3, #2]
 80005d8:	4053      	eors	r3, r2
 80005da:	b2da      	uxtb	r2, r3
 80005dc:	187b      	adds	r3, r7, r1
 80005de:	78db      	ldrb	r3, [r3, #3]
 80005e0:	4053      	eors	r3, r2
 80005e2:	b2da      	uxtb	r2, r3
 80005e4:	187b      	adds	r3, r7, r1
 80005e6:	791b      	ldrb	r3, [r3, #4]
 80005e8:	429a      	cmp	r2, r3
 80005ea:	d000      	beq.n	80005ee <cr95_read+0xf6>
 80005ec:	e0f2      	b.n	80007d4 <cr95_read+0x2dc>
    		printf("UID CL1 =");
 80005ee:	4b86      	ldr	r3, [pc, #536]	; (8000808 <cr95_read+0x310>)
 80005f0:	0018      	movs	r0, r3
 80005f2:	f003 fa4d 	bl	8003a90 <iprintf>

    		for (uint8_t i = 0; i < len; i++) printf(" %02X", data[i]);
 80005f6:	2346      	movs	r3, #70	; 0x46
 80005f8:	18fb      	adds	r3, r7, r3
 80005fa:	2200      	movs	r2, #0
 80005fc:	701a      	strb	r2, [r3, #0]
 80005fe:	e010      	b.n	8000622 <cr95_read+0x12a>
 8000600:	2446      	movs	r4, #70	; 0x46
 8000602:	193b      	adds	r3, r7, r4
 8000604:	781b      	ldrb	r3, [r3, #0]
 8000606:	2228      	movs	r2, #40	; 0x28
 8000608:	18ba      	adds	r2, r7, r2
 800060a:	5cd3      	ldrb	r3, [r2, r3]
 800060c:	001a      	movs	r2, r3
 800060e:	4b7c      	ldr	r3, [pc, #496]	; (8000800 <cr95_read+0x308>)
 8000610:	0011      	movs	r1, r2
 8000612:	0018      	movs	r0, r3
 8000614:	f003 fa3c 	bl	8003a90 <iprintf>
 8000618:	193b      	adds	r3, r7, r4
 800061a:	781a      	ldrb	r2, [r3, #0]
 800061c:	193b      	adds	r3, r7, r4
 800061e:	3201      	adds	r2, #1
 8000620:	701a      	strb	r2, [r3, #0]
 8000622:	1dfb      	adds	r3, r7, #7
 8000624:	781b      	ldrb	r3, [r3, #0]
 8000626:	2246      	movs	r2, #70	; 0x46
 8000628:	18ba      	adds	r2, r7, r2
 800062a:	7812      	ldrb	r2, [r2, #0]
 800062c:	429a      	cmp	r2, r3
 800062e:	d3e7      	bcc.n	8000600 <cr95_read+0x108>
    		printf("\n");
 8000630:	200a      	movs	r0, #10
 8000632:	f003 fa47 	bl	8003ac4 <putchar>


    		if (data[5] & 0x80) printf("Collision detected!\n");
 8000636:	2328      	movs	r3, #40	; 0x28
 8000638:	18fb      	adds	r3, r7, r3
 800063a:	795b      	ldrb	r3, [r3, #5]
 800063c:	b25b      	sxtb	r3, r3
 800063e:	2b00      	cmp	r3, #0
 8000640:	da03      	bge.n	800064a <cr95_read+0x152>
 8000642:	4b72      	ldr	r3, [pc, #456]	; (800080c <cr95_read+0x314>)
 8000644:	0018      	movs	r0, r3
 8000646:	f003 fab1 	bl	8003bac <puts>
    		if (data[0] == 0x88) {
 800064a:	2328      	movs	r3, #40	; 0x28
 800064c:	18fb      	adds	r3, r7, r3
 800064e:	781b      	ldrb	r3, [r3, #0]
 8000650:	2b88      	cmp	r3, #136	; 0x88
 8000652:	d000      	beq.n	8000656 <cr95_read+0x15e>
 8000654:	e09a      	b.n	800078c <cr95_read+0x294>
    			sprintf(uid, "%s %2X %2X %2X", uid, data[1], data[2], data[3]);
 8000656:	2628      	movs	r6, #40	; 0x28
 8000658:	19bb      	adds	r3, r7, r6
 800065a:	785b      	ldrb	r3, [r3, #1]
 800065c:	001d      	movs	r5, r3
 800065e:	19bb      	adds	r3, r7, r6
 8000660:	789b      	ldrb	r3, [r3, #2]
 8000662:	001c      	movs	r4, r3
 8000664:	19bb      	adds	r3, r7, r6
 8000666:	78db      	ldrb	r3, [r3, #3]
 8000668:	2008      	movs	r0, #8
 800066a:	183a      	adds	r2, r7, r0
 800066c:	4968      	ldr	r1, [pc, #416]	; (8000810 <cr95_read+0x318>)
 800066e:	1838      	adds	r0, r7, r0
 8000670:	9301      	str	r3, [sp, #4]
 8000672:	9400      	str	r4, [sp, #0]
 8000674:	002b      	movs	r3, r5
 8000676:	f003 faa3 	bl	8003bc0 <siprintf>

				cr95write(cmd_acl2, sizeof(cmd_acl2));
 800067a:	2330      	movs	r3, #48	; 0x30
 800067c:	18fb      	adds	r3, r7, r3
 800067e:	2105      	movs	r1, #5
 8000680:	0018      	movs	r0, r3
 8000682:	f7ff fdf1 	bl	8000268 <cr95write>
				if (cr95read(data, &len) == 0x80 && len == 9 && (data[0]^data[1]^data[2]^data[3]) == data[4]) {
 8000686:	1dfa      	adds	r2, r7, #7
 8000688:	19bb      	adds	r3, r7, r6
 800068a:	0011      	movs	r1, r2
 800068c:	0018      	movs	r0, r3
 800068e:	f7ff fe01 	bl	8000294 <cr95read>
 8000692:	0003      	movs	r3, r0
 8000694:	2b80      	cmp	r3, #128	; 0x80
 8000696:	d000      	beq.n	800069a <cr95_read+0x1a2>
 8000698:	e073      	b.n	8000782 <cr95_read+0x28a>
 800069a:	1dfb      	adds	r3, r7, #7
 800069c:	781b      	ldrb	r3, [r3, #0]
 800069e:	2b09      	cmp	r3, #9
 80006a0:	d16f      	bne.n	8000782 <cr95_read+0x28a>
 80006a2:	2128      	movs	r1, #40	; 0x28
 80006a4:	187b      	adds	r3, r7, r1
 80006a6:	781a      	ldrb	r2, [r3, #0]
 80006a8:	187b      	adds	r3, r7, r1
 80006aa:	785b      	ldrb	r3, [r3, #1]
 80006ac:	4053      	eors	r3, r2
 80006ae:	b2da      	uxtb	r2, r3
 80006b0:	187b      	adds	r3, r7, r1
 80006b2:	789b      	ldrb	r3, [r3, #2]
 80006b4:	4053      	eors	r3, r2
 80006b6:	b2da      	uxtb	r2, r3
 80006b8:	187b      	adds	r3, r7, r1
 80006ba:	78db      	ldrb	r3, [r3, #3]
 80006bc:	4053      	eors	r3, r2
 80006be:	b2da      	uxtb	r2, r3
 80006c0:	187b      	adds	r3, r7, r1
 80006c2:	791b      	ldrb	r3, [r3, #4]
 80006c4:	429a      	cmp	r2, r3
 80006c6:	d15c      	bne.n	8000782 <cr95_read+0x28a>
					printf("UID CL2 =");
 80006c8:	4b52      	ldr	r3, [pc, #328]	; (8000814 <cr95_read+0x31c>)
 80006ca:	0018      	movs	r0, r3
 80006cc:	f003 f9e0 	bl	8003a90 <iprintf>
					for (uint8_t i = 0; i < len; i++) printf(" %02X", data[i]);
 80006d0:	2345      	movs	r3, #69	; 0x45
 80006d2:	18fb      	adds	r3, r7, r3
 80006d4:	2200      	movs	r2, #0
 80006d6:	701a      	strb	r2, [r3, #0]
 80006d8:	e010      	b.n	80006fc <cr95_read+0x204>
 80006da:	2445      	movs	r4, #69	; 0x45
 80006dc:	193b      	adds	r3, r7, r4
 80006de:	781b      	ldrb	r3, [r3, #0]
 80006e0:	2228      	movs	r2, #40	; 0x28
 80006e2:	18ba      	adds	r2, r7, r2
 80006e4:	5cd3      	ldrb	r3, [r2, r3]
 80006e6:	001a      	movs	r2, r3
 80006e8:	4b45      	ldr	r3, [pc, #276]	; (8000800 <cr95_read+0x308>)
 80006ea:	0011      	movs	r1, r2
 80006ec:	0018      	movs	r0, r3
 80006ee:	f003 f9cf 	bl	8003a90 <iprintf>
 80006f2:	193b      	adds	r3, r7, r4
 80006f4:	781a      	ldrb	r2, [r3, #0]
 80006f6:	193b      	adds	r3, r7, r4
 80006f8:	3201      	adds	r2, #1
 80006fa:	701a      	strb	r2, [r3, #0]
 80006fc:	1dfb      	adds	r3, r7, #7
 80006fe:	781b      	ldrb	r3, [r3, #0]
 8000700:	2245      	movs	r2, #69	; 0x45
 8000702:	18ba      	adds	r2, r7, r2
 8000704:	7812      	ldrb	r2, [r2, #0]
 8000706:	429a      	cmp	r2, r3
 8000708:	d3e7      	bcc.n	80006da <cr95_read+0x1e2>
					printf("\n");
 800070a:	200a      	movs	r0, #10
 800070c:	f003 f9da 	bl	8003ac4 <putchar>

		    		if (data[5] & 0x80) printf("Collision detected!\n");
 8000710:	2328      	movs	r3, #40	; 0x28
 8000712:	18fb      	adds	r3, r7, r3
 8000714:	795b      	ldrb	r3, [r3, #5]
 8000716:	b25b      	sxtb	r3, r3
 8000718:	2b00      	cmp	r3, #0
 800071a:	da03      	bge.n	8000724 <cr95_read+0x22c>
 800071c:	4b3b      	ldr	r3, [pc, #236]	; (800080c <cr95_read+0x314>)
 800071e:	0018      	movs	r0, r3
 8000720:	f003 fa44 	bl	8003bac <puts>
		    		if (data[0] == 0x88) {
 8000724:	2328      	movs	r3, #40	; 0x28
 8000726:	18fb      	adds	r3, r7, r3
 8000728:	781b      	ldrb	r3, [r3, #0]
 800072a:	2b88      	cmp	r3, #136	; 0x88
 800072c:	d112      	bne.n	8000754 <cr95_read+0x25c>
		    			sprintf(uid, "%s %2X %2X %2X", uid, data[1], data[2], data[3]);
 800072e:	2228      	movs	r2, #40	; 0x28
 8000730:	18bb      	adds	r3, r7, r2
 8000732:	785b      	ldrb	r3, [r3, #1]
 8000734:	001d      	movs	r5, r3
 8000736:	18bb      	adds	r3, r7, r2
 8000738:	789b      	ldrb	r3, [r3, #2]
 800073a:	001c      	movs	r4, r3
 800073c:	18bb      	adds	r3, r7, r2
 800073e:	78db      	ldrb	r3, [r3, #3]
 8000740:	2008      	movs	r0, #8
 8000742:	183a      	adds	r2, r7, r0
 8000744:	4932      	ldr	r1, [pc, #200]	; (8000810 <cr95_read+0x318>)
 8000746:	1838      	adds	r0, r7, r0
 8000748:	9301      	str	r3, [sp, #4]
 800074a:	9400      	str	r4, [sp, #0]
 800074c:	002b      	movs	r3, r5
 800074e:	f003 fa37 	bl	8003bc0 <siprintf>
		    		if (data[0] == 0x88) {
 8000752:	e031      	b.n	80007b8 <cr95_read+0x2c0>
			    			sprintf(uid, "%s %2X %2X %2X %2X", uid, data[0], data[1], data[2], data[3]);
						} else {
							printf("UID CL3 error\n");
						} */
		    		} else {
		    			sprintf(uid, "%s %2X %2X %2X %2X", uid, data[0], data[1], data[2], data[3]);
 8000754:	2228      	movs	r2, #40	; 0x28
 8000756:	18bb      	adds	r3, r7, r2
 8000758:	781b      	ldrb	r3, [r3, #0]
 800075a:	001e      	movs	r6, r3
 800075c:	18bb      	adds	r3, r7, r2
 800075e:	785b      	ldrb	r3, [r3, #1]
 8000760:	001c      	movs	r4, r3
 8000762:	18bb      	adds	r3, r7, r2
 8000764:	789b      	ldrb	r3, [r3, #2]
 8000766:	001d      	movs	r5, r3
 8000768:	18bb      	adds	r3, r7, r2
 800076a:	78db      	ldrb	r3, [r3, #3]
 800076c:	2008      	movs	r0, #8
 800076e:	183a      	adds	r2, r7, r0
 8000770:	4929      	ldr	r1, [pc, #164]	; (8000818 <cr95_read+0x320>)
 8000772:	1838      	adds	r0, r7, r0
 8000774:	9302      	str	r3, [sp, #8]
 8000776:	9501      	str	r5, [sp, #4]
 8000778:	9400      	str	r4, [sp, #0]
 800077a:	0033      	movs	r3, r6
 800077c:	f003 fa20 	bl	8003bc0 <siprintf>
		    		if (data[0] == 0x88) {
 8000780:	e01a      	b.n	80007b8 <cr95_read+0x2c0>
		    		}
				} else {
					printf("UID CL2 error\n");
 8000782:	4b26      	ldr	r3, [pc, #152]	; (800081c <cr95_read+0x324>)
 8000784:	0018      	movs	r0, r3
 8000786:	f003 fa11 	bl	8003bac <puts>
 800078a:	e015      	b.n	80007b8 <cr95_read+0x2c0>
				}

    		} else {
    			sprintf(uid, "%s %2X %2X %2X %2X", uid, data[0], data[1], data[2], data[3]);
 800078c:	2228      	movs	r2, #40	; 0x28
 800078e:	18bb      	adds	r3, r7, r2
 8000790:	781b      	ldrb	r3, [r3, #0]
 8000792:	001e      	movs	r6, r3
 8000794:	18bb      	adds	r3, r7, r2
 8000796:	785b      	ldrb	r3, [r3, #1]
 8000798:	001c      	movs	r4, r3
 800079a:	18bb      	adds	r3, r7, r2
 800079c:	789b      	ldrb	r3, [r3, #2]
 800079e:	001d      	movs	r5, r3
 80007a0:	18bb      	adds	r3, r7, r2
 80007a2:	78db      	ldrb	r3, [r3, #3]
 80007a4:	2008      	movs	r0, #8
 80007a6:	183a      	adds	r2, r7, r0
 80007a8:	491b      	ldr	r1, [pc, #108]	; (8000818 <cr95_read+0x320>)
 80007aa:	1838      	adds	r0, r7, r0
 80007ac:	9302      	str	r3, [sp, #8]
 80007ae:	9501      	str	r5, [sp, #4]
 80007b0:	9400      	str	r4, [sp, #0]
 80007b2:	0033      	movs	r3, r6
 80007b4:	f003 fa04 	bl	8003bc0 <siprintf>
    		}


    		HAL_UART_Transmit(&huart2, (uint8_t*)(uid), strlen(uid), HAL_MAX_DELAY);
 80007b8:	2408      	movs	r4, #8
 80007ba:	193b      	adds	r3, r7, r4
 80007bc:	0018      	movs	r0, r3
 80007be:	f7ff fca3 	bl	8000108 <strlen>
 80007c2:	0003      	movs	r3, r0
 80007c4:	b29a      	uxth	r2, r3
 80007c6:	2301      	movs	r3, #1
 80007c8:	425b      	negs	r3, r3
 80007ca:	1939      	adds	r1, r7, r4
 80007cc:	4814      	ldr	r0, [pc, #80]	; (8000820 <cr95_read+0x328>)
 80007ce:	f002 fbc7 	bl	8002f60 <HAL_UART_Transmit>
    	}

	} else {
		printf("REQA error\n");
	}
}
 80007d2:	e008      	b.n	80007e6 <cr95_read+0x2ee>
    		printf("UID CL1 error\n");
 80007d4:	4b13      	ldr	r3, [pc, #76]	; (8000824 <cr95_read+0x32c>)
 80007d6:	0018      	movs	r0, r3
 80007d8:	f003 f9e8 	bl	8003bac <puts>
}
 80007dc:	e003      	b.n	80007e6 <cr95_read+0x2ee>
		printf("REQA error\n");
 80007de:	4b12      	ldr	r3, [pc, #72]	; (8000828 <cr95_read+0x330>)
 80007e0:	0018      	movs	r0, r3
 80007e2:	f003 f9e3 	bl	8003bac <puts>
}
 80007e6:	46c0      	nop			; (mov r8, r8)
 80007e8:	46bd      	mov	sp, r7
 80007ea:	b013      	add	sp, #76	; 0x4c
 80007ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007ee:	46c0      	nop			; (mov r8, r8)
 80007f0:	08004ff8 	.word	0x08004ff8
 80007f4:	08004ffc 	.word	0x08004ffc
 80007f8:	08005004 	.word	0x08005004
 80007fc:	08004f64 	.word	0x08004f64
 8000800:	08004f6c 	.word	0x08004f6c
 8000804:	08004f74 	.word	0x08004f74
 8000808:	08004f7c 	.word	0x08004f7c
 800080c:	08004f88 	.word	0x08004f88
 8000810:	08004f9c 	.word	0x08004f9c
 8000814:	08004fac 	.word	0x08004fac
 8000818:	08004fb8 	.word	0x08004fb8
 800081c:	08004fcc 	.word	0x08004fcc
 8000820:	200003dc 	.word	0x200003dc
 8000824:	08004fdc 	.word	0x08004fdc
 8000828:	08004fec 	.word	0x08004fec

0800082c <cr95_calibrate>:


static void cr95_calibrate(void)
{
 800082c:	b5b0      	push	{r4, r5, r7, lr}
 800082e:	b08a      	sub	sp, #40	; 0x28
 8000830:	af00      	add	r7, sp, #0
	uint8_t cmd_cal[] =  	    { 0x07, 0x0E, 0x03, 0xA1, 0x00, 0xF8, 0x01, 0x18, 0x00, 0x20, 0x60, 0x60, 0x00, 0x00, 0x3F, 0x01 };
 8000832:	2118      	movs	r1, #24
 8000834:	187b      	adds	r3, r7, r1
 8000836:	4ab7      	ldr	r2, [pc, #732]	; (8000b14 <cr95_calibrate+0x2e8>)
 8000838:	ca31      	ldmia	r2!, {r0, r4, r5}
 800083a:	c331      	stmia	r3!, {r0, r4, r5}
 800083c:	6812      	ldr	r2, [r2, #0]
 800083e:	601a      	str	r2, [r3, #0]

	uint8_t data[16];
	uint8_t len;

	cmd_cal[13] = 0x00;
 8000840:	187b      	adds	r3, r7, r1
 8000842:	2200      	movs	r2, #0
 8000844:	735a      	strb	r2, [r3, #13]
	cr95write(cmd_cal, sizeof(cmd_cal));
 8000846:	000c      	movs	r4, r1
 8000848:	187b      	adds	r3, r7, r1
 800084a:	2110      	movs	r1, #16
 800084c:	0018      	movs	r0, r3
 800084e:	f7ff fd0b 	bl	8000268 <cr95write>
	printf("CAL #0 0x%02x %c, result 0x%02x\n", cmd_cal[13], (cr95read(data, &len) == 0x00) ? 'y' : 'n', data[0]);
 8000852:	0021      	movs	r1, r4
 8000854:	187b      	adds	r3, r7, r1
 8000856:	7b5b      	ldrb	r3, [r3, #13]
 8000858:	001c      	movs	r4, r3
 800085a:	1dfa      	adds	r2, r7, #7
 800085c:	2308      	movs	r3, #8
 800085e:	18fb      	adds	r3, r7, r3
 8000860:	0011      	movs	r1, r2
 8000862:	0018      	movs	r0, r3
 8000864:	f7ff fd16 	bl	8000294 <cr95read>
 8000868:	1e03      	subs	r3, r0, #0
 800086a:	d101      	bne.n	8000870 <cr95_calibrate+0x44>
 800086c:	2279      	movs	r2, #121	; 0x79
 800086e:	e000      	b.n	8000872 <cr95_calibrate+0x46>
 8000870:	226e      	movs	r2, #110	; 0x6e
 8000872:	2508      	movs	r5, #8
 8000874:	197b      	adds	r3, r7, r5
 8000876:	781b      	ldrb	r3, [r3, #0]
 8000878:	48a7      	ldr	r0, [pc, #668]	; (8000b18 <cr95_calibrate+0x2ec>)
 800087a:	0021      	movs	r1, r4
 800087c:	f003 f908 	bl	8003a90 <iprintf>

	cmd_cal[13] = 0xFC;
 8000880:	2118      	movs	r1, #24
 8000882:	187b      	adds	r3, r7, r1
 8000884:	22fc      	movs	r2, #252	; 0xfc
 8000886:	735a      	strb	r2, [r3, #13]
	cr95write(cmd_cal, sizeof(cmd_cal));
 8000888:	000c      	movs	r4, r1
 800088a:	187b      	adds	r3, r7, r1
 800088c:	2110      	movs	r1, #16
 800088e:	0018      	movs	r0, r3
 8000890:	f7ff fcea 	bl	8000268 <cr95write>
	printf("CAL #1 0x%02x %c, result 0x%02x\n", cmd_cal[13], (cr95read(data, &len) == 0x00) ? 'y' : 'n', data[0]);
 8000894:	0021      	movs	r1, r4
 8000896:	187b      	adds	r3, r7, r1
 8000898:	7b5b      	ldrb	r3, [r3, #13]
 800089a:	001c      	movs	r4, r3
 800089c:	1dfa      	adds	r2, r7, #7
 800089e:	197b      	adds	r3, r7, r5
 80008a0:	0011      	movs	r1, r2
 80008a2:	0018      	movs	r0, r3
 80008a4:	f7ff fcf6 	bl	8000294 <cr95read>
 80008a8:	1e03      	subs	r3, r0, #0
 80008aa:	d101      	bne.n	80008b0 <cr95_calibrate+0x84>
 80008ac:	2279      	movs	r2, #121	; 0x79
 80008ae:	e000      	b.n	80008b2 <cr95_calibrate+0x86>
 80008b0:	226e      	movs	r2, #110	; 0x6e
 80008b2:	2508      	movs	r5, #8
 80008b4:	197b      	adds	r3, r7, r5
 80008b6:	781b      	ldrb	r3, [r3, #0]
 80008b8:	4898      	ldr	r0, [pc, #608]	; (8000b1c <cr95_calibrate+0x2f0>)
 80008ba:	0021      	movs	r1, r4
 80008bc:	f003 f8e8 	bl	8003a90 <iprintf>

	cmd_cal[13] -= 0x80;
 80008c0:	2118      	movs	r1, #24
 80008c2:	187b      	adds	r3, r7, r1
 80008c4:	7b5b      	ldrb	r3, [r3, #13]
 80008c6:	3b80      	subs	r3, #128	; 0x80
 80008c8:	b2da      	uxtb	r2, r3
 80008ca:	187b      	adds	r3, r7, r1
 80008cc:	735a      	strb	r2, [r3, #13]
	cr95write(cmd_cal, sizeof(cmd_cal));
 80008ce:	000c      	movs	r4, r1
 80008d0:	187b      	adds	r3, r7, r1
 80008d2:	2110      	movs	r1, #16
 80008d4:	0018      	movs	r0, r3
 80008d6:	f7ff fcc7 	bl	8000268 <cr95write>
	printf("CAL #2 0x%02x %c, result 0x%02x\n", cmd_cal[13], (cr95read(data, &len) == 0x00) ? 'y' : 'n', data[0]);
 80008da:	0021      	movs	r1, r4
 80008dc:	187b      	adds	r3, r7, r1
 80008de:	7b5b      	ldrb	r3, [r3, #13]
 80008e0:	001c      	movs	r4, r3
 80008e2:	1dfa      	adds	r2, r7, #7
 80008e4:	197b      	adds	r3, r7, r5
 80008e6:	0011      	movs	r1, r2
 80008e8:	0018      	movs	r0, r3
 80008ea:	f7ff fcd3 	bl	8000294 <cr95read>
 80008ee:	1e03      	subs	r3, r0, #0
 80008f0:	d101      	bne.n	80008f6 <cr95_calibrate+0xca>
 80008f2:	2279      	movs	r2, #121	; 0x79
 80008f4:	e000      	b.n	80008f8 <cr95_calibrate+0xcc>
 80008f6:	226e      	movs	r2, #110	; 0x6e
 80008f8:	2508      	movs	r5, #8
 80008fa:	197b      	adds	r3, r7, r5
 80008fc:	781b      	ldrb	r3, [r3, #0]
 80008fe:	4888      	ldr	r0, [pc, #544]	; (8000b20 <cr95_calibrate+0x2f4>)
 8000900:	0021      	movs	r1, r4
 8000902:	f003 f8c5 	bl	8003a90 <iprintf>

	if (data[0] == 0x01) cmd_cal[13] -= 0x40; else cmd_cal[13] += 0x40;
 8000906:	197b      	adds	r3, r7, r5
 8000908:	781b      	ldrb	r3, [r3, #0]
 800090a:	2b01      	cmp	r3, #1
 800090c:	d107      	bne.n	800091e <cr95_calibrate+0xf2>
 800090e:	2118      	movs	r1, #24
 8000910:	187b      	adds	r3, r7, r1
 8000912:	7b5b      	ldrb	r3, [r3, #13]
 8000914:	3b40      	subs	r3, #64	; 0x40
 8000916:	b2da      	uxtb	r2, r3
 8000918:	187b      	adds	r3, r7, r1
 800091a:	735a      	strb	r2, [r3, #13]
 800091c:	e006      	b.n	800092c <cr95_calibrate+0x100>
 800091e:	2118      	movs	r1, #24
 8000920:	187b      	adds	r3, r7, r1
 8000922:	7b5b      	ldrb	r3, [r3, #13]
 8000924:	3340      	adds	r3, #64	; 0x40
 8000926:	b2da      	uxtb	r2, r3
 8000928:	187b      	adds	r3, r7, r1
 800092a:	735a      	strb	r2, [r3, #13]
	cr95write(cmd_cal, sizeof(cmd_cal));
 800092c:	2418      	movs	r4, #24
 800092e:	193b      	adds	r3, r7, r4
 8000930:	2110      	movs	r1, #16
 8000932:	0018      	movs	r0, r3
 8000934:	f7ff fc98 	bl	8000268 <cr95write>
	printf("CAL #3 0x%02x %c, result 0x%02x\n", cmd_cal[13], (cr95read(data, &len) == 0x00) ? 'y' : 'n', data[0]);
 8000938:	193b      	adds	r3, r7, r4
 800093a:	7b5b      	ldrb	r3, [r3, #13]
 800093c:	001c      	movs	r4, r3
 800093e:	1dfa      	adds	r2, r7, #7
 8000940:	2308      	movs	r3, #8
 8000942:	18fb      	adds	r3, r7, r3
 8000944:	0011      	movs	r1, r2
 8000946:	0018      	movs	r0, r3
 8000948:	f7ff fca4 	bl	8000294 <cr95read>
 800094c:	1e03      	subs	r3, r0, #0
 800094e:	d101      	bne.n	8000954 <cr95_calibrate+0x128>
 8000950:	2279      	movs	r2, #121	; 0x79
 8000952:	e000      	b.n	8000956 <cr95_calibrate+0x12a>
 8000954:	226e      	movs	r2, #110	; 0x6e
 8000956:	2508      	movs	r5, #8
 8000958:	197b      	adds	r3, r7, r5
 800095a:	781b      	ldrb	r3, [r3, #0]
 800095c:	4871      	ldr	r0, [pc, #452]	; (8000b24 <cr95_calibrate+0x2f8>)
 800095e:	0021      	movs	r1, r4
 8000960:	f003 f896 	bl	8003a90 <iprintf>

	if (data[0] == 0x01) cmd_cal[13] -= 0x20; else cmd_cal[13] += 0x20;
 8000964:	197b      	adds	r3, r7, r5
 8000966:	781b      	ldrb	r3, [r3, #0]
 8000968:	2b01      	cmp	r3, #1
 800096a:	d107      	bne.n	800097c <cr95_calibrate+0x150>
 800096c:	2118      	movs	r1, #24
 800096e:	187b      	adds	r3, r7, r1
 8000970:	7b5b      	ldrb	r3, [r3, #13]
 8000972:	3b20      	subs	r3, #32
 8000974:	b2da      	uxtb	r2, r3
 8000976:	187b      	adds	r3, r7, r1
 8000978:	735a      	strb	r2, [r3, #13]
 800097a:	e006      	b.n	800098a <cr95_calibrate+0x15e>
 800097c:	2118      	movs	r1, #24
 800097e:	187b      	adds	r3, r7, r1
 8000980:	7b5b      	ldrb	r3, [r3, #13]
 8000982:	3320      	adds	r3, #32
 8000984:	b2da      	uxtb	r2, r3
 8000986:	187b      	adds	r3, r7, r1
 8000988:	735a      	strb	r2, [r3, #13]
	cr95write(cmd_cal, sizeof(cmd_cal));
 800098a:	2418      	movs	r4, #24
 800098c:	193b      	adds	r3, r7, r4
 800098e:	2110      	movs	r1, #16
 8000990:	0018      	movs	r0, r3
 8000992:	f7ff fc69 	bl	8000268 <cr95write>
	printf("CAL #4 0x%02x %c, result 0x%02x\n", cmd_cal[13], (cr95read(data, &len) == 0x00) ? 'y' : 'n', data[0]);
 8000996:	193b      	adds	r3, r7, r4
 8000998:	7b5b      	ldrb	r3, [r3, #13]
 800099a:	001c      	movs	r4, r3
 800099c:	1dfa      	adds	r2, r7, #7
 800099e:	2308      	movs	r3, #8
 80009a0:	18fb      	adds	r3, r7, r3
 80009a2:	0011      	movs	r1, r2
 80009a4:	0018      	movs	r0, r3
 80009a6:	f7ff fc75 	bl	8000294 <cr95read>
 80009aa:	1e03      	subs	r3, r0, #0
 80009ac:	d101      	bne.n	80009b2 <cr95_calibrate+0x186>
 80009ae:	2279      	movs	r2, #121	; 0x79
 80009b0:	e000      	b.n	80009b4 <cr95_calibrate+0x188>
 80009b2:	226e      	movs	r2, #110	; 0x6e
 80009b4:	2508      	movs	r5, #8
 80009b6:	197b      	adds	r3, r7, r5
 80009b8:	781b      	ldrb	r3, [r3, #0]
 80009ba:	485b      	ldr	r0, [pc, #364]	; (8000b28 <cr95_calibrate+0x2fc>)
 80009bc:	0021      	movs	r1, r4
 80009be:	f003 f867 	bl	8003a90 <iprintf>

	if (data[0] == 0x01) cmd_cal[13] -= 0x10; else cmd_cal[13] += 0x10;
 80009c2:	197b      	adds	r3, r7, r5
 80009c4:	781b      	ldrb	r3, [r3, #0]
 80009c6:	2b01      	cmp	r3, #1
 80009c8:	d107      	bne.n	80009da <cr95_calibrate+0x1ae>
 80009ca:	2118      	movs	r1, #24
 80009cc:	187b      	adds	r3, r7, r1
 80009ce:	7b5b      	ldrb	r3, [r3, #13]
 80009d0:	3b10      	subs	r3, #16
 80009d2:	b2da      	uxtb	r2, r3
 80009d4:	187b      	adds	r3, r7, r1
 80009d6:	735a      	strb	r2, [r3, #13]
 80009d8:	e006      	b.n	80009e8 <cr95_calibrate+0x1bc>
 80009da:	2118      	movs	r1, #24
 80009dc:	187b      	adds	r3, r7, r1
 80009de:	7b5b      	ldrb	r3, [r3, #13]
 80009e0:	3310      	adds	r3, #16
 80009e2:	b2da      	uxtb	r2, r3
 80009e4:	187b      	adds	r3, r7, r1
 80009e6:	735a      	strb	r2, [r3, #13]
	cr95write(cmd_cal, sizeof(cmd_cal));
 80009e8:	2418      	movs	r4, #24
 80009ea:	193b      	adds	r3, r7, r4
 80009ec:	2110      	movs	r1, #16
 80009ee:	0018      	movs	r0, r3
 80009f0:	f7ff fc3a 	bl	8000268 <cr95write>
	printf("CAL #5 0x%02x %c, result 0x%02x\n", cmd_cal[13], (cr95read(data, &len) == 0x00) ? 'y' : 'n', data[0]);
 80009f4:	193b      	adds	r3, r7, r4
 80009f6:	7b5b      	ldrb	r3, [r3, #13]
 80009f8:	001c      	movs	r4, r3
 80009fa:	1dfa      	adds	r2, r7, #7
 80009fc:	2308      	movs	r3, #8
 80009fe:	18fb      	adds	r3, r7, r3
 8000a00:	0011      	movs	r1, r2
 8000a02:	0018      	movs	r0, r3
 8000a04:	f7ff fc46 	bl	8000294 <cr95read>
 8000a08:	1e03      	subs	r3, r0, #0
 8000a0a:	d101      	bne.n	8000a10 <cr95_calibrate+0x1e4>
 8000a0c:	2279      	movs	r2, #121	; 0x79
 8000a0e:	e000      	b.n	8000a12 <cr95_calibrate+0x1e6>
 8000a10:	226e      	movs	r2, #110	; 0x6e
 8000a12:	2508      	movs	r5, #8
 8000a14:	197b      	adds	r3, r7, r5
 8000a16:	781b      	ldrb	r3, [r3, #0]
 8000a18:	4844      	ldr	r0, [pc, #272]	; (8000b2c <cr95_calibrate+0x300>)
 8000a1a:	0021      	movs	r1, r4
 8000a1c:	f003 f838 	bl	8003a90 <iprintf>

	if (data[0] == 0x01) cmd_cal[13] -= 0x08; else cmd_cal[13] += 0x08;
 8000a20:	197b      	adds	r3, r7, r5
 8000a22:	781b      	ldrb	r3, [r3, #0]
 8000a24:	2b01      	cmp	r3, #1
 8000a26:	d107      	bne.n	8000a38 <cr95_calibrate+0x20c>
 8000a28:	2118      	movs	r1, #24
 8000a2a:	187b      	adds	r3, r7, r1
 8000a2c:	7b5b      	ldrb	r3, [r3, #13]
 8000a2e:	3b08      	subs	r3, #8
 8000a30:	b2da      	uxtb	r2, r3
 8000a32:	187b      	adds	r3, r7, r1
 8000a34:	735a      	strb	r2, [r3, #13]
 8000a36:	e006      	b.n	8000a46 <cr95_calibrate+0x21a>
 8000a38:	2118      	movs	r1, #24
 8000a3a:	187b      	adds	r3, r7, r1
 8000a3c:	7b5b      	ldrb	r3, [r3, #13]
 8000a3e:	3308      	adds	r3, #8
 8000a40:	b2da      	uxtb	r2, r3
 8000a42:	187b      	adds	r3, r7, r1
 8000a44:	735a      	strb	r2, [r3, #13]
	cr95write(cmd_cal, sizeof(cmd_cal));
 8000a46:	2418      	movs	r4, #24
 8000a48:	193b      	adds	r3, r7, r4
 8000a4a:	2110      	movs	r1, #16
 8000a4c:	0018      	movs	r0, r3
 8000a4e:	f7ff fc0b 	bl	8000268 <cr95write>
	printf("CAL #6 0x%02x %c, result 0x%02x\n", cmd_cal[13], (cr95read(data, &len) == 0x00) ? 'y' : 'n', data[0]);
 8000a52:	193b      	adds	r3, r7, r4
 8000a54:	7b5b      	ldrb	r3, [r3, #13]
 8000a56:	001c      	movs	r4, r3
 8000a58:	1dfa      	adds	r2, r7, #7
 8000a5a:	2308      	movs	r3, #8
 8000a5c:	18fb      	adds	r3, r7, r3
 8000a5e:	0011      	movs	r1, r2
 8000a60:	0018      	movs	r0, r3
 8000a62:	f7ff fc17 	bl	8000294 <cr95read>
 8000a66:	1e03      	subs	r3, r0, #0
 8000a68:	d101      	bne.n	8000a6e <cr95_calibrate+0x242>
 8000a6a:	2279      	movs	r2, #121	; 0x79
 8000a6c:	e000      	b.n	8000a70 <cr95_calibrate+0x244>
 8000a6e:	226e      	movs	r2, #110	; 0x6e
 8000a70:	2508      	movs	r5, #8
 8000a72:	197b      	adds	r3, r7, r5
 8000a74:	781b      	ldrb	r3, [r3, #0]
 8000a76:	482e      	ldr	r0, [pc, #184]	; (8000b30 <cr95_calibrate+0x304>)
 8000a78:	0021      	movs	r1, r4
 8000a7a:	f003 f809 	bl	8003a90 <iprintf>

	if (data[0] == 0x01) cmd_cal[13] -= 0x04; else cmd_cal[13] += 0x04;
 8000a7e:	197b      	adds	r3, r7, r5
 8000a80:	781b      	ldrb	r3, [r3, #0]
 8000a82:	2b01      	cmp	r3, #1
 8000a84:	d107      	bne.n	8000a96 <cr95_calibrate+0x26a>
 8000a86:	2118      	movs	r1, #24
 8000a88:	187b      	adds	r3, r7, r1
 8000a8a:	7b5b      	ldrb	r3, [r3, #13]
 8000a8c:	3b04      	subs	r3, #4
 8000a8e:	b2da      	uxtb	r2, r3
 8000a90:	187b      	adds	r3, r7, r1
 8000a92:	735a      	strb	r2, [r3, #13]
 8000a94:	e006      	b.n	8000aa4 <cr95_calibrate+0x278>
 8000a96:	2118      	movs	r1, #24
 8000a98:	187b      	adds	r3, r7, r1
 8000a9a:	7b5b      	ldrb	r3, [r3, #13]
 8000a9c:	3304      	adds	r3, #4
 8000a9e:	b2da      	uxtb	r2, r3
 8000aa0:	187b      	adds	r3, r7, r1
 8000aa2:	735a      	strb	r2, [r3, #13]
	cr95write(cmd_cal, sizeof(cmd_cal));
 8000aa4:	2418      	movs	r4, #24
 8000aa6:	193b      	adds	r3, r7, r4
 8000aa8:	2110      	movs	r1, #16
 8000aaa:	0018      	movs	r0, r3
 8000aac:	f7ff fbdc 	bl	8000268 <cr95write>
	printf("CAL #7 0x%02x %c, result 0x%02x\n", cmd_cal[13], (cr95read(data, &len) == 0x00) ? 'y' : 'n', data[0]);
 8000ab0:	193b      	adds	r3, r7, r4
 8000ab2:	7b5b      	ldrb	r3, [r3, #13]
 8000ab4:	001c      	movs	r4, r3
 8000ab6:	1dfa      	adds	r2, r7, #7
 8000ab8:	2308      	movs	r3, #8
 8000aba:	18fb      	adds	r3, r7, r3
 8000abc:	0011      	movs	r1, r2
 8000abe:	0018      	movs	r0, r3
 8000ac0:	f7ff fbe8 	bl	8000294 <cr95read>
 8000ac4:	1e03      	subs	r3, r0, #0
 8000ac6:	d101      	bne.n	8000acc <cr95_calibrate+0x2a0>
 8000ac8:	2279      	movs	r2, #121	; 0x79
 8000aca:	e000      	b.n	8000ace <cr95_calibrate+0x2a2>
 8000acc:	226e      	movs	r2, #110	; 0x6e
 8000ace:	2508      	movs	r5, #8
 8000ad0:	197b      	adds	r3, r7, r5
 8000ad2:	781b      	ldrb	r3, [r3, #0]
 8000ad4:	4817      	ldr	r0, [pc, #92]	; (8000b34 <cr95_calibrate+0x308>)
 8000ad6:	0021      	movs	r1, r4
 8000ad8:	f002 ffda 	bl	8003a90 <iprintf>

	if (data[0] == 0x01) cmd_cal[13] -= 0x04;
 8000adc:	197b      	adds	r3, r7, r5
 8000ade:	781b      	ldrb	r3, [r3, #0]
 8000ae0:	2b01      	cmp	r3, #1
 8000ae2:	d106      	bne.n	8000af2 <cr95_calibrate+0x2c6>
 8000ae4:	2118      	movs	r1, #24
 8000ae6:	187b      	adds	r3, r7, r1
 8000ae8:	7b5b      	ldrb	r3, [r3, #13]
 8000aea:	3b04      	subs	r3, #4
 8000aec:	b2da      	uxtb	r2, r3
 8000aee:	187b      	adds	r3, r7, r1
 8000af0:	735a      	strb	r2, [r3, #13]
	DacDataRef = cmd_cal[13];
 8000af2:	2318      	movs	r3, #24
 8000af4:	18fb      	adds	r3, r7, r3
 8000af6:	7b5a      	ldrb	r2, [r3, #13]
 8000af8:	4b0f      	ldr	r3, [pc, #60]	; (8000b38 <cr95_calibrate+0x30c>)
 8000afa:	701a      	strb	r2, [r3, #0]
	printf("CAL finished, DacDataRef=0x%02x\n", DacDataRef);
 8000afc:	4b0e      	ldr	r3, [pc, #56]	; (8000b38 <cr95_calibrate+0x30c>)
 8000afe:	781b      	ldrb	r3, [r3, #0]
 8000b00:	001a      	movs	r2, r3
 8000b02:	4b0e      	ldr	r3, [pc, #56]	; (8000b3c <cr95_calibrate+0x310>)
 8000b04:	0011      	movs	r1, r2
 8000b06:	0018      	movs	r0, r3
 8000b08:	f002 ffc2 	bl	8003a90 <iprintf>
}
 8000b0c:	46c0      	nop			; (mov r8, r8)
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	b00a      	add	sp, #40	; 0x28
 8000b12:	bdb0      	pop	{r4, r5, r7, pc}
 8000b14:	08005150 	.word	0x08005150
 8000b18:	0800500c 	.word	0x0800500c
 8000b1c:	08005030 	.word	0x08005030
 8000b20:	08005054 	.word	0x08005054
 8000b24:	08005078 	.word	0x08005078
 8000b28:	0800509c 	.word	0x0800509c
 8000b2c:	080050c0 	.word	0x080050c0
 8000b30:	080050e4 	.word	0x080050e4
 8000b34:	08005108 	.word	0x08005108
 8000b38:	20000282 	.word	0x20000282
 8000b3c:	0800512c 	.word	0x0800512c

08000b40 <cr95_idle>:

static void cr95_idle(uint8_t mode)
{
 8000b40:	b590      	push	{r4, r7, lr}
 8000b42:	b087      	sub	sp, #28
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	0002      	movs	r2, r0
 8000b48:	1dfb      	adds	r3, r7, #7
 8000b4a:	701a      	strb	r2, [r3, #0]
	uint8_t cmd_idle[] =  		{ 0x07, 0x0E, 0x0A, 0x21, 0x00, 0x79, 0x01, 0x18, 0x00, 0x20, 0x60, 0x60, 0x00, 0x00, 0x3F, 0x08 };
 8000b4c:	2308      	movs	r3, #8
 8000b4e:	18fb      	adds	r3, r7, r3
 8000b50:	4a15      	ldr	r2, [pc, #84]	; (8000ba8 <cr95_idle+0x68>)
 8000b52:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000b54:	c313      	stmia	r3!, {r0, r1, r4}
 8000b56:	6812      	ldr	r2, [r2, #0]
 8000b58:	601a      	str	r2, [r3, #0]

	if (mode == 1) cmd_idle[2] = 0x08; // LowOnIRQ
 8000b5a:	1dfb      	adds	r3, r7, #7
 8000b5c:	781b      	ldrb	r3, [r3, #0]
 8000b5e:	2b01      	cmp	r3, #1
 8000b60:	d104      	bne.n	8000b6c <cr95_idle+0x2c>
 8000b62:	2308      	movs	r3, #8
 8000b64:	18fb      	adds	r3, r7, r3
 8000b66:	2208      	movs	r2, #8
 8000b68:	709a      	strb	r2, [r3, #2]
 8000b6a:	e003      	b.n	8000b74 <cr95_idle+0x34>
	else cmd_idle[2] = 0x0A; // TagDetect+LowOnIRQ
 8000b6c:	2308      	movs	r3, #8
 8000b6e:	18fb      	adds	r3, r7, r3
 8000b70:	220a      	movs	r2, #10
 8000b72:	709a      	strb	r2, [r3, #2]

	cmd_idle[12] = DacDataRef - 8;
 8000b74:	4b0d      	ldr	r3, [pc, #52]	; (8000bac <cr95_idle+0x6c>)
 8000b76:	781b      	ldrb	r3, [r3, #0]
 8000b78:	3b08      	subs	r3, #8
 8000b7a:	b2da      	uxtb	r2, r3
 8000b7c:	2108      	movs	r1, #8
 8000b7e:	187b      	adds	r3, r7, r1
 8000b80:	731a      	strb	r2, [r3, #12]
	cmd_idle[13] = DacDataRef + 8;
 8000b82:	4b0a      	ldr	r3, [pc, #40]	; (8000bac <cr95_idle+0x6c>)
 8000b84:	781b      	ldrb	r3, [r3, #0]
 8000b86:	3308      	adds	r3, #8
 8000b88:	b2da      	uxtb	r2, r3
 8000b8a:	187b      	adds	r3, r7, r1
 8000b8c:	735a      	strb	r2, [r3, #13]
	cr95write(cmd_idle, sizeof(cmd_idle));
 8000b8e:	187b      	adds	r3, r7, r1
 8000b90:	2110      	movs	r1, #16
 8000b92:	0018      	movs	r0, r3
 8000b94:	f7ff fb68 	bl	8000268 <cr95write>
	printf("IDLE sent\n");
 8000b98:	4b05      	ldr	r3, [pc, #20]	; (8000bb0 <cr95_idle+0x70>)
 8000b9a:	0018      	movs	r0, r3
 8000b9c:	f003 f806 	bl	8003bac <puts>
}
 8000ba0:	46c0      	nop			; (mov r8, r8)
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	b007      	add	sp, #28
 8000ba6:	bd90      	pop	{r4, r7, pc}
 8000ba8:	0800516c 	.word	0x0800516c
 8000bac:	20000282 	.word	0x20000282
 8000bb0:	08005160 	.word	0x08005160

08000bb4 <uart_process_command>:

static void uart_process_command(char *cmd)
{
 8000bb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000bb6:	b08d      	sub	sp, #52	; 0x34
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
    char *token;
    token = strtok(cmd, " ");
 8000bbc:	4abf      	ldr	r2, [pc, #764]	; (8000ebc <uart_process_command+0x308>)
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	0011      	movs	r1, r2
 8000bc2:	0018      	movs	r0, r3
 8000bc4:	f003 f83a 	bl	8003c3c <strtok>
 8000bc8:	0003      	movs	r3, r0
 8000bca:	62bb      	str	r3, [r7, #40]	; 0x28
	uint8_t data[16];
	uint8_t len;

	const uint8_t cmd_echo[] =  { 0x55 };
 8000bcc:	2310      	movs	r3, #16
 8000bce:	18fb      	adds	r3, r7, r3
 8000bd0:	2255      	movs	r2, #85	; 0x55
 8000bd2:	701a      	strb	r2, [r3, #0]
	const uint8_t cmd_idn[] =   { 0x01, 0x00 };
 8000bd4:	210c      	movs	r1, #12
 8000bd6:	187b      	adds	r3, r7, r1
 8000bd8:	2201      	movs	r2, #1
 8000bda:	701a      	strb	r2, [r3, #0]
 8000bdc:	187b      	adds	r3, r7, r1
 8000bde:	2200      	movs	r2, #0
 8000be0:	705a      	strb	r2, [r3, #1]

    if (strcasecmp(token, "HELLO") == 0) {
 8000be2:	4ab7      	ldr	r2, [pc, #732]	; (8000ec0 <uart_process_command+0x30c>)
 8000be4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000be6:	0011      	movs	r1, r2
 8000be8:	0018      	movs	r0, r3
 8000bea:	f003 f809 	bl	8003c00 <strcasecmp>
 8000bee:	1e03      	subs	r3, r0, #0
 8000bf0:	d104      	bne.n	8000bfc <uart_process_command+0x48>
        printf("Komunikace OK\n");
 8000bf2:	4bb4      	ldr	r3, [pc, #720]	; (8000ec4 <uart_process_command+0x310>)
 8000bf4:	0018      	movs	r0, r3
 8000bf6:	f002 ffd9 	bl	8003bac <puts>
    	} while (uart_rx_read_ptr == uart_rx_write_ptr);
    }
    else {
        printf("Unknown command\n");
    }
}
 8000bfa:	e15a      	b.n	8000eb2 <uart_process_command+0x2fe>
    else if (strcasecmp(token, "ON") == 0) {
 8000bfc:	4ab2      	ldr	r2, [pc, #712]	; (8000ec8 <uart_process_command+0x314>)
 8000bfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c00:	0011      	movs	r1, r2
 8000c02:	0018      	movs	r0, r3
 8000c04:	f002 fffc 	bl	8003c00 <strcasecmp>
 8000c08:	1e03      	subs	r3, r0, #0
 8000c0a:	d125      	bne.n	8000c58 <uart_process_command+0xa4>
    	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8000c0c:	2380      	movs	r3, #128	; 0x80
 8000c0e:	0059      	lsls	r1, r3, #1
 8000c10:	2390      	movs	r3, #144	; 0x90
 8000c12:	05db      	lsls	r3, r3, #23
 8000c14:	2201      	movs	r2, #1
 8000c16:	0018      	movs	r0, r3
 8000c18:	f001 fbbe 	bl	8002398 <HAL_GPIO_WritePin>
    	MX_USART1_UART_Init();
 8000c1c:	f000 fac8 	bl	80011b0 <MX_USART1_UART_Init>
        HAL_UART_Receive_DMA(&huart1, nfc_rx_buf, RX_BUFFER_LEN);
 8000c20:	49aa      	ldr	r1, [pc, #680]	; (8000ecc <uart_process_command+0x318>)
 8000c22:	4bab      	ldr	r3, [pc, #684]	; (8000ed0 <uart_process_command+0x31c>)
 8000c24:	2240      	movs	r2, #64	; 0x40
 8000c26:	0018      	movs	r0, r3
 8000c28:	f002 fa42 	bl	80030b0 <HAL_UART_Receive_DMA>
    	HAL_Delay(5);
 8000c2c:	2005      	movs	r0, #5
 8000c2e:	f000 fe51 	bl	80018d4 <HAL_Delay>
    	printf("Enabled\n");
 8000c32:	4ba8      	ldr	r3, [pc, #672]	; (8000ed4 <uart_process_command+0x320>)
 8000c34:	0018      	movs	r0, r3
 8000c36:	f002 ffb9 	bl	8003bac <puts>
        nfc_rx_read_ptr = nfc_rx_write_ptr;
 8000c3a:	4ba7      	ldr	r3, [pc, #668]	; (8000ed8 <uart_process_command+0x324>)
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	685b      	ldr	r3, [r3, #4]
 8000c40:	b29b      	uxth	r3, r3
 8000c42:	2240      	movs	r2, #64	; 0x40
 8000c44:	1ad3      	subs	r3, r2, r3
 8000c46:	b29a      	uxth	r2, r3
 8000c48:	4ba4      	ldr	r3, [pc, #656]	; (8000edc <uart_process_command+0x328>)
 8000c4a:	801a      	strh	r2, [r3, #0]
    	cr95_wakeup();
 8000c4c:	f7ff fc3e 	bl	80004cc <cr95_wakeup>
    	nfc_ready = true;
 8000c50:	4ba3      	ldr	r3, [pc, #652]	; (8000ee0 <uart_process_command+0x32c>)
 8000c52:	2201      	movs	r2, #1
 8000c54:	701a      	strb	r2, [r3, #0]
}
 8000c56:	e12c      	b.n	8000eb2 <uart_process_command+0x2fe>
    else if (strcasecmp(token, "OFF") == 0) {
 8000c58:	4aa2      	ldr	r2, [pc, #648]	; (8000ee4 <uart_process_command+0x330>)
 8000c5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c5c:	0011      	movs	r1, r2
 8000c5e:	0018      	movs	r0, r3
 8000c60:	f002 ffce 	bl	8003c00 <strcasecmp>
 8000c64:	1e03      	subs	r3, r0, #0
 8000c66:	d117      	bne.n	8000c98 <uart_process_command+0xe4>
    	nfc_ready = false;
 8000c68:	4b9d      	ldr	r3, [pc, #628]	; (8000ee0 <uart_process_command+0x32c>)
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	701a      	strb	r2, [r3, #0]
        HAL_UART_AbortReceive(&huart1);
 8000c6e:	4b98      	ldr	r3, [pc, #608]	; (8000ed0 <uart_process_command+0x31c>)
 8000c70:	0018      	movs	r0, r3
 8000c72:	f002 fab5 	bl	80031e0 <HAL_UART_AbortReceive>
    	HAL_UART_DeInit(&huart1);
 8000c76:	4b96      	ldr	r3, [pc, #600]	; (8000ed0 <uart_process_command+0x31c>)
 8000c78:	0018      	movs	r0, r3
 8000c7a:	f002 f93b 	bl	8002ef4 <HAL_UART_DeInit>
    	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8000c7e:	2380      	movs	r3, #128	; 0x80
 8000c80:	0059      	lsls	r1, r3, #1
 8000c82:	2390      	movs	r3, #144	; 0x90
 8000c84:	05db      	lsls	r3, r3, #23
 8000c86:	2200      	movs	r2, #0
 8000c88:	0018      	movs	r0, r3
 8000c8a:	f001 fb85 	bl	8002398 <HAL_GPIO_WritePin>
    	printf("Disabled\n");
 8000c8e:	4b96      	ldr	r3, [pc, #600]	; (8000ee8 <uart_process_command+0x334>)
 8000c90:	0018      	movs	r0, r3
 8000c92:	f002 ff8b 	bl	8003bac <puts>
}
 8000c96:	e10c      	b.n	8000eb2 <uart_process_command+0x2fe>
    else if (strcasecmp(token, "ECHO") == 0) {
 8000c98:	4a94      	ldr	r2, [pc, #592]	; (8000eec <uart_process_command+0x338>)
 8000c9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c9c:	0011      	movs	r1, r2
 8000c9e:	0018      	movs	r0, r3
 8000ca0:	f002 ffae 	bl	8003c00 <strcasecmp>
 8000ca4:	1e03      	subs	r3, r0, #0
 8000ca6:	d11c      	bne.n	8000ce2 <uart_process_command+0x12e>
    	cr95write(cmd_echo, sizeof(cmd_echo));
 8000ca8:	2310      	movs	r3, #16
 8000caa:	18fb      	adds	r3, r7, r3
 8000cac:	2101      	movs	r1, #1
 8000cae:	0018      	movs	r0, r3
 8000cb0:	f7ff fada 	bl	8000268 <cr95write>
    	uint8_t resp = cr95read(NULL, NULL);
 8000cb4:	2525      	movs	r5, #37	; 0x25
 8000cb6:	197c      	adds	r4, r7, r5
 8000cb8:	2100      	movs	r1, #0
 8000cba:	2000      	movs	r0, #0
 8000cbc:	f7ff faea 	bl	8000294 <cr95read>
 8000cc0:	0003      	movs	r3, r0
 8000cc2:	7023      	strb	r3, [r4, #0]
    	printf("ECHO %s %02X\n", (resp == 0x55) ? "yes" : "no", resp);
 8000cc4:	197b      	adds	r3, r7, r5
 8000cc6:	781b      	ldrb	r3, [r3, #0]
 8000cc8:	2b55      	cmp	r3, #85	; 0x55
 8000cca:	d101      	bne.n	8000cd0 <uart_process_command+0x11c>
 8000ccc:	4b88      	ldr	r3, [pc, #544]	; (8000ef0 <uart_process_command+0x33c>)
 8000cce:	e000      	b.n	8000cd2 <uart_process_command+0x11e>
 8000cd0:	4b88      	ldr	r3, [pc, #544]	; (8000ef4 <uart_process_command+0x340>)
 8000cd2:	2225      	movs	r2, #37	; 0x25
 8000cd4:	18ba      	adds	r2, r7, r2
 8000cd6:	7812      	ldrb	r2, [r2, #0]
 8000cd8:	4887      	ldr	r0, [pc, #540]	; (8000ef8 <uart_process_command+0x344>)
 8000cda:	0019      	movs	r1, r3
 8000cdc:	f002 fed8 	bl	8003a90 <iprintf>
}
 8000ce0:	e0e7      	b.n	8000eb2 <uart_process_command+0x2fe>
    else if (strcasecmp(token, "IDN") == 0) {
 8000ce2:	4a86      	ldr	r2, [pc, #536]	; (8000efc <uart_process_command+0x348>)
 8000ce4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ce6:	0011      	movs	r1, r2
 8000ce8:	0018      	movs	r0, r3
 8000cea:	f002 ff89 	bl	8003c00 <strcasecmp>
 8000cee:	1e03      	subs	r3, r0, #0
 8000cf0:	d13a      	bne.n	8000d68 <uart_process_command+0x1b4>
    	cr95write(cmd_idn, sizeof(cmd_idn));
 8000cf2:	230c      	movs	r3, #12
 8000cf4:	18fb      	adds	r3, r7, r3
 8000cf6:	2102      	movs	r1, #2
 8000cf8:	0018      	movs	r0, r3
 8000cfa:	f7ff fab5 	bl	8000268 <cr95write>
    	if (cr95read(data, &len) == 0x00) {
 8000cfe:	2313      	movs	r3, #19
 8000d00:	18fa      	adds	r2, r7, r3
 8000d02:	2314      	movs	r3, #20
 8000d04:	18fb      	adds	r3, r7, r3
 8000d06:	0011      	movs	r1, r2
 8000d08:	0018      	movs	r0, r3
 8000d0a:	f7ff fac3 	bl	8000294 <cr95read>
 8000d0e:	1e03      	subs	r3, r0, #0
 8000d10:	d125      	bne.n	8000d5e <uart_process_command+0x1aa>
    		printf("IDN =");
 8000d12:	4b7b      	ldr	r3, [pc, #492]	; (8000f00 <uart_process_command+0x34c>)
 8000d14:	0018      	movs	r0, r3
 8000d16:	f002 febb 	bl	8003a90 <iprintf>
    		for (uint8_t i = 0; i < len; i++) printf(" %02X", data[i]);
 8000d1a:	232f      	movs	r3, #47	; 0x2f
 8000d1c:	18fb      	adds	r3, r7, r3
 8000d1e:	2200      	movs	r2, #0
 8000d20:	701a      	strb	r2, [r3, #0]
 8000d22:	e010      	b.n	8000d46 <uart_process_command+0x192>
 8000d24:	242f      	movs	r4, #47	; 0x2f
 8000d26:	193b      	adds	r3, r7, r4
 8000d28:	781b      	ldrb	r3, [r3, #0]
 8000d2a:	2214      	movs	r2, #20
 8000d2c:	18ba      	adds	r2, r7, r2
 8000d2e:	5cd3      	ldrb	r3, [r2, r3]
 8000d30:	001a      	movs	r2, r3
 8000d32:	4b74      	ldr	r3, [pc, #464]	; (8000f04 <uart_process_command+0x350>)
 8000d34:	0011      	movs	r1, r2
 8000d36:	0018      	movs	r0, r3
 8000d38:	f002 feaa 	bl	8003a90 <iprintf>
 8000d3c:	193b      	adds	r3, r7, r4
 8000d3e:	781a      	ldrb	r2, [r3, #0]
 8000d40:	193b      	adds	r3, r7, r4
 8000d42:	3201      	adds	r2, #1
 8000d44:	701a      	strb	r2, [r3, #0]
 8000d46:	2313      	movs	r3, #19
 8000d48:	18fb      	adds	r3, r7, r3
 8000d4a:	781b      	ldrb	r3, [r3, #0]
 8000d4c:	222f      	movs	r2, #47	; 0x2f
 8000d4e:	18ba      	adds	r2, r7, r2
 8000d50:	7812      	ldrb	r2, [r2, #0]
 8000d52:	429a      	cmp	r2, r3
 8000d54:	d3e6      	bcc.n	8000d24 <uart_process_command+0x170>
    		printf("\n");
 8000d56:	200a      	movs	r0, #10
 8000d58:	f002 feb4 	bl	8003ac4 <putchar>
}
 8000d5c:	e0a9      	b.n	8000eb2 <uart_process_command+0x2fe>
    		printf("IDN error\n");
 8000d5e:	4b6a      	ldr	r3, [pc, #424]	; (8000f08 <uart_process_command+0x354>)
 8000d60:	0018      	movs	r0, r3
 8000d62:	f002 ff23 	bl	8003bac <puts>
}
 8000d66:	e0a4      	b.n	8000eb2 <uart_process_command+0x2fe>
    else if (strcasecmp(token, "INIT") == 0) {
 8000d68:	4a68      	ldr	r2, [pc, #416]	; (8000f0c <uart_process_command+0x358>)
 8000d6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d6c:	0011      	movs	r1, r2
 8000d6e:	0018      	movs	r0, r3
 8000d70:	f002 ff46 	bl	8003c00 <strcasecmp>
 8000d74:	1e03      	subs	r3, r0, #0
 8000d76:	d102      	bne.n	8000d7e <uart_process_command+0x1ca>
    	cr95_init14443();
 8000d78:	f7ff fb44 	bl	8000404 <cr95_init14443>
}
 8000d7c:	e099      	b.n	8000eb2 <uart_process_command+0x2fe>
    else if (strcasecmp(token, "READ") == 0) {
 8000d7e:	4a64      	ldr	r2, [pc, #400]	; (8000f10 <uart_process_command+0x35c>)
 8000d80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d82:	0011      	movs	r1, r2
 8000d84:	0018      	movs	r0, r3
 8000d86:	f002 ff3b 	bl	8003c00 <strcasecmp>
 8000d8a:	1e03      	subs	r3, r0, #0
 8000d8c:	d102      	bne.n	8000d94 <uart_process_command+0x1e0>
    	cr95_read();
 8000d8e:	f7ff fbb3 	bl	80004f8 <cr95_read>
}
 8000d92:	e08e      	b.n	8000eb2 <uart_process_command+0x2fe>
    else if (strcasecmp(token, "CALIBRATE") == 0) {
 8000d94:	4a5f      	ldr	r2, [pc, #380]	; (8000f14 <uart_process_command+0x360>)
 8000d96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d98:	0011      	movs	r1, r2
 8000d9a:	0018      	movs	r0, r3
 8000d9c:	f002 ff30 	bl	8003c00 <strcasecmp>
 8000da0:	1e03      	subs	r3, r0, #0
 8000da2:	d102      	bne.n	8000daa <uart_process_command+0x1f6>
    	cr95_calibrate();
 8000da4:	f7ff fd42 	bl	800082c <cr95_calibrate>
}
 8000da8:	e083      	b.n	8000eb2 <uart_process_command+0x2fe>
    else if (strcasecmp(token, "IDLE") == 0) {
 8000daa:	4a5b      	ldr	r2, [pc, #364]	; (8000f18 <uart_process_command+0x364>)
 8000dac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000dae:	0011      	movs	r1, r2
 8000db0:	0018      	movs	r0, r3
 8000db2:	f002 ff25 	bl	8003c00 <strcasecmp>
 8000db6:	1e03      	subs	r3, r0, #0
 8000db8:	d103      	bne.n	8000dc2 <uart_process_command+0x20e>
    	cr95_idle(1);
 8000dba:	2001      	movs	r0, #1
 8000dbc:	f7ff fec0 	bl	8000b40 <cr95_idle>
}
 8000dc0:	e077      	b.n	8000eb2 <uart_process_command+0x2fe>
    else if (strcasecmp(token, "WAKEUP") == 0) {
 8000dc2:	4a56      	ldr	r2, [pc, #344]	; (8000f1c <uart_process_command+0x368>)
 8000dc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000dc6:	0011      	movs	r1, r2
 8000dc8:	0018      	movs	r0, r3
 8000dca:	f002 ff19 	bl	8003c00 <strcasecmp>
 8000dce:	1e03      	subs	r3, r0, #0
 8000dd0:	d117      	bne.n	8000e02 <uart_process_command+0x24e>
    	cr95_wakeup();
 8000dd2:	f7ff fb7b 	bl	80004cc <cr95_wakeup>
    	uint8_t resp = cr95read(data, &len);
 8000dd6:	2526      	movs	r5, #38	; 0x26
 8000dd8:	197c      	adds	r4, r7, r5
 8000dda:	2313      	movs	r3, #19
 8000ddc:	18fa      	adds	r2, r7, r3
 8000dde:	2614      	movs	r6, #20
 8000de0:	19bb      	adds	r3, r7, r6
 8000de2:	0011      	movs	r1, r2
 8000de4:	0018      	movs	r0, r3
 8000de6:	f7ff fa55 	bl	8000294 <cr95read>
 8000dea:	0003      	movs	r3, r0
 8000dec:	7023      	strb	r3, [r4, #0]
    	printf("Code of wakeup is: %02X with response: %02X\n", data[0],resp);
 8000dee:	19bb      	adds	r3, r7, r6
 8000df0:	781b      	ldrb	r3, [r3, #0]
 8000df2:	0019      	movs	r1, r3
 8000df4:	197b      	adds	r3, r7, r5
 8000df6:	781a      	ldrb	r2, [r3, #0]
 8000df8:	4b49      	ldr	r3, [pc, #292]	; (8000f20 <uart_process_command+0x36c>)
 8000dfa:	0018      	movs	r0, r3
 8000dfc:	f002 fe48 	bl	8003a90 <iprintf>
}
 8000e00:	e057      	b.n	8000eb2 <uart_process_command+0x2fe>
    else if (strcasecmp(token, "AUTO") == 0) {
 8000e02:	4a48      	ldr	r2, [pc, #288]	; (8000f24 <uart_process_command+0x370>)
 8000e04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e06:	0011      	movs	r1, r2
 8000e08:	0018      	movs	r0, r3
 8000e0a:	f002 fef9 	bl	8003c00 <strcasecmp>
 8000e0e:	1e03      	subs	r3, r0, #0
 8000e10:	d14b      	bne.n	8000eaa <uart_process_command+0x2f6>
    	cr95_calibrate();
 8000e12:	f7ff fd0b 	bl	800082c <cr95_calibrate>
        	cr95_idle(0);
 8000e16:	2000      	movs	r0, #0
 8000e18:	f7ff fe92 	bl	8000b40 <cr95_idle>
			do {} while (nfc_rx_read_ptr == nfc_rx_write_ptr);
 8000e1c:	4b2f      	ldr	r3, [pc, #188]	; (8000edc <uart_process_command+0x328>)
 8000e1e:	881b      	ldrh	r3, [r3, #0]
 8000e20:	b29b      	uxth	r3, r3
 8000e22:	0019      	movs	r1, r3
 8000e24:	4b2c      	ldr	r3, [pc, #176]	; (8000ed8 <uart_process_command+0x324>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	685b      	ldr	r3, [r3, #4]
 8000e2a:	2240      	movs	r2, #64	; 0x40
 8000e2c:	1ad3      	subs	r3, r2, r3
 8000e2e:	4299      	cmp	r1, r3
 8000e30:	d0f4      	beq.n	8000e1c <uart_process_command+0x268>
			uint8_t resp = cr95read(data, &len);
 8000e32:	2527      	movs	r5, #39	; 0x27
 8000e34:	197c      	adds	r4, r7, r5
 8000e36:	2313      	movs	r3, #19
 8000e38:	18fa      	adds	r2, r7, r3
 8000e3a:	2314      	movs	r3, #20
 8000e3c:	18fb      	adds	r3, r7, r3
 8000e3e:	0011      	movs	r1, r2
 8000e40:	0018      	movs	r0, r3
 8000e42:	f7ff fa27 	bl	8000294 <cr95read>
 8000e46:	0003      	movs	r3, r0
 8000e48:	7023      	strb	r3, [r4, #0]
			if (resp == 0x00 && data[0] == 0x02) printf("WAKEUP by tag detect\n");
 8000e4a:	197b      	adds	r3, r7, r5
 8000e4c:	781b      	ldrb	r3, [r3, #0]
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d109      	bne.n	8000e66 <uart_process_command+0x2b2>
 8000e52:	2314      	movs	r3, #20
 8000e54:	18fb      	adds	r3, r7, r3
 8000e56:	781b      	ldrb	r3, [r3, #0]
 8000e58:	2b02      	cmp	r3, #2
 8000e5a:	d104      	bne.n	8000e66 <uart_process_command+0x2b2>
 8000e5c:	4b32      	ldr	r3, [pc, #200]	; (8000f28 <uart_process_command+0x374>)
 8000e5e:	0018      	movs	r0, r3
 8000e60:	f002 fea4 	bl	8003bac <puts>
 8000e64:	e003      	b.n	8000e6e <uart_process_command+0x2ba>
			else printf("Error\n");
 8000e66:	4b31      	ldr	r3, [pc, #196]	; (8000f2c <uart_process_command+0x378>)
 8000e68:	0018      	movs	r0, r3
 8000e6a:	f002 fe9f 	bl	8003bac <puts>
			printf("Code of wakeup is:%02X\n", data[0]);
 8000e6e:	2314      	movs	r3, #20
 8000e70:	18fb      	adds	r3, r7, r3
 8000e72:	781b      	ldrb	r3, [r3, #0]
 8000e74:	001a      	movs	r2, r3
 8000e76:	4b2e      	ldr	r3, [pc, #184]	; (8000f30 <uart_process_command+0x37c>)
 8000e78:	0011      	movs	r1, r2
 8000e7a:	0018      	movs	r0, r3
 8000e7c:	f002 fe08 	bl	8003a90 <iprintf>
        	cr95_init14443();
 8000e80:	f7ff fac0 	bl	8000404 <cr95_init14443>
        	cr95_read();
 8000e84:	f7ff fb38 	bl	80004f8 <cr95_read>
        	HAL_Delay(2000);
 8000e88:	23fa      	movs	r3, #250	; 0xfa
 8000e8a:	00db      	lsls	r3, r3, #3
 8000e8c:	0018      	movs	r0, r3
 8000e8e:	f000 fd21 	bl	80018d4 <HAL_Delay>
    	} while (uart_rx_read_ptr == uart_rx_write_ptr);
 8000e92:	4b28      	ldr	r3, [pc, #160]	; (8000f34 <uart_process_command+0x380>)
 8000e94:	881b      	ldrh	r3, [r3, #0]
 8000e96:	b29b      	uxth	r3, r3
 8000e98:	0019      	movs	r1, r3
 8000e9a:	4b27      	ldr	r3, [pc, #156]	; (8000f38 <uart_process_command+0x384>)
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	685b      	ldr	r3, [r3, #4]
 8000ea0:	2240      	movs	r2, #64	; 0x40
 8000ea2:	1ad3      	subs	r3, r2, r3
 8000ea4:	4299      	cmp	r1, r3
 8000ea6:	d0b6      	beq.n	8000e16 <uart_process_command+0x262>
}
 8000ea8:	e003      	b.n	8000eb2 <uart_process_command+0x2fe>
        printf("Unknown command\n");
 8000eaa:	4b24      	ldr	r3, [pc, #144]	; (8000f3c <uart_process_command+0x388>)
 8000eac:	0018      	movs	r0, r3
 8000eae:	f002 fe7d 	bl	8003bac <puts>
}
 8000eb2:	46c0      	nop			; (mov r8, r8)
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	b00d      	add	sp, #52	; 0x34
 8000eb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000eba:	46c0      	nop			; (mov r8, r8)
 8000ebc:	0800517c 	.word	0x0800517c
 8000ec0:	08005180 	.word	0x08005180
 8000ec4:	08005188 	.word	0x08005188
 8000ec8:	08005198 	.word	0x08005198
 8000ecc:	20000240 	.word	0x20000240
 8000ed0:	2000035c 	.word	0x2000035c
 8000ed4:	0800519c 	.word	0x0800519c
 8000ed8:	20000318 	.word	0x20000318
 8000edc:	20000280 	.word	0x20000280
 8000ee0:	20000283 	.word	0x20000283
 8000ee4:	080051a4 	.word	0x080051a4
 8000ee8:	080051a8 	.word	0x080051a8
 8000eec:	080051b4 	.word	0x080051b4
 8000ef0:	08004f28 	.word	0x08004f28
 8000ef4:	08004f2c 	.word	0x08004f2c
 8000ef8:	080051bc 	.word	0x080051bc
 8000efc:	080051cc 	.word	0x080051cc
 8000f00:	080051d0 	.word	0x080051d0
 8000f04:	08004f6c 	.word	0x08004f6c
 8000f08:	080051d8 	.word	0x080051d8
 8000f0c:	080051e4 	.word	0x080051e4
 8000f10:	080051ec 	.word	0x080051ec
 8000f14:	080051f4 	.word	0x080051f4
 8000f18:	08005200 	.word	0x08005200
 8000f1c:	08005208 	.word	0x08005208
 8000f20:	08005210 	.word	0x08005210
 8000f24:	08005240 	.word	0x08005240
 8000f28:	08005248 	.word	0x08005248
 8000f2c:	08005260 	.word	0x08005260
 8000f30:	08005268 	.word	0x08005268
 8000f34:	2000023c 	.word	0x2000023c
 8000f38:	200002d4 	.word	0x200002d4
 8000f3c:	08005280 	.word	0x08005280

08000f40 <uart_byte_available>:


static void uart_byte_available(uint8_t c)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b082      	sub	sp, #8
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	0002      	movs	r2, r0
 8000f48:	1dfb      	adds	r3, r7, #7
 8000f4a:	701a      	strb	r2, [r3, #0]
    static uint16_t cnt;
    static char data[CMD_BUFFER_LEN];

    if (cnt < CMD_BUFFER_LEN) data[cnt++] = c;
 8000f4c:	4b13      	ldr	r3, [pc, #76]	; (8000f9c <uart_byte_available+0x5c>)
 8000f4e:	881b      	ldrh	r3, [r3, #0]
 8000f50:	2b3f      	cmp	r3, #63	; 0x3f
 8000f52:	d80a      	bhi.n	8000f6a <uart_byte_available+0x2a>
 8000f54:	4b11      	ldr	r3, [pc, #68]	; (8000f9c <uart_byte_available+0x5c>)
 8000f56:	881b      	ldrh	r3, [r3, #0]
 8000f58:	1c5a      	adds	r2, r3, #1
 8000f5a:	b291      	uxth	r1, r2
 8000f5c:	4a0f      	ldr	r2, [pc, #60]	; (8000f9c <uart_byte_available+0x5c>)
 8000f5e:	8011      	strh	r1, [r2, #0]
 8000f60:	0019      	movs	r1, r3
 8000f62:	4b0f      	ldr	r3, [pc, #60]	; (8000fa0 <uart_byte_available+0x60>)
 8000f64:	1dfa      	adds	r2, r7, #7
 8000f66:	7812      	ldrb	r2, [r2, #0]
 8000f68:	545a      	strb	r2, [r3, r1]
    if (c == '\n' || c == '\r') {
 8000f6a:	1dfb      	adds	r3, r7, #7
 8000f6c:	781b      	ldrb	r3, [r3, #0]
 8000f6e:	2b0a      	cmp	r3, #10
 8000f70:	d003      	beq.n	8000f7a <uart_byte_available+0x3a>
 8000f72:	1dfb      	adds	r3, r7, #7
 8000f74:	781b      	ldrb	r3, [r3, #0]
 8000f76:	2b0d      	cmp	r3, #13
 8000f78:	d10c      	bne.n	8000f94 <uart_byte_available+0x54>
        data[cnt - 1] = '\0';
 8000f7a:	4b08      	ldr	r3, [pc, #32]	; (8000f9c <uart_byte_available+0x5c>)
 8000f7c:	881b      	ldrh	r3, [r3, #0]
 8000f7e:	3b01      	subs	r3, #1
 8000f80:	4a07      	ldr	r2, [pc, #28]	; (8000fa0 <uart_byte_available+0x60>)
 8000f82:	2100      	movs	r1, #0
 8000f84:	54d1      	strb	r1, [r2, r3]
        uart_process_command(data);
 8000f86:	4b06      	ldr	r3, [pc, #24]	; (8000fa0 <uart_byte_available+0x60>)
 8000f88:	0018      	movs	r0, r3
 8000f8a:	f7ff fe13 	bl	8000bb4 <uart_process_command>
        cnt = 0;
 8000f8e:	4b03      	ldr	r3, [pc, #12]	; (8000f9c <uart_byte_available+0x5c>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	801a      	strh	r2, [r3, #0]
    }
}
 8000f94:	46c0      	nop			; (mov r8, r8)
 8000f96:	46bd      	mov	sp, r7
 8000f98:	b002      	add	sp, #8
 8000f9a:	bd80      	pop	{r7, pc}
 8000f9c:	20000284 	.word	0x20000284
 8000fa0:	20000288 	.word	0x20000288

08000fa4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fa4:	b5b0      	push	{r4, r5, r7, lr}
 8000fa6:	b086      	sub	sp, #24
 8000fa8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000faa:	f000 fc2f 	bl	800180c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fae:	f000 f89d 	bl	80010ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fb2:	f000 f985 	bl	80012c0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000fb6:	f000 f95d 	bl	8001274 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000fba:	f000 f92b 	bl	8001214 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8000fbe:	f000 f8f7 	bl	80011b0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_UART_DeInit(&huart1);
 8000fc2:	4b3f      	ldr	r3, [pc, #252]	; (80010c0 <main+0x11c>)
 8000fc4:	0018      	movs	r0, r3
 8000fc6:	f001 ff95 	bl	8002ef4 <HAL_UART_DeInit>
  HAL_UART_Receive_DMA(&huart2, uart_rx_buf, RX_BUFFER_LEN);
 8000fca:	493e      	ldr	r1, [pc, #248]	; (80010c4 <main+0x120>)
 8000fcc:	4b3e      	ldr	r3, [pc, #248]	; (80010c8 <main+0x124>)
 8000fce:	2240      	movs	r2, #64	; 0x40
 8000fd0:	0018      	movs	r0, r3
 8000fd2:	f002 f86d 	bl	80030b0 <HAL_UART_Receive_DMA>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
#if 1
	  while (uart_rx_read_ptr != uart_rx_write_ptr) {
 8000fd6:	e01b      	b.n	8001010 <main+0x6c>
	      uint8_t b = uart_rx_buf[uart_rx_read_ptr];
 8000fd8:	4b3c      	ldr	r3, [pc, #240]	; (80010cc <main+0x128>)
 8000fda:	881b      	ldrh	r3, [r3, #0]
 8000fdc:	b29b      	uxth	r3, r3
 8000fde:	0019      	movs	r1, r3
 8000fe0:	2315      	movs	r3, #21
 8000fe2:	18fb      	adds	r3, r7, r3
 8000fe4:	4a37      	ldr	r2, [pc, #220]	; (80010c4 <main+0x120>)
 8000fe6:	5c52      	ldrb	r2, [r2, r1]
 8000fe8:	701a      	strb	r2, [r3, #0]
	      if (++uart_rx_read_ptr >= RX_BUFFER_LEN) uart_rx_read_ptr = 0; // increase read pointer
 8000fea:	4b38      	ldr	r3, [pc, #224]	; (80010cc <main+0x128>)
 8000fec:	881b      	ldrh	r3, [r3, #0]
 8000fee:	b29b      	uxth	r3, r3
 8000ff0:	3301      	adds	r3, #1
 8000ff2:	b29b      	uxth	r3, r3
 8000ff4:	4a35      	ldr	r2, [pc, #212]	; (80010cc <main+0x128>)
 8000ff6:	1c19      	adds	r1, r3, #0
 8000ff8:	8011      	strh	r1, [r2, #0]
 8000ffa:	2b3f      	cmp	r3, #63	; 0x3f
 8000ffc:	d902      	bls.n	8001004 <main+0x60>
 8000ffe:	4b33      	ldr	r3, [pc, #204]	; (80010cc <main+0x128>)
 8001000:	2200      	movs	r2, #0
 8001002:	801a      	strh	r2, [r3, #0]

	      uart_byte_available(b); // process every received byte with the RX state machine
 8001004:	2315      	movs	r3, #21
 8001006:	18fb      	adds	r3, r7, r3
 8001008:	781b      	ldrb	r3, [r3, #0]
 800100a:	0018      	movs	r0, r3
 800100c:	f7ff ff98 	bl	8000f40 <uart_byte_available>
	  while (uart_rx_read_ptr != uart_rx_write_ptr) {
 8001010:	4b2e      	ldr	r3, [pc, #184]	; (80010cc <main+0x128>)
 8001012:	881b      	ldrh	r3, [r3, #0]
 8001014:	b29b      	uxth	r3, r3
 8001016:	0019      	movs	r1, r3
 8001018:	4b2d      	ldr	r3, [pc, #180]	; (80010d0 <main+0x12c>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	685b      	ldr	r3, [r3, #4]
 800101e:	2240      	movs	r2, #64	; 0x40
 8001020:	1ad3      	subs	r3, r2, r3
 8001022:	4299      	cmp	r1, r3
 8001024:	d1d8      	bne.n	8000fd8 <main+0x34>
	  }

	  if (nfc_ready && nfc_rx_read_ptr != nfc_rx_write_ptr) {
 8001026:	4b2b      	ldr	r3, [pc, #172]	; (80010d4 <main+0x130>)
 8001028:	781b      	ldrb	r3, [r3, #0]
 800102a:	2b00      	cmp	r3, #0
 800102c:	d0f0      	beq.n	8001010 <main+0x6c>
 800102e:	4b2a      	ldr	r3, [pc, #168]	; (80010d8 <main+0x134>)
 8001030:	881b      	ldrh	r3, [r3, #0]
 8001032:	b29b      	uxth	r3, r3
 8001034:	0019      	movs	r1, r3
 8001036:	4b29      	ldr	r3, [pc, #164]	; (80010dc <main+0x138>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	685b      	ldr	r3, [r3, #4]
 800103c:	2240      	movs	r2, #64	; 0x40
 800103e:	1ad3      	subs	r3, r2, r3
 8001040:	4299      	cmp	r1, r3
 8001042:	d0e5      	beq.n	8001010 <main+0x6c>
		  uint8_t data[16];
		  uint8_t len;
		  uint8_t resp = cr95read(data, &len);
 8001044:	2516      	movs	r5, #22
 8001046:	197c      	adds	r4, r7, r5
 8001048:	1cfa      	adds	r2, r7, #3
 800104a:	1d3b      	adds	r3, r7, #4
 800104c:	0011      	movs	r1, r2
 800104e:	0018      	movs	r0, r3
 8001050:	f7ff f920 	bl	8000294 <cr95read>
 8001054:	0003      	movs	r3, r0
 8001056:	7023      	strb	r3, [r4, #0]

		  if (resp != 0xFF) {
 8001058:	197b      	adds	r3, r7, r5
 800105a:	781b      	ldrb	r3, [r3, #0]
 800105c:	2bff      	cmp	r3, #255	; 0xff
 800105e:	d029      	beq.n	80010b4 <main+0x110>
			  printf("Async response, code = 0x%02x, len = %d, data =", resp, len);
 8001060:	2316      	movs	r3, #22
 8001062:	18fb      	adds	r3, r7, r3
 8001064:	7819      	ldrb	r1, [r3, #0]
 8001066:	1cfb      	adds	r3, r7, #3
 8001068:	781b      	ldrb	r3, [r3, #0]
 800106a:	001a      	movs	r2, r3
 800106c:	4b1c      	ldr	r3, [pc, #112]	; (80010e0 <main+0x13c>)
 800106e:	0018      	movs	r0, r3
 8001070:	f002 fd0e 	bl	8003a90 <iprintf>
			  for (uint8_t i = 0; i < len; i++) printf(" %02X", data[i]);
 8001074:	2317      	movs	r3, #23
 8001076:	18fb      	adds	r3, r7, r3
 8001078:	2200      	movs	r2, #0
 800107a:	701a      	strb	r2, [r3, #0]
 800107c:	e00f      	b.n	800109e <main+0xfa>
 800107e:	2417      	movs	r4, #23
 8001080:	193b      	adds	r3, r7, r4
 8001082:	781b      	ldrb	r3, [r3, #0]
 8001084:	1d3a      	adds	r2, r7, #4
 8001086:	5cd3      	ldrb	r3, [r2, r3]
 8001088:	001a      	movs	r2, r3
 800108a:	4b16      	ldr	r3, [pc, #88]	; (80010e4 <main+0x140>)
 800108c:	0011      	movs	r1, r2
 800108e:	0018      	movs	r0, r3
 8001090:	f002 fcfe 	bl	8003a90 <iprintf>
 8001094:	193b      	adds	r3, r7, r4
 8001096:	781a      	ldrb	r2, [r3, #0]
 8001098:	193b      	adds	r3, r7, r4
 800109a:	3201      	adds	r2, #1
 800109c:	701a      	strb	r2, [r3, #0]
 800109e:	1cfb      	adds	r3, r7, #3
 80010a0:	781b      	ldrb	r3, [r3, #0]
 80010a2:	2217      	movs	r2, #23
 80010a4:	18ba      	adds	r2, r7, r2
 80010a6:	7812      	ldrb	r2, [r2, #0]
 80010a8:	429a      	cmp	r2, r3
 80010aa:	d3e8      	bcc.n	800107e <main+0xda>
			  printf("\n");
 80010ac:	200a      	movs	r0, #10
 80010ae:	f002 fd09 	bl	8003ac4 <putchar>
 80010b2:	e7ad      	b.n	8001010 <main+0x6c>
		  } else {
			  printf("Async reponse, invalid (timeout)\n");
 80010b4:	4b0c      	ldr	r3, [pc, #48]	; (80010e8 <main+0x144>)
 80010b6:	0018      	movs	r0, r3
 80010b8:	f002 fd78 	bl	8003bac <puts>
	  while (uart_rx_read_ptr != uart_rx_write_ptr) {
 80010bc:	e7a8      	b.n	8001010 <main+0x6c>
 80010be:	46c0      	nop			; (mov r8, r8)
 80010c0:	2000035c 	.word	0x2000035c
 80010c4:	200001fc 	.word	0x200001fc
 80010c8:	200003dc 	.word	0x200003dc
 80010cc:	2000023c 	.word	0x2000023c
 80010d0:	200002d4 	.word	0x200002d4
 80010d4:	20000283 	.word	0x20000283
 80010d8:	20000280 	.word	0x20000280
 80010dc:	20000318 	.word	0x20000318
 80010e0:	08005290 	.word	0x08005290
 80010e4:	08004f6c 	.word	0x08004f6c
 80010e8:	080052c0 	.word	0x080052c0

080010ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010ec:	b590      	push	{r4, r7, lr}
 80010ee:	b095      	sub	sp, #84	; 0x54
 80010f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010f2:	2420      	movs	r4, #32
 80010f4:	193b      	adds	r3, r7, r4
 80010f6:	0018      	movs	r0, r3
 80010f8:	2330      	movs	r3, #48	; 0x30
 80010fa:	001a      	movs	r2, r3
 80010fc:	2100      	movs	r1, #0
 80010fe:	f002 fcbf 	bl	8003a80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001102:	2310      	movs	r3, #16
 8001104:	18fb      	adds	r3, r7, r3
 8001106:	0018      	movs	r0, r3
 8001108:	2310      	movs	r3, #16
 800110a:	001a      	movs	r2, r3
 800110c:	2100      	movs	r1, #0
 800110e:	f002 fcb7 	bl	8003a80 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001112:	003b      	movs	r3, r7
 8001114:	0018      	movs	r0, r3
 8001116:	2310      	movs	r3, #16
 8001118:	001a      	movs	r2, r3
 800111a:	2100      	movs	r1, #0
 800111c:	f002 fcb0 	bl	8003a80 <memset>

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001120:	0021      	movs	r1, r4
 8001122:	187b      	adds	r3, r7, r1
 8001124:	2202      	movs	r2, #2
 8001126:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001128:	187b      	adds	r3, r7, r1
 800112a:	2201      	movs	r2, #1
 800112c:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800112e:	187b      	adds	r3, r7, r1
 8001130:	2210      	movs	r2, #16
 8001132:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001134:	187b      	adds	r3, r7, r1
 8001136:	2202      	movs	r2, #2
 8001138:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800113a:	187b      	adds	r3, r7, r1
 800113c:	2200      	movs	r2, #0
 800113e:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8001140:	187b      	adds	r3, r7, r1
 8001142:	22a0      	movs	r2, #160	; 0xa0
 8001144:	0392      	lsls	r2, r2, #14
 8001146:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8001148:	187b      	adds	r3, r7, r1
 800114a:	2200      	movs	r2, #0
 800114c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800114e:	187b      	adds	r3, r7, r1
 8001150:	0018      	movs	r0, r3
 8001152:	f001 f93f 	bl	80023d4 <HAL_RCC_OscConfig>
 8001156:	1e03      	subs	r3, r0, #0
 8001158:	d001      	beq.n	800115e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800115a:	f000 f937 	bl	80013cc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800115e:	2110      	movs	r1, #16
 8001160:	187b      	adds	r3, r7, r1
 8001162:	2207      	movs	r2, #7
 8001164:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001166:	187b      	adds	r3, r7, r1
 8001168:	2202      	movs	r2, #2
 800116a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800116c:	187b      	adds	r3, r7, r1
 800116e:	2200      	movs	r2, #0
 8001170:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001172:	187b      	adds	r3, r7, r1
 8001174:	2200      	movs	r2, #0
 8001176:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001178:	187b      	adds	r3, r7, r1
 800117a:	2101      	movs	r1, #1
 800117c:	0018      	movs	r0, r3
 800117e:	f001 fc45 	bl	8002a0c <HAL_RCC_ClockConfig>
 8001182:	1e03      	subs	r3, r0, #0
 8001184:	d001      	beq.n	800118a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001186:	f000 f921 	bl	80013cc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800118a:	003b      	movs	r3, r7
 800118c:	2201      	movs	r2, #1
 800118e:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8001190:	003b      	movs	r3, r7
 8001192:	2200      	movs	r2, #0
 8001194:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001196:	003b      	movs	r3, r7
 8001198:	0018      	movs	r0, r3
 800119a:	f001 fd89 	bl	8002cb0 <HAL_RCCEx_PeriphCLKConfig>
 800119e:	1e03      	subs	r3, r0, #0
 80011a0:	d001      	beq.n	80011a6 <SystemClock_Config+0xba>
  {
    Error_Handler();
 80011a2:	f000 f913 	bl	80013cc <Error_Handler>
  }
}
 80011a6:	46c0      	nop			; (mov r8, r8)
 80011a8:	46bd      	mov	sp, r7
 80011aa:	b015      	add	sp, #84	; 0x54
 80011ac:	bd90      	pop	{r4, r7, pc}
	...

080011b0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80011b4:	4b15      	ldr	r3, [pc, #84]	; (800120c <MX_USART1_UART_Init+0x5c>)
 80011b6:	4a16      	ldr	r2, [pc, #88]	; (8001210 <MX_USART1_UART_Init+0x60>)
 80011b8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 57600;
 80011ba:	4b14      	ldr	r3, [pc, #80]	; (800120c <MX_USART1_UART_Init+0x5c>)
 80011bc:	22e1      	movs	r2, #225	; 0xe1
 80011be:	0212      	lsls	r2, r2, #8
 80011c0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80011c2:	4b12      	ldr	r3, [pc, #72]	; (800120c <MX_USART1_UART_Init+0x5c>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_2;
 80011c8:	4b10      	ldr	r3, [pc, #64]	; (800120c <MX_USART1_UART_Init+0x5c>)
 80011ca:	2280      	movs	r2, #128	; 0x80
 80011cc:	0192      	lsls	r2, r2, #6
 80011ce:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80011d0:	4b0e      	ldr	r3, [pc, #56]	; (800120c <MX_USART1_UART_Init+0x5c>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80011d6:	4b0d      	ldr	r3, [pc, #52]	; (800120c <MX_USART1_UART_Init+0x5c>)
 80011d8:	220c      	movs	r2, #12
 80011da:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011dc:	4b0b      	ldr	r3, [pc, #44]	; (800120c <MX_USART1_UART_Init+0x5c>)
 80011de:	2200      	movs	r2, #0
 80011e0:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80011e2:	4b0a      	ldr	r3, [pc, #40]	; (800120c <MX_USART1_UART_Init+0x5c>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80011e8:	4b08      	ldr	r3, [pc, #32]	; (800120c <MX_USART1_UART_Init+0x5c>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80011ee:	4b07      	ldr	r3, [pc, #28]	; (800120c <MX_USART1_UART_Init+0x5c>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80011f4:	4b05      	ldr	r3, [pc, #20]	; (800120c <MX_USART1_UART_Init+0x5c>)
 80011f6:	0018      	movs	r0, r3
 80011f8:	f001 fe28 	bl	8002e4c <HAL_UART_Init>
 80011fc:	1e03      	subs	r3, r0, #0
 80011fe:	d001      	beq.n	8001204 <MX_USART1_UART_Init+0x54>
  {
    Error_Handler();
 8001200:	f000 f8e4 	bl	80013cc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001204:	46c0      	nop			; (mov r8, r8)
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}
 800120a:	46c0      	nop			; (mov r8, r8)
 800120c:	2000035c 	.word	0x2000035c
 8001210:	40013800 	.word	0x40013800

08001214 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001218:	4b14      	ldr	r3, [pc, #80]	; (800126c <MX_USART2_UART_Init+0x58>)
 800121a:	4a15      	ldr	r2, [pc, #84]	; (8001270 <MX_USART2_UART_Init+0x5c>)
 800121c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 800121e:	4b13      	ldr	r3, [pc, #76]	; (800126c <MX_USART2_UART_Init+0x58>)
 8001220:	2296      	movs	r2, #150	; 0x96
 8001222:	0212      	lsls	r2, r2, #8
 8001224:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001226:	4b11      	ldr	r3, [pc, #68]	; (800126c <MX_USART2_UART_Init+0x58>)
 8001228:	2200      	movs	r2, #0
 800122a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800122c:	4b0f      	ldr	r3, [pc, #60]	; (800126c <MX_USART2_UART_Init+0x58>)
 800122e:	2200      	movs	r2, #0
 8001230:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001232:	4b0e      	ldr	r3, [pc, #56]	; (800126c <MX_USART2_UART_Init+0x58>)
 8001234:	2200      	movs	r2, #0
 8001236:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001238:	4b0c      	ldr	r3, [pc, #48]	; (800126c <MX_USART2_UART_Init+0x58>)
 800123a:	220c      	movs	r2, #12
 800123c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800123e:	4b0b      	ldr	r3, [pc, #44]	; (800126c <MX_USART2_UART_Init+0x58>)
 8001240:	2200      	movs	r2, #0
 8001242:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001244:	4b09      	ldr	r3, [pc, #36]	; (800126c <MX_USART2_UART_Init+0x58>)
 8001246:	2200      	movs	r2, #0
 8001248:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800124a:	4b08      	ldr	r3, [pc, #32]	; (800126c <MX_USART2_UART_Init+0x58>)
 800124c:	2200      	movs	r2, #0
 800124e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001250:	4b06      	ldr	r3, [pc, #24]	; (800126c <MX_USART2_UART_Init+0x58>)
 8001252:	2200      	movs	r2, #0
 8001254:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001256:	4b05      	ldr	r3, [pc, #20]	; (800126c <MX_USART2_UART_Init+0x58>)
 8001258:	0018      	movs	r0, r3
 800125a:	f001 fdf7 	bl	8002e4c <HAL_UART_Init>
 800125e:	1e03      	subs	r3, r0, #0
 8001260:	d001      	beq.n	8001266 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001262:	f000 f8b3 	bl	80013cc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001266:	46c0      	nop			; (mov r8, r8)
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	200003dc 	.word	0x200003dc
 8001270:	40004400 	.word	0x40004400

08001274 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b082      	sub	sp, #8
 8001278:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800127a:	4b10      	ldr	r3, [pc, #64]	; (80012bc <MX_DMA_Init+0x48>)
 800127c:	695a      	ldr	r2, [r3, #20]
 800127e:	4b0f      	ldr	r3, [pc, #60]	; (80012bc <MX_DMA_Init+0x48>)
 8001280:	2101      	movs	r1, #1
 8001282:	430a      	orrs	r2, r1
 8001284:	615a      	str	r2, [r3, #20]
 8001286:	4b0d      	ldr	r3, [pc, #52]	; (80012bc <MX_DMA_Init+0x48>)
 8001288:	695b      	ldr	r3, [r3, #20]
 800128a:	2201      	movs	r2, #1
 800128c:	4013      	ands	r3, r2
 800128e:	607b      	str	r3, [r7, #4]
 8001290:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8001292:	2200      	movs	r2, #0
 8001294:	2100      	movs	r1, #0
 8001296:	200a      	movs	r0, #10
 8001298:	f000 fbea 	bl	8001a70 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 800129c:	200a      	movs	r0, #10
 800129e:	f000 fbfc 	bl	8001a9a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 80012a2:	2200      	movs	r2, #0
 80012a4:	2100      	movs	r1, #0
 80012a6:	200b      	movs	r0, #11
 80012a8:	f000 fbe2 	bl	8001a70 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 80012ac:	200b      	movs	r0, #11
 80012ae:	f000 fbf4 	bl	8001a9a <HAL_NVIC_EnableIRQ>

}
 80012b2:	46c0      	nop			; (mov r8, r8)
 80012b4:	46bd      	mov	sp, r7
 80012b6:	b002      	add	sp, #8
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	46c0      	nop			; (mov r8, r8)
 80012bc:	40021000 	.word	0x40021000

080012c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012c0:	b590      	push	{r4, r7, lr}
 80012c2:	b089      	sub	sp, #36	; 0x24
 80012c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012c6:	240c      	movs	r4, #12
 80012c8:	193b      	adds	r3, r7, r4
 80012ca:	0018      	movs	r0, r3
 80012cc:	2314      	movs	r3, #20
 80012ce:	001a      	movs	r2, r3
 80012d0:	2100      	movs	r1, #0
 80012d2:	f002 fbd5 	bl	8003a80 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012d6:	4b3a      	ldr	r3, [pc, #232]	; (80013c0 <MX_GPIO_Init+0x100>)
 80012d8:	695a      	ldr	r2, [r3, #20]
 80012da:	4b39      	ldr	r3, [pc, #228]	; (80013c0 <MX_GPIO_Init+0x100>)
 80012dc:	2180      	movs	r1, #128	; 0x80
 80012de:	0309      	lsls	r1, r1, #12
 80012e0:	430a      	orrs	r2, r1
 80012e2:	615a      	str	r2, [r3, #20]
 80012e4:	4b36      	ldr	r3, [pc, #216]	; (80013c0 <MX_GPIO_Init+0x100>)
 80012e6:	695a      	ldr	r2, [r3, #20]
 80012e8:	2380      	movs	r3, #128	; 0x80
 80012ea:	031b      	lsls	r3, r3, #12
 80012ec:	4013      	ands	r3, r2
 80012ee:	60bb      	str	r3, [r7, #8]
 80012f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80012f2:	4b33      	ldr	r3, [pc, #204]	; (80013c0 <MX_GPIO_Init+0x100>)
 80012f4:	695a      	ldr	r2, [r3, #20]
 80012f6:	4b32      	ldr	r3, [pc, #200]	; (80013c0 <MX_GPIO_Init+0x100>)
 80012f8:	2180      	movs	r1, #128	; 0x80
 80012fa:	03c9      	lsls	r1, r1, #15
 80012fc:	430a      	orrs	r2, r1
 80012fe:	615a      	str	r2, [r3, #20]
 8001300:	4b2f      	ldr	r3, [pc, #188]	; (80013c0 <MX_GPIO_Init+0x100>)
 8001302:	695a      	ldr	r2, [r3, #20]
 8001304:	2380      	movs	r3, #128	; 0x80
 8001306:	03db      	lsls	r3, r3, #15
 8001308:	4013      	ands	r3, r2
 800130a:	607b      	str	r3, [r7, #4]
 800130c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800130e:	4b2c      	ldr	r3, [pc, #176]	; (80013c0 <MX_GPIO_Init+0x100>)
 8001310:	695a      	ldr	r2, [r3, #20]
 8001312:	4b2b      	ldr	r3, [pc, #172]	; (80013c0 <MX_GPIO_Init+0x100>)
 8001314:	2180      	movs	r1, #128	; 0x80
 8001316:	0289      	lsls	r1, r1, #10
 8001318:	430a      	orrs	r2, r1
 800131a:	615a      	str	r2, [r3, #20]
 800131c:	4b28      	ldr	r3, [pc, #160]	; (80013c0 <MX_GPIO_Init+0x100>)
 800131e:	695a      	ldr	r2, [r3, #20]
 8001320:	2380      	movs	r3, #128	; 0x80
 8001322:	029b      	lsls	r3, r3, #10
 8001324:	4013      	ands	r3, r2
 8001326:	603b      	str	r3, [r7, #0]
 8001328:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_8, GPIO_PIN_RESET);
 800132a:	2390      	movs	r3, #144	; 0x90
 800132c:	0059      	lsls	r1, r3, #1
 800132e:	2390      	movs	r3, #144	; 0x90
 8001330:	05db      	lsls	r3, r3, #23
 8001332:	2200      	movs	r2, #0
 8001334:	0018      	movs	r0, r3
 8001336:	f001 f82f 	bl	8002398 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 800133a:	4b22      	ldr	r3, [pc, #136]	; (80013c4 <MX_GPIO_Init+0x104>)
 800133c:	2200      	movs	r2, #0
 800133e:	2180      	movs	r1, #128	; 0x80
 8001340:	0018      	movs	r0, r3
 8001342:	f001 f829 	bl	8002398 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001346:	193b      	adds	r3, r7, r4
 8001348:	2280      	movs	r2, #128	; 0x80
 800134a:	0192      	lsls	r2, r2, #6
 800134c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800134e:	193b      	adds	r3, r7, r4
 8001350:	4a1d      	ldr	r2, [pc, #116]	; (80013c8 <MX_GPIO_Init+0x108>)
 8001352:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001354:	193b      	adds	r3, r7, r4
 8001356:	2200      	movs	r2, #0
 8001358:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800135a:	193b      	adds	r3, r7, r4
 800135c:	4a19      	ldr	r2, [pc, #100]	; (80013c4 <MX_GPIO_Init+0x104>)
 800135e:	0019      	movs	r1, r3
 8001360:	0010      	movs	r0, r2
 8001362:	f000 fddb 	bl	8001f1c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA8 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_8;
 8001366:	0021      	movs	r1, r4
 8001368:	187b      	adds	r3, r7, r1
 800136a:	2290      	movs	r2, #144	; 0x90
 800136c:	0052      	lsls	r2, r2, #1
 800136e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001370:	187b      	adds	r3, r7, r1
 8001372:	2201      	movs	r2, #1
 8001374:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001376:	187b      	adds	r3, r7, r1
 8001378:	2200      	movs	r2, #0
 800137a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800137c:	187b      	adds	r3, r7, r1
 800137e:	2200      	movs	r2, #0
 8001380:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001382:	000c      	movs	r4, r1
 8001384:	187a      	adds	r2, r7, r1
 8001386:	2390      	movs	r3, #144	; 0x90
 8001388:	05db      	lsls	r3, r3, #23
 800138a:	0011      	movs	r1, r2
 800138c:	0018      	movs	r0, r3
 800138e:	f000 fdc5 	bl	8001f1c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001392:	0021      	movs	r1, r4
 8001394:	187b      	adds	r3, r7, r1
 8001396:	2280      	movs	r2, #128	; 0x80
 8001398:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800139a:	187b      	adds	r3, r7, r1
 800139c:	2201      	movs	r2, #1
 800139e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a0:	187b      	adds	r3, r7, r1
 80013a2:	2200      	movs	r2, #0
 80013a4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013a6:	187b      	adds	r3, r7, r1
 80013a8:	2200      	movs	r2, #0
 80013aa:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013ac:	187b      	adds	r3, r7, r1
 80013ae:	4a05      	ldr	r2, [pc, #20]	; (80013c4 <MX_GPIO_Init+0x104>)
 80013b0:	0019      	movs	r1, r3
 80013b2:	0010      	movs	r0, r2
 80013b4:	f000 fdb2 	bl	8001f1c <HAL_GPIO_Init>

}
 80013b8:	46c0      	nop			; (mov r8, r8)
 80013ba:	46bd      	mov	sp, r7
 80013bc:	b009      	add	sp, #36	; 0x24
 80013be:	bd90      	pop	{r4, r7, pc}
 80013c0:	40021000 	.word	0x40021000
 80013c4:	48000800 	.word	0x48000800
 80013c8:	10210000 	.word	0x10210000

080013cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80013d0:	46c0      	nop			; (mov r8, r8)
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
	...

080013d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b082      	sub	sp, #8
 80013dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013de:	4b0f      	ldr	r3, [pc, #60]	; (800141c <HAL_MspInit+0x44>)
 80013e0:	699a      	ldr	r2, [r3, #24]
 80013e2:	4b0e      	ldr	r3, [pc, #56]	; (800141c <HAL_MspInit+0x44>)
 80013e4:	2101      	movs	r1, #1
 80013e6:	430a      	orrs	r2, r1
 80013e8:	619a      	str	r2, [r3, #24]
 80013ea:	4b0c      	ldr	r3, [pc, #48]	; (800141c <HAL_MspInit+0x44>)
 80013ec:	699b      	ldr	r3, [r3, #24]
 80013ee:	2201      	movs	r2, #1
 80013f0:	4013      	ands	r3, r2
 80013f2:	607b      	str	r3, [r7, #4]
 80013f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013f6:	4b09      	ldr	r3, [pc, #36]	; (800141c <HAL_MspInit+0x44>)
 80013f8:	69da      	ldr	r2, [r3, #28]
 80013fa:	4b08      	ldr	r3, [pc, #32]	; (800141c <HAL_MspInit+0x44>)
 80013fc:	2180      	movs	r1, #128	; 0x80
 80013fe:	0549      	lsls	r1, r1, #21
 8001400:	430a      	orrs	r2, r1
 8001402:	61da      	str	r2, [r3, #28]
 8001404:	4b05      	ldr	r3, [pc, #20]	; (800141c <HAL_MspInit+0x44>)
 8001406:	69da      	ldr	r2, [r3, #28]
 8001408:	2380      	movs	r3, #128	; 0x80
 800140a:	055b      	lsls	r3, r3, #21
 800140c:	4013      	ands	r3, r2
 800140e:	603b      	str	r3, [r7, #0]
 8001410:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001412:	46c0      	nop			; (mov r8, r8)
 8001414:	46bd      	mov	sp, r7
 8001416:	b002      	add	sp, #8
 8001418:	bd80      	pop	{r7, pc}
 800141a:	46c0      	nop			; (mov r8, r8)
 800141c:	40021000 	.word	0x40021000

08001420 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b08c      	sub	sp, #48	; 0x30
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001428:	231c      	movs	r3, #28
 800142a:	18fb      	adds	r3, r7, r3
 800142c:	0018      	movs	r0, r3
 800142e:	2314      	movs	r3, #20
 8001430:	001a      	movs	r2, r3
 8001432:	2100      	movs	r1, #0
 8001434:	f002 fb24 	bl	8003a80 <memset>
  if(huart->Instance==USART1)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	4a5f      	ldr	r2, [pc, #380]	; (80015bc <HAL_UART_MspInit+0x19c>)
 800143e:	4293      	cmp	r3, r2
 8001440:	d15a      	bne.n	80014f8 <HAL_UART_MspInit+0xd8>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001442:	4b5f      	ldr	r3, [pc, #380]	; (80015c0 <HAL_UART_MspInit+0x1a0>)
 8001444:	699a      	ldr	r2, [r3, #24]
 8001446:	4b5e      	ldr	r3, [pc, #376]	; (80015c0 <HAL_UART_MspInit+0x1a0>)
 8001448:	2180      	movs	r1, #128	; 0x80
 800144a:	01c9      	lsls	r1, r1, #7
 800144c:	430a      	orrs	r2, r1
 800144e:	619a      	str	r2, [r3, #24]
 8001450:	4b5b      	ldr	r3, [pc, #364]	; (80015c0 <HAL_UART_MspInit+0x1a0>)
 8001452:	699a      	ldr	r2, [r3, #24]
 8001454:	2380      	movs	r3, #128	; 0x80
 8001456:	01db      	lsls	r3, r3, #7
 8001458:	4013      	ands	r3, r2
 800145a:	61bb      	str	r3, [r7, #24]
 800145c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800145e:	4b58      	ldr	r3, [pc, #352]	; (80015c0 <HAL_UART_MspInit+0x1a0>)
 8001460:	695a      	ldr	r2, [r3, #20]
 8001462:	4b57      	ldr	r3, [pc, #348]	; (80015c0 <HAL_UART_MspInit+0x1a0>)
 8001464:	2180      	movs	r1, #128	; 0x80
 8001466:	0289      	lsls	r1, r1, #10
 8001468:	430a      	orrs	r2, r1
 800146a:	615a      	str	r2, [r3, #20]
 800146c:	4b54      	ldr	r3, [pc, #336]	; (80015c0 <HAL_UART_MspInit+0x1a0>)
 800146e:	695a      	ldr	r2, [r3, #20]
 8001470:	2380      	movs	r3, #128	; 0x80
 8001472:	029b      	lsls	r3, r3, #10
 8001474:	4013      	ands	r3, r2
 8001476:	617b      	str	r3, [r7, #20]
 8001478:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800147a:	211c      	movs	r1, #28
 800147c:	187b      	adds	r3, r7, r1
 800147e:	22c0      	movs	r2, #192	; 0xc0
 8001480:	00d2      	lsls	r2, r2, #3
 8001482:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001484:	187b      	adds	r3, r7, r1
 8001486:	2202      	movs	r2, #2
 8001488:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800148a:	187b      	adds	r3, r7, r1
 800148c:	2200      	movs	r2, #0
 800148e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001490:	187b      	adds	r3, r7, r1
 8001492:	2203      	movs	r2, #3
 8001494:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8001496:	187b      	adds	r3, r7, r1
 8001498:	2201      	movs	r2, #1
 800149a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800149c:	187a      	adds	r2, r7, r1
 800149e:	2390      	movs	r3, #144	; 0x90
 80014a0:	05db      	lsls	r3, r3, #23
 80014a2:	0011      	movs	r1, r2
 80014a4:	0018      	movs	r0, r3
 80014a6:	f000 fd39 	bl	8001f1c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel3;
 80014aa:	4b46      	ldr	r3, [pc, #280]	; (80015c4 <HAL_UART_MspInit+0x1a4>)
 80014ac:	4a46      	ldr	r2, [pc, #280]	; (80015c8 <HAL_UART_MspInit+0x1a8>)
 80014ae:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80014b0:	4b44      	ldr	r3, [pc, #272]	; (80015c4 <HAL_UART_MspInit+0x1a4>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80014b6:	4b43      	ldr	r3, [pc, #268]	; (80015c4 <HAL_UART_MspInit+0x1a4>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80014bc:	4b41      	ldr	r3, [pc, #260]	; (80015c4 <HAL_UART_MspInit+0x1a4>)
 80014be:	2280      	movs	r2, #128	; 0x80
 80014c0:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80014c2:	4b40      	ldr	r3, [pc, #256]	; (80015c4 <HAL_UART_MspInit+0x1a4>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80014c8:	4b3e      	ldr	r3, [pc, #248]	; (80015c4 <HAL_UART_MspInit+0x1a4>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80014ce:	4b3d      	ldr	r3, [pc, #244]	; (80015c4 <HAL_UART_MspInit+0x1a4>)
 80014d0:	2220      	movs	r2, #32
 80014d2:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80014d4:	4b3b      	ldr	r3, [pc, #236]	; (80015c4 <HAL_UART_MspInit+0x1a4>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80014da:	4b3a      	ldr	r3, [pc, #232]	; (80015c4 <HAL_UART_MspInit+0x1a4>)
 80014dc:	0018      	movs	r0, r3
 80014de:	f000 faf9 	bl	8001ad4 <HAL_DMA_Init>
 80014e2:	1e03      	subs	r3, r0, #0
 80014e4:	d001      	beq.n	80014ea <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 80014e6:	f7ff ff71 	bl	80013cc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	4a35      	ldr	r2, [pc, #212]	; (80015c4 <HAL_UART_MspInit+0x1a4>)
 80014ee:	66da      	str	r2, [r3, #108]	; 0x6c
 80014f0:	4b34      	ldr	r3, [pc, #208]	; (80015c4 <HAL_UART_MspInit+0x1a4>)
 80014f2:	687a      	ldr	r2, [r7, #4]
 80014f4:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80014f6:	e05d      	b.n	80015b4 <HAL_UART_MspInit+0x194>
  else if(huart->Instance==USART2)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	4a33      	ldr	r2, [pc, #204]	; (80015cc <HAL_UART_MspInit+0x1ac>)
 80014fe:	4293      	cmp	r3, r2
 8001500:	d158      	bne.n	80015b4 <HAL_UART_MspInit+0x194>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001502:	4b2f      	ldr	r3, [pc, #188]	; (80015c0 <HAL_UART_MspInit+0x1a0>)
 8001504:	69da      	ldr	r2, [r3, #28]
 8001506:	4b2e      	ldr	r3, [pc, #184]	; (80015c0 <HAL_UART_MspInit+0x1a0>)
 8001508:	2180      	movs	r1, #128	; 0x80
 800150a:	0289      	lsls	r1, r1, #10
 800150c:	430a      	orrs	r2, r1
 800150e:	61da      	str	r2, [r3, #28]
 8001510:	4b2b      	ldr	r3, [pc, #172]	; (80015c0 <HAL_UART_MspInit+0x1a0>)
 8001512:	69da      	ldr	r2, [r3, #28]
 8001514:	2380      	movs	r3, #128	; 0x80
 8001516:	029b      	lsls	r3, r3, #10
 8001518:	4013      	ands	r3, r2
 800151a:	613b      	str	r3, [r7, #16]
 800151c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800151e:	4b28      	ldr	r3, [pc, #160]	; (80015c0 <HAL_UART_MspInit+0x1a0>)
 8001520:	695a      	ldr	r2, [r3, #20]
 8001522:	4b27      	ldr	r3, [pc, #156]	; (80015c0 <HAL_UART_MspInit+0x1a0>)
 8001524:	2180      	movs	r1, #128	; 0x80
 8001526:	0289      	lsls	r1, r1, #10
 8001528:	430a      	orrs	r2, r1
 800152a:	615a      	str	r2, [r3, #20]
 800152c:	4b24      	ldr	r3, [pc, #144]	; (80015c0 <HAL_UART_MspInit+0x1a0>)
 800152e:	695a      	ldr	r2, [r3, #20]
 8001530:	2380      	movs	r3, #128	; 0x80
 8001532:	029b      	lsls	r3, r3, #10
 8001534:	4013      	ands	r3, r2
 8001536:	60fb      	str	r3, [r7, #12]
 8001538:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800153a:	211c      	movs	r1, #28
 800153c:	187b      	adds	r3, r7, r1
 800153e:	220c      	movs	r2, #12
 8001540:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001542:	187b      	adds	r3, r7, r1
 8001544:	2202      	movs	r2, #2
 8001546:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001548:	187b      	adds	r3, r7, r1
 800154a:	2200      	movs	r2, #0
 800154c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800154e:	187b      	adds	r3, r7, r1
 8001550:	2200      	movs	r2, #0
 8001552:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001554:	187b      	adds	r3, r7, r1
 8001556:	2201      	movs	r2, #1
 8001558:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800155a:	187a      	adds	r2, r7, r1
 800155c:	2390      	movs	r3, #144	; 0x90
 800155e:	05db      	lsls	r3, r3, #23
 8001560:	0011      	movs	r1, r2
 8001562:	0018      	movs	r0, r3
 8001564:	f000 fcda 	bl	8001f1c <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel5;
 8001568:	4b19      	ldr	r3, [pc, #100]	; (80015d0 <HAL_UART_MspInit+0x1b0>)
 800156a:	4a1a      	ldr	r2, [pc, #104]	; (80015d4 <HAL_UART_MspInit+0x1b4>)
 800156c:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800156e:	4b18      	ldr	r3, [pc, #96]	; (80015d0 <HAL_UART_MspInit+0x1b0>)
 8001570:	2200      	movs	r2, #0
 8001572:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001574:	4b16      	ldr	r3, [pc, #88]	; (80015d0 <HAL_UART_MspInit+0x1b0>)
 8001576:	2200      	movs	r2, #0
 8001578:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800157a:	4b15      	ldr	r3, [pc, #84]	; (80015d0 <HAL_UART_MspInit+0x1b0>)
 800157c:	2280      	movs	r2, #128	; 0x80
 800157e:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001580:	4b13      	ldr	r3, [pc, #76]	; (80015d0 <HAL_UART_MspInit+0x1b0>)
 8001582:	2200      	movs	r2, #0
 8001584:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001586:	4b12      	ldr	r3, [pc, #72]	; (80015d0 <HAL_UART_MspInit+0x1b0>)
 8001588:	2200      	movs	r2, #0
 800158a:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 800158c:	4b10      	ldr	r3, [pc, #64]	; (80015d0 <HAL_UART_MspInit+0x1b0>)
 800158e:	2220      	movs	r2, #32
 8001590:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001592:	4b0f      	ldr	r3, [pc, #60]	; (80015d0 <HAL_UART_MspInit+0x1b0>)
 8001594:	2200      	movs	r2, #0
 8001596:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001598:	4b0d      	ldr	r3, [pc, #52]	; (80015d0 <HAL_UART_MspInit+0x1b0>)
 800159a:	0018      	movs	r0, r3
 800159c:	f000 fa9a 	bl	8001ad4 <HAL_DMA_Init>
 80015a0:	1e03      	subs	r3, r0, #0
 80015a2:	d001      	beq.n	80015a8 <HAL_UART_MspInit+0x188>
      Error_Handler();
 80015a4:	f7ff ff12 	bl	80013cc <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	4a09      	ldr	r2, [pc, #36]	; (80015d0 <HAL_UART_MspInit+0x1b0>)
 80015ac:	66da      	str	r2, [r3, #108]	; 0x6c
 80015ae:	4b08      	ldr	r3, [pc, #32]	; (80015d0 <HAL_UART_MspInit+0x1b0>)
 80015b0:	687a      	ldr	r2, [r7, #4]
 80015b2:	625a      	str	r2, [r3, #36]	; 0x24
}
 80015b4:	46c0      	nop			; (mov r8, r8)
 80015b6:	46bd      	mov	sp, r7
 80015b8:	b00c      	add	sp, #48	; 0x30
 80015ba:	bd80      	pop	{r7, pc}
 80015bc:	40013800 	.word	0x40013800
 80015c0:	40021000 	.word	0x40021000
 80015c4:	20000318 	.word	0x20000318
 80015c8:	40020030 	.word	0x40020030
 80015cc:	40004400 	.word	0x40004400
 80015d0:	200002d4 	.word	0x200002d4
 80015d4:	40020058 	.word	0x40020058

080015d8 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b082      	sub	sp, #8
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	4a18      	ldr	r2, [pc, #96]	; (8001648 <HAL_UART_MspDeInit+0x70>)
 80015e6:	4293      	cmp	r3, r2
 80015e8:	d113      	bne.n	8001612 <HAL_UART_MspDeInit+0x3a>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 80015ea:	4b18      	ldr	r3, [pc, #96]	; (800164c <HAL_UART_MspDeInit+0x74>)
 80015ec:	699a      	ldr	r2, [r3, #24]
 80015ee:	4b17      	ldr	r3, [pc, #92]	; (800164c <HAL_UART_MspDeInit+0x74>)
 80015f0:	4917      	ldr	r1, [pc, #92]	; (8001650 <HAL_UART_MspDeInit+0x78>)
 80015f2:	400a      	ands	r2, r1
 80015f4:	619a      	str	r2, [r3, #24]

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 80015f6:	23c0      	movs	r3, #192	; 0xc0
 80015f8:	00da      	lsls	r2, r3, #3
 80015fa:	2390      	movs	r3, #144	; 0x90
 80015fc:	05db      	lsls	r3, r3, #23
 80015fe:	0011      	movs	r1, r2
 8001600:	0018      	movs	r0, r3
 8001602:	f000 fdfb 	bl	80021fc <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(huart->hdmarx);
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800160a:	0018      	movs	r0, r3
 800160c:	f000 faaa 	bl	8001b64 <HAL_DMA_DeInit>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }

}
 8001610:	e015      	b.n	800163e <HAL_UART_MspDeInit+0x66>
  else if(huart->Instance==USART2)
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	4a0f      	ldr	r2, [pc, #60]	; (8001654 <HAL_UART_MspDeInit+0x7c>)
 8001618:	4293      	cmp	r3, r2
 800161a:	d110      	bne.n	800163e <HAL_UART_MspDeInit+0x66>
    __HAL_RCC_USART2_CLK_DISABLE();
 800161c:	4b0b      	ldr	r3, [pc, #44]	; (800164c <HAL_UART_MspDeInit+0x74>)
 800161e:	69da      	ldr	r2, [r3, #28]
 8001620:	4b0a      	ldr	r3, [pc, #40]	; (800164c <HAL_UART_MspDeInit+0x74>)
 8001622:	490d      	ldr	r1, [pc, #52]	; (8001658 <HAL_UART_MspDeInit+0x80>)
 8001624:	400a      	ands	r2, r1
 8001626:	61da      	str	r2, [r3, #28]
    HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 8001628:	2390      	movs	r3, #144	; 0x90
 800162a:	05db      	lsls	r3, r3, #23
 800162c:	210c      	movs	r1, #12
 800162e:	0018      	movs	r0, r3
 8001630:	f000 fde4 	bl	80021fc <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(huart->hdmarx);
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001638:	0018      	movs	r0, r3
 800163a:	f000 fa93 	bl	8001b64 <HAL_DMA_DeInit>
}
 800163e:	46c0      	nop			; (mov r8, r8)
 8001640:	46bd      	mov	sp, r7
 8001642:	b002      	add	sp, #8
 8001644:	bd80      	pop	{r7, pc}
 8001646:	46c0      	nop			; (mov r8, r8)
 8001648:	40013800 	.word	0x40013800
 800164c:	40021000 	.word	0x40021000
 8001650:	ffffbfff 	.word	0xffffbfff
 8001654:	40004400 	.word	0x40004400
 8001658:	fffdffff 	.word	0xfffdffff

0800165c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001660:	46c0      	nop			; (mov r8, r8)
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}

08001666 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001666:	b580      	push	{r7, lr}
 8001668:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800166a:	e7fe      	b.n	800166a <HardFault_Handler+0x4>

0800166c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001670:	46c0      	nop			; (mov r8, r8)
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}

08001676 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001676:	b580      	push	{r7, lr}
 8001678:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800167a:	46c0      	nop			; (mov r8, r8)
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}

08001680 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001684:	f000 f90a 	bl	800189c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001688:	46c0      	nop			; (mov r8, r8)
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}
	...

08001690 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001694:	4b03      	ldr	r3, [pc, #12]	; (80016a4 <DMA1_Channel2_3_IRQHandler+0x14>)
 8001696:	0018      	movs	r0, r3
 8001698:	f000 fb4b 	bl	8001d32 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 800169c:	46c0      	nop			; (mov r8, r8)
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	46c0      	nop			; (mov r8, r8)
 80016a4:	20000318 	.word	0x20000318

080016a8 <DMA1_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4 and 5 interrupts.
  */
void DMA1_Channel4_5_IRQHandler(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80016ac:	4b03      	ldr	r3, [pc, #12]	; (80016bc <DMA1_Channel4_5_IRQHandler+0x14>)
 80016ae:	0018      	movs	r0, r3
 80016b0:	f000 fb3f 	bl	8001d32 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 80016b4:	46c0      	nop			; (mov r8, r8)
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	46c0      	nop			; (mov r8, r8)
 80016bc:	200002d4 	.word	0x200002d4

080016c0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b086      	sub	sp, #24
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	60f8      	str	r0, [r7, #12]
 80016c8:	60b9      	str	r1, [r7, #8]
 80016ca:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016cc:	2300      	movs	r3, #0
 80016ce:	617b      	str	r3, [r7, #20]
 80016d0:	e00a      	b.n	80016e8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80016d2:	e000      	b.n	80016d6 <_read+0x16>
 80016d4:	bf00      	nop
 80016d6:	0001      	movs	r1, r0
 80016d8:	68bb      	ldr	r3, [r7, #8]
 80016da:	1c5a      	adds	r2, r3, #1
 80016dc:	60ba      	str	r2, [r7, #8]
 80016de:	b2ca      	uxtb	r2, r1
 80016e0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016e2:	697b      	ldr	r3, [r7, #20]
 80016e4:	3301      	adds	r3, #1
 80016e6:	617b      	str	r3, [r7, #20]
 80016e8:	697a      	ldr	r2, [r7, #20]
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	429a      	cmp	r2, r3
 80016ee:	dbf0      	blt.n	80016d2 <_read+0x12>
	}

return len;
 80016f0:	687b      	ldr	r3, [r7, #4]
}
 80016f2:	0018      	movs	r0, r3
 80016f4:	46bd      	mov	sp, r7
 80016f6:	b006      	add	sp, #24
 80016f8:	bd80      	pop	{r7, pc}

080016fa <_close>:
	}
	return len;
}

int _close(int file)
{
 80016fa:	b580      	push	{r7, lr}
 80016fc:	b082      	sub	sp, #8
 80016fe:	af00      	add	r7, sp, #0
 8001700:	6078      	str	r0, [r7, #4]
	return -1;
 8001702:	2301      	movs	r3, #1
 8001704:	425b      	negs	r3, r3
}
 8001706:	0018      	movs	r0, r3
 8001708:	46bd      	mov	sp, r7
 800170a:	b002      	add	sp, #8
 800170c:	bd80      	pop	{r7, pc}

0800170e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800170e:	b580      	push	{r7, lr}
 8001710:	b082      	sub	sp, #8
 8001712:	af00      	add	r7, sp, #0
 8001714:	6078      	str	r0, [r7, #4]
 8001716:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001718:	683b      	ldr	r3, [r7, #0]
 800171a:	2280      	movs	r2, #128	; 0x80
 800171c:	0192      	lsls	r2, r2, #6
 800171e:	605a      	str	r2, [r3, #4]
	return 0;
 8001720:	2300      	movs	r3, #0
}
 8001722:	0018      	movs	r0, r3
 8001724:	46bd      	mov	sp, r7
 8001726:	b002      	add	sp, #8
 8001728:	bd80      	pop	{r7, pc}

0800172a <_isatty>:

int _isatty(int file)
{
 800172a:	b580      	push	{r7, lr}
 800172c:	b082      	sub	sp, #8
 800172e:	af00      	add	r7, sp, #0
 8001730:	6078      	str	r0, [r7, #4]
	return 1;
 8001732:	2301      	movs	r3, #1
}
 8001734:	0018      	movs	r0, r3
 8001736:	46bd      	mov	sp, r7
 8001738:	b002      	add	sp, #8
 800173a:	bd80      	pop	{r7, pc}

0800173c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b084      	sub	sp, #16
 8001740:	af00      	add	r7, sp, #0
 8001742:	60f8      	str	r0, [r7, #12]
 8001744:	60b9      	str	r1, [r7, #8]
 8001746:	607a      	str	r2, [r7, #4]
	return 0;
 8001748:	2300      	movs	r3, #0
}
 800174a:	0018      	movs	r0, r3
 800174c:	46bd      	mov	sp, r7
 800174e:	b004      	add	sp, #16
 8001750:	bd80      	pop	{r7, pc}
	...

08001754 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b084      	sub	sp, #16
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800175c:	4b11      	ldr	r3, [pc, #68]	; (80017a4 <_sbrk+0x50>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	2b00      	cmp	r3, #0
 8001762:	d102      	bne.n	800176a <_sbrk+0x16>
		heap_end = &end;
 8001764:	4b0f      	ldr	r3, [pc, #60]	; (80017a4 <_sbrk+0x50>)
 8001766:	4a10      	ldr	r2, [pc, #64]	; (80017a8 <_sbrk+0x54>)
 8001768:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800176a:	4b0e      	ldr	r3, [pc, #56]	; (80017a4 <_sbrk+0x50>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001770:	4b0c      	ldr	r3, [pc, #48]	; (80017a4 <_sbrk+0x50>)
 8001772:	681a      	ldr	r2, [r3, #0]
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	18d3      	adds	r3, r2, r3
 8001778:	466a      	mov	r2, sp
 800177a:	4293      	cmp	r3, r2
 800177c:	d907      	bls.n	800178e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800177e:	f002 f955 	bl	8003a2c <__errno>
 8001782:	0003      	movs	r3, r0
 8001784:	220c      	movs	r2, #12
 8001786:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8001788:	2301      	movs	r3, #1
 800178a:	425b      	negs	r3, r3
 800178c:	e006      	b.n	800179c <_sbrk+0x48>
	}

	heap_end += incr;
 800178e:	4b05      	ldr	r3, [pc, #20]	; (80017a4 <_sbrk+0x50>)
 8001790:	681a      	ldr	r2, [r3, #0]
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	18d2      	adds	r2, r2, r3
 8001796:	4b03      	ldr	r3, [pc, #12]	; (80017a4 <_sbrk+0x50>)
 8001798:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
 800179a:	68fb      	ldr	r3, [r7, #12]
}
 800179c:	0018      	movs	r0, r3
 800179e:	46bd      	mov	sp, r7
 80017a0:	b004      	add	sp, #16
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	200002c8 	.word	0x200002c8
 80017a8:	20000468 	.word	0x20000468

080017ac <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80017b0:	46c0      	nop			; (mov r8, r8)
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
	...

080017b8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80017b8:	480d      	ldr	r0, [pc, #52]	; (80017f0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80017ba:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017bc:	480d      	ldr	r0, [pc, #52]	; (80017f4 <LoopForever+0x6>)
  ldr r1, =_edata
 80017be:	490e      	ldr	r1, [pc, #56]	; (80017f8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80017c0:	4a0e      	ldr	r2, [pc, #56]	; (80017fc <LoopForever+0xe>)
  movs r3, #0
 80017c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017c4:	e002      	b.n	80017cc <LoopCopyDataInit>

080017c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017ca:	3304      	adds	r3, #4

080017cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017d0:	d3f9      	bcc.n	80017c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017d2:	4a0b      	ldr	r2, [pc, #44]	; (8001800 <LoopForever+0x12>)
  ldr r4, =_ebss
 80017d4:	4c0b      	ldr	r4, [pc, #44]	; (8001804 <LoopForever+0x16>)
  movs r3, #0
 80017d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017d8:	e001      	b.n	80017de <LoopFillZerobss>

080017da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017dc:	3204      	adds	r2, #4

080017de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017e0:	d3fb      	bcc.n	80017da <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80017e2:	f7ff ffe3 	bl	80017ac <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80017e6:	f002 f927 	bl	8003a38 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80017ea:	f7ff fbdb 	bl	8000fa4 <main>

080017ee <LoopForever>:

LoopForever:
    b LoopForever
 80017ee:	e7fe      	b.n	80017ee <LoopForever>
  ldr   r0, =_estack
 80017f0:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80017f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017f8:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 80017fc:	080054c8 	.word	0x080054c8
  ldr r2, =_sbss
 8001800:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001804:	20000464 	.word	0x20000464

08001808 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001808:	e7fe      	b.n	8001808 <ADC1_IRQHandler>
	...

0800180c <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001810:	4b07      	ldr	r3, [pc, #28]	; (8001830 <HAL_Init+0x24>)
 8001812:	681a      	ldr	r2, [r3, #0]
 8001814:	4b06      	ldr	r3, [pc, #24]	; (8001830 <HAL_Init+0x24>)
 8001816:	2110      	movs	r1, #16
 8001818:	430a      	orrs	r2, r1
 800181a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 800181c:	2000      	movs	r0, #0
 800181e:	f000 f809 	bl	8001834 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001822:	f7ff fdd9 	bl	80013d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001826:	2300      	movs	r3, #0
}
 8001828:	0018      	movs	r0, r3
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}
 800182e:	46c0      	nop			; (mov r8, r8)
 8001830:	40022000 	.word	0x40022000

08001834 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001834:	b590      	push	{r4, r7, lr}
 8001836:	b083      	sub	sp, #12
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800183c:	4b14      	ldr	r3, [pc, #80]	; (8001890 <HAL_InitTick+0x5c>)
 800183e:	681c      	ldr	r4, [r3, #0]
 8001840:	4b14      	ldr	r3, [pc, #80]	; (8001894 <HAL_InitTick+0x60>)
 8001842:	781b      	ldrb	r3, [r3, #0]
 8001844:	0019      	movs	r1, r3
 8001846:	23fa      	movs	r3, #250	; 0xfa
 8001848:	0098      	lsls	r0, r3, #2
 800184a:	f7fe fc65 	bl	8000118 <__udivsi3>
 800184e:	0003      	movs	r3, r0
 8001850:	0019      	movs	r1, r3
 8001852:	0020      	movs	r0, r4
 8001854:	f7fe fc60 	bl	8000118 <__udivsi3>
 8001858:	0003      	movs	r3, r0
 800185a:	0018      	movs	r0, r3
 800185c:	f000 f92d 	bl	8001aba <HAL_SYSTICK_Config>
 8001860:	1e03      	subs	r3, r0, #0
 8001862:	d001      	beq.n	8001868 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001864:	2301      	movs	r3, #1
 8001866:	e00f      	b.n	8001888 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	2b03      	cmp	r3, #3
 800186c:	d80b      	bhi.n	8001886 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800186e:	6879      	ldr	r1, [r7, #4]
 8001870:	2301      	movs	r3, #1
 8001872:	425b      	negs	r3, r3
 8001874:	2200      	movs	r2, #0
 8001876:	0018      	movs	r0, r3
 8001878:	f000 f8fa 	bl	8001a70 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800187c:	4b06      	ldr	r3, [pc, #24]	; (8001898 <HAL_InitTick+0x64>)
 800187e:	687a      	ldr	r2, [r7, #4]
 8001880:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8001882:	2300      	movs	r3, #0
 8001884:	e000      	b.n	8001888 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001886:	2301      	movs	r3, #1
}
 8001888:	0018      	movs	r0, r3
 800188a:	46bd      	mov	sp, r7
 800188c:	b003      	add	sp, #12
 800188e:	bd90      	pop	{r4, r7, pc}
 8001890:	20000004 	.word	0x20000004
 8001894:	2000000c 	.word	0x2000000c
 8001898:	20000008 	.word	0x20000008

0800189c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018a0:	4b05      	ldr	r3, [pc, #20]	; (80018b8 <HAL_IncTick+0x1c>)
 80018a2:	781b      	ldrb	r3, [r3, #0]
 80018a4:	001a      	movs	r2, r3
 80018a6:	4b05      	ldr	r3, [pc, #20]	; (80018bc <HAL_IncTick+0x20>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	18d2      	adds	r2, r2, r3
 80018ac:	4b03      	ldr	r3, [pc, #12]	; (80018bc <HAL_IncTick+0x20>)
 80018ae:	601a      	str	r2, [r3, #0]
}
 80018b0:	46c0      	nop			; (mov r8, r8)
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	46c0      	nop			; (mov r8, r8)
 80018b8:	2000000c 	.word	0x2000000c
 80018bc:	2000045c 	.word	0x2000045c

080018c0 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	af00      	add	r7, sp, #0
  return uwTick;
 80018c4:	4b02      	ldr	r3, [pc, #8]	; (80018d0 <HAL_GetTick+0x10>)
 80018c6:	681b      	ldr	r3, [r3, #0]
}
 80018c8:	0018      	movs	r0, r3
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	46c0      	nop			; (mov r8, r8)
 80018d0:	2000045c 	.word	0x2000045c

080018d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b084      	sub	sp, #16
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018dc:	f7ff fff0 	bl	80018c0 <HAL_GetTick>
 80018e0:	0003      	movs	r3, r0
 80018e2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	3301      	adds	r3, #1
 80018ec:	d005      	beq.n	80018fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80018ee:	4b09      	ldr	r3, [pc, #36]	; (8001914 <HAL_Delay+0x40>)
 80018f0:	781b      	ldrb	r3, [r3, #0]
 80018f2:	001a      	movs	r2, r3
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	189b      	adds	r3, r3, r2
 80018f8:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80018fa:	46c0      	nop			; (mov r8, r8)
 80018fc:	f7ff ffe0 	bl	80018c0 <HAL_GetTick>
 8001900:	0002      	movs	r2, r0
 8001902:	68bb      	ldr	r3, [r7, #8]
 8001904:	1ad3      	subs	r3, r2, r3
 8001906:	68fa      	ldr	r2, [r7, #12]
 8001908:	429a      	cmp	r2, r3
 800190a:	d8f7      	bhi.n	80018fc <HAL_Delay+0x28>
  {
  }
}
 800190c:	46c0      	nop			; (mov r8, r8)
 800190e:	46bd      	mov	sp, r7
 8001910:	b004      	add	sp, #16
 8001912:	bd80      	pop	{r7, pc}
 8001914:	2000000c 	.word	0x2000000c

08001918 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b082      	sub	sp, #8
 800191c:	af00      	add	r7, sp, #0
 800191e:	0002      	movs	r2, r0
 8001920:	1dfb      	adds	r3, r7, #7
 8001922:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001924:	1dfb      	adds	r3, r7, #7
 8001926:	781b      	ldrb	r3, [r3, #0]
 8001928:	2b7f      	cmp	r3, #127	; 0x7f
 800192a:	d809      	bhi.n	8001940 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800192c:	1dfb      	adds	r3, r7, #7
 800192e:	781b      	ldrb	r3, [r3, #0]
 8001930:	001a      	movs	r2, r3
 8001932:	231f      	movs	r3, #31
 8001934:	401a      	ands	r2, r3
 8001936:	4b04      	ldr	r3, [pc, #16]	; (8001948 <__NVIC_EnableIRQ+0x30>)
 8001938:	2101      	movs	r1, #1
 800193a:	4091      	lsls	r1, r2
 800193c:	000a      	movs	r2, r1
 800193e:	601a      	str	r2, [r3, #0]
  }
}
 8001940:	46c0      	nop			; (mov r8, r8)
 8001942:	46bd      	mov	sp, r7
 8001944:	b002      	add	sp, #8
 8001946:	bd80      	pop	{r7, pc}
 8001948:	e000e100 	.word	0xe000e100

0800194c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800194c:	b590      	push	{r4, r7, lr}
 800194e:	b083      	sub	sp, #12
 8001950:	af00      	add	r7, sp, #0
 8001952:	0002      	movs	r2, r0
 8001954:	6039      	str	r1, [r7, #0]
 8001956:	1dfb      	adds	r3, r7, #7
 8001958:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800195a:	1dfb      	adds	r3, r7, #7
 800195c:	781b      	ldrb	r3, [r3, #0]
 800195e:	2b7f      	cmp	r3, #127	; 0x7f
 8001960:	d828      	bhi.n	80019b4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001962:	4a2f      	ldr	r2, [pc, #188]	; (8001a20 <__NVIC_SetPriority+0xd4>)
 8001964:	1dfb      	adds	r3, r7, #7
 8001966:	781b      	ldrb	r3, [r3, #0]
 8001968:	b25b      	sxtb	r3, r3
 800196a:	089b      	lsrs	r3, r3, #2
 800196c:	33c0      	adds	r3, #192	; 0xc0
 800196e:	009b      	lsls	r3, r3, #2
 8001970:	589b      	ldr	r3, [r3, r2]
 8001972:	1dfa      	adds	r2, r7, #7
 8001974:	7812      	ldrb	r2, [r2, #0]
 8001976:	0011      	movs	r1, r2
 8001978:	2203      	movs	r2, #3
 800197a:	400a      	ands	r2, r1
 800197c:	00d2      	lsls	r2, r2, #3
 800197e:	21ff      	movs	r1, #255	; 0xff
 8001980:	4091      	lsls	r1, r2
 8001982:	000a      	movs	r2, r1
 8001984:	43d2      	mvns	r2, r2
 8001986:	401a      	ands	r2, r3
 8001988:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800198a:	683b      	ldr	r3, [r7, #0]
 800198c:	019b      	lsls	r3, r3, #6
 800198e:	22ff      	movs	r2, #255	; 0xff
 8001990:	401a      	ands	r2, r3
 8001992:	1dfb      	adds	r3, r7, #7
 8001994:	781b      	ldrb	r3, [r3, #0]
 8001996:	0018      	movs	r0, r3
 8001998:	2303      	movs	r3, #3
 800199a:	4003      	ands	r3, r0
 800199c:	00db      	lsls	r3, r3, #3
 800199e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80019a0:	481f      	ldr	r0, [pc, #124]	; (8001a20 <__NVIC_SetPriority+0xd4>)
 80019a2:	1dfb      	adds	r3, r7, #7
 80019a4:	781b      	ldrb	r3, [r3, #0]
 80019a6:	b25b      	sxtb	r3, r3
 80019a8:	089b      	lsrs	r3, r3, #2
 80019aa:	430a      	orrs	r2, r1
 80019ac:	33c0      	adds	r3, #192	; 0xc0
 80019ae:	009b      	lsls	r3, r3, #2
 80019b0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80019b2:	e031      	b.n	8001a18 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80019b4:	4a1b      	ldr	r2, [pc, #108]	; (8001a24 <__NVIC_SetPriority+0xd8>)
 80019b6:	1dfb      	adds	r3, r7, #7
 80019b8:	781b      	ldrb	r3, [r3, #0]
 80019ba:	0019      	movs	r1, r3
 80019bc:	230f      	movs	r3, #15
 80019be:	400b      	ands	r3, r1
 80019c0:	3b08      	subs	r3, #8
 80019c2:	089b      	lsrs	r3, r3, #2
 80019c4:	3306      	adds	r3, #6
 80019c6:	009b      	lsls	r3, r3, #2
 80019c8:	18d3      	adds	r3, r2, r3
 80019ca:	3304      	adds	r3, #4
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	1dfa      	adds	r2, r7, #7
 80019d0:	7812      	ldrb	r2, [r2, #0]
 80019d2:	0011      	movs	r1, r2
 80019d4:	2203      	movs	r2, #3
 80019d6:	400a      	ands	r2, r1
 80019d8:	00d2      	lsls	r2, r2, #3
 80019da:	21ff      	movs	r1, #255	; 0xff
 80019dc:	4091      	lsls	r1, r2
 80019de:	000a      	movs	r2, r1
 80019e0:	43d2      	mvns	r2, r2
 80019e2:	401a      	ands	r2, r3
 80019e4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80019e6:	683b      	ldr	r3, [r7, #0]
 80019e8:	019b      	lsls	r3, r3, #6
 80019ea:	22ff      	movs	r2, #255	; 0xff
 80019ec:	401a      	ands	r2, r3
 80019ee:	1dfb      	adds	r3, r7, #7
 80019f0:	781b      	ldrb	r3, [r3, #0]
 80019f2:	0018      	movs	r0, r3
 80019f4:	2303      	movs	r3, #3
 80019f6:	4003      	ands	r3, r0
 80019f8:	00db      	lsls	r3, r3, #3
 80019fa:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80019fc:	4809      	ldr	r0, [pc, #36]	; (8001a24 <__NVIC_SetPriority+0xd8>)
 80019fe:	1dfb      	adds	r3, r7, #7
 8001a00:	781b      	ldrb	r3, [r3, #0]
 8001a02:	001c      	movs	r4, r3
 8001a04:	230f      	movs	r3, #15
 8001a06:	4023      	ands	r3, r4
 8001a08:	3b08      	subs	r3, #8
 8001a0a:	089b      	lsrs	r3, r3, #2
 8001a0c:	430a      	orrs	r2, r1
 8001a0e:	3306      	adds	r3, #6
 8001a10:	009b      	lsls	r3, r3, #2
 8001a12:	18c3      	adds	r3, r0, r3
 8001a14:	3304      	adds	r3, #4
 8001a16:	601a      	str	r2, [r3, #0]
}
 8001a18:	46c0      	nop			; (mov r8, r8)
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	b003      	add	sp, #12
 8001a1e:	bd90      	pop	{r4, r7, pc}
 8001a20:	e000e100 	.word	0xe000e100
 8001a24:	e000ed00 	.word	0xe000ed00

08001a28 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b082      	sub	sp, #8
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	3b01      	subs	r3, #1
 8001a34:	4a0c      	ldr	r2, [pc, #48]	; (8001a68 <SysTick_Config+0x40>)
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d901      	bls.n	8001a3e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	e010      	b.n	8001a60 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a3e:	4b0b      	ldr	r3, [pc, #44]	; (8001a6c <SysTick_Config+0x44>)
 8001a40:	687a      	ldr	r2, [r7, #4]
 8001a42:	3a01      	subs	r2, #1
 8001a44:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a46:	2301      	movs	r3, #1
 8001a48:	425b      	negs	r3, r3
 8001a4a:	2103      	movs	r1, #3
 8001a4c:	0018      	movs	r0, r3
 8001a4e:	f7ff ff7d 	bl	800194c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a52:	4b06      	ldr	r3, [pc, #24]	; (8001a6c <SysTick_Config+0x44>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a58:	4b04      	ldr	r3, [pc, #16]	; (8001a6c <SysTick_Config+0x44>)
 8001a5a:	2207      	movs	r2, #7
 8001a5c:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a5e:	2300      	movs	r3, #0
}
 8001a60:	0018      	movs	r0, r3
 8001a62:	46bd      	mov	sp, r7
 8001a64:	b002      	add	sp, #8
 8001a66:	bd80      	pop	{r7, pc}
 8001a68:	00ffffff 	.word	0x00ffffff
 8001a6c:	e000e010 	.word	0xe000e010

08001a70 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b084      	sub	sp, #16
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	60b9      	str	r1, [r7, #8]
 8001a78:	607a      	str	r2, [r7, #4]
 8001a7a:	210f      	movs	r1, #15
 8001a7c:	187b      	adds	r3, r7, r1
 8001a7e:	1c02      	adds	r2, r0, #0
 8001a80:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001a82:	68ba      	ldr	r2, [r7, #8]
 8001a84:	187b      	adds	r3, r7, r1
 8001a86:	781b      	ldrb	r3, [r3, #0]
 8001a88:	b25b      	sxtb	r3, r3
 8001a8a:	0011      	movs	r1, r2
 8001a8c:	0018      	movs	r0, r3
 8001a8e:	f7ff ff5d 	bl	800194c <__NVIC_SetPriority>
}
 8001a92:	46c0      	nop			; (mov r8, r8)
 8001a94:	46bd      	mov	sp, r7
 8001a96:	b004      	add	sp, #16
 8001a98:	bd80      	pop	{r7, pc}

08001a9a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a9a:	b580      	push	{r7, lr}
 8001a9c:	b082      	sub	sp, #8
 8001a9e:	af00      	add	r7, sp, #0
 8001aa0:	0002      	movs	r2, r0
 8001aa2:	1dfb      	adds	r3, r7, #7
 8001aa4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001aa6:	1dfb      	adds	r3, r7, #7
 8001aa8:	781b      	ldrb	r3, [r3, #0]
 8001aaa:	b25b      	sxtb	r3, r3
 8001aac:	0018      	movs	r0, r3
 8001aae:	f7ff ff33 	bl	8001918 <__NVIC_EnableIRQ>
}
 8001ab2:	46c0      	nop			; (mov r8, r8)
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	b002      	add	sp, #8
 8001ab8:	bd80      	pop	{r7, pc}

08001aba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001aba:	b580      	push	{r7, lr}
 8001abc:	b082      	sub	sp, #8
 8001abe:	af00      	add	r7, sp, #0
 8001ac0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	0018      	movs	r0, r3
 8001ac6:	f7ff ffaf 	bl	8001a28 <SysTick_Config>
 8001aca:	0003      	movs	r3, r0
}
 8001acc:	0018      	movs	r0, r3
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	b002      	add	sp, #8
 8001ad2:	bd80      	pop	{r7, pc}

08001ad4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b084      	sub	sp, #16
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001adc:	2300      	movs	r3, #0
 8001ade:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d101      	bne.n	8001aea <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	e036      	b.n	8001b58 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	2221      	movs	r2, #33	; 0x21
 8001aee:	2102      	movs	r1, #2
 8001af0:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	4a18      	ldr	r2, [pc, #96]	; (8001b60 <HAL_DMA_Init+0x8c>)
 8001afe:	4013      	ands	r3, r2
 8001b00:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001b0a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	68db      	ldr	r3, [r3, #12]
 8001b10:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b16:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	695b      	ldr	r3, [r3, #20]
 8001b1c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b22:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	69db      	ldr	r3, [r3, #28]
 8001b28:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001b2a:	68fa      	ldr	r2, [r7, #12]
 8001b2c:	4313      	orrs	r3, r2
 8001b2e:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	68fa      	ldr	r2, [r7, #12]
 8001b36:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	0018      	movs	r0, r3
 8001b3c:	f000 f9d2 	bl	8001ee4 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	2200      	movs	r2, #0
 8001b44:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	2221      	movs	r2, #33	; 0x21
 8001b4a:	2101      	movs	r1, #1
 8001b4c:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	2220      	movs	r2, #32
 8001b52:	2100      	movs	r1, #0
 8001b54:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8001b56:	2300      	movs	r3, #0
}  
 8001b58:	0018      	movs	r0, r3
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	b004      	add	sp, #16
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	ffffc00f 	.word	0xffffc00f

08001b64 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b082      	sub	sp, #8
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d101      	bne.n	8001b76 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8001b72:	2301      	movs	r3, #1
 8001b74:	e03b      	b.n	8001bee <HAL_DMA_DeInit+0x8a>
  
  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	681a      	ldr	r2, [r3, #0]
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	2101      	movs	r1, #1
 8001b82:	438a      	bics	r2, r1
 8001b84:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0U;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel Number of Data to Transfer register */
  hdma->Instance->CNDTR = 0U;
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	2200      	movs	r2, #0
 8001b94:	605a      	str	r2, [r3, #4]

  /* Reset DMA Channel peripheral address register */
  hdma->Instance->CPAR  = 0U;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	609a      	str	r2, [r3, #8]
  
  /* Reset DMA Channel memory address register */
  hdma->Instance->CMAR = 0U;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	60da      	str	r2, [r3, #12]

/* Get DMA Base Address */  
  DMA_CalcBaseAndBitshift(hdma);
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	0018      	movs	r0, r3
 8001baa:	f000 f99b 	bl	8001ee4 <DMA_CalcBaseAndBitshift>

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001bb6:	2101      	movs	r1, #1
 8001bb8:	4091      	lsls	r1, r2
 8001bba:	000a      	movs	r2, r1
 8001bbc:	605a      	str	r2, [r3, #4]

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	629a      	str	r2, [r3, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	2200      	movs	r2, #0
 8001bce:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	2200      	movs	r2, #0
 8001bda:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2221      	movs	r2, #33	; 0x21
 8001be0:	2100      	movs	r1, #0
 8001be2:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	2220      	movs	r2, #32
 8001be8:	2100      	movs	r1, #0
 8001bea:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001bec:	2300      	movs	r3, #0
}
 8001bee:	0018      	movs	r0, r3
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	b002      	add	sp, #8
 8001bf4:	bd80      	pop	{r7, pc}

08001bf6 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001bf6:	b580      	push	{r7, lr}
 8001bf8:	b086      	sub	sp, #24
 8001bfa:	af00      	add	r7, sp, #0
 8001bfc:	60f8      	str	r0, [r7, #12]
 8001bfe:	60b9      	str	r1, [r7, #8]
 8001c00:	607a      	str	r2, [r7, #4]
 8001c02:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8001c04:	2317      	movs	r3, #23
 8001c06:	18fb      	adds	r3, r7, r3
 8001c08:	2200      	movs	r2, #0
 8001c0a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	2220      	movs	r2, #32
 8001c10:	5c9b      	ldrb	r3, [r3, r2]
 8001c12:	2b01      	cmp	r3, #1
 8001c14:	d101      	bne.n	8001c1a <HAL_DMA_Start_IT+0x24>
 8001c16:	2302      	movs	r3, #2
 8001c18:	e04f      	b.n	8001cba <HAL_DMA_Start_IT+0xc4>
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	2220      	movs	r2, #32
 8001c1e:	2101      	movs	r1, #1
 8001c20:	5499      	strb	r1, [r3, r2]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	2221      	movs	r2, #33	; 0x21
 8001c26:	5c9b      	ldrb	r3, [r3, r2]
 8001c28:	b2db      	uxtb	r3, r3
 8001c2a:	2b01      	cmp	r3, #1
 8001c2c:	d13a      	bne.n	8001ca4 <HAL_DMA_Start_IT+0xae>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	2221      	movs	r2, #33	; 0x21
 8001c32:	2102      	movs	r1, #2
 8001c34:	5499      	strb	r1, [r3, r2]
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	2200      	movs	r2, #0
 8001c3a:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	681a      	ldr	r2, [r3, #0]
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	2101      	movs	r1, #1
 8001c48:	438a      	bics	r2, r1
 8001c4a:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	687a      	ldr	r2, [r7, #4]
 8001c50:	68b9      	ldr	r1, [r7, #8]
 8001c52:	68f8      	ldr	r0, [r7, #12]
 8001c54:	f000 f919 	bl	8001e8a <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d008      	beq.n	8001c72 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	681a      	ldr	r2, [r3, #0]
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	210e      	movs	r1, #14
 8001c6c:	430a      	orrs	r2, r1
 8001c6e:	601a      	str	r2, [r3, #0]
 8001c70:	e00f      	b.n	8001c92 <HAL_DMA_Start_IT+0x9c>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	681a      	ldr	r2, [r3, #0]
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	210a      	movs	r1, #10
 8001c7e:	430a      	orrs	r2, r1
 8001c80:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	681a      	ldr	r2, [r3, #0]
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	2104      	movs	r1, #4
 8001c8e:	438a      	bics	r2, r1
 8001c90:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	681a      	ldr	r2, [r3, #0]
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	2101      	movs	r1, #1
 8001c9e:	430a      	orrs	r2, r1
 8001ca0:	601a      	str	r2, [r3, #0]
 8001ca2:	e007      	b.n	8001cb4 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	2220      	movs	r2, #32
 8001ca8:	2100      	movs	r1, #0
 8001caa:	5499      	strb	r1, [r3, r2]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8001cac:	2317      	movs	r3, #23
 8001cae:	18fb      	adds	r3, r7, r3
 8001cb0:	2202      	movs	r2, #2
 8001cb2:	701a      	strb	r2, [r3, #0]
  }     
  
  return status;    
 8001cb4:	2317      	movs	r3, #23
 8001cb6:	18fb      	adds	r3, r7, r3
 8001cb8:	781b      	ldrb	r3, [r3, #0]
} 
 8001cba:	0018      	movs	r0, r3
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	b006      	add	sp, #24
 8001cc0:	bd80      	pop	{r7, pc}

08001cc2 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001cc2:	b580      	push	{r7, lr}
 8001cc4:	b082      	sub	sp, #8
 8001cc6:	af00      	add	r7, sp, #0
 8001cc8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	2221      	movs	r2, #33	; 0x21
 8001cce:	5c9b      	ldrb	r3, [r3, r2]
 8001cd0:	b2db      	uxtb	r3, r3
 8001cd2:	2b02      	cmp	r3, #2
 8001cd4:	d008      	beq.n	8001ce8 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	2204      	movs	r2, #4
 8001cda:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	2220      	movs	r2, #32
 8001ce0:	2100      	movs	r1, #0
 8001ce2:	5499      	strb	r1, [r3, r2]
    
    return HAL_ERROR;
 8001ce4:	2301      	movs	r3, #1
 8001ce6:	e020      	b.n	8001d2a <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	681a      	ldr	r2, [r3, #0]
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	210e      	movs	r1, #14
 8001cf4:	438a      	bics	r2, r1
 8001cf6:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	681a      	ldr	r2, [r3, #0]
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	2101      	movs	r1, #1
 8001d04:	438a      	bics	r2, r1
 8001d06:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d10:	2101      	movs	r1, #1
 8001d12:	4091      	lsls	r1, r2
 8001d14:	000a      	movs	r2, r1
 8001d16:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	2221      	movs	r2, #33	; 0x21
 8001d1c:	2101      	movs	r1, #1
 8001d1e:	5499      	strb	r1, [r3, r2]
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	2220      	movs	r2, #32
 8001d24:	2100      	movs	r1, #0
 8001d26:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8001d28:	2300      	movs	r3, #0
}
 8001d2a:	0018      	movs	r0, r3
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	b002      	add	sp, #8
 8001d30:	bd80      	pop	{r7, pc}

08001d32 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001d32:	b580      	push	{r7, lr}
 8001d34:	b084      	sub	sp, #16
 8001d36:	af00      	add	r7, sp, #0
 8001d38:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d4e:	2204      	movs	r2, #4
 8001d50:	409a      	lsls	r2, r3
 8001d52:	0013      	movs	r3, r2
 8001d54:	68fa      	ldr	r2, [r7, #12]
 8001d56:	4013      	ands	r3, r2
 8001d58:	d024      	beq.n	8001da4 <HAL_DMA_IRQHandler+0x72>
 8001d5a:	68bb      	ldr	r3, [r7, #8]
 8001d5c:	2204      	movs	r2, #4
 8001d5e:	4013      	ands	r3, r2
 8001d60:	d020      	beq.n	8001da4 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	2220      	movs	r2, #32
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	d107      	bne.n	8001d7e <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	681a      	ldr	r2, [r3, #0]
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	2104      	movs	r1, #4
 8001d7a:	438a      	bics	r2, r1
 8001d7c:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d86:	2104      	movs	r1, #4
 8001d88:	4091      	lsls	r1, r2
 8001d8a:	000a      	movs	r2, r1
 8001d8c:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d100      	bne.n	8001d98 <HAL_DMA_IRQHandler+0x66>
 8001d96:	e06a      	b.n	8001e6e <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d9c:	687a      	ldr	r2, [r7, #4]
 8001d9e:	0010      	movs	r0, r2
 8001da0:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8001da2:	e064      	b.n	8001e6e <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da8:	2202      	movs	r2, #2
 8001daa:	409a      	lsls	r2, r3
 8001dac:	0013      	movs	r3, r2
 8001dae:	68fa      	ldr	r2, [r7, #12]
 8001db0:	4013      	ands	r3, r2
 8001db2:	d02b      	beq.n	8001e0c <HAL_DMA_IRQHandler+0xda>
 8001db4:	68bb      	ldr	r3, [r7, #8]
 8001db6:	2202      	movs	r2, #2
 8001db8:	4013      	ands	r3, r2
 8001dba:	d027      	beq.n	8001e0c <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	2220      	movs	r2, #32
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	d10b      	bne.n	8001de0 <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	681a      	ldr	r2, [r3, #0]
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	210a      	movs	r1, #10
 8001dd4:	438a      	bics	r2, r1
 8001dd6:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	2221      	movs	r2, #33	; 0x21
 8001ddc:	2101      	movs	r1, #1
 8001dde:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001de8:	2102      	movs	r1, #2
 8001dea:	4091      	lsls	r1, r2
 8001dec:	000a      	movs	r2, r1
 8001dee:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	2220      	movs	r2, #32
 8001df4:	2100      	movs	r1, #0
 8001df6:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d036      	beq.n	8001e6e <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e04:	687a      	ldr	r2, [r7, #4]
 8001e06:	0010      	movs	r0, r2
 8001e08:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8001e0a:	e030      	b.n	8001e6e <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e10:	2208      	movs	r2, #8
 8001e12:	409a      	lsls	r2, r3
 8001e14:	0013      	movs	r3, r2
 8001e16:	68fa      	ldr	r2, [r7, #12]
 8001e18:	4013      	ands	r3, r2
 8001e1a:	d028      	beq.n	8001e6e <HAL_DMA_IRQHandler+0x13c>
 8001e1c:	68bb      	ldr	r3, [r7, #8]
 8001e1e:	2208      	movs	r2, #8
 8001e20:	4013      	ands	r3, r2
 8001e22:	d024      	beq.n	8001e6e <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	681a      	ldr	r2, [r3, #0]
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	210e      	movs	r1, #14
 8001e30:	438a      	bics	r2, r1
 8001e32:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e3c:	2101      	movs	r1, #1
 8001e3e:	4091      	lsls	r1, r2
 8001e40:	000a      	movs	r2, r1
 8001e42:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	2201      	movs	r2, #1
 8001e48:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	2221      	movs	r2, #33	; 0x21
 8001e4e:	2101      	movs	r1, #1
 8001e50:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	2220      	movs	r2, #32
 8001e56:	2100      	movs	r1, #0
 8001e58:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d005      	beq.n	8001e6e <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e66:	687a      	ldr	r2, [r7, #4]
 8001e68:	0010      	movs	r0, r2
 8001e6a:	4798      	blx	r3
    }
   }
}  
 8001e6c:	e7ff      	b.n	8001e6e <HAL_DMA_IRQHandler+0x13c>
 8001e6e:	46c0      	nop			; (mov r8, r8)
 8001e70:	46bd      	mov	sp, r7
 8001e72:	b004      	add	sp, #16
 8001e74:	bd80      	pop	{r7, pc}

08001e76 <HAL_DMA_GetError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8001e76:	b580      	push	{r7, lr}
 8001e78:	b082      	sub	sp, #8
 8001e7a:	af00      	add	r7, sp, #0
 8001e7c:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
}
 8001e82:	0018      	movs	r0, r3
 8001e84:	46bd      	mov	sp, r7
 8001e86:	b002      	add	sp, #8
 8001e88:	bd80      	pop	{r7, pc}

08001e8a <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001e8a:	b580      	push	{r7, lr}
 8001e8c:	b084      	sub	sp, #16
 8001e8e:	af00      	add	r7, sp, #0
 8001e90:	60f8      	str	r0, [r7, #12]
 8001e92:	60b9      	str	r1, [r7, #8]
 8001e94:	607a      	str	r2, [r7, #4]
 8001e96:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ea0:	2101      	movs	r1, #1
 8001ea2:	4091      	lsls	r1, r2
 8001ea4:	000a      	movs	r2, r1
 8001ea6:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	683a      	ldr	r2, [r7, #0]
 8001eae:	605a      	str	r2, [r3, #4]
  
  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	685b      	ldr	r3, [r3, #4]
 8001eb4:	2b10      	cmp	r3, #16
 8001eb6:	d108      	bne.n	8001eca <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	687a      	ldr	r2, [r7, #4]
 8001ebe:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	68ba      	ldr	r2, [r7, #8]
 8001ec6:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001ec8:	e007      	b.n	8001eda <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	68ba      	ldr	r2, [r7, #8]
 8001ed0:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	687a      	ldr	r2, [r7, #4]
 8001ed8:	60da      	str	r2, [r3, #12]
}
 8001eda:	46c0      	nop			; (mov r8, r8)
 8001edc:	46bd      	mov	sp, r7
 8001ede:	b004      	add	sp, #16
 8001ee0:	bd80      	pop	{r7, pc}
	...

08001ee4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b082      	sub	sp, #8
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	4a08      	ldr	r2, [pc, #32]	; (8001f14 <DMA_CalcBaseAndBitshift+0x30>)
 8001ef2:	4694      	mov	ip, r2
 8001ef4:	4463      	add	r3, ip
 8001ef6:	2114      	movs	r1, #20
 8001ef8:	0018      	movs	r0, r3
 8001efa:	f7fe f90d 	bl	8000118 <__udivsi3>
 8001efe:	0003      	movs	r3, r0
 8001f00:	009a      	lsls	r2, r3, #2
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	4a03      	ldr	r2, [pc, #12]	; (8001f18 <DMA_CalcBaseAndBitshift+0x34>)
 8001f0a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8001f0c:	46c0      	nop			; (mov r8, r8)
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	b002      	add	sp, #8
 8001f12:	bd80      	pop	{r7, pc}
 8001f14:	bffdfff8 	.word	0xbffdfff8
 8001f18:	40020000 	.word	0x40020000

08001f1c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b086      	sub	sp, #24
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
 8001f24:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001f26:	2300      	movs	r3, #0
 8001f28:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f2a:	e14f      	b.n	80021cc <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	2101      	movs	r1, #1
 8001f32:	697a      	ldr	r2, [r7, #20]
 8001f34:	4091      	lsls	r1, r2
 8001f36:	000a      	movs	r2, r1
 8001f38:	4013      	ands	r3, r2
 8001f3a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d100      	bne.n	8001f44 <HAL_GPIO_Init+0x28>
 8001f42:	e140      	b.n	80021c6 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	2b02      	cmp	r3, #2
 8001f4a:	d003      	beq.n	8001f54 <HAL_GPIO_Init+0x38>
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	2b12      	cmp	r3, #18
 8001f52:	d123      	bne.n	8001f9c <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001f54:	697b      	ldr	r3, [r7, #20]
 8001f56:	08da      	lsrs	r2, r3, #3
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	3208      	adds	r2, #8
 8001f5c:	0092      	lsls	r2, r2, #2
 8001f5e:	58d3      	ldr	r3, [r2, r3]
 8001f60:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001f62:	697b      	ldr	r3, [r7, #20]
 8001f64:	2207      	movs	r2, #7
 8001f66:	4013      	ands	r3, r2
 8001f68:	009b      	lsls	r3, r3, #2
 8001f6a:	220f      	movs	r2, #15
 8001f6c:	409a      	lsls	r2, r3
 8001f6e:	0013      	movs	r3, r2
 8001f70:	43da      	mvns	r2, r3
 8001f72:	693b      	ldr	r3, [r7, #16]
 8001f74:	4013      	ands	r3, r2
 8001f76:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	691a      	ldr	r2, [r3, #16]
 8001f7c:	697b      	ldr	r3, [r7, #20]
 8001f7e:	2107      	movs	r1, #7
 8001f80:	400b      	ands	r3, r1
 8001f82:	009b      	lsls	r3, r3, #2
 8001f84:	409a      	lsls	r2, r3
 8001f86:	0013      	movs	r3, r2
 8001f88:	693a      	ldr	r2, [r7, #16]
 8001f8a:	4313      	orrs	r3, r2
 8001f8c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001f8e:	697b      	ldr	r3, [r7, #20]
 8001f90:	08da      	lsrs	r2, r3, #3
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	3208      	adds	r2, #8
 8001f96:	0092      	lsls	r2, r2, #2
 8001f98:	6939      	ldr	r1, [r7, #16]
 8001f9a:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001fa2:	697b      	ldr	r3, [r7, #20]
 8001fa4:	005b      	lsls	r3, r3, #1
 8001fa6:	2203      	movs	r2, #3
 8001fa8:	409a      	lsls	r2, r3
 8001faa:	0013      	movs	r3, r2
 8001fac:	43da      	mvns	r2, r3
 8001fae:	693b      	ldr	r3, [r7, #16]
 8001fb0:	4013      	ands	r3, r2
 8001fb2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	685b      	ldr	r3, [r3, #4]
 8001fb8:	2203      	movs	r2, #3
 8001fba:	401a      	ands	r2, r3
 8001fbc:	697b      	ldr	r3, [r7, #20]
 8001fbe:	005b      	lsls	r3, r3, #1
 8001fc0:	409a      	lsls	r2, r3
 8001fc2:	0013      	movs	r3, r2
 8001fc4:	693a      	ldr	r2, [r7, #16]
 8001fc6:	4313      	orrs	r3, r2
 8001fc8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	693a      	ldr	r2, [r7, #16]
 8001fce:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	685b      	ldr	r3, [r3, #4]
 8001fd4:	2b01      	cmp	r3, #1
 8001fd6:	d00b      	beq.n	8001ff0 <HAL_GPIO_Init+0xd4>
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	2b02      	cmp	r3, #2
 8001fde:	d007      	beq.n	8001ff0 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001fe4:	2b11      	cmp	r3, #17
 8001fe6:	d003      	beq.n	8001ff0 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	2b12      	cmp	r3, #18
 8001fee:	d130      	bne.n	8002052 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	689b      	ldr	r3, [r3, #8]
 8001ff4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001ff6:	697b      	ldr	r3, [r7, #20]
 8001ff8:	005b      	lsls	r3, r3, #1
 8001ffa:	2203      	movs	r2, #3
 8001ffc:	409a      	lsls	r2, r3
 8001ffe:	0013      	movs	r3, r2
 8002000:	43da      	mvns	r2, r3
 8002002:	693b      	ldr	r3, [r7, #16]
 8002004:	4013      	ands	r3, r2
 8002006:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	68da      	ldr	r2, [r3, #12]
 800200c:	697b      	ldr	r3, [r7, #20]
 800200e:	005b      	lsls	r3, r3, #1
 8002010:	409a      	lsls	r2, r3
 8002012:	0013      	movs	r3, r2
 8002014:	693a      	ldr	r2, [r7, #16]
 8002016:	4313      	orrs	r3, r2
 8002018:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	693a      	ldr	r2, [r7, #16]
 800201e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002026:	2201      	movs	r2, #1
 8002028:	697b      	ldr	r3, [r7, #20]
 800202a:	409a      	lsls	r2, r3
 800202c:	0013      	movs	r3, r2
 800202e:	43da      	mvns	r2, r3
 8002030:	693b      	ldr	r3, [r7, #16]
 8002032:	4013      	ands	r3, r2
 8002034:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	091b      	lsrs	r3, r3, #4
 800203c:	2201      	movs	r2, #1
 800203e:	401a      	ands	r2, r3
 8002040:	697b      	ldr	r3, [r7, #20]
 8002042:	409a      	lsls	r2, r3
 8002044:	0013      	movs	r3, r2
 8002046:	693a      	ldr	r2, [r7, #16]
 8002048:	4313      	orrs	r3, r2
 800204a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	693a      	ldr	r2, [r7, #16]
 8002050:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	68db      	ldr	r3, [r3, #12]
 8002056:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	005b      	lsls	r3, r3, #1
 800205c:	2203      	movs	r2, #3
 800205e:	409a      	lsls	r2, r3
 8002060:	0013      	movs	r3, r2
 8002062:	43da      	mvns	r2, r3
 8002064:	693b      	ldr	r3, [r7, #16]
 8002066:	4013      	ands	r3, r2
 8002068:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	689a      	ldr	r2, [r3, #8]
 800206e:	697b      	ldr	r3, [r7, #20]
 8002070:	005b      	lsls	r3, r3, #1
 8002072:	409a      	lsls	r2, r3
 8002074:	0013      	movs	r3, r2
 8002076:	693a      	ldr	r2, [r7, #16]
 8002078:	4313      	orrs	r3, r2
 800207a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	693a      	ldr	r2, [r7, #16]
 8002080:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	685a      	ldr	r2, [r3, #4]
 8002086:	2380      	movs	r3, #128	; 0x80
 8002088:	055b      	lsls	r3, r3, #21
 800208a:	4013      	ands	r3, r2
 800208c:	d100      	bne.n	8002090 <HAL_GPIO_Init+0x174>
 800208e:	e09a      	b.n	80021c6 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002090:	4b54      	ldr	r3, [pc, #336]	; (80021e4 <HAL_GPIO_Init+0x2c8>)
 8002092:	699a      	ldr	r2, [r3, #24]
 8002094:	4b53      	ldr	r3, [pc, #332]	; (80021e4 <HAL_GPIO_Init+0x2c8>)
 8002096:	2101      	movs	r1, #1
 8002098:	430a      	orrs	r2, r1
 800209a:	619a      	str	r2, [r3, #24]
 800209c:	4b51      	ldr	r3, [pc, #324]	; (80021e4 <HAL_GPIO_Init+0x2c8>)
 800209e:	699b      	ldr	r3, [r3, #24]
 80020a0:	2201      	movs	r2, #1
 80020a2:	4013      	ands	r3, r2
 80020a4:	60bb      	str	r3, [r7, #8]
 80020a6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80020a8:	4a4f      	ldr	r2, [pc, #316]	; (80021e8 <HAL_GPIO_Init+0x2cc>)
 80020aa:	697b      	ldr	r3, [r7, #20]
 80020ac:	089b      	lsrs	r3, r3, #2
 80020ae:	3302      	adds	r3, #2
 80020b0:	009b      	lsls	r3, r3, #2
 80020b2:	589b      	ldr	r3, [r3, r2]
 80020b4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80020b6:	697b      	ldr	r3, [r7, #20]
 80020b8:	2203      	movs	r2, #3
 80020ba:	4013      	ands	r3, r2
 80020bc:	009b      	lsls	r3, r3, #2
 80020be:	220f      	movs	r2, #15
 80020c0:	409a      	lsls	r2, r3
 80020c2:	0013      	movs	r3, r2
 80020c4:	43da      	mvns	r2, r3
 80020c6:	693b      	ldr	r3, [r7, #16]
 80020c8:	4013      	ands	r3, r2
 80020ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80020cc:	687a      	ldr	r2, [r7, #4]
 80020ce:	2390      	movs	r3, #144	; 0x90
 80020d0:	05db      	lsls	r3, r3, #23
 80020d2:	429a      	cmp	r2, r3
 80020d4:	d013      	beq.n	80020fe <HAL_GPIO_Init+0x1e2>
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	4a44      	ldr	r2, [pc, #272]	; (80021ec <HAL_GPIO_Init+0x2d0>)
 80020da:	4293      	cmp	r3, r2
 80020dc:	d00d      	beq.n	80020fa <HAL_GPIO_Init+0x1de>
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	4a43      	ldr	r2, [pc, #268]	; (80021f0 <HAL_GPIO_Init+0x2d4>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d007      	beq.n	80020f6 <HAL_GPIO_Init+0x1da>
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	4a42      	ldr	r2, [pc, #264]	; (80021f4 <HAL_GPIO_Init+0x2d8>)
 80020ea:	4293      	cmp	r3, r2
 80020ec:	d101      	bne.n	80020f2 <HAL_GPIO_Init+0x1d6>
 80020ee:	2303      	movs	r3, #3
 80020f0:	e006      	b.n	8002100 <HAL_GPIO_Init+0x1e4>
 80020f2:	2305      	movs	r3, #5
 80020f4:	e004      	b.n	8002100 <HAL_GPIO_Init+0x1e4>
 80020f6:	2302      	movs	r3, #2
 80020f8:	e002      	b.n	8002100 <HAL_GPIO_Init+0x1e4>
 80020fa:	2301      	movs	r3, #1
 80020fc:	e000      	b.n	8002100 <HAL_GPIO_Init+0x1e4>
 80020fe:	2300      	movs	r3, #0
 8002100:	697a      	ldr	r2, [r7, #20]
 8002102:	2103      	movs	r1, #3
 8002104:	400a      	ands	r2, r1
 8002106:	0092      	lsls	r2, r2, #2
 8002108:	4093      	lsls	r3, r2
 800210a:	693a      	ldr	r2, [r7, #16]
 800210c:	4313      	orrs	r3, r2
 800210e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002110:	4935      	ldr	r1, [pc, #212]	; (80021e8 <HAL_GPIO_Init+0x2cc>)
 8002112:	697b      	ldr	r3, [r7, #20]
 8002114:	089b      	lsrs	r3, r3, #2
 8002116:	3302      	adds	r3, #2
 8002118:	009b      	lsls	r3, r3, #2
 800211a:	693a      	ldr	r2, [r7, #16]
 800211c:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800211e:	4b36      	ldr	r3, [pc, #216]	; (80021f8 <HAL_GPIO_Init+0x2dc>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	43da      	mvns	r2, r3
 8002128:	693b      	ldr	r3, [r7, #16]
 800212a:	4013      	ands	r3, r2
 800212c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	685a      	ldr	r2, [r3, #4]
 8002132:	2380      	movs	r3, #128	; 0x80
 8002134:	025b      	lsls	r3, r3, #9
 8002136:	4013      	ands	r3, r2
 8002138:	d003      	beq.n	8002142 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 800213a:	693a      	ldr	r2, [r7, #16]
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	4313      	orrs	r3, r2
 8002140:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002142:	4b2d      	ldr	r3, [pc, #180]	; (80021f8 <HAL_GPIO_Init+0x2dc>)
 8002144:	693a      	ldr	r2, [r7, #16]
 8002146:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8002148:	4b2b      	ldr	r3, [pc, #172]	; (80021f8 <HAL_GPIO_Init+0x2dc>)
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	43da      	mvns	r2, r3
 8002152:	693b      	ldr	r3, [r7, #16]
 8002154:	4013      	ands	r3, r2
 8002156:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	685a      	ldr	r2, [r3, #4]
 800215c:	2380      	movs	r3, #128	; 0x80
 800215e:	029b      	lsls	r3, r3, #10
 8002160:	4013      	ands	r3, r2
 8002162:	d003      	beq.n	800216c <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8002164:	693a      	ldr	r2, [r7, #16]
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	4313      	orrs	r3, r2
 800216a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800216c:	4b22      	ldr	r3, [pc, #136]	; (80021f8 <HAL_GPIO_Init+0x2dc>)
 800216e:	693a      	ldr	r2, [r7, #16]
 8002170:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002172:	4b21      	ldr	r3, [pc, #132]	; (80021f8 <HAL_GPIO_Init+0x2dc>)
 8002174:	689b      	ldr	r3, [r3, #8]
 8002176:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	43da      	mvns	r2, r3
 800217c:	693b      	ldr	r3, [r7, #16]
 800217e:	4013      	ands	r3, r2
 8002180:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	685a      	ldr	r2, [r3, #4]
 8002186:	2380      	movs	r3, #128	; 0x80
 8002188:	035b      	lsls	r3, r3, #13
 800218a:	4013      	ands	r3, r2
 800218c:	d003      	beq.n	8002196 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 800218e:	693a      	ldr	r2, [r7, #16]
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	4313      	orrs	r3, r2
 8002194:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002196:	4b18      	ldr	r3, [pc, #96]	; (80021f8 <HAL_GPIO_Init+0x2dc>)
 8002198:	693a      	ldr	r2, [r7, #16]
 800219a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 800219c:	4b16      	ldr	r3, [pc, #88]	; (80021f8 <HAL_GPIO_Init+0x2dc>)
 800219e:	68db      	ldr	r3, [r3, #12]
 80021a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	43da      	mvns	r2, r3
 80021a6:	693b      	ldr	r3, [r7, #16]
 80021a8:	4013      	ands	r3, r2
 80021aa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	685a      	ldr	r2, [r3, #4]
 80021b0:	2380      	movs	r3, #128	; 0x80
 80021b2:	039b      	lsls	r3, r3, #14
 80021b4:	4013      	ands	r3, r2
 80021b6:	d003      	beq.n	80021c0 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 80021b8:	693a      	ldr	r2, [r7, #16]
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	4313      	orrs	r3, r2
 80021be:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80021c0:	4b0d      	ldr	r3, [pc, #52]	; (80021f8 <HAL_GPIO_Init+0x2dc>)
 80021c2:	693a      	ldr	r2, [r7, #16]
 80021c4:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 80021c6:	697b      	ldr	r3, [r7, #20]
 80021c8:	3301      	adds	r3, #1
 80021ca:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	681a      	ldr	r2, [r3, #0]
 80021d0:	697b      	ldr	r3, [r7, #20]
 80021d2:	40da      	lsrs	r2, r3
 80021d4:	1e13      	subs	r3, r2, #0
 80021d6:	d000      	beq.n	80021da <HAL_GPIO_Init+0x2be>
 80021d8:	e6a8      	b.n	8001f2c <HAL_GPIO_Init+0x10>
  } 
}
 80021da:	46c0      	nop			; (mov r8, r8)
 80021dc:	46bd      	mov	sp, r7
 80021de:	b006      	add	sp, #24
 80021e0:	bd80      	pop	{r7, pc}
 80021e2:	46c0      	nop			; (mov r8, r8)
 80021e4:	40021000 	.word	0x40021000
 80021e8:	40010000 	.word	0x40010000
 80021ec:	48000400 	.word	0x48000400
 80021f0:	48000800 	.word	0x48000800
 80021f4:	48000c00 	.word	0x48000c00
 80021f8:	40010400 	.word	0x40010400

080021fc <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b086      	sub	sp, #24
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
 8002204:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002206:	2300      	movs	r3, #0
 8002208:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800220a:	e0b1      	b.n	8002370 <HAL_GPIO_DeInit+0x174>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 800220c:	2201      	movs	r2, #1
 800220e:	697b      	ldr	r3, [r7, #20]
 8002210:	409a      	lsls	r2, r3
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	4013      	ands	r3, r2
 8002216:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8002218:	693b      	ldr	r3, [r7, #16]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d100      	bne.n	8002220 <HAL_GPIO_DeInit+0x24>
 800221e:	e0a4      	b.n	800236a <HAL_GPIO_DeInit+0x16e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8002220:	4a58      	ldr	r2, [pc, #352]	; (8002384 <HAL_GPIO_DeInit+0x188>)
 8002222:	697b      	ldr	r3, [r7, #20]
 8002224:	089b      	lsrs	r3, r3, #2
 8002226:	3302      	adds	r3, #2
 8002228:	009b      	lsls	r3, r3, #2
 800222a:	589b      	ldr	r3, [r3, r2]
 800222c:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 800222e:	697b      	ldr	r3, [r7, #20]
 8002230:	2203      	movs	r2, #3
 8002232:	4013      	ands	r3, r2
 8002234:	009b      	lsls	r3, r3, #2
 8002236:	220f      	movs	r2, #15
 8002238:	409a      	lsls	r2, r3
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	4013      	ands	r3, r2
 800223e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8002240:	687a      	ldr	r2, [r7, #4]
 8002242:	2390      	movs	r3, #144	; 0x90
 8002244:	05db      	lsls	r3, r3, #23
 8002246:	429a      	cmp	r2, r3
 8002248:	d013      	beq.n	8002272 <HAL_GPIO_DeInit+0x76>
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	4a4e      	ldr	r2, [pc, #312]	; (8002388 <HAL_GPIO_DeInit+0x18c>)
 800224e:	4293      	cmp	r3, r2
 8002250:	d00d      	beq.n	800226e <HAL_GPIO_DeInit+0x72>
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	4a4d      	ldr	r2, [pc, #308]	; (800238c <HAL_GPIO_DeInit+0x190>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d007      	beq.n	800226a <HAL_GPIO_DeInit+0x6e>
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	4a4c      	ldr	r2, [pc, #304]	; (8002390 <HAL_GPIO_DeInit+0x194>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d101      	bne.n	8002266 <HAL_GPIO_DeInit+0x6a>
 8002262:	2303      	movs	r3, #3
 8002264:	e006      	b.n	8002274 <HAL_GPIO_DeInit+0x78>
 8002266:	2305      	movs	r3, #5
 8002268:	e004      	b.n	8002274 <HAL_GPIO_DeInit+0x78>
 800226a:	2302      	movs	r3, #2
 800226c:	e002      	b.n	8002274 <HAL_GPIO_DeInit+0x78>
 800226e:	2301      	movs	r3, #1
 8002270:	e000      	b.n	8002274 <HAL_GPIO_DeInit+0x78>
 8002272:	2300      	movs	r3, #0
 8002274:	697a      	ldr	r2, [r7, #20]
 8002276:	2103      	movs	r1, #3
 8002278:	400a      	ands	r2, r1
 800227a:	0092      	lsls	r2, r2, #2
 800227c:	4093      	lsls	r3, r2
 800227e:	68fa      	ldr	r2, [r7, #12]
 8002280:	429a      	cmp	r2, r3
 8002282:	d132      	bne.n	80022ea <HAL_GPIO_DeInit+0xee>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8002284:	4b43      	ldr	r3, [pc, #268]	; (8002394 <HAL_GPIO_DeInit+0x198>)
 8002286:	681a      	ldr	r2, [r3, #0]
 8002288:	693b      	ldr	r3, [r7, #16]
 800228a:	43d9      	mvns	r1, r3
 800228c:	4b41      	ldr	r3, [pc, #260]	; (8002394 <HAL_GPIO_DeInit+0x198>)
 800228e:	400a      	ands	r2, r1
 8002290:	601a      	str	r2, [r3, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8002292:	4b40      	ldr	r3, [pc, #256]	; (8002394 <HAL_GPIO_DeInit+0x198>)
 8002294:	685a      	ldr	r2, [r3, #4]
 8002296:	693b      	ldr	r3, [r7, #16]
 8002298:	43d9      	mvns	r1, r3
 800229a:	4b3e      	ldr	r3, [pc, #248]	; (8002394 <HAL_GPIO_DeInit+0x198>)
 800229c:	400a      	ands	r2, r1
 800229e:	605a      	str	r2, [r3, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80022a0:	4b3c      	ldr	r3, [pc, #240]	; (8002394 <HAL_GPIO_DeInit+0x198>)
 80022a2:	689a      	ldr	r2, [r3, #8]
 80022a4:	693b      	ldr	r3, [r7, #16]
 80022a6:	43d9      	mvns	r1, r3
 80022a8:	4b3a      	ldr	r3, [pc, #232]	; (8002394 <HAL_GPIO_DeInit+0x198>)
 80022aa:	400a      	ands	r2, r1
 80022ac:	609a      	str	r2, [r3, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80022ae:	4b39      	ldr	r3, [pc, #228]	; (8002394 <HAL_GPIO_DeInit+0x198>)
 80022b0:	68da      	ldr	r2, [r3, #12]
 80022b2:	693b      	ldr	r3, [r7, #16]
 80022b4:	43d9      	mvns	r1, r3
 80022b6:	4b37      	ldr	r3, [pc, #220]	; (8002394 <HAL_GPIO_DeInit+0x198>)
 80022b8:	400a      	ands	r2, r1
 80022ba:	60da      	str	r2, [r3, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FuL << (4u * (position & 0x03u));
 80022bc:	697b      	ldr	r3, [r7, #20]
 80022be:	2203      	movs	r2, #3
 80022c0:	4013      	ands	r3, r2
 80022c2:	009b      	lsls	r3, r3, #2
 80022c4:	220f      	movs	r2, #15
 80022c6:	409a      	lsls	r2, r3
 80022c8:	0013      	movs	r3, r2
 80022ca:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80022cc:	4a2d      	ldr	r2, [pc, #180]	; (8002384 <HAL_GPIO_DeInit+0x188>)
 80022ce:	697b      	ldr	r3, [r7, #20]
 80022d0:	089b      	lsrs	r3, r3, #2
 80022d2:	3302      	adds	r3, #2
 80022d4:	009b      	lsls	r3, r3, #2
 80022d6:	589a      	ldr	r2, [r3, r2]
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	43d9      	mvns	r1, r3
 80022dc:	4829      	ldr	r0, [pc, #164]	; (8002384 <HAL_GPIO_DeInit+0x188>)
 80022de:	697b      	ldr	r3, [r7, #20]
 80022e0:	089b      	lsrs	r3, r3, #2
 80022e2:	400a      	ands	r2, r1
 80022e4:	3302      	adds	r3, #2
 80022e6:	009b      	lsls	r3, r3, #2
 80022e8:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	697a      	ldr	r2, [r7, #20]
 80022f0:	0052      	lsls	r2, r2, #1
 80022f2:	2103      	movs	r1, #3
 80022f4:	4091      	lsls	r1, r2
 80022f6:	000a      	movs	r2, r1
 80022f8:	43d2      	mvns	r2, r2
 80022fa:	401a      	ands	r2, r3
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((uint32_t)(position & 0x07u) * 4u)) ;
 8002300:	697b      	ldr	r3, [r7, #20]
 8002302:	08da      	lsrs	r2, r3, #3
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	3208      	adds	r2, #8
 8002308:	0092      	lsls	r2, r2, #2
 800230a:	58d3      	ldr	r3, [r2, r3]
 800230c:	697a      	ldr	r2, [r7, #20]
 800230e:	2107      	movs	r1, #7
 8002310:	400a      	ands	r2, r1
 8002312:	0092      	lsls	r2, r2, #2
 8002314:	210f      	movs	r1, #15
 8002316:	4091      	lsls	r1, r2
 8002318:	000a      	movs	r2, r1
 800231a:	43d1      	mvns	r1, r2
 800231c:	697a      	ldr	r2, [r7, #20]
 800231e:	08d2      	lsrs	r2, r2, #3
 8002320:	4019      	ands	r1, r3
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	3208      	adds	r2, #8
 8002326:	0092      	lsls	r2, r2, #2
 8002328:	50d1      	str	r1, [r2, r3]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	689b      	ldr	r3, [r3, #8]
 800232e:	697a      	ldr	r2, [r7, #20]
 8002330:	0052      	lsls	r2, r2, #1
 8002332:	2103      	movs	r1, #3
 8002334:	4091      	lsls	r1, r2
 8002336:	000a      	movs	r2, r1
 8002338:	43d2      	mvns	r2, r2
 800233a:	401a      	ands	r2, r3
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	2101      	movs	r1, #1
 8002346:	697a      	ldr	r2, [r7, #20]
 8002348:	4091      	lsls	r1, r2
 800234a:	000a      	movs	r2, r1
 800234c:	43d2      	mvns	r2, r2
 800234e:	401a      	ands	r2, r3
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	68db      	ldr	r3, [r3, #12]
 8002358:	697a      	ldr	r2, [r7, #20]
 800235a:	0052      	lsls	r2, r2, #1
 800235c:	2103      	movs	r1, #3
 800235e:	4091      	lsls	r1, r2
 8002360:	000a      	movs	r2, r1
 8002362:	43d2      	mvns	r2, r2
 8002364:	401a      	ands	r2, r3
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	60da      	str	r2, [r3, #12]
    }

    position++;
 800236a:	697b      	ldr	r3, [r7, #20]
 800236c:	3301      	adds	r3, #1
 800236e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8002370:	683a      	ldr	r2, [r7, #0]
 8002372:	697b      	ldr	r3, [r7, #20]
 8002374:	40da      	lsrs	r2, r3
 8002376:	1e13      	subs	r3, r2, #0
 8002378:	d000      	beq.n	800237c <HAL_GPIO_DeInit+0x180>
 800237a:	e747      	b.n	800220c <HAL_GPIO_DeInit+0x10>
  }
}
 800237c:	46c0      	nop			; (mov r8, r8)
 800237e:	46bd      	mov	sp, r7
 8002380:	b006      	add	sp, #24
 8002382:	bd80      	pop	{r7, pc}
 8002384:	40010000 	.word	0x40010000
 8002388:	48000400 	.word	0x48000400
 800238c:	48000800 	.word	0x48000800
 8002390:	48000c00 	.word	0x48000c00
 8002394:	40010400 	.word	0x40010400

08002398 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b082      	sub	sp, #8
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
 80023a0:	0008      	movs	r0, r1
 80023a2:	0011      	movs	r1, r2
 80023a4:	1cbb      	adds	r3, r7, #2
 80023a6:	1c02      	adds	r2, r0, #0
 80023a8:	801a      	strh	r2, [r3, #0]
 80023aa:	1c7b      	adds	r3, r7, #1
 80023ac:	1c0a      	adds	r2, r1, #0
 80023ae:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80023b0:	1c7b      	adds	r3, r7, #1
 80023b2:	781b      	ldrb	r3, [r3, #0]
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d004      	beq.n	80023c2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80023b8:	1cbb      	adds	r3, r7, #2
 80023ba:	881a      	ldrh	r2, [r3, #0]
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80023c0:	e003      	b.n	80023ca <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80023c2:	1cbb      	adds	r3, r7, #2
 80023c4:	881a      	ldrh	r2, [r3, #0]
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	629a      	str	r2, [r3, #40]	; 0x28
}
 80023ca:	46c0      	nop			; (mov r8, r8)
 80023cc:	46bd      	mov	sp, r7
 80023ce:	b002      	add	sp, #8
 80023d0:	bd80      	pop	{r7, pc}
	...

080023d4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b088      	sub	sp, #32
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d101      	bne.n	80023e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80023e2:	2301      	movs	r3, #1
 80023e4:	e303      	b.n	80029ee <HAL_RCC_OscConfig+0x61a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	2201      	movs	r2, #1
 80023ec:	4013      	ands	r3, r2
 80023ee:	d100      	bne.n	80023f2 <HAL_RCC_OscConfig+0x1e>
 80023f0:	e08d      	b.n	800250e <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80023f2:	4bc4      	ldr	r3, [pc, #784]	; (8002704 <HAL_RCC_OscConfig+0x330>)
 80023f4:	685b      	ldr	r3, [r3, #4]
 80023f6:	220c      	movs	r2, #12
 80023f8:	4013      	ands	r3, r2
 80023fa:	2b04      	cmp	r3, #4
 80023fc:	d00e      	beq.n	800241c <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80023fe:	4bc1      	ldr	r3, [pc, #772]	; (8002704 <HAL_RCC_OscConfig+0x330>)
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	220c      	movs	r2, #12
 8002404:	4013      	ands	r3, r2
 8002406:	2b08      	cmp	r3, #8
 8002408:	d116      	bne.n	8002438 <HAL_RCC_OscConfig+0x64>
 800240a:	4bbe      	ldr	r3, [pc, #760]	; (8002704 <HAL_RCC_OscConfig+0x330>)
 800240c:	685a      	ldr	r2, [r3, #4]
 800240e:	2380      	movs	r3, #128	; 0x80
 8002410:	025b      	lsls	r3, r3, #9
 8002412:	401a      	ands	r2, r3
 8002414:	2380      	movs	r3, #128	; 0x80
 8002416:	025b      	lsls	r3, r3, #9
 8002418:	429a      	cmp	r2, r3
 800241a:	d10d      	bne.n	8002438 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800241c:	4bb9      	ldr	r3, [pc, #740]	; (8002704 <HAL_RCC_OscConfig+0x330>)
 800241e:	681a      	ldr	r2, [r3, #0]
 8002420:	2380      	movs	r3, #128	; 0x80
 8002422:	029b      	lsls	r3, r3, #10
 8002424:	4013      	ands	r3, r2
 8002426:	d100      	bne.n	800242a <HAL_RCC_OscConfig+0x56>
 8002428:	e070      	b.n	800250c <HAL_RCC_OscConfig+0x138>
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	2b00      	cmp	r3, #0
 8002430:	d000      	beq.n	8002434 <HAL_RCC_OscConfig+0x60>
 8002432:	e06b      	b.n	800250c <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8002434:	2301      	movs	r3, #1
 8002436:	e2da      	b.n	80029ee <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	2b01      	cmp	r3, #1
 800243e:	d107      	bne.n	8002450 <HAL_RCC_OscConfig+0x7c>
 8002440:	4bb0      	ldr	r3, [pc, #704]	; (8002704 <HAL_RCC_OscConfig+0x330>)
 8002442:	681a      	ldr	r2, [r3, #0]
 8002444:	4baf      	ldr	r3, [pc, #700]	; (8002704 <HAL_RCC_OscConfig+0x330>)
 8002446:	2180      	movs	r1, #128	; 0x80
 8002448:	0249      	lsls	r1, r1, #9
 800244a:	430a      	orrs	r2, r1
 800244c:	601a      	str	r2, [r3, #0]
 800244e:	e02f      	b.n	80024b0 <HAL_RCC_OscConfig+0xdc>
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	2b00      	cmp	r3, #0
 8002456:	d10c      	bne.n	8002472 <HAL_RCC_OscConfig+0x9e>
 8002458:	4baa      	ldr	r3, [pc, #680]	; (8002704 <HAL_RCC_OscConfig+0x330>)
 800245a:	681a      	ldr	r2, [r3, #0]
 800245c:	4ba9      	ldr	r3, [pc, #676]	; (8002704 <HAL_RCC_OscConfig+0x330>)
 800245e:	49aa      	ldr	r1, [pc, #680]	; (8002708 <HAL_RCC_OscConfig+0x334>)
 8002460:	400a      	ands	r2, r1
 8002462:	601a      	str	r2, [r3, #0]
 8002464:	4ba7      	ldr	r3, [pc, #668]	; (8002704 <HAL_RCC_OscConfig+0x330>)
 8002466:	681a      	ldr	r2, [r3, #0]
 8002468:	4ba6      	ldr	r3, [pc, #664]	; (8002704 <HAL_RCC_OscConfig+0x330>)
 800246a:	49a8      	ldr	r1, [pc, #672]	; (800270c <HAL_RCC_OscConfig+0x338>)
 800246c:	400a      	ands	r2, r1
 800246e:	601a      	str	r2, [r3, #0]
 8002470:	e01e      	b.n	80024b0 <HAL_RCC_OscConfig+0xdc>
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	2b05      	cmp	r3, #5
 8002478:	d10e      	bne.n	8002498 <HAL_RCC_OscConfig+0xc4>
 800247a:	4ba2      	ldr	r3, [pc, #648]	; (8002704 <HAL_RCC_OscConfig+0x330>)
 800247c:	681a      	ldr	r2, [r3, #0]
 800247e:	4ba1      	ldr	r3, [pc, #644]	; (8002704 <HAL_RCC_OscConfig+0x330>)
 8002480:	2180      	movs	r1, #128	; 0x80
 8002482:	02c9      	lsls	r1, r1, #11
 8002484:	430a      	orrs	r2, r1
 8002486:	601a      	str	r2, [r3, #0]
 8002488:	4b9e      	ldr	r3, [pc, #632]	; (8002704 <HAL_RCC_OscConfig+0x330>)
 800248a:	681a      	ldr	r2, [r3, #0]
 800248c:	4b9d      	ldr	r3, [pc, #628]	; (8002704 <HAL_RCC_OscConfig+0x330>)
 800248e:	2180      	movs	r1, #128	; 0x80
 8002490:	0249      	lsls	r1, r1, #9
 8002492:	430a      	orrs	r2, r1
 8002494:	601a      	str	r2, [r3, #0]
 8002496:	e00b      	b.n	80024b0 <HAL_RCC_OscConfig+0xdc>
 8002498:	4b9a      	ldr	r3, [pc, #616]	; (8002704 <HAL_RCC_OscConfig+0x330>)
 800249a:	681a      	ldr	r2, [r3, #0]
 800249c:	4b99      	ldr	r3, [pc, #612]	; (8002704 <HAL_RCC_OscConfig+0x330>)
 800249e:	499a      	ldr	r1, [pc, #616]	; (8002708 <HAL_RCC_OscConfig+0x334>)
 80024a0:	400a      	ands	r2, r1
 80024a2:	601a      	str	r2, [r3, #0]
 80024a4:	4b97      	ldr	r3, [pc, #604]	; (8002704 <HAL_RCC_OscConfig+0x330>)
 80024a6:	681a      	ldr	r2, [r3, #0]
 80024a8:	4b96      	ldr	r3, [pc, #600]	; (8002704 <HAL_RCC_OscConfig+0x330>)
 80024aa:	4998      	ldr	r1, [pc, #608]	; (800270c <HAL_RCC_OscConfig+0x338>)
 80024ac:	400a      	ands	r2, r1
 80024ae:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d014      	beq.n	80024e2 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024b8:	f7ff fa02 	bl	80018c0 <HAL_GetTick>
 80024bc:	0003      	movs	r3, r0
 80024be:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024c0:	e008      	b.n	80024d4 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80024c2:	f7ff f9fd 	bl	80018c0 <HAL_GetTick>
 80024c6:	0002      	movs	r2, r0
 80024c8:	69bb      	ldr	r3, [r7, #24]
 80024ca:	1ad3      	subs	r3, r2, r3
 80024cc:	2b64      	cmp	r3, #100	; 0x64
 80024ce:	d901      	bls.n	80024d4 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 80024d0:	2303      	movs	r3, #3
 80024d2:	e28c      	b.n	80029ee <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024d4:	4b8b      	ldr	r3, [pc, #556]	; (8002704 <HAL_RCC_OscConfig+0x330>)
 80024d6:	681a      	ldr	r2, [r3, #0]
 80024d8:	2380      	movs	r3, #128	; 0x80
 80024da:	029b      	lsls	r3, r3, #10
 80024dc:	4013      	ands	r3, r2
 80024de:	d0f0      	beq.n	80024c2 <HAL_RCC_OscConfig+0xee>
 80024e0:	e015      	b.n	800250e <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024e2:	f7ff f9ed 	bl	80018c0 <HAL_GetTick>
 80024e6:	0003      	movs	r3, r0
 80024e8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024ea:	e008      	b.n	80024fe <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80024ec:	f7ff f9e8 	bl	80018c0 <HAL_GetTick>
 80024f0:	0002      	movs	r2, r0
 80024f2:	69bb      	ldr	r3, [r7, #24]
 80024f4:	1ad3      	subs	r3, r2, r3
 80024f6:	2b64      	cmp	r3, #100	; 0x64
 80024f8:	d901      	bls.n	80024fe <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80024fa:	2303      	movs	r3, #3
 80024fc:	e277      	b.n	80029ee <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024fe:	4b81      	ldr	r3, [pc, #516]	; (8002704 <HAL_RCC_OscConfig+0x330>)
 8002500:	681a      	ldr	r2, [r3, #0]
 8002502:	2380      	movs	r3, #128	; 0x80
 8002504:	029b      	lsls	r3, r3, #10
 8002506:	4013      	ands	r3, r2
 8002508:	d1f0      	bne.n	80024ec <HAL_RCC_OscConfig+0x118>
 800250a:	e000      	b.n	800250e <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800250c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	2202      	movs	r2, #2
 8002514:	4013      	ands	r3, r2
 8002516:	d100      	bne.n	800251a <HAL_RCC_OscConfig+0x146>
 8002518:	e069      	b.n	80025ee <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800251a:	4b7a      	ldr	r3, [pc, #488]	; (8002704 <HAL_RCC_OscConfig+0x330>)
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	220c      	movs	r2, #12
 8002520:	4013      	ands	r3, r2
 8002522:	d00b      	beq.n	800253c <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002524:	4b77      	ldr	r3, [pc, #476]	; (8002704 <HAL_RCC_OscConfig+0x330>)
 8002526:	685b      	ldr	r3, [r3, #4]
 8002528:	220c      	movs	r2, #12
 800252a:	4013      	ands	r3, r2
 800252c:	2b08      	cmp	r3, #8
 800252e:	d11c      	bne.n	800256a <HAL_RCC_OscConfig+0x196>
 8002530:	4b74      	ldr	r3, [pc, #464]	; (8002704 <HAL_RCC_OscConfig+0x330>)
 8002532:	685a      	ldr	r2, [r3, #4]
 8002534:	2380      	movs	r3, #128	; 0x80
 8002536:	025b      	lsls	r3, r3, #9
 8002538:	4013      	ands	r3, r2
 800253a:	d116      	bne.n	800256a <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800253c:	4b71      	ldr	r3, [pc, #452]	; (8002704 <HAL_RCC_OscConfig+0x330>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	2202      	movs	r2, #2
 8002542:	4013      	ands	r3, r2
 8002544:	d005      	beq.n	8002552 <HAL_RCC_OscConfig+0x17e>
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	68db      	ldr	r3, [r3, #12]
 800254a:	2b01      	cmp	r3, #1
 800254c:	d001      	beq.n	8002552 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800254e:	2301      	movs	r3, #1
 8002550:	e24d      	b.n	80029ee <HAL_RCC_OscConfig+0x61a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002552:	4b6c      	ldr	r3, [pc, #432]	; (8002704 <HAL_RCC_OscConfig+0x330>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	22f8      	movs	r2, #248	; 0xf8
 8002558:	4393      	bics	r3, r2
 800255a:	0019      	movs	r1, r3
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	691b      	ldr	r3, [r3, #16]
 8002560:	00da      	lsls	r2, r3, #3
 8002562:	4b68      	ldr	r3, [pc, #416]	; (8002704 <HAL_RCC_OscConfig+0x330>)
 8002564:	430a      	orrs	r2, r1
 8002566:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002568:	e041      	b.n	80025ee <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	68db      	ldr	r3, [r3, #12]
 800256e:	2b00      	cmp	r3, #0
 8002570:	d024      	beq.n	80025bc <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002572:	4b64      	ldr	r3, [pc, #400]	; (8002704 <HAL_RCC_OscConfig+0x330>)
 8002574:	681a      	ldr	r2, [r3, #0]
 8002576:	4b63      	ldr	r3, [pc, #396]	; (8002704 <HAL_RCC_OscConfig+0x330>)
 8002578:	2101      	movs	r1, #1
 800257a:	430a      	orrs	r2, r1
 800257c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800257e:	f7ff f99f 	bl	80018c0 <HAL_GetTick>
 8002582:	0003      	movs	r3, r0
 8002584:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002586:	e008      	b.n	800259a <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002588:	f7ff f99a 	bl	80018c0 <HAL_GetTick>
 800258c:	0002      	movs	r2, r0
 800258e:	69bb      	ldr	r3, [r7, #24]
 8002590:	1ad3      	subs	r3, r2, r3
 8002592:	2b02      	cmp	r3, #2
 8002594:	d901      	bls.n	800259a <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8002596:	2303      	movs	r3, #3
 8002598:	e229      	b.n	80029ee <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800259a:	4b5a      	ldr	r3, [pc, #360]	; (8002704 <HAL_RCC_OscConfig+0x330>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	2202      	movs	r2, #2
 80025a0:	4013      	ands	r3, r2
 80025a2:	d0f1      	beq.n	8002588 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025a4:	4b57      	ldr	r3, [pc, #348]	; (8002704 <HAL_RCC_OscConfig+0x330>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	22f8      	movs	r2, #248	; 0xf8
 80025aa:	4393      	bics	r3, r2
 80025ac:	0019      	movs	r1, r3
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	691b      	ldr	r3, [r3, #16]
 80025b2:	00da      	lsls	r2, r3, #3
 80025b4:	4b53      	ldr	r3, [pc, #332]	; (8002704 <HAL_RCC_OscConfig+0x330>)
 80025b6:	430a      	orrs	r2, r1
 80025b8:	601a      	str	r2, [r3, #0]
 80025ba:	e018      	b.n	80025ee <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025bc:	4b51      	ldr	r3, [pc, #324]	; (8002704 <HAL_RCC_OscConfig+0x330>)
 80025be:	681a      	ldr	r2, [r3, #0]
 80025c0:	4b50      	ldr	r3, [pc, #320]	; (8002704 <HAL_RCC_OscConfig+0x330>)
 80025c2:	2101      	movs	r1, #1
 80025c4:	438a      	bics	r2, r1
 80025c6:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025c8:	f7ff f97a 	bl	80018c0 <HAL_GetTick>
 80025cc:	0003      	movs	r3, r0
 80025ce:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025d0:	e008      	b.n	80025e4 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80025d2:	f7ff f975 	bl	80018c0 <HAL_GetTick>
 80025d6:	0002      	movs	r2, r0
 80025d8:	69bb      	ldr	r3, [r7, #24]
 80025da:	1ad3      	subs	r3, r2, r3
 80025dc:	2b02      	cmp	r3, #2
 80025de:	d901      	bls.n	80025e4 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 80025e0:	2303      	movs	r3, #3
 80025e2:	e204      	b.n	80029ee <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025e4:	4b47      	ldr	r3, [pc, #284]	; (8002704 <HAL_RCC_OscConfig+0x330>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	2202      	movs	r2, #2
 80025ea:	4013      	ands	r3, r2
 80025ec:	d1f1      	bne.n	80025d2 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	2208      	movs	r2, #8
 80025f4:	4013      	ands	r3, r2
 80025f6:	d036      	beq.n	8002666 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	69db      	ldr	r3, [r3, #28]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d019      	beq.n	8002634 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002600:	4b40      	ldr	r3, [pc, #256]	; (8002704 <HAL_RCC_OscConfig+0x330>)
 8002602:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002604:	4b3f      	ldr	r3, [pc, #252]	; (8002704 <HAL_RCC_OscConfig+0x330>)
 8002606:	2101      	movs	r1, #1
 8002608:	430a      	orrs	r2, r1
 800260a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800260c:	f7ff f958 	bl	80018c0 <HAL_GetTick>
 8002610:	0003      	movs	r3, r0
 8002612:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002614:	e008      	b.n	8002628 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002616:	f7ff f953 	bl	80018c0 <HAL_GetTick>
 800261a:	0002      	movs	r2, r0
 800261c:	69bb      	ldr	r3, [r7, #24]
 800261e:	1ad3      	subs	r3, r2, r3
 8002620:	2b02      	cmp	r3, #2
 8002622:	d901      	bls.n	8002628 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8002624:	2303      	movs	r3, #3
 8002626:	e1e2      	b.n	80029ee <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002628:	4b36      	ldr	r3, [pc, #216]	; (8002704 <HAL_RCC_OscConfig+0x330>)
 800262a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800262c:	2202      	movs	r2, #2
 800262e:	4013      	ands	r3, r2
 8002630:	d0f1      	beq.n	8002616 <HAL_RCC_OscConfig+0x242>
 8002632:	e018      	b.n	8002666 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002634:	4b33      	ldr	r3, [pc, #204]	; (8002704 <HAL_RCC_OscConfig+0x330>)
 8002636:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002638:	4b32      	ldr	r3, [pc, #200]	; (8002704 <HAL_RCC_OscConfig+0x330>)
 800263a:	2101      	movs	r1, #1
 800263c:	438a      	bics	r2, r1
 800263e:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002640:	f7ff f93e 	bl	80018c0 <HAL_GetTick>
 8002644:	0003      	movs	r3, r0
 8002646:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002648:	e008      	b.n	800265c <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800264a:	f7ff f939 	bl	80018c0 <HAL_GetTick>
 800264e:	0002      	movs	r2, r0
 8002650:	69bb      	ldr	r3, [r7, #24]
 8002652:	1ad3      	subs	r3, r2, r3
 8002654:	2b02      	cmp	r3, #2
 8002656:	d901      	bls.n	800265c <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8002658:	2303      	movs	r3, #3
 800265a:	e1c8      	b.n	80029ee <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800265c:	4b29      	ldr	r3, [pc, #164]	; (8002704 <HAL_RCC_OscConfig+0x330>)
 800265e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002660:	2202      	movs	r2, #2
 8002662:	4013      	ands	r3, r2
 8002664:	d1f1      	bne.n	800264a <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	2204      	movs	r2, #4
 800266c:	4013      	ands	r3, r2
 800266e:	d100      	bne.n	8002672 <HAL_RCC_OscConfig+0x29e>
 8002670:	e0b6      	b.n	80027e0 <HAL_RCC_OscConfig+0x40c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002672:	231f      	movs	r3, #31
 8002674:	18fb      	adds	r3, r7, r3
 8002676:	2200      	movs	r2, #0
 8002678:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800267a:	4b22      	ldr	r3, [pc, #136]	; (8002704 <HAL_RCC_OscConfig+0x330>)
 800267c:	69da      	ldr	r2, [r3, #28]
 800267e:	2380      	movs	r3, #128	; 0x80
 8002680:	055b      	lsls	r3, r3, #21
 8002682:	4013      	ands	r3, r2
 8002684:	d111      	bne.n	80026aa <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002686:	4b1f      	ldr	r3, [pc, #124]	; (8002704 <HAL_RCC_OscConfig+0x330>)
 8002688:	69da      	ldr	r2, [r3, #28]
 800268a:	4b1e      	ldr	r3, [pc, #120]	; (8002704 <HAL_RCC_OscConfig+0x330>)
 800268c:	2180      	movs	r1, #128	; 0x80
 800268e:	0549      	lsls	r1, r1, #21
 8002690:	430a      	orrs	r2, r1
 8002692:	61da      	str	r2, [r3, #28]
 8002694:	4b1b      	ldr	r3, [pc, #108]	; (8002704 <HAL_RCC_OscConfig+0x330>)
 8002696:	69da      	ldr	r2, [r3, #28]
 8002698:	2380      	movs	r3, #128	; 0x80
 800269a:	055b      	lsls	r3, r3, #21
 800269c:	4013      	ands	r3, r2
 800269e:	60fb      	str	r3, [r7, #12]
 80026a0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80026a2:	231f      	movs	r3, #31
 80026a4:	18fb      	adds	r3, r7, r3
 80026a6:	2201      	movs	r2, #1
 80026a8:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026aa:	4b19      	ldr	r3, [pc, #100]	; (8002710 <HAL_RCC_OscConfig+0x33c>)
 80026ac:	681a      	ldr	r2, [r3, #0]
 80026ae:	2380      	movs	r3, #128	; 0x80
 80026b0:	005b      	lsls	r3, r3, #1
 80026b2:	4013      	ands	r3, r2
 80026b4:	d11a      	bne.n	80026ec <HAL_RCC_OscConfig+0x318>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80026b6:	4b16      	ldr	r3, [pc, #88]	; (8002710 <HAL_RCC_OscConfig+0x33c>)
 80026b8:	681a      	ldr	r2, [r3, #0]
 80026ba:	4b15      	ldr	r3, [pc, #84]	; (8002710 <HAL_RCC_OscConfig+0x33c>)
 80026bc:	2180      	movs	r1, #128	; 0x80
 80026be:	0049      	lsls	r1, r1, #1
 80026c0:	430a      	orrs	r2, r1
 80026c2:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026c4:	f7ff f8fc 	bl	80018c0 <HAL_GetTick>
 80026c8:	0003      	movs	r3, r0
 80026ca:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026cc:	e008      	b.n	80026e0 <HAL_RCC_OscConfig+0x30c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026ce:	f7ff f8f7 	bl	80018c0 <HAL_GetTick>
 80026d2:	0002      	movs	r2, r0
 80026d4:	69bb      	ldr	r3, [r7, #24]
 80026d6:	1ad3      	subs	r3, r2, r3
 80026d8:	2b64      	cmp	r3, #100	; 0x64
 80026da:	d901      	bls.n	80026e0 <HAL_RCC_OscConfig+0x30c>
        {
          return HAL_TIMEOUT;
 80026dc:	2303      	movs	r3, #3
 80026de:	e186      	b.n	80029ee <HAL_RCC_OscConfig+0x61a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026e0:	4b0b      	ldr	r3, [pc, #44]	; (8002710 <HAL_RCC_OscConfig+0x33c>)
 80026e2:	681a      	ldr	r2, [r3, #0]
 80026e4:	2380      	movs	r3, #128	; 0x80
 80026e6:	005b      	lsls	r3, r3, #1
 80026e8:	4013      	ands	r3, r2
 80026ea:	d0f0      	beq.n	80026ce <HAL_RCC_OscConfig+0x2fa>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	689b      	ldr	r3, [r3, #8]
 80026f0:	2b01      	cmp	r3, #1
 80026f2:	d10f      	bne.n	8002714 <HAL_RCC_OscConfig+0x340>
 80026f4:	4b03      	ldr	r3, [pc, #12]	; (8002704 <HAL_RCC_OscConfig+0x330>)
 80026f6:	6a1a      	ldr	r2, [r3, #32]
 80026f8:	4b02      	ldr	r3, [pc, #8]	; (8002704 <HAL_RCC_OscConfig+0x330>)
 80026fa:	2101      	movs	r1, #1
 80026fc:	430a      	orrs	r2, r1
 80026fe:	621a      	str	r2, [r3, #32]
 8002700:	e036      	b.n	8002770 <HAL_RCC_OscConfig+0x39c>
 8002702:	46c0      	nop			; (mov r8, r8)
 8002704:	40021000 	.word	0x40021000
 8002708:	fffeffff 	.word	0xfffeffff
 800270c:	fffbffff 	.word	0xfffbffff
 8002710:	40007000 	.word	0x40007000
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	689b      	ldr	r3, [r3, #8]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d10c      	bne.n	8002736 <HAL_RCC_OscConfig+0x362>
 800271c:	4bb6      	ldr	r3, [pc, #728]	; (80029f8 <HAL_RCC_OscConfig+0x624>)
 800271e:	6a1a      	ldr	r2, [r3, #32]
 8002720:	4bb5      	ldr	r3, [pc, #724]	; (80029f8 <HAL_RCC_OscConfig+0x624>)
 8002722:	2101      	movs	r1, #1
 8002724:	438a      	bics	r2, r1
 8002726:	621a      	str	r2, [r3, #32]
 8002728:	4bb3      	ldr	r3, [pc, #716]	; (80029f8 <HAL_RCC_OscConfig+0x624>)
 800272a:	6a1a      	ldr	r2, [r3, #32]
 800272c:	4bb2      	ldr	r3, [pc, #712]	; (80029f8 <HAL_RCC_OscConfig+0x624>)
 800272e:	2104      	movs	r1, #4
 8002730:	438a      	bics	r2, r1
 8002732:	621a      	str	r2, [r3, #32]
 8002734:	e01c      	b.n	8002770 <HAL_RCC_OscConfig+0x39c>
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	689b      	ldr	r3, [r3, #8]
 800273a:	2b05      	cmp	r3, #5
 800273c:	d10c      	bne.n	8002758 <HAL_RCC_OscConfig+0x384>
 800273e:	4bae      	ldr	r3, [pc, #696]	; (80029f8 <HAL_RCC_OscConfig+0x624>)
 8002740:	6a1a      	ldr	r2, [r3, #32]
 8002742:	4bad      	ldr	r3, [pc, #692]	; (80029f8 <HAL_RCC_OscConfig+0x624>)
 8002744:	2104      	movs	r1, #4
 8002746:	430a      	orrs	r2, r1
 8002748:	621a      	str	r2, [r3, #32]
 800274a:	4bab      	ldr	r3, [pc, #684]	; (80029f8 <HAL_RCC_OscConfig+0x624>)
 800274c:	6a1a      	ldr	r2, [r3, #32]
 800274e:	4baa      	ldr	r3, [pc, #680]	; (80029f8 <HAL_RCC_OscConfig+0x624>)
 8002750:	2101      	movs	r1, #1
 8002752:	430a      	orrs	r2, r1
 8002754:	621a      	str	r2, [r3, #32]
 8002756:	e00b      	b.n	8002770 <HAL_RCC_OscConfig+0x39c>
 8002758:	4ba7      	ldr	r3, [pc, #668]	; (80029f8 <HAL_RCC_OscConfig+0x624>)
 800275a:	6a1a      	ldr	r2, [r3, #32]
 800275c:	4ba6      	ldr	r3, [pc, #664]	; (80029f8 <HAL_RCC_OscConfig+0x624>)
 800275e:	2101      	movs	r1, #1
 8002760:	438a      	bics	r2, r1
 8002762:	621a      	str	r2, [r3, #32]
 8002764:	4ba4      	ldr	r3, [pc, #656]	; (80029f8 <HAL_RCC_OscConfig+0x624>)
 8002766:	6a1a      	ldr	r2, [r3, #32]
 8002768:	4ba3      	ldr	r3, [pc, #652]	; (80029f8 <HAL_RCC_OscConfig+0x624>)
 800276a:	2104      	movs	r1, #4
 800276c:	438a      	bics	r2, r1
 800276e:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	689b      	ldr	r3, [r3, #8]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d014      	beq.n	80027a2 <HAL_RCC_OscConfig+0x3ce>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002778:	f7ff f8a2 	bl	80018c0 <HAL_GetTick>
 800277c:	0003      	movs	r3, r0
 800277e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002780:	e009      	b.n	8002796 <HAL_RCC_OscConfig+0x3c2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002782:	f7ff f89d 	bl	80018c0 <HAL_GetTick>
 8002786:	0002      	movs	r2, r0
 8002788:	69bb      	ldr	r3, [r7, #24]
 800278a:	1ad3      	subs	r3, r2, r3
 800278c:	4a9b      	ldr	r2, [pc, #620]	; (80029fc <HAL_RCC_OscConfig+0x628>)
 800278e:	4293      	cmp	r3, r2
 8002790:	d901      	bls.n	8002796 <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8002792:	2303      	movs	r3, #3
 8002794:	e12b      	b.n	80029ee <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002796:	4b98      	ldr	r3, [pc, #608]	; (80029f8 <HAL_RCC_OscConfig+0x624>)
 8002798:	6a1b      	ldr	r3, [r3, #32]
 800279a:	2202      	movs	r2, #2
 800279c:	4013      	ands	r3, r2
 800279e:	d0f0      	beq.n	8002782 <HAL_RCC_OscConfig+0x3ae>
 80027a0:	e013      	b.n	80027ca <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027a2:	f7ff f88d 	bl	80018c0 <HAL_GetTick>
 80027a6:	0003      	movs	r3, r0
 80027a8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027aa:	e009      	b.n	80027c0 <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80027ac:	f7ff f888 	bl	80018c0 <HAL_GetTick>
 80027b0:	0002      	movs	r2, r0
 80027b2:	69bb      	ldr	r3, [r7, #24]
 80027b4:	1ad3      	subs	r3, r2, r3
 80027b6:	4a91      	ldr	r2, [pc, #580]	; (80029fc <HAL_RCC_OscConfig+0x628>)
 80027b8:	4293      	cmp	r3, r2
 80027ba:	d901      	bls.n	80027c0 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 80027bc:	2303      	movs	r3, #3
 80027be:	e116      	b.n	80029ee <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027c0:	4b8d      	ldr	r3, [pc, #564]	; (80029f8 <HAL_RCC_OscConfig+0x624>)
 80027c2:	6a1b      	ldr	r3, [r3, #32]
 80027c4:	2202      	movs	r2, #2
 80027c6:	4013      	ands	r3, r2
 80027c8:	d1f0      	bne.n	80027ac <HAL_RCC_OscConfig+0x3d8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80027ca:	231f      	movs	r3, #31
 80027cc:	18fb      	adds	r3, r7, r3
 80027ce:	781b      	ldrb	r3, [r3, #0]
 80027d0:	2b01      	cmp	r3, #1
 80027d2:	d105      	bne.n	80027e0 <HAL_RCC_OscConfig+0x40c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027d4:	4b88      	ldr	r3, [pc, #544]	; (80029f8 <HAL_RCC_OscConfig+0x624>)
 80027d6:	69da      	ldr	r2, [r3, #28]
 80027d8:	4b87      	ldr	r3, [pc, #540]	; (80029f8 <HAL_RCC_OscConfig+0x624>)
 80027da:	4989      	ldr	r1, [pc, #548]	; (8002a00 <HAL_RCC_OscConfig+0x62c>)
 80027dc:	400a      	ands	r2, r1
 80027de:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	2210      	movs	r2, #16
 80027e6:	4013      	ands	r3, r2
 80027e8:	d063      	beq.n	80028b2 <HAL_RCC_OscConfig+0x4de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	695b      	ldr	r3, [r3, #20]
 80027ee:	2b01      	cmp	r3, #1
 80027f0:	d12a      	bne.n	8002848 <HAL_RCC_OscConfig+0x474>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80027f2:	4b81      	ldr	r3, [pc, #516]	; (80029f8 <HAL_RCC_OscConfig+0x624>)
 80027f4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80027f6:	4b80      	ldr	r3, [pc, #512]	; (80029f8 <HAL_RCC_OscConfig+0x624>)
 80027f8:	2104      	movs	r1, #4
 80027fa:	430a      	orrs	r2, r1
 80027fc:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80027fe:	4b7e      	ldr	r3, [pc, #504]	; (80029f8 <HAL_RCC_OscConfig+0x624>)
 8002800:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002802:	4b7d      	ldr	r3, [pc, #500]	; (80029f8 <HAL_RCC_OscConfig+0x624>)
 8002804:	2101      	movs	r1, #1
 8002806:	430a      	orrs	r2, r1
 8002808:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800280a:	f7ff f859 	bl	80018c0 <HAL_GetTick>
 800280e:	0003      	movs	r3, r0
 8002810:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002812:	e008      	b.n	8002826 <HAL_RCC_OscConfig+0x452>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002814:	f7ff f854 	bl	80018c0 <HAL_GetTick>
 8002818:	0002      	movs	r2, r0
 800281a:	69bb      	ldr	r3, [r7, #24]
 800281c:	1ad3      	subs	r3, r2, r3
 800281e:	2b02      	cmp	r3, #2
 8002820:	d901      	bls.n	8002826 <HAL_RCC_OscConfig+0x452>
        {
          return HAL_TIMEOUT;
 8002822:	2303      	movs	r3, #3
 8002824:	e0e3      	b.n	80029ee <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002826:	4b74      	ldr	r3, [pc, #464]	; (80029f8 <HAL_RCC_OscConfig+0x624>)
 8002828:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800282a:	2202      	movs	r2, #2
 800282c:	4013      	ands	r3, r2
 800282e:	d0f1      	beq.n	8002814 <HAL_RCC_OscConfig+0x440>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002830:	4b71      	ldr	r3, [pc, #452]	; (80029f8 <HAL_RCC_OscConfig+0x624>)
 8002832:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002834:	22f8      	movs	r2, #248	; 0xf8
 8002836:	4393      	bics	r3, r2
 8002838:	0019      	movs	r1, r3
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	699b      	ldr	r3, [r3, #24]
 800283e:	00da      	lsls	r2, r3, #3
 8002840:	4b6d      	ldr	r3, [pc, #436]	; (80029f8 <HAL_RCC_OscConfig+0x624>)
 8002842:	430a      	orrs	r2, r1
 8002844:	635a      	str	r2, [r3, #52]	; 0x34
 8002846:	e034      	b.n	80028b2 <HAL_RCC_OscConfig+0x4de>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	695b      	ldr	r3, [r3, #20]
 800284c:	3305      	adds	r3, #5
 800284e:	d111      	bne.n	8002874 <HAL_RCC_OscConfig+0x4a0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002850:	4b69      	ldr	r3, [pc, #420]	; (80029f8 <HAL_RCC_OscConfig+0x624>)
 8002852:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002854:	4b68      	ldr	r3, [pc, #416]	; (80029f8 <HAL_RCC_OscConfig+0x624>)
 8002856:	2104      	movs	r1, #4
 8002858:	438a      	bics	r2, r1
 800285a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800285c:	4b66      	ldr	r3, [pc, #408]	; (80029f8 <HAL_RCC_OscConfig+0x624>)
 800285e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002860:	22f8      	movs	r2, #248	; 0xf8
 8002862:	4393      	bics	r3, r2
 8002864:	0019      	movs	r1, r3
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	699b      	ldr	r3, [r3, #24]
 800286a:	00da      	lsls	r2, r3, #3
 800286c:	4b62      	ldr	r3, [pc, #392]	; (80029f8 <HAL_RCC_OscConfig+0x624>)
 800286e:	430a      	orrs	r2, r1
 8002870:	635a      	str	r2, [r3, #52]	; 0x34
 8002872:	e01e      	b.n	80028b2 <HAL_RCC_OscConfig+0x4de>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002874:	4b60      	ldr	r3, [pc, #384]	; (80029f8 <HAL_RCC_OscConfig+0x624>)
 8002876:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002878:	4b5f      	ldr	r3, [pc, #380]	; (80029f8 <HAL_RCC_OscConfig+0x624>)
 800287a:	2104      	movs	r1, #4
 800287c:	430a      	orrs	r2, r1
 800287e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8002880:	4b5d      	ldr	r3, [pc, #372]	; (80029f8 <HAL_RCC_OscConfig+0x624>)
 8002882:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002884:	4b5c      	ldr	r3, [pc, #368]	; (80029f8 <HAL_RCC_OscConfig+0x624>)
 8002886:	2101      	movs	r1, #1
 8002888:	438a      	bics	r2, r1
 800288a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800288c:	f7ff f818 	bl	80018c0 <HAL_GetTick>
 8002890:	0003      	movs	r3, r0
 8002892:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002894:	e008      	b.n	80028a8 <HAL_RCC_OscConfig+0x4d4>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002896:	f7ff f813 	bl	80018c0 <HAL_GetTick>
 800289a:	0002      	movs	r2, r0
 800289c:	69bb      	ldr	r3, [r7, #24]
 800289e:	1ad3      	subs	r3, r2, r3
 80028a0:	2b02      	cmp	r3, #2
 80028a2:	d901      	bls.n	80028a8 <HAL_RCC_OscConfig+0x4d4>
        {
          return HAL_TIMEOUT;
 80028a4:	2303      	movs	r3, #3
 80028a6:	e0a2      	b.n	80029ee <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80028a8:	4b53      	ldr	r3, [pc, #332]	; (80029f8 <HAL_RCC_OscConfig+0x624>)
 80028aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028ac:	2202      	movs	r2, #2
 80028ae:	4013      	ands	r3, r2
 80028b0:	d1f1      	bne.n	8002896 <HAL_RCC_OscConfig+0x4c2>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6a1b      	ldr	r3, [r3, #32]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d100      	bne.n	80028bc <HAL_RCC_OscConfig+0x4e8>
 80028ba:	e097      	b.n	80029ec <HAL_RCC_OscConfig+0x618>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80028bc:	4b4e      	ldr	r3, [pc, #312]	; (80029f8 <HAL_RCC_OscConfig+0x624>)
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	220c      	movs	r2, #12
 80028c2:	4013      	ands	r3, r2
 80028c4:	2b08      	cmp	r3, #8
 80028c6:	d100      	bne.n	80028ca <HAL_RCC_OscConfig+0x4f6>
 80028c8:	e06b      	b.n	80029a2 <HAL_RCC_OscConfig+0x5ce>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6a1b      	ldr	r3, [r3, #32]
 80028ce:	2b02      	cmp	r3, #2
 80028d0:	d14c      	bne.n	800296c <HAL_RCC_OscConfig+0x598>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028d2:	4b49      	ldr	r3, [pc, #292]	; (80029f8 <HAL_RCC_OscConfig+0x624>)
 80028d4:	681a      	ldr	r2, [r3, #0]
 80028d6:	4b48      	ldr	r3, [pc, #288]	; (80029f8 <HAL_RCC_OscConfig+0x624>)
 80028d8:	494a      	ldr	r1, [pc, #296]	; (8002a04 <HAL_RCC_OscConfig+0x630>)
 80028da:	400a      	ands	r2, r1
 80028dc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028de:	f7fe ffef 	bl	80018c0 <HAL_GetTick>
 80028e2:	0003      	movs	r3, r0
 80028e4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028e6:	e008      	b.n	80028fa <HAL_RCC_OscConfig+0x526>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028e8:	f7fe ffea 	bl	80018c0 <HAL_GetTick>
 80028ec:	0002      	movs	r2, r0
 80028ee:	69bb      	ldr	r3, [r7, #24]
 80028f0:	1ad3      	subs	r3, r2, r3
 80028f2:	2b02      	cmp	r3, #2
 80028f4:	d901      	bls.n	80028fa <HAL_RCC_OscConfig+0x526>
          {
            return HAL_TIMEOUT;
 80028f6:	2303      	movs	r3, #3
 80028f8:	e079      	b.n	80029ee <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028fa:	4b3f      	ldr	r3, [pc, #252]	; (80029f8 <HAL_RCC_OscConfig+0x624>)
 80028fc:	681a      	ldr	r2, [r3, #0]
 80028fe:	2380      	movs	r3, #128	; 0x80
 8002900:	049b      	lsls	r3, r3, #18
 8002902:	4013      	ands	r3, r2
 8002904:	d1f0      	bne.n	80028e8 <HAL_RCC_OscConfig+0x514>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002906:	4b3c      	ldr	r3, [pc, #240]	; (80029f8 <HAL_RCC_OscConfig+0x624>)
 8002908:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800290a:	220f      	movs	r2, #15
 800290c:	4393      	bics	r3, r2
 800290e:	0019      	movs	r1, r3
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002914:	4b38      	ldr	r3, [pc, #224]	; (80029f8 <HAL_RCC_OscConfig+0x624>)
 8002916:	430a      	orrs	r2, r1
 8002918:	62da      	str	r2, [r3, #44]	; 0x2c
 800291a:	4b37      	ldr	r3, [pc, #220]	; (80029f8 <HAL_RCC_OscConfig+0x624>)
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	4a3a      	ldr	r2, [pc, #232]	; (8002a08 <HAL_RCC_OscConfig+0x634>)
 8002920:	4013      	ands	r3, r2
 8002922:	0019      	movs	r1, r3
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800292c:	431a      	orrs	r2, r3
 800292e:	4b32      	ldr	r3, [pc, #200]	; (80029f8 <HAL_RCC_OscConfig+0x624>)
 8002930:	430a      	orrs	r2, r1
 8002932:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002934:	4b30      	ldr	r3, [pc, #192]	; (80029f8 <HAL_RCC_OscConfig+0x624>)
 8002936:	681a      	ldr	r2, [r3, #0]
 8002938:	4b2f      	ldr	r3, [pc, #188]	; (80029f8 <HAL_RCC_OscConfig+0x624>)
 800293a:	2180      	movs	r1, #128	; 0x80
 800293c:	0449      	lsls	r1, r1, #17
 800293e:	430a      	orrs	r2, r1
 8002940:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002942:	f7fe ffbd 	bl	80018c0 <HAL_GetTick>
 8002946:	0003      	movs	r3, r0
 8002948:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800294a:	e008      	b.n	800295e <HAL_RCC_OscConfig+0x58a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800294c:	f7fe ffb8 	bl	80018c0 <HAL_GetTick>
 8002950:	0002      	movs	r2, r0
 8002952:	69bb      	ldr	r3, [r7, #24]
 8002954:	1ad3      	subs	r3, r2, r3
 8002956:	2b02      	cmp	r3, #2
 8002958:	d901      	bls.n	800295e <HAL_RCC_OscConfig+0x58a>
          {
            return HAL_TIMEOUT;
 800295a:	2303      	movs	r3, #3
 800295c:	e047      	b.n	80029ee <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800295e:	4b26      	ldr	r3, [pc, #152]	; (80029f8 <HAL_RCC_OscConfig+0x624>)
 8002960:	681a      	ldr	r2, [r3, #0]
 8002962:	2380      	movs	r3, #128	; 0x80
 8002964:	049b      	lsls	r3, r3, #18
 8002966:	4013      	ands	r3, r2
 8002968:	d0f0      	beq.n	800294c <HAL_RCC_OscConfig+0x578>
 800296a:	e03f      	b.n	80029ec <HAL_RCC_OscConfig+0x618>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800296c:	4b22      	ldr	r3, [pc, #136]	; (80029f8 <HAL_RCC_OscConfig+0x624>)
 800296e:	681a      	ldr	r2, [r3, #0]
 8002970:	4b21      	ldr	r3, [pc, #132]	; (80029f8 <HAL_RCC_OscConfig+0x624>)
 8002972:	4924      	ldr	r1, [pc, #144]	; (8002a04 <HAL_RCC_OscConfig+0x630>)
 8002974:	400a      	ands	r2, r1
 8002976:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002978:	f7fe ffa2 	bl	80018c0 <HAL_GetTick>
 800297c:	0003      	movs	r3, r0
 800297e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002980:	e008      	b.n	8002994 <HAL_RCC_OscConfig+0x5c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002982:	f7fe ff9d 	bl	80018c0 <HAL_GetTick>
 8002986:	0002      	movs	r2, r0
 8002988:	69bb      	ldr	r3, [r7, #24]
 800298a:	1ad3      	subs	r3, r2, r3
 800298c:	2b02      	cmp	r3, #2
 800298e:	d901      	bls.n	8002994 <HAL_RCC_OscConfig+0x5c0>
          {
            return HAL_TIMEOUT;
 8002990:	2303      	movs	r3, #3
 8002992:	e02c      	b.n	80029ee <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002994:	4b18      	ldr	r3, [pc, #96]	; (80029f8 <HAL_RCC_OscConfig+0x624>)
 8002996:	681a      	ldr	r2, [r3, #0]
 8002998:	2380      	movs	r3, #128	; 0x80
 800299a:	049b      	lsls	r3, r3, #18
 800299c:	4013      	ands	r3, r2
 800299e:	d1f0      	bne.n	8002982 <HAL_RCC_OscConfig+0x5ae>
 80029a0:	e024      	b.n	80029ec <HAL_RCC_OscConfig+0x618>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6a1b      	ldr	r3, [r3, #32]
 80029a6:	2b01      	cmp	r3, #1
 80029a8:	d101      	bne.n	80029ae <HAL_RCC_OscConfig+0x5da>
      {
        return HAL_ERROR;
 80029aa:	2301      	movs	r3, #1
 80029ac:	e01f      	b.n	80029ee <HAL_RCC_OscConfig+0x61a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80029ae:	4b12      	ldr	r3, [pc, #72]	; (80029f8 <HAL_RCC_OscConfig+0x624>)
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80029b4:	4b10      	ldr	r3, [pc, #64]	; (80029f8 <HAL_RCC_OscConfig+0x624>)
 80029b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029b8:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80029ba:	697a      	ldr	r2, [r7, #20]
 80029bc:	2380      	movs	r3, #128	; 0x80
 80029be:	025b      	lsls	r3, r3, #9
 80029c0:	401a      	ands	r2, r3
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029c6:	429a      	cmp	r2, r3
 80029c8:	d10e      	bne.n	80029e8 <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80029ca:	693b      	ldr	r3, [r7, #16]
 80029cc:	220f      	movs	r2, #15
 80029ce:	401a      	ands	r2, r3
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80029d4:	429a      	cmp	r2, r3
 80029d6:	d107      	bne.n	80029e8 <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80029d8:	697a      	ldr	r2, [r7, #20]
 80029da:	23f0      	movs	r3, #240	; 0xf0
 80029dc:	039b      	lsls	r3, r3, #14
 80029de:	401a      	ands	r2, r3
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80029e4:	429a      	cmp	r2, r3
 80029e6:	d001      	beq.n	80029ec <HAL_RCC_OscConfig+0x618>
        {
          return HAL_ERROR;
 80029e8:	2301      	movs	r3, #1
 80029ea:	e000      	b.n	80029ee <HAL_RCC_OscConfig+0x61a>
        }
      }
    }
  }

  return HAL_OK;
 80029ec:	2300      	movs	r3, #0
}
 80029ee:	0018      	movs	r0, r3
 80029f0:	46bd      	mov	sp, r7
 80029f2:	b008      	add	sp, #32
 80029f4:	bd80      	pop	{r7, pc}
 80029f6:	46c0      	nop			; (mov r8, r8)
 80029f8:	40021000 	.word	0x40021000
 80029fc:	00001388 	.word	0x00001388
 8002a00:	efffffff 	.word	0xefffffff
 8002a04:	feffffff 	.word	0xfeffffff
 8002a08:	ffc2ffff 	.word	0xffc2ffff

08002a0c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b084      	sub	sp, #16
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
 8002a14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d101      	bne.n	8002a20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	e0b3      	b.n	8002b88 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002a20:	4b5b      	ldr	r3, [pc, #364]	; (8002b90 <HAL_RCC_ClockConfig+0x184>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	2201      	movs	r2, #1
 8002a26:	4013      	ands	r3, r2
 8002a28:	683a      	ldr	r2, [r7, #0]
 8002a2a:	429a      	cmp	r2, r3
 8002a2c:	d911      	bls.n	8002a52 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a2e:	4b58      	ldr	r3, [pc, #352]	; (8002b90 <HAL_RCC_ClockConfig+0x184>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	2201      	movs	r2, #1
 8002a34:	4393      	bics	r3, r2
 8002a36:	0019      	movs	r1, r3
 8002a38:	4b55      	ldr	r3, [pc, #340]	; (8002b90 <HAL_RCC_ClockConfig+0x184>)
 8002a3a:	683a      	ldr	r2, [r7, #0]
 8002a3c:	430a      	orrs	r2, r1
 8002a3e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a40:	4b53      	ldr	r3, [pc, #332]	; (8002b90 <HAL_RCC_ClockConfig+0x184>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	2201      	movs	r2, #1
 8002a46:	4013      	ands	r3, r2
 8002a48:	683a      	ldr	r2, [r7, #0]
 8002a4a:	429a      	cmp	r2, r3
 8002a4c:	d001      	beq.n	8002a52 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002a4e:	2301      	movs	r3, #1
 8002a50:	e09a      	b.n	8002b88 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	2202      	movs	r2, #2
 8002a58:	4013      	ands	r3, r2
 8002a5a:	d015      	beq.n	8002a88 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	2204      	movs	r2, #4
 8002a62:	4013      	ands	r3, r2
 8002a64:	d006      	beq.n	8002a74 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002a66:	4b4b      	ldr	r3, [pc, #300]	; (8002b94 <HAL_RCC_ClockConfig+0x188>)
 8002a68:	685a      	ldr	r2, [r3, #4]
 8002a6a:	4b4a      	ldr	r3, [pc, #296]	; (8002b94 <HAL_RCC_ClockConfig+0x188>)
 8002a6c:	21e0      	movs	r1, #224	; 0xe0
 8002a6e:	00c9      	lsls	r1, r1, #3
 8002a70:	430a      	orrs	r2, r1
 8002a72:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a74:	4b47      	ldr	r3, [pc, #284]	; (8002b94 <HAL_RCC_ClockConfig+0x188>)
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	22f0      	movs	r2, #240	; 0xf0
 8002a7a:	4393      	bics	r3, r2
 8002a7c:	0019      	movs	r1, r3
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	689a      	ldr	r2, [r3, #8]
 8002a82:	4b44      	ldr	r3, [pc, #272]	; (8002b94 <HAL_RCC_ClockConfig+0x188>)
 8002a84:	430a      	orrs	r2, r1
 8002a86:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	2201      	movs	r2, #1
 8002a8e:	4013      	ands	r3, r2
 8002a90:	d040      	beq.n	8002b14 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	685b      	ldr	r3, [r3, #4]
 8002a96:	2b01      	cmp	r3, #1
 8002a98:	d107      	bne.n	8002aaa <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a9a:	4b3e      	ldr	r3, [pc, #248]	; (8002b94 <HAL_RCC_ClockConfig+0x188>)
 8002a9c:	681a      	ldr	r2, [r3, #0]
 8002a9e:	2380      	movs	r3, #128	; 0x80
 8002aa0:	029b      	lsls	r3, r3, #10
 8002aa2:	4013      	ands	r3, r2
 8002aa4:	d114      	bne.n	8002ad0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	e06e      	b.n	8002b88 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	2b02      	cmp	r3, #2
 8002ab0:	d107      	bne.n	8002ac2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ab2:	4b38      	ldr	r3, [pc, #224]	; (8002b94 <HAL_RCC_ClockConfig+0x188>)
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	2380      	movs	r3, #128	; 0x80
 8002ab8:	049b      	lsls	r3, r3, #18
 8002aba:	4013      	ands	r3, r2
 8002abc:	d108      	bne.n	8002ad0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002abe:	2301      	movs	r3, #1
 8002ac0:	e062      	b.n	8002b88 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ac2:	4b34      	ldr	r3, [pc, #208]	; (8002b94 <HAL_RCC_ClockConfig+0x188>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	2202      	movs	r2, #2
 8002ac8:	4013      	ands	r3, r2
 8002aca:	d101      	bne.n	8002ad0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002acc:	2301      	movs	r3, #1
 8002ace:	e05b      	b.n	8002b88 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ad0:	4b30      	ldr	r3, [pc, #192]	; (8002b94 <HAL_RCC_ClockConfig+0x188>)
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	2203      	movs	r2, #3
 8002ad6:	4393      	bics	r3, r2
 8002ad8:	0019      	movs	r1, r3
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	685a      	ldr	r2, [r3, #4]
 8002ade:	4b2d      	ldr	r3, [pc, #180]	; (8002b94 <HAL_RCC_ClockConfig+0x188>)
 8002ae0:	430a      	orrs	r2, r1
 8002ae2:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002ae4:	f7fe feec 	bl	80018c0 <HAL_GetTick>
 8002ae8:	0003      	movs	r3, r0
 8002aea:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002aec:	e009      	b.n	8002b02 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002aee:	f7fe fee7 	bl	80018c0 <HAL_GetTick>
 8002af2:	0002      	movs	r2, r0
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	1ad3      	subs	r3, r2, r3
 8002af8:	4a27      	ldr	r2, [pc, #156]	; (8002b98 <HAL_RCC_ClockConfig+0x18c>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d901      	bls.n	8002b02 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8002afe:	2303      	movs	r3, #3
 8002b00:	e042      	b.n	8002b88 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b02:	4b24      	ldr	r3, [pc, #144]	; (8002b94 <HAL_RCC_ClockConfig+0x188>)
 8002b04:	685b      	ldr	r3, [r3, #4]
 8002b06:	220c      	movs	r2, #12
 8002b08:	401a      	ands	r2, r3
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	009b      	lsls	r3, r3, #2
 8002b10:	429a      	cmp	r2, r3
 8002b12:	d1ec      	bne.n	8002aee <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002b14:	4b1e      	ldr	r3, [pc, #120]	; (8002b90 <HAL_RCC_ClockConfig+0x184>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	2201      	movs	r2, #1
 8002b1a:	4013      	ands	r3, r2
 8002b1c:	683a      	ldr	r2, [r7, #0]
 8002b1e:	429a      	cmp	r2, r3
 8002b20:	d211      	bcs.n	8002b46 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b22:	4b1b      	ldr	r3, [pc, #108]	; (8002b90 <HAL_RCC_ClockConfig+0x184>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	2201      	movs	r2, #1
 8002b28:	4393      	bics	r3, r2
 8002b2a:	0019      	movs	r1, r3
 8002b2c:	4b18      	ldr	r3, [pc, #96]	; (8002b90 <HAL_RCC_ClockConfig+0x184>)
 8002b2e:	683a      	ldr	r2, [r7, #0]
 8002b30:	430a      	orrs	r2, r1
 8002b32:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b34:	4b16      	ldr	r3, [pc, #88]	; (8002b90 <HAL_RCC_ClockConfig+0x184>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	2201      	movs	r2, #1
 8002b3a:	4013      	ands	r3, r2
 8002b3c:	683a      	ldr	r2, [r7, #0]
 8002b3e:	429a      	cmp	r2, r3
 8002b40:	d001      	beq.n	8002b46 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8002b42:	2301      	movs	r3, #1
 8002b44:	e020      	b.n	8002b88 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	2204      	movs	r2, #4
 8002b4c:	4013      	ands	r3, r2
 8002b4e:	d009      	beq.n	8002b64 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002b50:	4b10      	ldr	r3, [pc, #64]	; (8002b94 <HAL_RCC_ClockConfig+0x188>)
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	4a11      	ldr	r2, [pc, #68]	; (8002b9c <HAL_RCC_ClockConfig+0x190>)
 8002b56:	4013      	ands	r3, r2
 8002b58:	0019      	movs	r1, r3
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	68da      	ldr	r2, [r3, #12]
 8002b5e:	4b0d      	ldr	r3, [pc, #52]	; (8002b94 <HAL_RCC_ClockConfig+0x188>)
 8002b60:	430a      	orrs	r2, r1
 8002b62:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002b64:	f000 f820 	bl	8002ba8 <HAL_RCC_GetSysClockFreq>
 8002b68:	0001      	movs	r1, r0
 8002b6a:	4b0a      	ldr	r3, [pc, #40]	; (8002b94 <HAL_RCC_ClockConfig+0x188>)
 8002b6c:	685b      	ldr	r3, [r3, #4]
 8002b6e:	091b      	lsrs	r3, r3, #4
 8002b70:	220f      	movs	r2, #15
 8002b72:	4013      	ands	r3, r2
 8002b74:	4a0a      	ldr	r2, [pc, #40]	; (8002ba0 <HAL_RCC_ClockConfig+0x194>)
 8002b76:	5cd3      	ldrb	r3, [r2, r3]
 8002b78:	000a      	movs	r2, r1
 8002b7a:	40da      	lsrs	r2, r3
 8002b7c:	4b09      	ldr	r3, [pc, #36]	; (8002ba4 <HAL_RCC_ClockConfig+0x198>)
 8002b7e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002b80:	2000      	movs	r0, #0
 8002b82:	f7fe fe57 	bl	8001834 <HAL_InitTick>
  
  return HAL_OK;
 8002b86:	2300      	movs	r3, #0
}
 8002b88:	0018      	movs	r0, r3
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	b004      	add	sp, #16
 8002b8e:	bd80      	pop	{r7, pc}
 8002b90:	40022000 	.word	0x40022000
 8002b94:	40021000 	.word	0x40021000
 8002b98:	00001388 	.word	0x00001388
 8002b9c:	fffff8ff 	.word	0xfffff8ff
 8002ba0:	08005304 	.word	0x08005304
 8002ba4:	20000004 	.word	0x20000004

08002ba8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ba8:	b590      	push	{r4, r7, lr}
 8002baa:	b08f      	sub	sp, #60	; 0x3c
 8002bac:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8002bae:	2314      	movs	r3, #20
 8002bb0:	18fb      	adds	r3, r7, r3
 8002bb2:	4a2b      	ldr	r2, [pc, #172]	; (8002c60 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002bb4:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002bb6:	c313      	stmia	r3!, {r0, r1, r4}
 8002bb8:	6812      	ldr	r2, [r2, #0]
 8002bba:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8002bbc:	1d3b      	adds	r3, r7, #4
 8002bbe:	4a29      	ldr	r2, [pc, #164]	; (8002c64 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002bc0:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002bc2:	c313      	stmia	r3!, {r0, r1, r4}
 8002bc4:	6812      	ldr	r2, [r2, #0]
 8002bc6:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002bc8:	2300      	movs	r3, #0
 8002bca:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002bcc:	2300      	movs	r3, #0
 8002bce:	62bb      	str	r3, [r7, #40]	; 0x28
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	637b      	str	r3, [r7, #52]	; 0x34
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8002bd8:	2300      	movs	r3, #0
 8002bda:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8002bdc:	4b22      	ldr	r3, [pc, #136]	; (8002c68 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002be2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002be4:	220c      	movs	r2, #12
 8002be6:	4013      	ands	r3, r2
 8002be8:	2b04      	cmp	r3, #4
 8002bea:	d002      	beq.n	8002bf2 <HAL_RCC_GetSysClockFreq+0x4a>
 8002bec:	2b08      	cmp	r3, #8
 8002bee:	d003      	beq.n	8002bf8 <HAL_RCC_GetSysClockFreq+0x50>
 8002bf0:	e02d      	b.n	8002c4e <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002bf2:	4b1e      	ldr	r3, [pc, #120]	; (8002c6c <HAL_RCC_GetSysClockFreq+0xc4>)
 8002bf4:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002bf6:	e02d      	b.n	8002c54 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002bf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bfa:	0c9b      	lsrs	r3, r3, #18
 8002bfc:	220f      	movs	r2, #15
 8002bfe:	4013      	ands	r3, r2
 8002c00:	2214      	movs	r2, #20
 8002c02:	18ba      	adds	r2, r7, r2
 8002c04:	5cd3      	ldrb	r3, [r2, r3]
 8002c06:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002c08:	4b17      	ldr	r3, [pc, #92]	; (8002c68 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002c0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c0c:	220f      	movs	r2, #15
 8002c0e:	4013      	ands	r3, r2
 8002c10:	1d3a      	adds	r2, r7, #4
 8002c12:	5cd3      	ldrb	r3, [r2, r3]
 8002c14:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002c16:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002c18:	2380      	movs	r3, #128	; 0x80
 8002c1a:	025b      	lsls	r3, r3, #9
 8002c1c:	4013      	ands	r3, r2
 8002c1e:	d009      	beq.n	8002c34 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002c20:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002c22:	4812      	ldr	r0, [pc, #72]	; (8002c6c <HAL_RCC_GetSysClockFreq+0xc4>)
 8002c24:	f7fd fa78 	bl	8000118 <__udivsi3>
 8002c28:	0003      	movs	r3, r0
 8002c2a:	001a      	movs	r2, r3
 8002c2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c2e:	4353      	muls	r3, r2
 8002c30:	637b      	str	r3, [r7, #52]	; 0x34
 8002c32:	e009      	b.n	8002c48 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002c34:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002c36:	000a      	movs	r2, r1
 8002c38:	0152      	lsls	r2, r2, #5
 8002c3a:	1a52      	subs	r2, r2, r1
 8002c3c:	0193      	lsls	r3, r2, #6
 8002c3e:	1a9b      	subs	r3, r3, r2
 8002c40:	00db      	lsls	r3, r3, #3
 8002c42:	185b      	adds	r3, r3, r1
 8002c44:	021b      	lsls	r3, r3, #8
 8002c46:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8002c48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c4a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002c4c:	e002      	b.n	8002c54 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002c4e:	4b07      	ldr	r3, [pc, #28]	; (8002c6c <HAL_RCC_GetSysClockFreq+0xc4>)
 8002c50:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002c52:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002c54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002c56:	0018      	movs	r0, r3
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	b00f      	add	sp, #60	; 0x3c
 8002c5c:	bd90      	pop	{r4, r7, pc}
 8002c5e:	46c0      	nop			; (mov r8, r8)
 8002c60:	080052e4 	.word	0x080052e4
 8002c64:	080052f4 	.word	0x080052f4
 8002c68:	40021000 	.word	0x40021000
 8002c6c:	007a1200 	.word	0x007a1200

08002c70 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c74:	4b02      	ldr	r3, [pc, #8]	; (8002c80 <HAL_RCC_GetHCLKFreq+0x10>)
 8002c76:	681b      	ldr	r3, [r3, #0]
}
 8002c78:	0018      	movs	r0, r3
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bd80      	pop	{r7, pc}
 8002c7e:	46c0      	nop			; (mov r8, r8)
 8002c80:	20000004 	.word	0x20000004

08002c84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002c88:	f7ff fff2 	bl	8002c70 <HAL_RCC_GetHCLKFreq>
 8002c8c:	0001      	movs	r1, r0
 8002c8e:	4b06      	ldr	r3, [pc, #24]	; (8002ca8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	0a1b      	lsrs	r3, r3, #8
 8002c94:	2207      	movs	r2, #7
 8002c96:	4013      	ands	r3, r2
 8002c98:	4a04      	ldr	r2, [pc, #16]	; (8002cac <HAL_RCC_GetPCLK1Freq+0x28>)
 8002c9a:	5cd3      	ldrb	r3, [r2, r3]
 8002c9c:	40d9      	lsrs	r1, r3
 8002c9e:	000b      	movs	r3, r1
}    
 8002ca0:	0018      	movs	r0, r3
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bd80      	pop	{r7, pc}
 8002ca6:	46c0      	nop			; (mov r8, r8)
 8002ca8:	40021000 	.word	0x40021000
 8002cac:	08005314 	.word	0x08005314

08002cb0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b086      	sub	sp, #24
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681a      	ldr	r2, [r3, #0]
 8002cc4:	2380      	movs	r3, #128	; 0x80
 8002cc6:	025b      	lsls	r3, r3, #9
 8002cc8:	4013      	ands	r3, r2
 8002cca:	d100      	bne.n	8002cce <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002ccc:	e08f      	b.n	8002dee <HAL_RCCEx_PeriphCLKConfig+0x13e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8002cce:	2317      	movs	r3, #23
 8002cd0:	18fb      	adds	r3, r7, r3
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002cd6:	4b57      	ldr	r3, [pc, #348]	; (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002cd8:	69da      	ldr	r2, [r3, #28]
 8002cda:	2380      	movs	r3, #128	; 0x80
 8002cdc:	055b      	lsls	r3, r3, #21
 8002cde:	4013      	ands	r3, r2
 8002ce0:	d111      	bne.n	8002d06 <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002ce2:	4b54      	ldr	r3, [pc, #336]	; (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002ce4:	69da      	ldr	r2, [r3, #28]
 8002ce6:	4b53      	ldr	r3, [pc, #332]	; (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002ce8:	2180      	movs	r1, #128	; 0x80
 8002cea:	0549      	lsls	r1, r1, #21
 8002cec:	430a      	orrs	r2, r1
 8002cee:	61da      	str	r2, [r3, #28]
 8002cf0:	4b50      	ldr	r3, [pc, #320]	; (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002cf2:	69da      	ldr	r2, [r3, #28]
 8002cf4:	2380      	movs	r3, #128	; 0x80
 8002cf6:	055b      	lsls	r3, r3, #21
 8002cf8:	4013      	ands	r3, r2
 8002cfa:	60bb      	str	r3, [r7, #8]
 8002cfc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002cfe:	2317      	movs	r3, #23
 8002d00:	18fb      	adds	r3, r7, r3
 8002d02:	2201      	movs	r2, #1
 8002d04:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d06:	4b4c      	ldr	r3, [pc, #304]	; (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002d08:	681a      	ldr	r2, [r3, #0]
 8002d0a:	2380      	movs	r3, #128	; 0x80
 8002d0c:	005b      	lsls	r3, r3, #1
 8002d0e:	4013      	ands	r3, r2
 8002d10:	d11a      	bne.n	8002d48 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d12:	4b49      	ldr	r3, [pc, #292]	; (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002d14:	681a      	ldr	r2, [r3, #0]
 8002d16:	4b48      	ldr	r3, [pc, #288]	; (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002d18:	2180      	movs	r1, #128	; 0x80
 8002d1a:	0049      	lsls	r1, r1, #1
 8002d1c:	430a      	orrs	r2, r1
 8002d1e:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d20:	f7fe fdce 	bl	80018c0 <HAL_GetTick>
 8002d24:	0003      	movs	r3, r0
 8002d26:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d28:	e008      	b.n	8002d3c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d2a:	f7fe fdc9 	bl	80018c0 <HAL_GetTick>
 8002d2e:	0002      	movs	r2, r0
 8002d30:	693b      	ldr	r3, [r7, #16]
 8002d32:	1ad3      	subs	r3, r2, r3
 8002d34:	2b64      	cmp	r3, #100	; 0x64
 8002d36:	d901      	bls.n	8002d3c <HAL_RCCEx_PeriphCLKConfig+0x8c>
        {
          return HAL_TIMEOUT;
 8002d38:	2303      	movs	r3, #3
 8002d3a:	e077      	b.n	8002e2c <HAL_RCCEx_PeriphCLKConfig+0x17c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d3c:	4b3e      	ldr	r3, [pc, #248]	; (8002e38 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002d3e:	681a      	ldr	r2, [r3, #0]
 8002d40:	2380      	movs	r3, #128	; 0x80
 8002d42:	005b      	lsls	r3, r3, #1
 8002d44:	4013      	ands	r3, r2
 8002d46:	d0f0      	beq.n	8002d2a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002d48:	4b3a      	ldr	r3, [pc, #232]	; (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002d4a:	6a1a      	ldr	r2, [r3, #32]
 8002d4c:	23c0      	movs	r3, #192	; 0xc0
 8002d4e:	009b      	lsls	r3, r3, #2
 8002d50:	4013      	ands	r3, r2
 8002d52:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d034      	beq.n	8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x114>
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	685a      	ldr	r2, [r3, #4]
 8002d5e:	23c0      	movs	r3, #192	; 0xc0
 8002d60:	009b      	lsls	r3, r3, #2
 8002d62:	4013      	ands	r3, r2
 8002d64:	68fa      	ldr	r2, [r7, #12]
 8002d66:	429a      	cmp	r2, r3
 8002d68:	d02c      	beq.n	8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002d6a:	4b32      	ldr	r3, [pc, #200]	; (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002d6c:	6a1b      	ldr	r3, [r3, #32]
 8002d6e:	4a33      	ldr	r2, [pc, #204]	; (8002e3c <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8002d70:	4013      	ands	r3, r2
 8002d72:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002d74:	4b2f      	ldr	r3, [pc, #188]	; (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002d76:	6a1a      	ldr	r2, [r3, #32]
 8002d78:	4b2e      	ldr	r3, [pc, #184]	; (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002d7a:	2180      	movs	r1, #128	; 0x80
 8002d7c:	0249      	lsls	r1, r1, #9
 8002d7e:	430a      	orrs	r2, r1
 8002d80:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002d82:	4b2c      	ldr	r3, [pc, #176]	; (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002d84:	6a1a      	ldr	r2, [r3, #32]
 8002d86:	4b2b      	ldr	r3, [pc, #172]	; (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002d88:	492d      	ldr	r1, [pc, #180]	; (8002e40 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8002d8a:	400a      	ands	r2, r1
 8002d8c:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002d8e:	4b29      	ldr	r3, [pc, #164]	; (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002d90:	68fa      	ldr	r2, [r7, #12]
 8002d92:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	2201      	movs	r2, #1
 8002d98:	4013      	ands	r3, r2
 8002d9a:	d013      	beq.n	8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d9c:	f7fe fd90 	bl	80018c0 <HAL_GetTick>
 8002da0:	0003      	movs	r3, r0
 8002da2:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002da4:	e009      	b.n	8002dba <HAL_RCCEx_PeriphCLKConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002da6:	f7fe fd8b 	bl	80018c0 <HAL_GetTick>
 8002daa:	0002      	movs	r2, r0
 8002dac:	693b      	ldr	r3, [r7, #16]
 8002dae:	1ad3      	subs	r3, r2, r3
 8002db0:	4a24      	ldr	r2, [pc, #144]	; (8002e44 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d901      	bls.n	8002dba <HAL_RCCEx_PeriphCLKConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8002db6:	2303      	movs	r3, #3
 8002db8:	e038      	b.n	8002e2c <HAL_RCCEx_PeriphCLKConfig+0x17c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dba:	4b1e      	ldr	r3, [pc, #120]	; (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002dbc:	6a1b      	ldr	r3, [r3, #32]
 8002dbe:	2202      	movs	r2, #2
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	d0f0      	beq.n	8002da6 <HAL_RCCEx_PeriphCLKConfig+0xf6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002dc4:	4b1b      	ldr	r3, [pc, #108]	; (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002dc6:	6a1b      	ldr	r3, [r3, #32]
 8002dc8:	4a1c      	ldr	r2, [pc, #112]	; (8002e3c <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8002dca:	4013      	ands	r3, r2
 8002dcc:	0019      	movs	r1, r3
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	685a      	ldr	r2, [r3, #4]
 8002dd2:	4b18      	ldr	r3, [pc, #96]	; (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002dd4:	430a      	orrs	r2, r1
 8002dd6:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002dd8:	2317      	movs	r3, #23
 8002dda:	18fb      	adds	r3, r7, r3
 8002ddc:	781b      	ldrb	r3, [r3, #0]
 8002dde:	2b01      	cmp	r3, #1
 8002de0:	d105      	bne.n	8002dee <HAL_RCCEx_PeriphCLKConfig+0x13e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002de2:	4b14      	ldr	r3, [pc, #80]	; (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002de4:	69da      	ldr	r2, [r3, #28]
 8002de6:	4b13      	ldr	r3, [pc, #76]	; (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002de8:	4917      	ldr	r1, [pc, #92]	; (8002e48 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8002dea:	400a      	ands	r2, r1
 8002dec:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	2201      	movs	r2, #1
 8002df4:	4013      	ands	r3, r2
 8002df6:	d009      	beq.n	8002e0c <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002df8:	4b0e      	ldr	r3, [pc, #56]	; (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002dfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dfc:	2203      	movs	r2, #3
 8002dfe:	4393      	bics	r3, r2
 8002e00:	0019      	movs	r1, r3
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	689a      	ldr	r2, [r3, #8]
 8002e06:	4b0b      	ldr	r3, [pc, #44]	; (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002e08:	430a      	orrs	r2, r1
 8002e0a:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	2220      	movs	r2, #32
 8002e12:	4013      	ands	r3, r2
 8002e14:	d009      	beq.n	8002e2a <HAL_RCCEx_PeriphCLKConfig+0x17a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002e16:	4b07      	ldr	r3, [pc, #28]	; (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002e18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e1a:	2210      	movs	r2, #16
 8002e1c:	4393      	bics	r3, r2
 8002e1e:	0019      	movs	r1, r3
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	68da      	ldr	r2, [r3, #12]
 8002e24:	4b03      	ldr	r3, [pc, #12]	; (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002e26:	430a      	orrs	r2, r1
 8002e28:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002e2a:	2300      	movs	r3, #0
}
 8002e2c:	0018      	movs	r0, r3
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	b006      	add	sp, #24
 8002e32:	bd80      	pop	{r7, pc}
 8002e34:	40021000 	.word	0x40021000
 8002e38:	40007000 	.word	0x40007000
 8002e3c:	fffffcff 	.word	0xfffffcff
 8002e40:	fffeffff 	.word	0xfffeffff
 8002e44:	00001388 	.word	0x00001388
 8002e48:	efffffff 	.word	0xefffffff

08002e4c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b082      	sub	sp, #8
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d101      	bne.n	8002e5e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	e044      	b.n	8002ee8 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d107      	bne.n	8002e76 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2270      	movs	r2, #112	; 0x70
 8002e6a:	2100      	movs	r1, #0
 8002e6c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	0018      	movs	r0, r3
 8002e72:	f7fe fad5 	bl	8001420 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2224      	movs	r2, #36	; 0x24
 8002e7a:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	681a      	ldr	r2, [r3, #0]
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	2101      	movs	r1, #1
 8002e88:	438a      	bics	r2, r1
 8002e8a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	0018      	movs	r0, r3
 8002e90:	f000 fa18 	bl	80032c4 <UART_SetConfig>
 8002e94:	0003      	movs	r3, r0
 8002e96:	2b01      	cmp	r3, #1
 8002e98:	d101      	bne.n	8002e9e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	e024      	b.n	8002ee8 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d003      	beq.n	8002eae <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	0018      	movs	r0, r3
 8002eaa:	f000 fb91 	bl	80035d0 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	685a      	ldr	r2, [r3, #4]
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	490d      	ldr	r1, [pc, #52]	; (8002ef0 <HAL_UART_Init+0xa4>)
 8002eba:	400a      	ands	r2, r1
 8002ebc:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	689a      	ldr	r2, [r3, #8]
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	2108      	movs	r1, #8
 8002eca:	438a      	bics	r2, r1
 8002ecc:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	681a      	ldr	r2, [r3, #0]
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	2101      	movs	r1, #1
 8002eda:	430a      	orrs	r2, r1
 8002edc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	0018      	movs	r0, r3
 8002ee2:	f000 fc29 	bl	8003738 <UART_CheckIdleState>
 8002ee6:	0003      	movs	r3, r0
}
 8002ee8:	0018      	movs	r0, r3
 8002eea:	46bd      	mov	sp, r7
 8002eec:	b002      	add	sp, #8
 8002eee:	bd80      	pop	{r7, pc}
 8002ef0:	fffff7ff 	.word	0xfffff7ff

08002ef4 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b082      	sub	sp, #8
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d101      	bne.n	8002f06 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8002f02:	2301      	movs	r3, #1
 8002f04:	e028      	b.n	8002f58 <HAL_UART_DeInit+0x64>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2224      	movs	r2, #36	; 0x24
 8002f0a:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	681a      	ldr	r2, [r3, #0]
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	2101      	movs	r1, #1
 8002f18:	438a      	bics	r2, r1
 8002f1a:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	2200      	movs	r2, #0
 8002f22:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	2200      	movs	r2, #0
 8002f2a:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	2200      	movs	r2, #0
 8002f32:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	0018      	movs	r0, r3
 8002f38:	f7fe fb4e 	bl	80015d8 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2200      	movs	r2, #0
 8002f40:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->gState = HAL_UART_STATE_RESET;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	2200      	movs	r2, #0
 8002f46:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_RESET;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2270      	movs	r2, #112	; 0x70
 8002f52:	2100      	movs	r1, #0
 8002f54:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002f56:	2300      	movs	r3, #0
}
 8002f58:	0018      	movs	r0, r3
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	b002      	add	sp, #8
 8002f5e:	bd80      	pop	{r7, pc}

08002f60 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b08a      	sub	sp, #40	; 0x28
 8002f64:	af02      	add	r7, sp, #8
 8002f66:	60f8      	str	r0, [r7, #12]
 8002f68:	60b9      	str	r1, [r7, #8]
 8002f6a:	603b      	str	r3, [r7, #0]
 8002f6c:	1dbb      	adds	r3, r7, #6
 8002f6e:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f74:	2b20      	cmp	r3, #32
 8002f76:	d000      	beq.n	8002f7a <HAL_UART_Transmit+0x1a>
 8002f78:	e095      	b.n	80030a6 <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f7a:	68bb      	ldr	r3, [r7, #8]
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d003      	beq.n	8002f88 <HAL_UART_Transmit+0x28>
 8002f80:	1dbb      	adds	r3, r7, #6
 8002f82:	881b      	ldrh	r3, [r3, #0]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d101      	bne.n	8002f8c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	e08d      	b.n	80030a8 <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	689a      	ldr	r2, [r3, #8]
 8002f90:	2380      	movs	r3, #128	; 0x80
 8002f92:	015b      	lsls	r3, r3, #5
 8002f94:	429a      	cmp	r2, r3
 8002f96:	d109      	bne.n	8002fac <HAL_UART_Transmit+0x4c>
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	691b      	ldr	r3, [r3, #16]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d105      	bne.n	8002fac <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002fa0:	68bb      	ldr	r3, [r7, #8]
 8002fa2:	2201      	movs	r2, #1
 8002fa4:	4013      	ands	r3, r2
 8002fa6:	d001      	beq.n	8002fac <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8002fa8:	2301      	movs	r3, #1
 8002faa:	e07d      	b.n	80030a8 <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	2270      	movs	r2, #112	; 0x70
 8002fb0:	5c9b      	ldrb	r3, [r3, r2]
 8002fb2:	2b01      	cmp	r3, #1
 8002fb4:	d101      	bne.n	8002fba <HAL_UART_Transmit+0x5a>
 8002fb6:	2302      	movs	r3, #2
 8002fb8:	e076      	b.n	80030a8 <HAL_UART_Transmit+0x148>
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	2270      	movs	r2, #112	; 0x70
 8002fbe:	2101      	movs	r1, #1
 8002fc0:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	2221      	movs	r2, #33	; 0x21
 8002fcc:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8002fce:	f7fe fc77 	bl	80018c0 <HAL_GetTick>
 8002fd2:	0003      	movs	r3, r0
 8002fd4:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	1dba      	adds	r2, r7, #6
 8002fda:	2150      	movs	r1, #80	; 0x50
 8002fdc:	8812      	ldrh	r2, [r2, #0]
 8002fde:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	1dba      	adds	r2, r7, #6
 8002fe4:	2152      	movs	r1, #82	; 0x52
 8002fe6:	8812      	ldrh	r2, [r2, #0]
 8002fe8:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	689a      	ldr	r2, [r3, #8]
 8002fee:	2380      	movs	r3, #128	; 0x80
 8002ff0:	015b      	lsls	r3, r3, #5
 8002ff2:	429a      	cmp	r2, r3
 8002ff4:	d108      	bne.n	8003008 <HAL_UART_Transmit+0xa8>
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	691b      	ldr	r3, [r3, #16]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d104      	bne.n	8003008 <HAL_UART_Transmit+0xa8>
    {
      pdata8bits  = NULL;
 8002ffe:	2300      	movs	r3, #0
 8003000:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003002:	68bb      	ldr	r3, [r7, #8]
 8003004:	61bb      	str	r3, [r7, #24]
 8003006:	e003      	b.n	8003010 <HAL_UART_Transmit+0xb0>
    }
    else
    {
      pdata8bits  = pData;
 8003008:	68bb      	ldr	r3, [r7, #8]
 800300a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800300c:	2300      	movs	r3, #0
 800300e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003010:	e02d      	b.n	800306e <HAL_UART_Transmit+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003012:	697a      	ldr	r2, [r7, #20]
 8003014:	68f8      	ldr	r0, [r7, #12]
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	9300      	str	r3, [sp, #0]
 800301a:	0013      	movs	r3, r2
 800301c:	2200      	movs	r2, #0
 800301e:	2180      	movs	r1, #128	; 0x80
 8003020:	f000 fbd0 	bl	80037c4 <UART_WaitOnFlagUntilTimeout>
 8003024:	1e03      	subs	r3, r0, #0
 8003026:	d001      	beq.n	800302c <HAL_UART_Transmit+0xcc>
      {
        return HAL_TIMEOUT;
 8003028:	2303      	movs	r3, #3
 800302a:	e03d      	b.n	80030a8 <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 800302c:	69fb      	ldr	r3, [r7, #28]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d10b      	bne.n	800304a <HAL_UART_Transmit+0xea>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003032:	69bb      	ldr	r3, [r7, #24]
 8003034:	881a      	ldrh	r2, [r3, #0]
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	05d2      	lsls	r2, r2, #23
 800303c:	0dd2      	lsrs	r2, r2, #23
 800303e:	b292      	uxth	r2, r2
 8003040:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003042:	69bb      	ldr	r3, [r7, #24]
 8003044:	3302      	adds	r3, #2
 8003046:	61bb      	str	r3, [r7, #24]
 8003048:	e008      	b.n	800305c <HAL_UART_Transmit+0xfc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800304a:	69fb      	ldr	r3, [r7, #28]
 800304c:	781a      	ldrb	r2, [r3, #0]
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	b292      	uxth	r2, r2
 8003054:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003056:	69fb      	ldr	r3, [r7, #28]
 8003058:	3301      	adds	r3, #1
 800305a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	2252      	movs	r2, #82	; 0x52
 8003060:	5a9b      	ldrh	r3, [r3, r2]
 8003062:	b29b      	uxth	r3, r3
 8003064:	3b01      	subs	r3, #1
 8003066:	b299      	uxth	r1, r3
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	2252      	movs	r2, #82	; 0x52
 800306c:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	2252      	movs	r2, #82	; 0x52
 8003072:	5a9b      	ldrh	r3, [r3, r2]
 8003074:	b29b      	uxth	r3, r3
 8003076:	2b00      	cmp	r3, #0
 8003078:	d1cb      	bne.n	8003012 <HAL_UART_Transmit+0xb2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800307a:	697a      	ldr	r2, [r7, #20]
 800307c:	68f8      	ldr	r0, [r7, #12]
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	9300      	str	r3, [sp, #0]
 8003082:	0013      	movs	r3, r2
 8003084:	2200      	movs	r2, #0
 8003086:	2140      	movs	r1, #64	; 0x40
 8003088:	f000 fb9c 	bl	80037c4 <UART_WaitOnFlagUntilTimeout>
 800308c:	1e03      	subs	r3, r0, #0
 800308e:	d001      	beq.n	8003094 <HAL_UART_Transmit+0x134>
    {
      return HAL_TIMEOUT;
 8003090:	2303      	movs	r3, #3
 8003092:	e009      	b.n	80030a8 <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	2220      	movs	r2, #32
 8003098:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	2270      	movs	r2, #112	; 0x70
 800309e:	2100      	movs	r1, #0
 80030a0:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80030a2:	2300      	movs	r3, #0
 80030a4:	e000      	b.n	80030a8 <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 80030a6:	2302      	movs	r3, #2
  }
}
 80030a8:	0018      	movs	r0, r3
 80030aa:	46bd      	mov	sp, r7
 80030ac:	b008      	add	sp, #32
 80030ae:	bd80      	pop	{r7, pc}

080030b0 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b084      	sub	sp, #16
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	60f8      	str	r0, [r7, #12]
 80030b8:	60b9      	str	r1, [r7, #8]
 80030ba:	1dbb      	adds	r3, r7, #6
 80030bc:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80030c2:	2b20      	cmp	r3, #32
 80030c4:	d000      	beq.n	80030c8 <HAL_UART_Receive_DMA+0x18>
 80030c6:	e07f      	b.n	80031c8 <HAL_UART_Receive_DMA+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 80030c8:	68bb      	ldr	r3, [r7, #8]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d003      	beq.n	80030d6 <HAL_UART_Receive_DMA+0x26>
 80030ce:	1dbb      	adds	r3, r7, #6
 80030d0:	881b      	ldrh	r3, [r3, #0]
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d101      	bne.n	80030da <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80030d6:	2301      	movs	r3, #1
 80030d8:	e077      	b.n	80031ca <HAL_UART_Receive_DMA+0x11a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	689a      	ldr	r2, [r3, #8]
 80030de:	2380      	movs	r3, #128	; 0x80
 80030e0:	015b      	lsls	r3, r3, #5
 80030e2:	429a      	cmp	r2, r3
 80030e4:	d109      	bne.n	80030fa <HAL_UART_Receive_DMA+0x4a>
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	691b      	ldr	r3, [r3, #16]
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d105      	bne.n	80030fa <HAL_UART_Receive_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80030ee:	68bb      	ldr	r3, [r7, #8]
 80030f0:	2201      	movs	r2, #1
 80030f2:	4013      	ands	r3, r2
 80030f4:	d001      	beq.n	80030fa <HAL_UART_Receive_DMA+0x4a>
      {
        return  HAL_ERROR;
 80030f6:	2301      	movs	r3, #1
 80030f8:	e067      	b.n	80031ca <HAL_UART_Receive_DMA+0x11a>
      }
    }

    __HAL_LOCK(huart);
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	2270      	movs	r2, #112	; 0x70
 80030fe:	5c9b      	ldrb	r3, [r3, r2]
 8003100:	2b01      	cmp	r3, #1
 8003102:	d101      	bne.n	8003108 <HAL_UART_Receive_DMA+0x58>
 8003104:	2302      	movs	r3, #2
 8003106:	e060      	b.n	80031ca <HAL_UART_Receive_DMA+0x11a>
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	2270      	movs	r2, #112	; 0x70
 800310c:	2101      	movs	r1, #1
 800310e:	5499      	strb	r1, [r3, r2]

    huart->pRxBuffPtr = pData;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	68ba      	ldr	r2, [r7, #8]
 8003114:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	1dba      	adds	r2, r7, #6
 800311a:	2158      	movs	r1, #88	; 0x58
 800311c:	8812      	ldrh	r2, [r2, #0]
 800311e:	525a      	strh	r2, [r3, r1]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	2200      	movs	r2, #0
 8003124:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	2222      	movs	r2, #34	; 0x22
 800312a:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmarx != NULL)
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003130:	2b00      	cmp	r3, #0
 8003132:	d02a      	beq.n	800318a <HAL_UART_Receive_DMA+0xda>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003138:	4a26      	ldr	r2, [pc, #152]	; (80031d4 <HAL_UART_Receive_DMA+0x124>)
 800313a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003140:	4a25      	ldr	r2, [pc, #148]	; (80031d8 <HAL_UART_Receive_DMA+0x128>)
 8003142:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003148:	4a24      	ldr	r2, [pc, #144]	; (80031dc <HAL_UART_Receive_DMA+0x12c>)
 800314a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA abort callback */
      huart->hdmarx->XferAbortCallback = NULL;
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003150:	2200      	movs	r2, #0
 8003152:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	3324      	adds	r3, #36	; 0x24
 800315e:	0019      	movs	r1, r3
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003164:	001a      	movs	r2, r3
 8003166:	1dbb      	adds	r3, r7, #6
 8003168:	881b      	ldrh	r3, [r3, #0]
 800316a:	f7fe fd44 	bl	8001bf6 <HAL_DMA_Start_IT>
 800316e:	1e03      	subs	r3, r0, #0
 8003170:	d00b      	beq.n	800318a <HAL_UART_Receive_DMA+0xda>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	2210      	movs	r2, #16
 8003176:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	2270      	movs	r2, #112	; 0x70
 800317c:	2100      	movs	r1, #0
 800317e:	5499      	strb	r1, [r3, r2]

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	2220      	movs	r2, #32
 8003184:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 8003186:	2301      	movs	r3, #1
 8003188:	e01f      	b.n	80031ca <HAL_UART_Receive_DMA+0x11a>
      }
    }
    __HAL_UNLOCK(huart);
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	2270      	movs	r2, #112	; 0x70
 800318e:	2100      	movs	r1, #0
 8003190:	5499      	strb	r1, [r3, r2]

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	681a      	ldr	r2, [r3, #0]
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	2180      	movs	r1, #128	; 0x80
 800319e:	0049      	lsls	r1, r1, #1
 80031a0:	430a      	orrs	r2, r1
 80031a2:	601a      	str	r2, [r3, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	689a      	ldr	r2, [r3, #8]
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	2101      	movs	r1, #1
 80031b0:	430a      	orrs	r2, r1
 80031b2:	609a      	str	r2, [r3, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	689a      	ldr	r2, [r3, #8]
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	2140      	movs	r1, #64	; 0x40
 80031c0:	430a      	orrs	r2, r1
 80031c2:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 80031c4:	2300      	movs	r3, #0
 80031c6:	e000      	b.n	80031ca <HAL_UART_Receive_DMA+0x11a>
  }
  else
  {
    return HAL_BUSY;
 80031c8:	2302      	movs	r3, #2
  }
}
 80031ca:	0018      	movs	r0, r3
 80031cc:	46bd      	mov	sp, r7
 80031ce:	b004      	add	sp, #16
 80031d0:	bd80      	pop	{r7, pc}
 80031d2:	46c0      	nop			; (mov r8, r8)
 80031d4:	08003929 	.word	0x08003929
 80031d8:	08003991 	.word	0x08003991
 80031dc:	080039af 	.word	0x080039af

080031e0 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b082      	sub	sp, #8
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	681a      	ldr	r2, [r3, #0]
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4927      	ldr	r1, [pc, #156]	; (8003290 <HAL_UART_AbortReceive+0xb0>)
 80031f4:	400a      	ands	r2, r1
 80031f6:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	689a      	ldr	r2, [r3, #8]
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	2101      	movs	r1, #1
 8003204:	438a      	bics	r2, r1
 8003206:	609a      	str	r2, [r3, #8]

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	689b      	ldr	r3, [r3, #8]
 800320e:	2240      	movs	r2, #64	; 0x40
 8003210:	4013      	ands	r3, r2
 8003212:	2b40      	cmp	r3, #64	; 0x40
 8003214:	d123      	bne.n	800325e <HAL_UART_AbortReceive+0x7e>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	689a      	ldr	r2, [r3, #8]
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	2140      	movs	r1, #64	; 0x40
 8003222:	438a      	bics	r2, r1
 8003224:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800322a:	2b00      	cmp	r3, #0
 800322c:	d017      	beq.n	800325e <HAL_UART_AbortReceive+0x7e>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003232:	2200      	movs	r2, #0
 8003234:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800323a:	0018      	movs	r0, r3
 800323c:	f7fe fd41 	bl	8001cc2 <HAL_DMA_Abort>
 8003240:	1e03      	subs	r3, r0, #0
 8003242:	d00c      	beq.n	800325e <HAL_UART_AbortReceive+0x7e>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003248:	0018      	movs	r0, r3
 800324a:	f7fe fe14 	bl	8001e76 <HAL_DMA_GetError>
 800324e:	0003      	movs	r3, r0
 8003250:	2b20      	cmp	r3, #32
 8003252:	d104      	bne.n	800325e <HAL_UART_AbortReceive+0x7e>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2210      	movs	r2, #16
 8003258:	67da      	str	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 800325a:	2303      	movs	r3, #3
 800325c:	e013      	b.n	8003286 <HAL_UART_AbortReceive+0xa6>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0U;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	225a      	movs	r2, #90	; 0x5a
 8003262:	2100      	movs	r1, #0
 8003264:	5299      	strh	r1, [r3, r2]

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	220f      	movs	r2, #15
 800326c:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	699a      	ldr	r2, [r3, #24]
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	2108      	movs	r1, #8
 800327a:	430a      	orrs	r2, r1
 800327c:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	2220      	movs	r2, #32
 8003282:	679a      	str	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8003284:	2300      	movs	r3, #0
}
 8003286:	0018      	movs	r0, r3
 8003288:	46bd      	mov	sp, r7
 800328a:	b002      	add	sp, #8
 800328c:	bd80      	pop	{r7, pc}
 800328e:	46c0      	nop			; (mov r8, r8)
 8003290:	fffffedf 	.word	0xfffffedf

08003294 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b082      	sub	sp, #8
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800329c:	46c0      	nop			; (mov r8, r8)
 800329e:	46bd      	mov	sp, r7
 80032a0:	b002      	add	sp, #8
 80032a2:	bd80      	pop	{r7, pc}

080032a4 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b082      	sub	sp, #8
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80032ac:	46c0      	nop			; (mov r8, r8)
 80032ae:	46bd      	mov	sp, r7
 80032b0:	b002      	add	sp, #8
 80032b2:	bd80      	pop	{r7, pc}

080032b4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b082      	sub	sp, #8
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80032bc:	46c0      	nop			; (mov r8, r8)
 80032be:	46bd      	mov	sp, r7
 80032c0:	b002      	add	sp, #8
 80032c2:	bd80      	pop	{r7, pc}

080032c4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b088      	sub	sp, #32
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 80032cc:	2300      	movs	r3, #0
 80032ce:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 80032d0:	2317      	movs	r3, #23
 80032d2:	18fb      	adds	r3, r7, r3
 80032d4:	2200      	movs	r2, #0
 80032d6:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	689a      	ldr	r2, [r3, #8]
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	691b      	ldr	r3, [r3, #16]
 80032e0:	431a      	orrs	r2, r3
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	695b      	ldr	r3, [r3, #20]
 80032e6:	431a      	orrs	r2, r3
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	69db      	ldr	r3, [r3, #28]
 80032ec:	4313      	orrs	r3, r2
 80032ee:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4aad      	ldr	r2, [pc, #692]	; (80035ac <UART_SetConfig+0x2e8>)
 80032f8:	4013      	ands	r3, r2
 80032fa:	0019      	movs	r1, r3
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	693a      	ldr	r2, [r7, #16]
 8003302:	430a      	orrs	r2, r1
 8003304:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	685b      	ldr	r3, [r3, #4]
 800330c:	4aa8      	ldr	r2, [pc, #672]	; (80035b0 <UART_SetConfig+0x2ec>)
 800330e:	4013      	ands	r3, r2
 8003310:	0019      	movs	r1, r3
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	68da      	ldr	r2, [r3, #12]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	430a      	orrs	r2, r1
 800331c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	699b      	ldr	r3, [r3, #24]
 8003322:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6a1b      	ldr	r3, [r3, #32]
 8003328:	693a      	ldr	r2, [r7, #16]
 800332a:	4313      	orrs	r3, r2
 800332c:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	689b      	ldr	r3, [r3, #8]
 8003334:	4a9f      	ldr	r2, [pc, #636]	; (80035b4 <UART_SetConfig+0x2f0>)
 8003336:	4013      	ands	r3, r2
 8003338:	0019      	movs	r1, r3
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	693a      	ldr	r2, [r7, #16]
 8003340:	430a      	orrs	r2, r1
 8003342:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	4a9b      	ldr	r2, [pc, #620]	; (80035b8 <UART_SetConfig+0x2f4>)
 800334a:	4293      	cmp	r3, r2
 800334c:	d125      	bne.n	800339a <UART_SetConfig+0xd6>
 800334e:	4b9b      	ldr	r3, [pc, #620]	; (80035bc <UART_SetConfig+0x2f8>)
 8003350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003352:	2203      	movs	r2, #3
 8003354:	4013      	ands	r3, r2
 8003356:	2b01      	cmp	r3, #1
 8003358:	d00f      	beq.n	800337a <UART_SetConfig+0xb6>
 800335a:	d304      	bcc.n	8003366 <UART_SetConfig+0xa2>
 800335c:	2b02      	cmp	r3, #2
 800335e:	d011      	beq.n	8003384 <UART_SetConfig+0xc0>
 8003360:	2b03      	cmp	r3, #3
 8003362:	d005      	beq.n	8003370 <UART_SetConfig+0xac>
 8003364:	e013      	b.n	800338e <UART_SetConfig+0xca>
 8003366:	231f      	movs	r3, #31
 8003368:	18fb      	adds	r3, r7, r3
 800336a:	2200      	movs	r2, #0
 800336c:	701a      	strb	r2, [r3, #0]
 800336e:	e022      	b.n	80033b6 <UART_SetConfig+0xf2>
 8003370:	231f      	movs	r3, #31
 8003372:	18fb      	adds	r3, r7, r3
 8003374:	2202      	movs	r2, #2
 8003376:	701a      	strb	r2, [r3, #0]
 8003378:	e01d      	b.n	80033b6 <UART_SetConfig+0xf2>
 800337a:	231f      	movs	r3, #31
 800337c:	18fb      	adds	r3, r7, r3
 800337e:	2204      	movs	r2, #4
 8003380:	701a      	strb	r2, [r3, #0]
 8003382:	e018      	b.n	80033b6 <UART_SetConfig+0xf2>
 8003384:	231f      	movs	r3, #31
 8003386:	18fb      	adds	r3, r7, r3
 8003388:	2208      	movs	r2, #8
 800338a:	701a      	strb	r2, [r3, #0]
 800338c:	e013      	b.n	80033b6 <UART_SetConfig+0xf2>
 800338e:	231f      	movs	r3, #31
 8003390:	18fb      	adds	r3, r7, r3
 8003392:	2210      	movs	r2, #16
 8003394:	701a      	strb	r2, [r3, #0]
 8003396:	46c0      	nop			; (mov r8, r8)
 8003398:	e00d      	b.n	80033b6 <UART_SetConfig+0xf2>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	4a88      	ldr	r2, [pc, #544]	; (80035c0 <UART_SetConfig+0x2fc>)
 80033a0:	4293      	cmp	r3, r2
 80033a2:	d104      	bne.n	80033ae <UART_SetConfig+0xea>
 80033a4:	231f      	movs	r3, #31
 80033a6:	18fb      	adds	r3, r7, r3
 80033a8:	2200      	movs	r2, #0
 80033aa:	701a      	strb	r2, [r3, #0]
 80033ac:	e003      	b.n	80033b6 <UART_SetConfig+0xf2>
 80033ae:	231f      	movs	r3, #31
 80033b0:	18fb      	adds	r3, r7, r3
 80033b2:	2210      	movs	r2, #16
 80033b4:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	69da      	ldr	r2, [r3, #28]
 80033ba:	2380      	movs	r3, #128	; 0x80
 80033bc:	021b      	lsls	r3, r3, #8
 80033be:	429a      	cmp	r2, r3
 80033c0:	d000      	beq.n	80033c4 <UART_SetConfig+0x100>
 80033c2:	e07d      	b.n	80034c0 <UART_SetConfig+0x1fc>
  {
    switch (clocksource)
 80033c4:	231f      	movs	r3, #31
 80033c6:	18fb      	adds	r3, r7, r3
 80033c8:	781b      	ldrb	r3, [r3, #0]
 80033ca:	2b02      	cmp	r3, #2
 80033cc:	d01c      	beq.n	8003408 <UART_SetConfig+0x144>
 80033ce:	dc02      	bgt.n	80033d6 <UART_SetConfig+0x112>
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d005      	beq.n	80033e0 <UART_SetConfig+0x11c>
 80033d4:	e04b      	b.n	800346e <UART_SetConfig+0x1aa>
 80033d6:	2b04      	cmp	r3, #4
 80033d8:	d025      	beq.n	8003426 <UART_SetConfig+0x162>
 80033da:	2b08      	cmp	r3, #8
 80033dc:	d037      	beq.n	800344e <UART_SetConfig+0x18a>
 80033de:	e046      	b.n	800346e <UART_SetConfig+0x1aa>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80033e0:	f7ff fc50 	bl	8002c84 <HAL_RCC_GetPCLK1Freq>
 80033e4:	0003      	movs	r3, r0
 80033e6:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	005a      	lsls	r2, r3, #1
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	085b      	lsrs	r3, r3, #1
 80033f2:	18d2      	adds	r2, r2, r3
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	685b      	ldr	r3, [r3, #4]
 80033f8:	0019      	movs	r1, r3
 80033fa:	0010      	movs	r0, r2
 80033fc:	f7fc fe8c 	bl	8000118 <__udivsi3>
 8003400:	0003      	movs	r3, r0
 8003402:	b29b      	uxth	r3, r3
 8003404:	61bb      	str	r3, [r7, #24]
        break;
 8003406:	e037      	b.n	8003478 <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	685b      	ldr	r3, [r3, #4]
 800340c:	085b      	lsrs	r3, r3, #1
 800340e:	4a6d      	ldr	r2, [pc, #436]	; (80035c4 <UART_SetConfig+0x300>)
 8003410:	189a      	adds	r2, r3, r2
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	685b      	ldr	r3, [r3, #4]
 8003416:	0019      	movs	r1, r3
 8003418:	0010      	movs	r0, r2
 800341a:	f7fc fe7d 	bl	8000118 <__udivsi3>
 800341e:	0003      	movs	r3, r0
 8003420:	b29b      	uxth	r3, r3
 8003422:	61bb      	str	r3, [r7, #24]
        break;
 8003424:	e028      	b.n	8003478 <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003426:	f7ff fbbf 	bl	8002ba8 <HAL_RCC_GetSysClockFreq>
 800342a:	0003      	movs	r3, r0
 800342c:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	005a      	lsls	r2, r3, #1
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	685b      	ldr	r3, [r3, #4]
 8003436:	085b      	lsrs	r3, r3, #1
 8003438:	18d2      	adds	r2, r2, r3
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	685b      	ldr	r3, [r3, #4]
 800343e:	0019      	movs	r1, r3
 8003440:	0010      	movs	r0, r2
 8003442:	f7fc fe69 	bl	8000118 <__udivsi3>
 8003446:	0003      	movs	r3, r0
 8003448:	b29b      	uxth	r3, r3
 800344a:	61bb      	str	r3, [r7, #24]
        break;
 800344c:	e014      	b.n	8003478 <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	085b      	lsrs	r3, r3, #1
 8003454:	2280      	movs	r2, #128	; 0x80
 8003456:	0252      	lsls	r2, r2, #9
 8003458:	189a      	adds	r2, r3, r2
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	0019      	movs	r1, r3
 8003460:	0010      	movs	r0, r2
 8003462:	f7fc fe59 	bl	8000118 <__udivsi3>
 8003466:	0003      	movs	r3, r0
 8003468:	b29b      	uxth	r3, r3
 800346a:	61bb      	str	r3, [r7, #24]
        break;
 800346c:	e004      	b.n	8003478 <UART_SetConfig+0x1b4>
      default:
        ret = HAL_ERROR;
 800346e:	2317      	movs	r3, #23
 8003470:	18fb      	adds	r3, r7, r3
 8003472:	2201      	movs	r2, #1
 8003474:	701a      	strb	r2, [r3, #0]
        break;
 8003476:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003478:	69bb      	ldr	r3, [r7, #24]
 800347a:	2b0f      	cmp	r3, #15
 800347c:	d91b      	bls.n	80034b6 <UART_SetConfig+0x1f2>
 800347e:	69bb      	ldr	r3, [r7, #24]
 8003480:	4a51      	ldr	r2, [pc, #324]	; (80035c8 <UART_SetConfig+0x304>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d817      	bhi.n	80034b6 <UART_SetConfig+0x1f2>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003486:	69bb      	ldr	r3, [r7, #24]
 8003488:	b29a      	uxth	r2, r3
 800348a:	200a      	movs	r0, #10
 800348c:	183b      	adds	r3, r7, r0
 800348e:	210f      	movs	r1, #15
 8003490:	438a      	bics	r2, r1
 8003492:	801a      	strh	r2, [r3, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003494:	69bb      	ldr	r3, [r7, #24]
 8003496:	085b      	lsrs	r3, r3, #1
 8003498:	b29b      	uxth	r3, r3
 800349a:	2207      	movs	r2, #7
 800349c:	4013      	ands	r3, r2
 800349e:	b299      	uxth	r1, r3
 80034a0:	183b      	adds	r3, r7, r0
 80034a2:	183a      	adds	r2, r7, r0
 80034a4:	8812      	ldrh	r2, [r2, #0]
 80034a6:	430a      	orrs	r2, r1
 80034a8:	801a      	strh	r2, [r3, #0]
      huart->Instance->BRR = brrtemp;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	183a      	adds	r2, r7, r0
 80034b0:	8812      	ldrh	r2, [r2, #0]
 80034b2:	60da      	str	r2, [r3, #12]
 80034b4:	e06c      	b.n	8003590 <UART_SetConfig+0x2cc>
    }
    else
    {
      ret = HAL_ERROR;
 80034b6:	2317      	movs	r3, #23
 80034b8:	18fb      	adds	r3, r7, r3
 80034ba:	2201      	movs	r2, #1
 80034bc:	701a      	strb	r2, [r3, #0]
 80034be:	e067      	b.n	8003590 <UART_SetConfig+0x2cc>
    }
  }
  else
  {
    switch (clocksource)
 80034c0:	231f      	movs	r3, #31
 80034c2:	18fb      	adds	r3, r7, r3
 80034c4:	781b      	ldrb	r3, [r3, #0]
 80034c6:	2b02      	cmp	r3, #2
 80034c8:	d01b      	beq.n	8003502 <UART_SetConfig+0x23e>
 80034ca:	dc02      	bgt.n	80034d2 <UART_SetConfig+0x20e>
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d005      	beq.n	80034dc <UART_SetConfig+0x218>
 80034d0:	e049      	b.n	8003566 <UART_SetConfig+0x2a2>
 80034d2:	2b04      	cmp	r3, #4
 80034d4:	d024      	beq.n	8003520 <UART_SetConfig+0x25c>
 80034d6:	2b08      	cmp	r3, #8
 80034d8:	d035      	beq.n	8003546 <UART_SetConfig+0x282>
 80034da:	e044      	b.n	8003566 <UART_SetConfig+0x2a2>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80034dc:	f7ff fbd2 	bl	8002c84 <HAL_RCC_GetPCLK1Freq>
 80034e0:	0003      	movs	r3, r0
 80034e2:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	085a      	lsrs	r2, r3, #1
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	18d2      	adds	r2, r2, r3
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	0019      	movs	r1, r3
 80034f4:	0010      	movs	r0, r2
 80034f6:	f7fc fe0f 	bl	8000118 <__udivsi3>
 80034fa:	0003      	movs	r3, r0
 80034fc:	b29b      	uxth	r3, r3
 80034fe:	61bb      	str	r3, [r7, #24]
        break;
 8003500:	e036      	b.n	8003570 <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	085b      	lsrs	r3, r3, #1
 8003508:	4a30      	ldr	r2, [pc, #192]	; (80035cc <UART_SetConfig+0x308>)
 800350a:	189a      	adds	r2, r3, r2
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	0019      	movs	r1, r3
 8003512:	0010      	movs	r0, r2
 8003514:	f7fc fe00 	bl	8000118 <__udivsi3>
 8003518:	0003      	movs	r3, r0
 800351a:	b29b      	uxth	r3, r3
 800351c:	61bb      	str	r3, [r7, #24]
        break;
 800351e:	e027      	b.n	8003570 <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003520:	f7ff fb42 	bl	8002ba8 <HAL_RCC_GetSysClockFreq>
 8003524:	0003      	movs	r3, r0
 8003526:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	085a      	lsrs	r2, r3, #1
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	18d2      	adds	r2, r2, r3
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	0019      	movs	r1, r3
 8003538:	0010      	movs	r0, r2
 800353a:	f7fc fded 	bl	8000118 <__udivsi3>
 800353e:	0003      	movs	r3, r0
 8003540:	b29b      	uxth	r3, r3
 8003542:	61bb      	str	r3, [r7, #24]
        break;
 8003544:	e014      	b.n	8003570 <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	685b      	ldr	r3, [r3, #4]
 800354a:	085b      	lsrs	r3, r3, #1
 800354c:	2280      	movs	r2, #128	; 0x80
 800354e:	0212      	lsls	r2, r2, #8
 8003550:	189a      	adds	r2, r3, r2
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	0019      	movs	r1, r3
 8003558:	0010      	movs	r0, r2
 800355a:	f7fc fddd 	bl	8000118 <__udivsi3>
 800355e:	0003      	movs	r3, r0
 8003560:	b29b      	uxth	r3, r3
 8003562:	61bb      	str	r3, [r7, #24]
        break;
 8003564:	e004      	b.n	8003570 <UART_SetConfig+0x2ac>
      default:
        ret = HAL_ERROR;
 8003566:	2317      	movs	r3, #23
 8003568:	18fb      	adds	r3, r7, r3
 800356a:	2201      	movs	r2, #1
 800356c:	701a      	strb	r2, [r3, #0]
        break;
 800356e:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003570:	69bb      	ldr	r3, [r7, #24]
 8003572:	2b0f      	cmp	r3, #15
 8003574:	d908      	bls.n	8003588 <UART_SetConfig+0x2c4>
 8003576:	69bb      	ldr	r3, [r7, #24]
 8003578:	4a13      	ldr	r2, [pc, #76]	; (80035c8 <UART_SetConfig+0x304>)
 800357a:	4293      	cmp	r3, r2
 800357c:	d804      	bhi.n	8003588 <UART_SetConfig+0x2c4>
    {
      huart->Instance->BRR = usartdiv;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	69ba      	ldr	r2, [r7, #24]
 8003584:	60da      	str	r2, [r3, #12]
 8003586:	e003      	b.n	8003590 <UART_SetConfig+0x2cc>
    }
    else
    {
      ret = HAL_ERROR;
 8003588:	2317      	movs	r3, #23
 800358a:	18fb      	adds	r3, r7, r3
 800358c:	2201      	movs	r2, #1
 800358e:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2200      	movs	r2, #0
 8003594:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	2200      	movs	r2, #0
 800359a:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800359c:	2317      	movs	r3, #23
 800359e:	18fb      	adds	r3, r7, r3
 80035a0:	781b      	ldrb	r3, [r3, #0]
}
 80035a2:	0018      	movs	r0, r3
 80035a4:	46bd      	mov	sp, r7
 80035a6:	b008      	add	sp, #32
 80035a8:	bd80      	pop	{r7, pc}
 80035aa:	46c0      	nop			; (mov r8, r8)
 80035ac:	ffff69f3 	.word	0xffff69f3
 80035b0:	ffffcfff 	.word	0xffffcfff
 80035b4:	fffff4ff 	.word	0xfffff4ff
 80035b8:	40013800 	.word	0x40013800
 80035bc:	40021000 	.word	0x40021000
 80035c0:	40004400 	.word	0x40004400
 80035c4:	00f42400 	.word	0x00f42400
 80035c8:	0000ffff 	.word	0x0000ffff
 80035cc:	007a1200 	.word	0x007a1200

080035d0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b082      	sub	sp, #8
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035dc:	2201      	movs	r2, #1
 80035de:	4013      	ands	r3, r2
 80035e0:	d00b      	beq.n	80035fa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	4a4a      	ldr	r2, [pc, #296]	; (8003714 <UART_AdvFeatureConfig+0x144>)
 80035ea:	4013      	ands	r3, r2
 80035ec:	0019      	movs	r1, r3
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	430a      	orrs	r2, r1
 80035f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035fe:	2202      	movs	r2, #2
 8003600:	4013      	ands	r3, r2
 8003602:	d00b      	beq.n	800361c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	685b      	ldr	r3, [r3, #4]
 800360a:	4a43      	ldr	r2, [pc, #268]	; (8003718 <UART_AdvFeatureConfig+0x148>)
 800360c:	4013      	ands	r3, r2
 800360e:	0019      	movs	r1, r3
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	430a      	orrs	r2, r1
 800361a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003620:	2204      	movs	r2, #4
 8003622:	4013      	ands	r3, r2
 8003624:	d00b      	beq.n	800363e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	4a3b      	ldr	r2, [pc, #236]	; (800371c <UART_AdvFeatureConfig+0x14c>)
 800362e:	4013      	ands	r3, r2
 8003630:	0019      	movs	r1, r3
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	430a      	orrs	r2, r1
 800363c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003642:	2208      	movs	r2, #8
 8003644:	4013      	ands	r3, r2
 8003646:	d00b      	beq.n	8003660 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	685b      	ldr	r3, [r3, #4]
 800364e:	4a34      	ldr	r2, [pc, #208]	; (8003720 <UART_AdvFeatureConfig+0x150>)
 8003650:	4013      	ands	r3, r2
 8003652:	0019      	movs	r1, r3
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	430a      	orrs	r2, r1
 800365e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003664:	2210      	movs	r2, #16
 8003666:	4013      	ands	r3, r2
 8003668:	d00b      	beq.n	8003682 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	689b      	ldr	r3, [r3, #8]
 8003670:	4a2c      	ldr	r2, [pc, #176]	; (8003724 <UART_AdvFeatureConfig+0x154>)
 8003672:	4013      	ands	r3, r2
 8003674:	0019      	movs	r1, r3
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	430a      	orrs	r2, r1
 8003680:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003686:	2220      	movs	r2, #32
 8003688:	4013      	ands	r3, r2
 800368a:	d00b      	beq.n	80036a4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	689b      	ldr	r3, [r3, #8]
 8003692:	4a25      	ldr	r2, [pc, #148]	; (8003728 <UART_AdvFeatureConfig+0x158>)
 8003694:	4013      	ands	r3, r2
 8003696:	0019      	movs	r1, r3
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	430a      	orrs	r2, r1
 80036a2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036a8:	2240      	movs	r2, #64	; 0x40
 80036aa:	4013      	ands	r3, r2
 80036ac:	d01d      	beq.n	80036ea <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	685b      	ldr	r3, [r3, #4]
 80036b4:	4a1d      	ldr	r2, [pc, #116]	; (800372c <UART_AdvFeatureConfig+0x15c>)
 80036b6:	4013      	ands	r3, r2
 80036b8:	0019      	movs	r1, r3
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	430a      	orrs	r2, r1
 80036c4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80036ca:	2380      	movs	r3, #128	; 0x80
 80036cc:	035b      	lsls	r3, r3, #13
 80036ce:	429a      	cmp	r2, r3
 80036d0:	d10b      	bne.n	80036ea <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	4a15      	ldr	r2, [pc, #84]	; (8003730 <UART_AdvFeatureConfig+0x160>)
 80036da:	4013      	ands	r3, r2
 80036dc:	0019      	movs	r1, r3
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	430a      	orrs	r2, r1
 80036e8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ee:	2280      	movs	r2, #128	; 0x80
 80036f0:	4013      	ands	r3, r2
 80036f2:	d00b      	beq.n	800370c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	685b      	ldr	r3, [r3, #4]
 80036fa:	4a0e      	ldr	r2, [pc, #56]	; (8003734 <UART_AdvFeatureConfig+0x164>)
 80036fc:	4013      	ands	r3, r2
 80036fe:	0019      	movs	r1, r3
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	430a      	orrs	r2, r1
 800370a:	605a      	str	r2, [r3, #4]
  }
}
 800370c:	46c0      	nop			; (mov r8, r8)
 800370e:	46bd      	mov	sp, r7
 8003710:	b002      	add	sp, #8
 8003712:	bd80      	pop	{r7, pc}
 8003714:	fffdffff 	.word	0xfffdffff
 8003718:	fffeffff 	.word	0xfffeffff
 800371c:	fffbffff 	.word	0xfffbffff
 8003720:	ffff7fff 	.word	0xffff7fff
 8003724:	ffffefff 	.word	0xffffefff
 8003728:	ffffdfff 	.word	0xffffdfff
 800372c:	ffefffff 	.word	0xffefffff
 8003730:	ff9fffff 	.word	0xff9fffff
 8003734:	fff7ffff 	.word	0xfff7ffff

08003738 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b086      	sub	sp, #24
 800373c:	af02      	add	r7, sp, #8
 800373e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2200      	movs	r2, #0
 8003744:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8003746:	f7fe f8bb 	bl	80018c0 <HAL_GetTick>
 800374a:	0003      	movs	r3, r0
 800374c:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	2208      	movs	r2, #8
 8003756:	4013      	ands	r3, r2
 8003758:	2b08      	cmp	r3, #8
 800375a:	d10d      	bne.n	8003778 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800375c:	68fa      	ldr	r2, [r7, #12]
 800375e:	2380      	movs	r3, #128	; 0x80
 8003760:	0399      	lsls	r1, r3, #14
 8003762:	6878      	ldr	r0, [r7, #4]
 8003764:	4b16      	ldr	r3, [pc, #88]	; (80037c0 <UART_CheckIdleState+0x88>)
 8003766:	9300      	str	r3, [sp, #0]
 8003768:	0013      	movs	r3, r2
 800376a:	2200      	movs	r2, #0
 800376c:	f000 f82a 	bl	80037c4 <UART_WaitOnFlagUntilTimeout>
 8003770:	1e03      	subs	r3, r0, #0
 8003772:	d001      	beq.n	8003778 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003774:	2303      	movs	r3, #3
 8003776:	e01f      	b.n	80037b8 <UART_CheckIdleState+0x80>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	2204      	movs	r2, #4
 8003780:	4013      	ands	r3, r2
 8003782:	2b04      	cmp	r3, #4
 8003784:	d10d      	bne.n	80037a2 <UART_CheckIdleState+0x6a>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003786:	68fa      	ldr	r2, [r7, #12]
 8003788:	2380      	movs	r3, #128	; 0x80
 800378a:	03d9      	lsls	r1, r3, #15
 800378c:	6878      	ldr	r0, [r7, #4]
 800378e:	4b0c      	ldr	r3, [pc, #48]	; (80037c0 <UART_CheckIdleState+0x88>)
 8003790:	9300      	str	r3, [sp, #0]
 8003792:	0013      	movs	r3, r2
 8003794:	2200      	movs	r2, #0
 8003796:	f000 f815 	bl	80037c4 <UART_WaitOnFlagUntilTimeout>
 800379a:	1e03      	subs	r3, r0, #0
 800379c:	d001      	beq.n	80037a2 <UART_CheckIdleState+0x6a>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800379e:	2303      	movs	r3, #3
 80037a0:	e00a      	b.n	80037b8 <UART_CheckIdleState+0x80>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2220      	movs	r2, #32
 80037a6:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2220      	movs	r2, #32
 80037ac:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2270      	movs	r2, #112	; 0x70
 80037b2:	2100      	movs	r1, #0
 80037b4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80037b6:	2300      	movs	r3, #0
}
 80037b8:	0018      	movs	r0, r3
 80037ba:	46bd      	mov	sp, r7
 80037bc:	b004      	add	sp, #16
 80037be:	bd80      	pop	{r7, pc}
 80037c0:	01ffffff 	.word	0x01ffffff

080037c4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b084      	sub	sp, #16
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	60f8      	str	r0, [r7, #12]
 80037cc:	60b9      	str	r1, [r7, #8]
 80037ce:	603b      	str	r3, [r7, #0]
 80037d0:	1dfb      	adds	r3, r7, #7
 80037d2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80037d4:	e05d      	b.n	8003892 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037d6:	69bb      	ldr	r3, [r7, #24]
 80037d8:	3301      	adds	r3, #1
 80037da:	d05a      	beq.n	8003892 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037dc:	f7fe f870 	bl	80018c0 <HAL_GetTick>
 80037e0:	0002      	movs	r2, r0
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	1ad3      	subs	r3, r2, r3
 80037e6:	69ba      	ldr	r2, [r7, #24]
 80037e8:	429a      	cmp	r2, r3
 80037ea:	d302      	bcc.n	80037f2 <UART_WaitOnFlagUntilTimeout+0x2e>
 80037ec:	69bb      	ldr	r3, [r7, #24]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d11b      	bne.n	800382a <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	681a      	ldr	r2, [r3, #0]
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	492f      	ldr	r1, [pc, #188]	; (80038bc <UART_WaitOnFlagUntilTimeout+0xf8>)
 80037fe:	400a      	ands	r2, r1
 8003800:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	689a      	ldr	r2, [r3, #8]
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	2101      	movs	r1, #1
 800380e:	438a      	bics	r2, r1
 8003810:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	2220      	movs	r2, #32
 8003816:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	2220      	movs	r2, #32
 800381c:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	2270      	movs	r2, #112	; 0x70
 8003822:	2100      	movs	r1, #0
 8003824:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003826:	2303      	movs	r3, #3
 8003828:	e043      	b.n	80038b2 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	2204      	movs	r2, #4
 8003832:	4013      	ands	r3, r2
 8003834:	d02d      	beq.n	8003892 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	69da      	ldr	r2, [r3, #28]
 800383c:	2380      	movs	r3, #128	; 0x80
 800383e:	011b      	lsls	r3, r3, #4
 8003840:	401a      	ands	r2, r3
 8003842:	2380      	movs	r3, #128	; 0x80
 8003844:	011b      	lsls	r3, r3, #4
 8003846:	429a      	cmp	r2, r3
 8003848:	d123      	bne.n	8003892 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	2280      	movs	r2, #128	; 0x80
 8003850:	0112      	lsls	r2, r2, #4
 8003852:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	681a      	ldr	r2, [r3, #0]
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	4917      	ldr	r1, [pc, #92]	; (80038bc <UART_WaitOnFlagUntilTimeout+0xf8>)
 8003860:	400a      	ands	r2, r1
 8003862:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	689a      	ldr	r2, [r3, #8]
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	2101      	movs	r1, #1
 8003870:	438a      	bics	r2, r1
 8003872:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	2220      	movs	r2, #32
 8003878:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	2220      	movs	r2, #32
 800387e:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	2220      	movs	r2, #32
 8003884:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	2270      	movs	r2, #112	; 0x70
 800388a:	2100      	movs	r1, #0
 800388c:	5499      	strb	r1, [r3, r2]
          
          return HAL_TIMEOUT;
 800388e:	2303      	movs	r3, #3
 8003890:	e00f      	b.n	80038b2 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	69db      	ldr	r3, [r3, #28]
 8003898:	68ba      	ldr	r2, [r7, #8]
 800389a:	4013      	ands	r3, r2
 800389c:	68ba      	ldr	r2, [r7, #8]
 800389e:	1ad3      	subs	r3, r2, r3
 80038a0:	425a      	negs	r2, r3
 80038a2:	4153      	adcs	r3, r2
 80038a4:	b2db      	uxtb	r3, r3
 80038a6:	001a      	movs	r2, r3
 80038a8:	1dfb      	adds	r3, r7, #7
 80038aa:	781b      	ldrb	r3, [r3, #0]
 80038ac:	429a      	cmp	r2, r3
 80038ae:	d092      	beq.n	80037d6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80038b0:	2300      	movs	r3, #0
}
 80038b2:	0018      	movs	r0, r3
 80038b4:	46bd      	mov	sp, r7
 80038b6:	b004      	add	sp, #16
 80038b8:	bd80      	pop	{r7, pc}
 80038ba:	46c0      	nop			; (mov r8, r8)
 80038bc:	fffffe5f 	.word	0xfffffe5f

080038c0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b082      	sub	sp, #8
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	681a      	ldr	r2, [r3, #0]
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	21c0      	movs	r1, #192	; 0xc0
 80038d4:	438a      	bics	r2, r1
 80038d6:	601a      	str	r2, [r3, #0]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2220      	movs	r2, #32
 80038dc:	675a      	str	r2, [r3, #116]	; 0x74
}
 80038de:	46c0      	nop			; (mov r8, r8)
 80038e0:	46bd      	mov	sp, r7
 80038e2:	b002      	add	sp, #8
 80038e4:	bd80      	pop	{r7, pc}
	...

080038e8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b082      	sub	sp, #8
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	681a      	ldr	r2, [r3, #0]
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	490a      	ldr	r1, [pc, #40]	; (8003924 <UART_EndRxTransfer+0x3c>)
 80038fc:	400a      	ands	r2, r1
 80038fe:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	689a      	ldr	r2, [r3, #8]
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	2101      	movs	r1, #1
 800390c:	438a      	bics	r2, r1
 800390e:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2220      	movs	r2, #32
 8003914:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2200      	movs	r2, #0
 800391a:	661a      	str	r2, [r3, #96]	; 0x60
}
 800391c:	46c0      	nop			; (mov r8, r8)
 800391e:	46bd      	mov	sp, r7
 8003920:	b002      	add	sp, #8
 8003922:	bd80      	pop	{r7, pc}
 8003924:	fffffedf 	.word	0xfffffedf

08003928 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	b084      	sub	sp, #16
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003934:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	699b      	ldr	r3, [r3, #24]
 800393a:	2b20      	cmp	r3, #32
 800393c:	d01e      	beq.n	800397c <UART_DMAReceiveCplt+0x54>
  {
    huart->RxXferCount = 0U;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	225a      	movs	r2, #90	; 0x5a
 8003942:	2100      	movs	r1, #0
 8003944:	5299      	strh	r1, [r3, r2]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	681a      	ldr	r2, [r3, #0]
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	490e      	ldr	r1, [pc, #56]	; (800398c <UART_DMAReceiveCplt+0x64>)
 8003952:	400a      	ands	r2, r1
 8003954:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	689a      	ldr	r2, [r3, #8]
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	2101      	movs	r1, #1
 8003962:	438a      	bics	r2, r1
 8003964:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	689a      	ldr	r2, [r3, #8]
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	2140      	movs	r1, #64	; 0x40
 8003972:	438a      	bics	r2, r1
 8003974:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	2220      	movs	r2, #32
 800397a:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	0018      	movs	r0, r3
 8003980:	f7ff fc88 	bl	8003294 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003984:	46c0      	nop			; (mov r8, r8)
 8003986:	46bd      	mov	sp, r7
 8003988:	b004      	add	sp, #16
 800398a:	bd80      	pop	{r7, pc}
 800398c:	fffffeff 	.word	0xfffffeff

08003990 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b084      	sub	sp, #16
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800399c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	0018      	movs	r0, r3
 80039a2:	f7ff fc7f 	bl	80032a4 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80039a6:	46c0      	nop			; (mov r8, r8)
 80039a8:	46bd      	mov	sp, r7
 80039aa:	b004      	add	sp, #16
 80039ac:	bd80      	pop	{r7, pc}

080039ae <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80039ae:	b580      	push	{r7, lr}
 80039b0:	b086      	sub	sp, #24
 80039b2:	af00      	add	r7, sp, #0
 80039b4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ba:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80039bc:	697b      	ldr	r3, [r7, #20]
 80039be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80039c0:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80039c2:	697b      	ldr	r3, [r7, #20]
 80039c4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80039c6:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80039c8:	697b      	ldr	r3, [r7, #20]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	689b      	ldr	r3, [r3, #8]
 80039ce:	2280      	movs	r2, #128	; 0x80
 80039d0:	4013      	ands	r3, r2
 80039d2:	2b80      	cmp	r3, #128	; 0x80
 80039d4:	d10a      	bne.n	80039ec <UART_DMAError+0x3e>
 80039d6:	693b      	ldr	r3, [r7, #16]
 80039d8:	2b21      	cmp	r3, #33	; 0x21
 80039da:	d107      	bne.n	80039ec <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80039dc:	697b      	ldr	r3, [r7, #20]
 80039de:	2252      	movs	r2, #82	; 0x52
 80039e0:	2100      	movs	r1, #0
 80039e2:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 80039e4:	697b      	ldr	r3, [r7, #20]
 80039e6:	0018      	movs	r0, r3
 80039e8:	f7ff ff6a 	bl	80038c0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80039ec:	697b      	ldr	r3, [r7, #20]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	689b      	ldr	r3, [r3, #8]
 80039f2:	2240      	movs	r2, #64	; 0x40
 80039f4:	4013      	ands	r3, r2
 80039f6:	2b40      	cmp	r3, #64	; 0x40
 80039f8:	d10a      	bne.n	8003a10 <UART_DMAError+0x62>
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	2b22      	cmp	r3, #34	; 0x22
 80039fe:	d107      	bne.n	8003a10 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8003a00:	697b      	ldr	r3, [r7, #20]
 8003a02:	225a      	movs	r2, #90	; 0x5a
 8003a04:	2100      	movs	r1, #0
 8003a06:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8003a08:	697b      	ldr	r3, [r7, #20]
 8003a0a:	0018      	movs	r0, r3
 8003a0c:	f7ff ff6c 	bl	80038e8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003a10:	697b      	ldr	r3, [r7, #20]
 8003a12:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003a14:	2210      	movs	r2, #16
 8003a16:	431a      	orrs	r2, r3
 8003a18:	697b      	ldr	r3, [r7, #20]
 8003a1a:	67da      	str	r2, [r3, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003a1c:	697b      	ldr	r3, [r7, #20]
 8003a1e:	0018      	movs	r0, r3
 8003a20:	f7ff fc48 	bl	80032b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003a24:	46c0      	nop			; (mov r8, r8)
 8003a26:	46bd      	mov	sp, r7
 8003a28:	b006      	add	sp, #24
 8003a2a:	bd80      	pop	{r7, pc}

08003a2c <__errno>:
 8003a2c:	4b01      	ldr	r3, [pc, #4]	; (8003a34 <__errno+0x8>)
 8003a2e:	6818      	ldr	r0, [r3, #0]
 8003a30:	4770      	bx	lr
 8003a32:	46c0      	nop			; (mov r8, r8)
 8003a34:	20000010 	.word	0x20000010

08003a38 <__libc_init_array>:
 8003a38:	b570      	push	{r4, r5, r6, lr}
 8003a3a:	2600      	movs	r6, #0
 8003a3c:	4d0c      	ldr	r5, [pc, #48]	; (8003a70 <__libc_init_array+0x38>)
 8003a3e:	4c0d      	ldr	r4, [pc, #52]	; (8003a74 <__libc_init_array+0x3c>)
 8003a40:	1b64      	subs	r4, r4, r5
 8003a42:	10a4      	asrs	r4, r4, #2
 8003a44:	42a6      	cmp	r6, r4
 8003a46:	d109      	bne.n	8003a5c <__libc_init_array+0x24>
 8003a48:	2600      	movs	r6, #0
 8003a4a:	f001 fa61 	bl	8004f10 <_init>
 8003a4e:	4d0a      	ldr	r5, [pc, #40]	; (8003a78 <__libc_init_array+0x40>)
 8003a50:	4c0a      	ldr	r4, [pc, #40]	; (8003a7c <__libc_init_array+0x44>)
 8003a52:	1b64      	subs	r4, r4, r5
 8003a54:	10a4      	asrs	r4, r4, #2
 8003a56:	42a6      	cmp	r6, r4
 8003a58:	d105      	bne.n	8003a66 <__libc_init_array+0x2e>
 8003a5a:	bd70      	pop	{r4, r5, r6, pc}
 8003a5c:	00b3      	lsls	r3, r6, #2
 8003a5e:	58eb      	ldr	r3, [r5, r3]
 8003a60:	4798      	blx	r3
 8003a62:	3601      	adds	r6, #1
 8003a64:	e7ee      	b.n	8003a44 <__libc_init_array+0xc>
 8003a66:	00b3      	lsls	r3, r6, #2
 8003a68:	58eb      	ldr	r3, [r5, r3]
 8003a6a:	4798      	blx	r3
 8003a6c:	3601      	adds	r6, #1
 8003a6e:	e7f2      	b.n	8003a56 <__libc_init_array+0x1e>
 8003a70:	080054c0 	.word	0x080054c0
 8003a74:	080054c0 	.word	0x080054c0
 8003a78:	080054c0 	.word	0x080054c0
 8003a7c:	080054c4 	.word	0x080054c4

08003a80 <memset>:
 8003a80:	0003      	movs	r3, r0
 8003a82:	1812      	adds	r2, r2, r0
 8003a84:	4293      	cmp	r3, r2
 8003a86:	d100      	bne.n	8003a8a <memset+0xa>
 8003a88:	4770      	bx	lr
 8003a8a:	7019      	strb	r1, [r3, #0]
 8003a8c:	3301      	adds	r3, #1
 8003a8e:	e7f9      	b.n	8003a84 <memset+0x4>

08003a90 <iprintf>:
 8003a90:	b40f      	push	{r0, r1, r2, r3}
 8003a92:	4b0b      	ldr	r3, [pc, #44]	; (8003ac0 <iprintf+0x30>)
 8003a94:	b513      	push	{r0, r1, r4, lr}
 8003a96:	681c      	ldr	r4, [r3, #0]
 8003a98:	2c00      	cmp	r4, #0
 8003a9a:	d005      	beq.n	8003aa8 <iprintf+0x18>
 8003a9c:	69a3      	ldr	r3, [r4, #24]
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d102      	bne.n	8003aa8 <iprintf+0x18>
 8003aa2:	0020      	movs	r0, r4
 8003aa4:	f000 fae4 	bl	8004070 <__sinit>
 8003aa8:	ab05      	add	r3, sp, #20
 8003aaa:	9a04      	ldr	r2, [sp, #16]
 8003aac:	68a1      	ldr	r1, [r4, #8]
 8003aae:	0020      	movs	r0, r4
 8003ab0:	9301      	str	r3, [sp, #4]
 8003ab2:	f000 fe37 	bl	8004724 <_vfiprintf_r>
 8003ab6:	bc16      	pop	{r1, r2, r4}
 8003ab8:	bc08      	pop	{r3}
 8003aba:	b004      	add	sp, #16
 8003abc:	4718      	bx	r3
 8003abe:	46c0      	nop			; (mov r8, r8)
 8003ac0:	20000010 	.word	0x20000010

08003ac4 <putchar>:
 8003ac4:	4b08      	ldr	r3, [pc, #32]	; (8003ae8 <putchar+0x24>)
 8003ac6:	b570      	push	{r4, r5, r6, lr}
 8003ac8:	681c      	ldr	r4, [r3, #0]
 8003aca:	0005      	movs	r5, r0
 8003acc:	2c00      	cmp	r4, #0
 8003ace:	d005      	beq.n	8003adc <putchar+0x18>
 8003ad0:	69a3      	ldr	r3, [r4, #24]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d102      	bne.n	8003adc <putchar+0x18>
 8003ad6:	0020      	movs	r0, r4
 8003ad8:	f000 faca 	bl	8004070 <__sinit>
 8003adc:	0029      	movs	r1, r5
 8003ade:	68a2      	ldr	r2, [r4, #8]
 8003ae0:	0020      	movs	r0, r4
 8003ae2:	f001 f8ab 	bl	8004c3c <_putc_r>
 8003ae6:	bd70      	pop	{r4, r5, r6, pc}
 8003ae8:	20000010 	.word	0x20000010

08003aec <_puts_r>:
 8003aec:	b570      	push	{r4, r5, r6, lr}
 8003aee:	0005      	movs	r5, r0
 8003af0:	000e      	movs	r6, r1
 8003af2:	2800      	cmp	r0, #0
 8003af4:	d004      	beq.n	8003b00 <_puts_r+0x14>
 8003af6:	6983      	ldr	r3, [r0, #24]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d101      	bne.n	8003b00 <_puts_r+0x14>
 8003afc:	f000 fab8 	bl	8004070 <__sinit>
 8003b00:	69ab      	ldr	r3, [r5, #24]
 8003b02:	68ac      	ldr	r4, [r5, #8]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d102      	bne.n	8003b0e <_puts_r+0x22>
 8003b08:	0028      	movs	r0, r5
 8003b0a:	f000 fab1 	bl	8004070 <__sinit>
 8003b0e:	4b24      	ldr	r3, [pc, #144]	; (8003ba0 <_puts_r+0xb4>)
 8003b10:	429c      	cmp	r4, r3
 8003b12:	d10f      	bne.n	8003b34 <_puts_r+0x48>
 8003b14:	686c      	ldr	r4, [r5, #4]
 8003b16:	89a3      	ldrh	r3, [r4, #12]
 8003b18:	071b      	lsls	r3, r3, #28
 8003b1a:	d502      	bpl.n	8003b22 <_puts_r+0x36>
 8003b1c:	6923      	ldr	r3, [r4, #16]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d11f      	bne.n	8003b62 <_puts_r+0x76>
 8003b22:	0021      	movs	r1, r4
 8003b24:	0028      	movs	r0, r5
 8003b26:	f000 f935 	bl	8003d94 <__swsetup_r>
 8003b2a:	2800      	cmp	r0, #0
 8003b2c:	d019      	beq.n	8003b62 <_puts_r+0x76>
 8003b2e:	2001      	movs	r0, #1
 8003b30:	4240      	negs	r0, r0
 8003b32:	bd70      	pop	{r4, r5, r6, pc}
 8003b34:	4b1b      	ldr	r3, [pc, #108]	; (8003ba4 <_puts_r+0xb8>)
 8003b36:	429c      	cmp	r4, r3
 8003b38:	d101      	bne.n	8003b3e <_puts_r+0x52>
 8003b3a:	68ac      	ldr	r4, [r5, #8]
 8003b3c:	e7eb      	b.n	8003b16 <_puts_r+0x2a>
 8003b3e:	4b1a      	ldr	r3, [pc, #104]	; (8003ba8 <_puts_r+0xbc>)
 8003b40:	429c      	cmp	r4, r3
 8003b42:	d1e8      	bne.n	8003b16 <_puts_r+0x2a>
 8003b44:	68ec      	ldr	r4, [r5, #12]
 8003b46:	e7e6      	b.n	8003b16 <_puts_r+0x2a>
 8003b48:	3601      	adds	r6, #1
 8003b4a:	60a3      	str	r3, [r4, #8]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	da04      	bge.n	8003b5a <_puts_r+0x6e>
 8003b50:	69a2      	ldr	r2, [r4, #24]
 8003b52:	429a      	cmp	r2, r3
 8003b54:	dc16      	bgt.n	8003b84 <_puts_r+0x98>
 8003b56:	290a      	cmp	r1, #10
 8003b58:	d014      	beq.n	8003b84 <_puts_r+0x98>
 8003b5a:	6823      	ldr	r3, [r4, #0]
 8003b5c:	1c5a      	adds	r2, r3, #1
 8003b5e:	6022      	str	r2, [r4, #0]
 8003b60:	7019      	strb	r1, [r3, #0]
 8003b62:	68a3      	ldr	r3, [r4, #8]
 8003b64:	7831      	ldrb	r1, [r6, #0]
 8003b66:	3b01      	subs	r3, #1
 8003b68:	2900      	cmp	r1, #0
 8003b6a:	d1ed      	bne.n	8003b48 <_puts_r+0x5c>
 8003b6c:	60a3      	str	r3, [r4, #8]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	da0f      	bge.n	8003b92 <_puts_r+0xa6>
 8003b72:	0022      	movs	r2, r4
 8003b74:	310a      	adds	r1, #10
 8003b76:	0028      	movs	r0, r5
 8003b78:	f000 f8b6 	bl	8003ce8 <__swbuf_r>
 8003b7c:	1c43      	adds	r3, r0, #1
 8003b7e:	d0d6      	beq.n	8003b2e <_puts_r+0x42>
 8003b80:	200a      	movs	r0, #10
 8003b82:	e7d6      	b.n	8003b32 <_puts_r+0x46>
 8003b84:	0022      	movs	r2, r4
 8003b86:	0028      	movs	r0, r5
 8003b88:	f000 f8ae 	bl	8003ce8 <__swbuf_r>
 8003b8c:	1c43      	adds	r3, r0, #1
 8003b8e:	d1e8      	bne.n	8003b62 <_puts_r+0x76>
 8003b90:	e7cd      	b.n	8003b2e <_puts_r+0x42>
 8003b92:	200a      	movs	r0, #10
 8003b94:	6823      	ldr	r3, [r4, #0]
 8003b96:	1c5a      	adds	r2, r3, #1
 8003b98:	6022      	str	r2, [r4, #0]
 8003b9a:	7018      	strb	r0, [r3, #0]
 8003b9c:	e7c9      	b.n	8003b32 <_puts_r+0x46>
 8003b9e:	46c0      	nop			; (mov r8, r8)
 8003ba0:	08005340 	.word	0x08005340
 8003ba4:	08005360 	.word	0x08005360
 8003ba8:	08005320 	.word	0x08005320

08003bac <puts>:
 8003bac:	b510      	push	{r4, lr}
 8003bae:	4b03      	ldr	r3, [pc, #12]	; (8003bbc <puts+0x10>)
 8003bb0:	0001      	movs	r1, r0
 8003bb2:	6818      	ldr	r0, [r3, #0]
 8003bb4:	f7ff ff9a 	bl	8003aec <_puts_r>
 8003bb8:	bd10      	pop	{r4, pc}
 8003bba:	46c0      	nop			; (mov r8, r8)
 8003bbc:	20000010 	.word	0x20000010

08003bc0 <siprintf>:
 8003bc0:	b40e      	push	{r1, r2, r3}
 8003bc2:	b500      	push	{lr}
 8003bc4:	490b      	ldr	r1, [pc, #44]	; (8003bf4 <siprintf+0x34>)
 8003bc6:	b09c      	sub	sp, #112	; 0x70
 8003bc8:	ab1d      	add	r3, sp, #116	; 0x74
 8003bca:	9002      	str	r0, [sp, #8]
 8003bcc:	9006      	str	r0, [sp, #24]
 8003bce:	9107      	str	r1, [sp, #28]
 8003bd0:	9104      	str	r1, [sp, #16]
 8003bd2:	4809      	ldr	r0, [pc, #36]	; (8003bf8 <siprintf+0x38>)
 8003bd4:	4909      	ldr	r1, [pc, #36]	; (8003bfc <siprintf+0x3c>)
 8003bd6:	cb04      	ldmia	r3!, {r2}
 8003bd8:	9105      	str	r1, [sp, #20]
 8003bda:	6800      	ldr	r0, [r0, #0]
 8003bdc:	a902      	add	r1, sp, #8
 8003bde:	9301      	str	r3, [sp, #4]
 8003be0:	f000 fc7a 	bl	80044d8 <_svfiprintf_r>
 8003be4:	2300      	movs	r3, #0
 8003be6:	9a02      	ldr	r2, [sp, #8]
 8003be8:	7013      	strb	r3, [r2, #0]
 8003bea:	b01c      	add	sp, #112	; 0x70
 8003bec:	bc08      	pop	{r3}
 8003bee:	b003      	add	sp, #12
 8003bf0:	4718      	bx	r3
 8003bf2:	46c0      	nop			; (mov r8, r8)
 8003bf4:	7fffffff 	.word	0x7fffffff
 8003bf8:	20000010 	.word	0x20000010
 8003bfc:	ffff0208 	.word	0xffff0208

08003c00 <strcasecmp>:
 8003c00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c02:	0007      	movs	r7, r0
 8003c04:	000e      	movs	r6, r1
 8003c06:	783c      	ldrb	r4, [r7, #0]
 8003c08:	f000 fac6 	bl	8004198 <__locale_ctype_ptr>
 8003c0c:	2203      	movs	r2, #3
 8003c0e:	1900      	adds	r0, r0, r4
 8003c10:	7843      	ldrb	r3, [r0, #1]
 8003c12:	4013      	ands	r3, r2
 8003c14:	2b01      	cmp	r3, #1
 8003c16:	d100      	bne.n	8003c1a <strcasecmp+0x1a>
 8003c18:	3420      	adds	r4, #32
 8003c1a:	7835      	ldrb	r5, [r6, #0]
 8003c1c:	f000 fabc 	bl	8004198 <__locale_ctype_ptr>
 8003c20:	2203      	movs	r2, #3
 8003c22:	1940      	adds	r0, r0, r5
 8003c24:	7843      	ldrb	r3, [r0, #1]
 8003c26:	4013      	ands	r3, r2
 8003c28:	2b01      	cmp	r3, #1
 8003c2a:	d100      	bne.n	8003c2e <strcasecmp+0x2e>
 8003c2c:	3520      	adds	r5, #32
 8003c2e:	1b60      	subs	r0, r4, r5
 8003c30:	d103      	bne.n	8003c3a <strcasecmp+0x3a>
 8003c32:	3701      	adds	r7, #1
 8003c34:	3601      	adds	r6, #1
 8003c36:	2d00      	cmp	r5, #0
 8003c38:	d1e5      	bne.n	8003c06 <strcasecmp+0x6>
 8003c3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003c3c <strtok>:
 8003c3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c3e:	4b12      	ldr	r3, [pc, #72]	; (8003c88 <strtok+0x4c>)
 8003c40:	0006      	movs	r6, r0
 8003c42:	681d      	ldr	r5, [r3, #0]
 8003c44:	000f      	movs	r7, r1
 8003c46:	6dac      	ldr	r4, [r5, #88]	; 0x58
 8003c48:	2c00      	cmp	r4, #0
 8003c4a:	d116      	bne.n	8003c7a <strtok+0x3e>
 8003c4c:	2050      	movs	r0, #80	; 0x50
 8003c4e:	f000 fb1d 	bl	800428c <malloc>
 8003c52:	65a8      	str	r0, [r5, #88]	; 0x58
 8003c54:	6004      	str	r4, [r0, #0]
 8003c56:	6044      	str	r4, [r0, #4]
 8003c58:	6084      	str	r4, [r0, #8]
 8003c5a:	60c4      	str	r4, [r0, #12]
 8003c5c:	6104      	str	r4, [r0, #16]
 8003c5e:	6144      	str	r4, [r0, #20]
 8003c60:	6184      	str	r4, [r0, #24]
 8003c62:	6284      	str	r4, [r0, #40]	; 0x28
 8003c64:	62c4      	str	r4, [r0, #44]	; 0x2c
 8003c66:	6304      	str	r4, [r0, #48]	; 0x30
 8003c68:	6344      	str	r4, [r0, #52]	; 0x34
 8003c6a:	6384      	str	r4, [r0, #56]	; 0x38
 8003c6c:	63c4      	str	r4, [r0, #60]	; 0x3c
 8003c6e:	6404      	str	r4, [r0, #64]	; 0x40
 8003c70:	6444      	str	r4, [r0, #68]	; 0x44
 8003c72:	6484      	str	r4, [r0, #72]	; 0x48
 8003c74:	64c4      	str	r4, [r0, #76]	; 0x4c
 8003c76:	7704      	strb	r4, [r0, #28]
 8003c78:	6244      	str	r4, [r0, #36]	; 0x24
 8003c7a:	6daa      	ldr	r2, [r5, #88]	; 0x58
 8003c7c:	0039      	movs	r1, r7
 8003c7e:	0030      	movs	r0, r6
 8003c80:	2301      	movs	r3, #1
 8003c82:	f000 f803 	bl	8003c8c <__strtok_r>
 8003c86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003c88:	20000010 	.word	0x20000010

08003c8c <__strtok_r>:
 8003c8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c8e:	2800      	cmp	r0, #0
 8003c90:	d104      	bne.n	8003c9c <__strtok_r+0x10>
 8003c92:	6810      	ldr	r0, [r2, #0]
 8003c94:	2800      	cmp	r0, #0
 8003c96:	d101      	bne.n	8003c9c <__strtok_r+0x10>
 8003c98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003c9a:	0020      	movs	r0, r4
 8003c9c:	000e      	movs	r6, r1
 8003c9e:	7805      	ldrb	r5, [r0, #0]
 8003ca0:	1c44      	adds	r4, r0, #1
 8003ca2:	7837      	ldrb	r7, [r6, #0]
 8003ca4:	2f00      	cmp	r7, #0
 8003ca6:	d104      	bne.n	8003cb2 <__strtok_r+0x26>
 8003ca8:	2d00      	cmp	r5, #0
 8003caa:	d110      	bne.n	8003cce <__strtok_r+0x42>
 8003cac:	6015      	str	r5, [r2, #0]
 8003cae:	0028      	movs	r0, r5
 8003cb0:	e7f2      	b.n	8003c98 <__strtok_r+0xc>
 8003cb2:	3601      	adds	r6, #1
 8003cb4:	42bd      	cmp	r5, r7
 8003cb6:	d1f4      	bne.n	8003ca2 <__strtok_r+0x16>
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d1ee      	bne.n	8003c9a <__strtok_r+0xe>
 8003cbc:	6014      	str	r4, [r2, #0]
 8003cbe:	7003      	strb	r3, [r0, #0]
 8003cc0:	e7ea      	b.n	8003c98 <__strtok_r+0xc>
 8003cc2:	0033      	movs	r3, r6
 8003cc4:	e00d      	b.n	8003ce2 <__strtok_r+0x56>
 8003cc6:	3501      	adds	r5, #1
 8003cc8:	2f00      	cmp	r7, #0
 8003cca:	d103      	bne.n	8003cd4 <__strtok_r+0x48>
 8003ccc:	001c      	movs	r4, r3
 8003cce:	000d      	movs	r5, r1
 8003cd0:	7826      	ldrb	r6, [r4, #0]
 8003cd2:	1c63      	adds	r3, r4, #1
 8003cd4:	782f      	ldrb	r7, [r5, #0]
 8003cd6:	42be      	cmp	r6, r7
 8003cd8:	d1f5      	bne.n	8003cc6 <__strtok_r+0x3a>
 8003cda:	2e00      	cmp	r6, #0
 8003cdc:	d0f1      	beq.n	8003cc2 <__strtok_r+0x36>
 8003cde:	2100      	movs	r1, #0
 8003ce0:	7021      	strb	r1, [r4, #0]
 8003ce2:	6013      	str	r3, [r2, #0]
 8003ce4:	e7d8      	b.n	8003c98 <__strtok_r+0xc>
	...

08003ce8 <__swbuf_r>:
 8003ce8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cea:	0005      	movs	r5, r0
 8003cec:	000e      	movs	r6, r1
 8003cee:	0014      	movs	r4, r2
 8003cf0:	2800      	cmp	r0, #0
 8003cf2:	d004      	beq.n	8003cfe <__swbuf_r+0x16>
 8003cf4:	6983      	ldr	r3, [r0, #24]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d101      	bne.n	8003cfe <__swbuf_r+0x16>
 8003cfa:	f000 f9b9 	bl	8004070 <__sinit>
 8003cfe:	4b22      	ldr	r3, [pc, #136]	; (8003d88 <__swbuf_r+0xa0>)
 8003d00:	429c      	cmp	r4, r3
 8003d02:	d12d      	bne.n	8003d60 <__swbuf_r+0x78>
 8003d04:	686c      	ldr	r4, [r5, #4]
 8003d06:	69a3      	ldr	r3, [r4, #24]
 8003d08:	60a3      	str	r3, [r4, #8]
 8003d0a:	89a3      	ldrh	r3, [r4, #12]
 8003d0c:	071b      	lsls	r3, r3, #28
 8003d0e:	d531      	bpl.n	8003d74 <__swbuf_r+0x8c>
 8003d10:	6923      	ldr	r3, [r4, #16]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d02e      	beq.n	8003d74 <__swbuf_r+0x8c>
 8003d16:	6823      	ldr	r3, [r4, #0]
 8003d18:	6922      	ldr	r2, [r4, #16]
 8003d1a:	b2f7      	uxtb	r7, r6
 8003d1c:	1a98      	subs	r0, r3, r2
 8003d1e:	6963      	ldr	r3, [r4, #20]
 8003d20:	b2f6      	uxtb	r6, r6
 8003d22:	4283      	cmp	r3, r0
 8003d24:	dc05      	bgt.n	8003d32 <__swbuf_r+0x4a>
 8003d26:	0021      	movs	r1, r4
 8003d28:	0028      	movs	r0, r5
 8003d2a:	f000 f933 	bl	8003f94 <_fflush_r>
 8003d2e:	2800      	cmp	r0, #0
 8003d30:	d126      	bne.n	8003d80 <__swbuf_r+0x98>
 8003d32:	68a3      	ldr	r3, [r4, #8]
 8003d34:	3001      	adds	r0, #1
 8003d36:	3b01      	subs	r3, #1
 8003d38:	60a3      	str	r3, [r4, #8]
 8003d3a:	6823      	ldr	r3, [r4, #0]
 8003d3c:	1c5a      	adds	r2, r3, #1
 8003d3e:	6022      	str	r2, [r4, #0]
 8003d40:	701f      	strb	r7, [r3, #0]
 8003d42:	6963      	ldr	r3, [r4, #20]
 8003d44:	4283      	cmp	r3, r0
 8003d46:	d004      	beq.n	8003d52 <__swbuf_r+0x6a>
 8003d48:	89a3      	ldrh	r3, [r4, #12]
 8003d4a:	07db      	lsls	r3, r3, #31
 8003d4c:	d51a      	bpl.n	8003d84 <__swbuf_r+0x9c>
 8003d4e:	2e0a      	cmp	r6, #10
 8003d50:	d118      	bne.n	8003d84 <__swbuf_r+0x9c>
 8003d52:	0021      	movs	r1, r4
 8003d54:	0028      	movs	r0, r5
 8003d56:	f000 f91d 	bl	8003f94 <_fflush_r>
 8003d5a:	2800      	cmp	r0, #0
 8003d5c:	d012      	beq.n	8003d84 <__swbuf_r+0x9c>
 8003d5e:	e00f      	b.n	8003d80 <__swbuf_r+0x98>
 8003d60:	4b0a      	ldr	r3, [pc, #40]	; (8003d8c <__swbuf_r+0xa4>)
 8003d62:	429c      	cmp	r4, r3
 8003d64:	d101      	bne.n	8003d6a <__swbuf_r+0x82>
 8003d66:	68ac      	ldr	r4, [r5, #8]
 8003d68:	e7cd      	b.n	8003d06 <__swbuf_r+0x1e>
 8003d6a:	4b09      	ldr	r3, [pc, #36]	; (8003d90 <__swbuf_r+0xa8>)
 8003d6c:	429c      	cmp	r4, r3
 8003d6e:	d1ca      	bne.n	8003d06 <__swbuf_r+0x1e>
 8003d70:	68ec      	ldr	r4, [r5, #12]
 8003d72:	e7c8      	b.n	8003d06 <__swbuf_r+0x1e>
 8003d74:	0021      	movs	r1, r4
 8003d76:	0028      	movs	r0, r5
 8003d78:	f000 f80c 	bl	8003d94 <__swsetup_r>
 8003d7c:	2800      	cmp	r0, #0
 8003d7e:	d0ca      	beq.n	8003d16 <__swbuf_r+0x2e>
 8003d80:	2601      	movs	r6, #1
 8003d82:	4276      	negs	r6, r6
 8003d84:	0030      	movs	r0, r6
 8003d86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003d88:	08005340 	.word	0x08005340
 8003d8c:	08005360 	.word	0x08005360
 8003d90:	08005320 	.word	0x08005320

08003d94 <__swsetup_r>:
 8003d94:	4b36      	ldr	r3, [pc, #216]	; (8003e70 <__swsetup_r+0xdc>)
 8003d96:	b570      	push	{r4, r5, r6, lr}
 8003d98:	681d      	ldr	r5, [r3, #0]
 8003d9a:	0006      	movs	r6, r0
 8003d9c:	000c      	movs	r4, r1
 8003d9e:	2d00      	cmp	r5, #0
 8003da0:	d005      	beq.n	8003dae <__swsetup_r+0x1a>
 8003da2:	69ab      	ldr	r3, [r5, #24]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d102      	bne.n	8003dae <__swsetup_r+0x1a>
 8003da8:	0028      	movs	r0, r5
 8003daa:	f000 f961 	bl	8004070 <__sinit>
 8003dae:	4b31      	ldr	r3, [pc, #196]	; (8003e74 <__swsetup_r+0xe0>)
 8003db0:	429c      	cmp	r4, r3
 8003db2:	d10f      	bne.n	8003dd4 <__swsetup_r+0x40>
 8003db4:	686c      	ldr	r4, [r5, #4]
 8003db6:	230c      	movs	r3, #12
 8003db8:	5ee2      	ldrsh	r2, [r4, r3]
 8003dba:	b293      	uxth	r3, r2
 8003dbc:	0719      	lsls	r1, r3, #28
 8003dbe:	d42d      	bmi.n	8003e1c <__swsetup_r+0x88>
 8003dc0:	06d9      	lsls	r1, r3, #27
 8003dc2:	d411      	bmi.n	8003de8 <__swsetup_r+0x54>
 8003dc4:	2309      	movs	r3, #9
 8003dc6:	2001      	movs	r0, #1
 8003dc8:	6033      	str	r3, [r6, #0]
 8003dca:	3337      	adds	r3, #55	; 0x37
 8003dcc:	4313      	orrs	r3, r2
 8003dce:	81a3      	strh	r3, [r4, #12]
 8003dd0:	4240      	negs	r0, r0
 8003dd2:	bd70      	pop	{r4, r5, r6, pc}
 8003dd4:	4b28      	ldr	r3, [pc, #160]	; (8003e78 <__swsetup_r+0xe4>)
 8003dd6:	429c      	cmp	r4, r3
 8003dd8:	d101      	bne.n	8003dde <__swsetup_r+0x4a>
 8003dda:	68ac      	ldr	r4, [r5, #8]
 8003ddc:	e7eb      	b.n	8003db6 <__swsetup_r+0x22>
 8003dde:	4b27      	ldr	r3, [pc, #156]	; (8003e7c <__swsetup_r+0xe8>)
 8003de0:	429c      	cmp	r4, r3
 8003de2:	d1e8      	bne.n	8003db6 <__swsetup_r+0x22>
 8003de4:	68ec      	ldr	r4, [r5, #12]
 8003de6:	e7e6      	b.n	8003db6 <__swsetup_r+0x22>
 8003de8:	075b      	lsls	r3, r3, #29
 8003dea:	d513      	bpl.n	8003e14 <__swsetup_r+0x80>
 8003dec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003dee:	2900      	cmp	r1, #0
 8003df0:	d008      	beq.n	8003e04 <__swsetup_r+0x70>
 8003df2:	0023      	movs	r3, r4
 8003df4:	3344      	adds	r3, #68	; 0x44
 8003df6:	4299      	cmp	r1, r3
 8003df8:	d002      	beq.n	8003e00 <__swsetup_r+0x6c>
 8003dfa:	0030      	movs	r0, r6
 8003dfc:	f000 fa62 	bl	80042c4 <_free_r>
 8003e00:	2300      	movs	r3, #0
 8003e02:	6363      	str	r3, [r4, #52]	; 0x34
 8003e04:	2224      	movs	r2, #36	; 0x24
 8003e06:	89a3      	ldrh	r3, [r4, #12]
 8003e08:	4393      	bics	r3, r2
 8003e0a:	81a3      	strh	r3, [r4, #12]
 8003e0c:	2300      	movs	r3, #0
 8003e0e:	6063      	str	r3, [r4, #4]
 8003e10:	6923      	ldr	r3, [r4, #16]
 8003e12:	6023      	str	r3, [r4, #0]
 8003e14:	2308      	movs	r3, #8
 8003e16:	89a2      	ldrh	r2, [r4, #12]
 8003e18:	4313      	orrs	r3, r2
 8003e1a:	81a3      	strh	r3, [r4, #12]
 8003e1c:	6923      	ldr	r3, [r4, #16]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d10b      	bne.n	8003e3a <__swsetup_r+0xa6>
 8003e22:	21a0      	movs	r1, #160	; 0xa0
 8003e24:	2280      	movs	r2, #128	; 0x80
 8003e26:	89a3      	ldrh	r3, [r4, #12]
 8003e28:	0089      	lsls	r1, r1, #2
 8003e2a:	0092      	lsls	r2, r2, #2
 8003e2c:	400b      	ands	r3, r1
 8003e2e:	4293      	cmp	r3, r2
 8003e30:	d003      	beq.n	8003e3a <__swsetup_r+0xa6>
 8003e32:	0021      	movs	r1, r4
 8003e34:	0030      	movs	r0, r6
 8003e36:	f000 f9e5 	bl	8004204 <__smakebuf_r>
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	89a2      	ldrh	r2, [r4, #12]
 8003e3e:	4013      	ands	r3, r2
 8003e40:	d011      	beq.n	8003e66 <__swsetup_r+0xd2>
 8003e42:	2300      	movs	r3, #0
 8003e44:	60a3      	str	r3, [r4, #8]
 8003e46:	6963      	ldr	r3, [r4, #20]
 8003e48:	425b      	negs	r3, r3
 8003e4a:	61a3      	str	r3, [r4, #24]
 8003e4c:	2000      	movs	r0, #0
 8003e4e:	6923      	ldr	r3, [r4, #16]
 8003e50:	4283      	cmp	r3, r0
 8003e52:	d1be      	bne.n	8003dd2 <__swsetup_r+0x3e>
 8003e54:	230c      	movs	r3, #12
 8003e56:	5ee2      	ldrsh	r2, [r4, r3]
 8003e58:	0613      	lsls	r3, r2, #24
 8003e5a:	d5ba      	bpl.n	8003dd2 <__swsetup_r+0x3e>
 8003e5c:	2340      	movs	r3, #64	; 0x40
 8003e5e:	4313      	orrs	r3, r2
 8003e60:	81a3      	strh	r3, [r4, #12]
 8003e62:	3801      	subs	r0, #1
 8003e64:	e7b5      	b.n	8003dd2 <__swsetup_r+0x3e>
 8003e66:	0792      	lsls	r2, r2, #30
 8003e68:	d400      	bmi.n	8003e6c <__swsetup_r+0xd8>
 8003e6a:	6963      	ldr	r3, [r4, #20]
 8003e6c:	60a3      	str	r3, [r4, #8]
 8003e6e:	e7ed      	b.n	8003e4c <__swsetup_r+0xb8>
 8003e70:	20000010 	.word	0x20000010
 8003e74:	08005340 	.word	0x08005340
 8003e78:	08005360 	.word	0x08005360
 8003e7c:	08005320 	.word	0x08005320

08003e80 <__sflush_r>:
 8003e80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003e82:	898a      	ldrh	r2, [r1, #12]
 8003e84:	0005      	movs	r5, r0
 8003e86:	000c      	movs	r4, r1
 8003e88:	0713      	lsls	r3, r2, #28
 8003e8a:	d460      	bmi.n	8003f4e <__sflush_r+0xce>
 8003e8c:	684b      	ldr	r3, [r1, #4]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	dc04      	bgt.n	8003e9c <__sflush_r+0x1c>
 8003e92:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	dc01      	bgt.n	8003e9c <__sflush_r+0x1c>
 8003e98:	2000      	movs	r0, #0
 8003e9a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003e9c:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8003e9e:	2f00      	cmp	r7, #0
 8003ea0:	d0fa      	beq.n	8003e98 <__sflush_r+0x18>
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	682e      	ldr	r6, [r5, #0]
 8003ea6:	602b      	str	r3, [r5, #0]
 8003ea8:	2380      	movs	r3, #128	; 0x80
 8003eaa:	015b      	lsls	r3, r3, #5
 8003eac:	6a21      	ldr	r1, [r4, #32]
 8003eae:	401a      	ands	r2, r3
 8003eb0:	d034      	beq.n	8003f1c <__sflush_r+0x9c>
 8003eb2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003eb4:	89a3      	ldrh	r3, [r4, #12]
 8003eb6:	075b      	lsls	r3, r3, #29
 8003eb8:	d506      	bpl.n	8003ec8 <__sflush_r+0x48>
 8003eba:	6863      	ldr	r3, [r4, #4]
 8003ebc:	1ac0      	subs	r0, r0, r3
 8003ebe:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d001      	beq.n	8003ec8 <__sflush_r+0x48>
 8003ec4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003ec6:	1ac0      	subs	r0, r0, r3
 8003ec8:	0002      	movs	r2, r0
 8003eca:	6a21      	ldr	r1, [r4, #32]
 8003ecc:	2300      	movs	r3, #0
 8003ece:	0028      	movs	r0, r5
 8003ed0:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8003ed2:	47b8      	blx	r7
 8003ed4:	89a1      	ldrh	r1, [r4, #12]
 8003ed6:	1c43      	adds	r3, r0, #1
 8003ed8:	d106      	bne.n	8003ee8 <__sflush_r+0x68>
 8003eda:	682b      	ldr	r3, [r5, #0]
 8003edc:	2b1d      	cmp	r3, #29
 8003ede:	d830      	bhi.n	8003f42 <__sflush_r+0xc2>
 8003ee0:	4a2b      	ldr	r2, [pc, #172]	; (8003f90 <__sflush_r+0x110>)
 8003ee2:	40da      	lsrs	r2, r3
 8003ee4:	07d3      	lsls	r3, r2, #31
 8003ee6:	d52c      	bpl.n	8003f42 <__sflush_r+0xc2>
 8003ee8:	2300      	movs	r3, #0
 8003eea:	6063      	str	r3, [r4, #4]
 8003eec:	6923      	ldr	r3, [r4, #16]
 8003eee:	6023      	str	r3, [r4, #0]
 8003ef0:	04cb      	lsls	r3, r1, #19
 8003ef2:	d505      	bpl.n	8003f00 <__sflush_r+0x80>
 8003ef4:	1c43      	adds	r3, r0, #1
 8003ef6:	d102      	bne.n	8003efe <__sflush_r+0x7e>
 8003ef8:	682b      	ldr	r3, [r5, #0]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d100      	bne.n	8003f00 <__sflush_r+0x80>
 8003efe:	6560      	str	r0, [r4, #84]	; 0x54
 8003f00:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003f02:	602e      	str	r6, [r5, #0]
 8003f04:	2900      	cmp	r1, #0
 8003f06:	d0c7      	beq.n	8003e98 <__sflush_r+0x18>
 8003f08:	0023      	movs	r3, r4
 8003f0a:	3344      	adds	r3, #68	; 0x44
 8003f0c:	4299      	cmp	r1, r3
 8003f0e:	d002      	beq.n	8003f16 <__sflush_r+0x96>
 8003f10:	0028      	movs	r0, r5
 8003f12:	f000 f9d7 	bl	80042c4 <_free_r>
 8003f16:	2000      	movs	r0, #0
 8003f18:	6360      	str	r0, [r4, #52]	; 0x34
 8003f1a:	e7be      	b.n	8003e9a <__sflush_r+0x1a>
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	0028      	movs	r0, r5
 8003f20:	47b8      	blx	r7
 8003f22:	1c43      	adds	r3, r0, #1
 8003f24:	d1c6      	bne.n	8003eb4 <__sflush_r+0x34>
 8003f26:	682b      	ldr	r3, [r5, #0]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d0c3      	beq.n	8003eb4 <__sflush_r+0x34>
 8003f2c:	2b1d      	cmp	r3, #29
 8003f2e:	d001      	beq.n	8003f34 <__sflush_r+0xb4>
 8003f30:	2b16      	cmp	r3, #22
 8003f32:	d101      	bne.n	8003f38 <__sflush_r+0xb8>
 8003f34:	602e      	str	r6, [r5, #0]
 8003f36:	e7af      	b.n	8003e98 <__sflush_r+0x18>
 8003f38:	2340      	movs	r3, #64	; 0x40
 8003f3a:	89a2      	ldrh	r2, [r4, #12]
 8003f3c:	4313      	orrs	r3, r2
 8003f3e:	81a3      	strh	r3, [r4, #12]
 8003f40:	e7ab      	b.n	8003e9a <__sflush_r+0x1a>
 8003f42:	2340      	movs	r3, #64	; 0x40
 8003f44:	430b      	orrs	r3, r1
 8003f46:	2001      	movs	r0, #1
 8003f48:	81a3      	strh	r3, [r4, #12]
 8003f4a:	4240      	negs	r0, r0
 8003f4c:	e7a5      	b.n	8003e9a <__sflush_r+0x1a>
 8003f4e:	690f      	ldr	r7, [r1, #16]
 8003f50:	2f00      	cmp	r7, #0
 8003f52:	d0a1      	beq.n	8003e98 <__sflush_r+0x18>
 8003f54:	680b      	ldr	r3, [r1, #0]
 8003f56:	600f      	str	r7, [r1, #0]
 8003f58:	1bdb      	subs	r3, r3, r7
 8003f5a:	9301      	str	r3, [sp, #4]
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	0792      	lsls	r2, r2, #30
 8003f60:	d100      	bne.n	8003f64 <__sflush_r+0xe4>
 8003f62:	694b      	ldr	r3, [r1, #20]
 8003f64:	60a3      	str	r3, [r4, #8]
 8003f66:	9b01      	ldr	r3, [sp, #4]
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	dc00      	bgt.n	8003f6e <__sflush_r+0xee>
 8003f6c:	e794      	b.n	8003e98 <__sflush_r+0x18>
 8003f6e:	9b01      	ldr	r3, [sp, #4]
 8003f70:	003a      	movs	r2, r7
 8003f72:	6a21      	ldr	r1, [r4, #32]
 8003f74:	0028      	movs	r0, r5
 8003f76:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003f78:	47b0      	blx	r6
 8003f7a:	2800      	cmp	r0, #0
 8003f7c:	dc03      	bgt.n	8003f86 <__sflush_r+0x106>
 8003f7e:	2340      	movs	r3, #64	; 0x40
 8003f80:	89a2      	ldrh	r2, [r4, #12]
 8003f82:	4313      	orrs	r3, r2
 8003f84:	e7df      	b.n	8003f46 <__sflush_r+0xc6>
 8003f86:	9b01      	ldr	r3, [sp, #4]
 8003f88:	183f      	adds	r7, r7, r0
 8003f8a:	1a1b      	subs	r3, r3, r0
 8003f8c:	9301      	str	r3, [sp, #4]
 8003f8e:	e7ea      	b.n	8003f66 <__sflush_r+0xe6>
 8003f90:	20400001 	.word	0x20400001

08003f94 <_fflush_r>:
 8003f94:	690b      	ldr	r3, [r1, #16]
 8003f96:	b570      	push	{r4, r5, r6, lr}
 8003f98:	0005      	movs	r5, r0
 8003f9a:	000c      	movs	r4, r1
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d101      	bne.n	8003fa4 <_fflush_r+0x10>
 8003fa0:	2000      	movs	r0, #0
 8003fa2:	bd70      	pop	{r4, r5, r6, pc}
 8003fa4:	2800      	cmp	r0, #0
 8003fa6:	d004      	beq.n	8003fb2 <_fflush_r+0x1e>
 8003fa8:	6983      	ldr	r3, [r0, #24]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d101      	bne.n	8003fb2 <_fflush_r+0x1e>
 8003fae:	f000 f85f 	bl	8004070 <__sinit>
 8003fb2:	4b0b      	ldr	r3, [pc, #44]	; (8003fe0 <_fflush_r+0x4c>)
 8003fb4:	429c      	cmp	r4, r3
 8003fb6:	d109      	bne.n	8003fcc <_fflush_r+0x38>
 8003fb8:	686c      	ldr	r4, [r5, #4]
 8003fba:	220c      	movs	r2, #12
 8003fbc:	5ea3      	ldrsh	r3, [r4, r2]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d0ee      	beq.n	8003fa0 <_fflush_r+0xc>
 8003fc2:	0021      	movs	r1, r4
 8003fc4:	0028      	movs	r0, r5
 8003fc6:	f7ff ff5b 	bl	8003e80 <__sflush_r>
 8003fca:	e7ea      	b.n	8003fa2 <_fflush_r+0xe>
 8003fcc:	4b05      	ldr	r3, [pc, #20]	; (8003fe4 <_fflush_r+0x50>)
 8003fce:	429c      	cmp	r4, r3
 8003fd0:	d101      	bne.n	8003fd6 <_fflush_r+0x42>
 8003fd2:	68ac      	ldr	r4, [r5, #8]
 8003fd4:	e7f1      	b.n	8003fba <_fflush_r+0x26>
 8003fd6:	4b04      	ldr	r3, [pc, #16]	; (8003fe8 <_fflush_r+0x54>)
 8003fd8:	429c      	cmp	r4, r3
 8003fda:	d1ee      	bne.n	8003fba <_fflush_r+0x26>
 8003fdc:	68ec      	ldr	r4, [r5, #12]
 8003fde:	e7ec      	b.n	8003fba <_fflush_r+0x26>
 8003fe0:	08005340 	.word	0x08005340
 8003fe4:	08005360 	.word	0x08005360
 8003fe8:	08005320 	.word	0x08005320

08003fec <std>:
 8003fec:	2300      	movs	r3, #0
 8003fee:	b510      	push	{r4, lr}
 8003ff0:	0004      	movs	r4, r0
 8003ff2:	6003      	str	r3, [r0, #0]
 8003ff4:	6043      	str	r3, [r0, #4]
 8003ff6:	6083      	str	r3, [r0, #8]
 8003ff8:	8181      	strh	r1, [r0, #12]
 8003ffa:	6643      	str	r3, [r0, #100]	; 0x64
 8003ffc:	81c2      	strh	r2, [r0, #14]
 8003ffe:	6103      	str	r3, [r0, #16]
 8004000:	6143      	str	r3, [r0, #20]
 8004002:	6183      	str	r3, [r0, #24]
 8004004:	0019      	movs	r1, r3
 8004006:	2208      	movs	r2, #8
 8004008:	305c      	adds	r0, #92	; 0x5c
 800400a:	f7ff fd39 	bl	8003a80 <memset>
 800400e:	4b05      	ldr	r3, [pc, #20]	; (8004024 <std+0x38>)
 8004010:	6224      	str	r4, [r4, #32]
 8004012:	6263      	str	r3, [r4, #36]	; 0x24
 8004014:	4b04      	ldr	r3, [pc, #16]	; (8004028 <std+0x3c>)
 8004016:	62a3      	str	r3, [r4, #40]	; 0x28
 8004018:	4b04      	ldr	r3, [pc, #16]	; (800402c <std+0x40>)
 800401a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800401c:	4b04      	ldr	r3, [pc, #16]	; (8004030 <std+0x44>)
 800401e:	6323      	str	r3, [r4, #48]	; 0x30
 8004020:	bd10      	pop	{r4, pc}
 8004022:	46c0      	nop			; (mov r8, r8)
 8004024:	08004ccd 	.word	0x08004ccd
 8004028:	08004cf5 	.word	0x08004cf5
 800402c:	08004d2d 	.word	0x08004d2d
 8004030:	08004d59 	.word	0x08004d59

08004034 <_cleanup_r>:
 8004034:	b510      	push	{r4, lr}
 8004036:	4902      	ldr	r1, [pc, #8]	; (8004040 <_cleanup_r+0xc>)
 8004038:	f000 f88c 	bl	8004154 <_fwalk_reent>
 800403c:	bd10      	pop	{r4, pc}
 800403e:	46c0      	nop			; (mov r8, r8)
 8004040:	08003f95 	.word	0x08003f95

08004044 <__sfmoreglue>:
 8004044:	b570      	push	{r4, r5, r6, lr}
 8004046:	2568      	movs	r5, #104	; 0x68
 8004048:	1e4a      	subs	r2, r1, #1
 800404a:	4355      	muls	r5, r2
 800404c:	000e      	movs	r6, r1
 800404e:	0029      	movs	r1, r5
 8004050:	3174      	adds	r1, #116	; 0x74
 8004052:	f000 f981 	bl	8004358 <_malloc_r>
 8004056:	1e04      	subs	r4, r0, #0
 8004058:	d008      	beq.n	800406c <__sfmoreglue+0x28>
 800405a:	2100      	movs	r1, #0
 800405c:	002a      	movs	r2, r5
 800405e:	6001      	str	r1, [r0, #0]
 8004060:	6046      	str	r6, [r0, #4]
 8004062:	300c      	adds	r0, #12
 8004064:	60a0      	str	r0, [r4, #8]
 8004066:	3268      	adds	r2, #104	; 0x68
 8004068:	f7ff fd0a 	bl	8003a80 <memset>
 800406c:	0020      	movs	r0, r4
 800406e:	bd70      	pop	{r4, r5, r6, pc}

08004070 <__sinit>:
 8004070:	6983      	ldr	r3, [r0, #24]
 8004072:	b513      	push	{r0, r1, r4, lr}
 8004074:	0004      	movs	r4, r0
 8004076:	2b00      	cmp	r3, #0
 8004078:	d128      	bne.n	80040cc <__sinit+0x5c>
 800407a:	6483      	str	r3, [r0, #72]	; 0x48
 800407c:	64c3      	str	r3, [r0, #76]	; 0x4c
 800407e:	6503      	str	r3, [r0, #80]	; 0x50
 8004080:	4b13      	ldr	r3, [pc, #76]	; (80040d0 <__sinit+0x60>)
 8004082:	4a14      	ldr	r2, [pc, #80]	; (80040d4 <__sinit+0x64>)
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	6282      	str	r2, [r0, #40]	; 0x28
 8004088:	9301      	str	r3, [sp, #4]
 800408a:	4298      	cmp	r0, r3
 800408c:	d101      	bne.n	8004092 <__sinit+0x22>
 800408e:	2301      	movs	r3, #1
 8004090:	6183      	str	r3, [r0, #24]
 8004092:	0020      	movs	r0, r4
 8004094:	f000 f820 	bl	80040d8 <__sfp>
 8004098:	6060      	str	r0, [r4, #4]
 800409a:	0020      	movs	r0, r4
 800409c:	f000 f81c 	bl	80040d8 <__sfp>
 80040a0:	60a0      	str	r0, [r4, #8]
 80040a2:	0020      	movs	r0, r4
 80040a4:	f000 f818 	bl	80040d8 <__sfp>
 80040a8:	2200      	movs	r2, #0
 80040aa:	60e0      	str	r0, [r4, #12]
 80040ac:	2104      	movs	r1, #4
 80040ae:	6860      	ldr	r0, [r4, #4]
 80040b0:	f7ff ff9c 	bl	8003fec <std>
 80040b4:	2201      	movs	r2, #1
 80040b6:	2109      	movs	r1, #9
 80040b8:	68a0      	ldr	r0, [r4, #8]
 80040ba:	f7ff ff97 	bl	8003fec <std>
 80040be:	2202      	movs	r2, #2
 80040c0:	2112      	movs	r1, #18
 80040c2:	68e0      	ldr	r0, [r4, #12]
 80040c4:	f7ff ff92 	bl	8003fec <std>
 80040c8:	2301      	movs	r3, #1
 80040ca:	61a3      	str	r3, [r4, #24]
 80040cc:	bd13      	pop	{r0, r1, r4, pc}
 80040ce:	46c0      	nop			; (mov r8, r8)
 80040d0:	0800531c 	.word	0x0800531c
 80040d4:	08004035 	.word	0x08004035

080040d8 <__sfp>:
 80040d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040da:	4b1c      	ldr	r3, [pc, #112]	; (800414c <__sfp+0x74>)
 80040dc:	0007      	movs	r7, r0
 80040de:	681e      	ldr	r6, [r3, #0]
 80040e0:	69b3      	ldr	r3, [r6, #24]
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d102      	bne.n	80040ec <__sfp+0x14>
 80040e6:	0030      	movs	r0, r6
 80040e8:	f7ff ffc2 	bl	8004070 <__sinit>
 80040ec:	3648      	adds	r6, #72	; 0x48
 80040ee:	68b4      	ldr	r4, [r6, #8]
 80040f0:	6873      	ldr	r3, [r6, #4]
 80040f2:	3b01      	subs	r3, #1
 80040f4:	d504      	bpl.n	8004100 <__sfp+0x28>
 80040f6:	6833      	ldr	r3, [r6, #0]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d007      	beq.n	800410c <__sfp+0x34>
 80040fc:	6836      	ldr	r6, [r6, #0]
 80040fe:	e7f6      	b.n	80040ee <__sfp+0x16>
 8004100:	220c      	movs	r2, #12
 8004102:	5ea5      	ldrsh	r5, [r4, r2]
 8004104:	2d00      	cmp	r5, #0
 8004106:	d00d      	beq.n	8004124 <__sfp+0x4c>
 8004108:	3468      	adds	r4, #104	; 0x68
 800410a:	e7f2      	b.n	80040f2 <__sfp+0x1a>
 800410c:	2104      	movs	r1, #4
 800410e:	0038      	movs	r0, r7
 8004110:	f7ff ff98 	bl	8004044 <__sfmoreglue>
 8004114:	6030      	str	r0, [r6, #0]
 8004116:	2800      	cmp	r0, #0
 8004118:	d1f0      	bne.n	80040fc <__sfp+0x24>
 800411a:	230c      	movs	r3, #12
 800411c:	0004      	movs	r4, r0
 800411e:	603b      	str	r3, [r7, #0]
 8004120:	0020      	movs	r0, r4
 8004122:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004124:	0020      	movs	r0, r4
 8004126:	4b0a      	ldr	r3, [pc, #40]	; (8004150 <__sfp+0x78>)
 8004128:	6665      	str	r5, [r4, #100]	; 0x64
 800412a:	6025      	str	r5, [r4, #0]
 800412c:	6065      	str	r5, [r4, #4]
 800412e:	60a5      	str	r5, [r4, #8]
 8004130:	60e3      	str	r3, [r4, #12]
 8004132:	6125      	str	r5, [r4, #16]
 8004134:	6165      	str	r5, [r4, #20]
 8004136:	61a5      	str	r5, [r4, #24]
 8004138:	2208      	movs	r2, #8
 800413a:	0029      	movs	r1, r5
 800413c:	305c      	adds	r0, #92	; 0x5c
 800413e:	f7ff fc9f 	bl	8003a80 <memset>
 8004142:	6365      	str	r5, [r4, #52]	; 0x34
 8004144:	63a5      	str	r5, [r4, #56]	; 0x38
 8004146:	64a5      	str	r5, [r4, #72]	; 0x48
 8004148:	64e5      	str	r5, [r4, #76]	; 0x4c
 800414a:	e7e9      	b.n	8004120 <__sfp+0x48>
 800414c:	0800531c 	.word	0x0800531c
 8004150:	ffff0001 	.word	0xffff0001

08004154 <_fwalk_reent>:
 8004154:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004156:	0004      	movs	r4, r0
 8004158:	0007      	movs	r7, r0
 800415a:	2600      	movs	r6, #0
 800415c:	9101      	str	r1, [sp, #4]
 800415e:	3448      	adds	r4, #72	; 0x48
 8004160:	2c00      	cmp	r4, #0
 8004162:	d101      	bne.n	8004168 <_fwalk_reent+0x14>
 8004164:	0030      	movs	r0, r6
 8004166:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004168:	6863      	ldr	r3, [r4, #4]
 800416a:	68a5      	ldr	r5, [r4, #8]
 800416c:	9300      	str	r3, [sp, #0]
 800416e:	9b00      	ldr	r3, [sp, #0]
 8004170:	3b01      	subs	r3, #1
 8004172:	9300      	str	r3, [sp, #0]
 8004174:	d501      	bpl.n	800417a <_fwalk_reent+0x26>
 8004176:	6824      	ldr	r4, [r4, #0]
 8004178:	e7f2      	b.n	8004160 <_fwalk_reent+0xc>
 800417a:	89ab      	ldrh	r3, [r5, #12]
 800417c:	2b01      	cmp	r3, #1
 800417e:	d908      	bls.n	8004192 <_fwalk_reent+0x3e>
 8004180:	220e      	movs	r2, #14
 8004182:	5eab      	ldrsh	r3, [r5, r2]
 8004184:	3301      	adds	r3, #1
 8004186:	d004      	beq.n	8004192 <_fwalk_reent+0x3e>
 8004188:	0029      	movs	r1, r5
 800418a:	0038      	movs	r0, r7
 800418c:	9b01      	ldr	r3, [sp, #4]
 800418e:	4798      	blx	r3
 8004190:	4306      	orrs	r6, r0
 8004192:	3568      	adds	r5, #104	; 0x68
 8004194:	e7eb      	b.n	800416e <_fwalk_reent+0x1a>
	...

08004198 <__locale_ctype_ptr>:
 8004198:	4b04      	ldr	r3, [pc, #16]	; (80041ac <__locale_ctype_ptr+0x14>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	6a1b      	ldr	r3, [r3, #32]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d100      	bne.n	80041a4 <__locale_ctype_ptr+0xc>
 80041a2:	4b03      	ldr	r3, [pc, #12]	; (80041b0 <__locale_ctype_ptr+0x18>)
 80041a4:	33ec      	adds	r3, #236	; 0xec
 80041a6:	6818      	ldr	r0, [r3, #0]
 80041a8:	4770      	bx	lr
 80041aa:	46c0      	nop			; (mov r8, r8)
 80041ac:	20000010 	.word	0x20000010
 80041b0:	20000074 	.word	0x20000074

080041b4 <__swhatbuf_r>:
 80041b4:	b570      	push	{r4, r5, r6, lr}
 80041b6:	000e      	movs	r6, r1
 80041b8:	001d      	movs	r5, r3
 80041ba:	230e      	movs	r3, #14
 80041bc:	5ec9      	ldrsh	r1, [r1, r3]
 80041be:	b096      	sub	sp, #88	; 0x58
 80041c0:	0014      	movs	r4, r2
 80041c2:	2900      	cmp	r1, #0
 80041c4:	da07      	bge.n	80041d6 <__swhatbuf_r+0x22>
 80041c6:	2300      	movs	r3, #0
 80041c8:	602b      	str	r3, [r5, #0]
 80041ca:	89b3      	ldrh	r3, [r6, #12]
 80041cc:	061b      	lsls	r3, r3, #24
 80041ce:	d411      	bmi.n	80041f4 <__swhatbuf_r+0x40>
 80041d0:	2380      	movs	r3, #128	; 0x80
 80041d2:	00db      	lsls	r3, r3, #3
 80041d4:	e00f      	b.n	80041f6 <__swhatbuf_r+0x42>
 80041d6:	466a      	mov	r2, sp
 80041d8:	f000 fdf6 	bl	8004dc8 <_fstat_r>
 80041dc:	2800      	cmp	r0, #0
 80041de:	dbf2      	blt.n	80041c6 <__swhatbuf_r+0x12>
 80041e0:	22f0      	movs	r2, #240	; 0xf0
 80041e2:	9b01      	ldr	r3, [sp, #4]
 80041e4:	0212      	lsls	r2, r2, #8
 80041e6:	4013      	ands	r3, r2
 80041e8:	4a05      	ldr	r2, [pc, #20]	; (8004200 <__swhatbuf_r+0x4c>)
 80041ea:	189b      	adds	r3, r3, r2
 80041ec:	425a      	negs	r2, r3
 80041ee:	4153      	adcs	r3, r2
 80041f0:	602b      	str	r3, [r5, #0]
 80041f2:	e7ed      	b.n	80041d0 <__swhatbuf_r+0x1c>
 80041f4:	2340      	movs	r3, #64	; 0x40
 80041f6:	2000      	movs	r0, #0
 80041f8:	6023      	str	r3, [r4, #0]
 80041fa:	b016      	add	sp, #88	; 0x58
 80041fc:	bd70      	pop	{r4, r5, r6, pc}
 80041fe:	46c0      	nop			; (mov r8, r8)
 8004200:	ffffe000 	.word	0xffffe000

08004204 <__smakebuf_r>:
 8004204:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004206:	2602      	movs	r6, #2
 8004208:	898b      	ldrh	r3, [r1, #12]
 800420a:	0005      	movs	r5, r0
 800420c:	000c      	movs	r4, r1
 800420e:	4233      	tst	r3, r6
 8004210:	d006      	beq.n	8004220 <__smakebuf_r+0x1c>
 8004212:	0023      	movs	r3, r4
 8004214:	3347      	adds	r3, #71	; 0x47
 8004216:	6023      	str	r3, [r4, #0]
 8004218:	6123      	str	r3, [r4, #16]
 800421a:	2301      	movs	r3, #1
 800421c:	6163      	str	r3, [r4, #20]
 800421e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8004220:	ab01      	add	r3, sp, #4
 8004222:	466a      	mov	r2, sp
 8004224:	f7ff ffc6 	bl	80041b4 <__swhatbuf_r>
 8004228:	9900      	ldr	r1, [sp, #0]
 800422a:	0007      	movs	r7, r0
 800422c:	0028      	movs	r0, r5
 800422e:	f000 f893 	bl	8004358 <_malloc_r>
 8004232:	2800      	cmp	r0, #0
 8004234:	d108      	bne.n	8004248 <__smakebuf_r+0x44>
 8004236:	220c      	movs	r2, #12
 8004238:	5ea3      	ldrsh	r3, [r4, r2]
 800423a:	059a      	lsls	r2, r3, #22
 800423c:	d4ef      	bmi.n	800421e <__smakebuf_r+0x1a>
 800423e:	2203      	movs	r2, #3
 8004240:	4393      	bics	r3, r2
 8004242:	431e      	orrs	r6, r3
 8004244:	81a6      	strh	r6, [r4, #12]
 8004246:	e7e4      	b.n	8004212 <__smakebuf_r+0xe>
 8004248:	4b0f      	ldr	r3, [pc, #60]	; (8004288 <__smakebuf_r+0x84>)
 800424a:	62ab      	str	r3, [r5, #40]	; 0x28
 800424c:	2380      	movs	r3, #128	; 0x80
 800424e:	89a2      	ldrh	r2, [r4, #12]
 8004250:	6020      	str	r0, [r4, #0]
 8004252:	4313      	orrs	r3, r2
 8004254:	81a3      	strh	r3, [r4, #12]
 8004256:	9b00      	ldr	r3, [sp, #0]
 8004258:	6120      	str	r0, [r4, #16]
 800425a:	6163      	str	r3, [r4, #20]
 800425c:	9b01      	ldr	r3, [sp, #4]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d00d      	beq.n	800427e <__smakebuf_r+0x7a>
 8004262:	230e      	movs	r3, #14
 8004264:	5ee1      	ldrsh	r1, [r4, r3]
 8004266:	0028      	movs	r0, r5
 8004268:	f000 fdc0 	bl	8004dec <_isatty_r>
 800426c:	2800      	cmp	r0, #0
 800426e:	d006      	beq.n	800427e <__smakebuf_r+0x7a>
 8004270:	2203      	movs	r2, #3
 8004272:	89a3      	ldrh	r3, [r4, #12]
 8004274:	4393      	bics	r3, r2
 8004276:	001a      	movs	r2, r3
 8004278:	2301      	movs	r3, #1
 800427a:	4313      	orrs	r3, r2
 800427c:	81a3      	strh	r3, [r4, #12]
 800427e:	89a0      	ldrh	r0, [r4, #12]
 8004280:	4338      	orrs	r0, r7
 8004282:	81a0      	strh	r0, [r4, #12]
 8004284:	e7cb      	b.n	800421e <__smakebuf_r+0x1a>
 8004286:	46c0      	nop			; (mov r8, r8)
 8004288:	08004035 	.word	0x08004035

0800428c <malloc>:
 800428c:	b510      	push	{r4, lr}
 800428e:	4b03      	ldr	r3, [pc, #12]	; (800429c <malloc+0x10>)
 8004290:	0001      	movs	r1, r0
 8004292:	6818      	ldr	r0, [r3, #0]
 8004294:	f000 f860 	bl	8004358 <_malloc_r>
 8004298:	bd10      	pop	{r4, pc}
 800429a:	46c0      	nop			; (mov r8, r8)
 800429c:	20000010 	.word	0x20000010

080042a0 <__ascii_mbtowc>:
 80042a0:	b082      	sub	sp, #8
 80042a2:	2900      	cmp	r1, #0
 80042a4:	d100      	bne.n	80042a8 <__ascii_mbtowc+0x8>
 80042a6:	a901      	add	r1, sp, #4
 80042a8:	1e10      	subs	r0, r2, #0
 80042aa:	d006      	beq.n	80042ba <__ascii_mbtowc+0x1a>
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d006      	beq.n	80042be <__ascii_mbtowc+0x1e>
 80042b0:	7813      	ldrb	r3, [r2, #0]
 80042b2:	600b      	str	r3, [r1, #0]
 80042b4:	7810      	ldrb	r0, [r2, #0]
 80042b6:	1e43      	subs	r3, r0, #1
 80042b8:	4198      	sbcs	r0, r3
 80042ba:	b002      	add	sp, #8
 80042bc:	4770      	bx	lr
 80042be:	2002      	movs	r0, #2
 80042c0:	4240      	negs	r0, r0
 80042c2:	e7fa      	b.n	80042ba <__ascii_mbtowc+0x1a>

080042c4 <_free_r>:
 80042c4:	b570      	push	{r4, r5, r6, lr}
 80042c6:	0005      	movs	r5, r0
 80042c8:	2900      	cmp	r1, #0
 80042ca:	d010      	beq.n	80042ee <_free_r+0x2a>
 80042cc:	1f0c      	subs	r4, r1, #4
 80042ce:	6823      	ldr	r3, [r4, #0]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	da00      	bge.n	80042d6 <_free_r+0x12>
 80042d4:	18e4      	adds	r4, r4, r3
 80042d6:	0028      	movs	r0, r5
 80042d8:	f000 fdd5 	bl	8004e86 <__malloc_lock>
 80042dc:	4a1d      	ldr	r2, [pc, #116]	; (8004354 <_free_r+0x90>)
 80042de:	6813      	ldr	r3, [r2, #0]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d105      	bne.n	80042f0 <_free_r+0x2c>
 80042e4:	6063      	str	r3, [r4, #4]
 80042e6:	6014      	str	r4, [r2, #0]
 80042e8:	0028      	movs	r0, r5
 80042ea:	f000 fdcd 	bl	8004e88 <__malloc_unlock>
 80042ee:	bd70      	pop	{r4, r5, r6, pc}
 80042f0:	42a3      	cmp	r3, r4
 80042f2:	d909      	bls.n	8004308 <_free_r+0x44>
 80042f4:	6821      	ldr	r1, [r4, #0]
 80042f6:	1860      	adds	r0, r4, r1
 80042f8:	4283      	cmp	r3, r0
 80042fa:	d1f3      	bne.n	80042e4 <_free_r+0x20>
 80042fc:	6818      	ldr	r0, [r3, #0]
 80042fe:	685b      	ldr	r3, [r3, #4]
 8004300:	1841      	adds	r1, r0, r1
 8004302:	6021      	str	r1, [r4, #0]
 8004304:	e7ee      	b.n	80042e4 <_free_r+0x20>
 8004306:	0013      	movs	r3, r2
 8004308:	685a      	ldr	r2, [r3, #4]
 800430a:	2a00      	cmp	r2, #0
 800430c:	d001      	beq.n	8004312 <_free_r+0x4e>
 800430e:	42a2      	cmp	r2, r4
 8004310:	d9f9      	bls.n	8004306 <_free_r+0x42>
 8004312:	6819      	ldr	r1, [r3, #0]
 8004314:	1858      	adds	r0, r3, r1
 8004316:	42a0      	cmp	r0, r4
 8004318:	d10b      	bne.n	8004332 <_free_r+0x6e>
 800431a:	6820      	ldr	r0, [r4, #0]
 800431c:	1809      	adds	r1, r1, r0
 800431e:	1858      	adds	r0, r3, r1
 8004320:	6019      	str	r1, [r3, #0]
 8004322:	4282      	cmp	r2, r0
 8004324:	d1e0      	bne.n	80042e8 <_free_r+0x24>
 8004326:	6810      	ldr	r0, [r2, #0]
 8004328:	6852      	ldr	r2, [r2, #4]
 800432a:	1841      	adds	r1, r0, r1
 800432c:	6019      	str	r1, [r3, #0]
 800432e:	605a      	str	r2, [r3, #4]
 8004330:	e7da      	b.n	80042e8 <_free_r+0x24>
 8004332:	42a0      	cmp	r0, r4
 8004334:	d902      	bls.n	800433c <_free_r+0x78>
 8004336:	230c      	movs	r3, #12
 8004338:	602b      	str	r3, [r5, #0]
 800433a:	e7d5      	b.n	80042e8 <_free_r+0x24>
 800433c:	6821      	ldr	r1, [r4, #0]
 800433e:	1860      	adds	r0, r4, r1
 8004340:	4282      	cmp	r2, r0
 8004342:	d103      	bne.n	800434c <_free_r+0x88>
 8004344:	6810      	ldr	r0, [r2, #0]
 8004346:	6852      	ldr	r2, [r2, #4]
 8004348:	1841      	adds	r1, r0, r1
 800434a:	6021      	str	r1, [r4, #0]
 800434c:	6062      	str	r2, [r4, #4]
 800434e:	605c      	str	r4, [r3, #4]
 8004350:	e7ca      	b.n	80042e8 <_free_r+0x24>
 8004352:	46c0      	nop			; (mov r8, r8)
 8004354:	200002cc 	.word	0x200002cc

08004358 <_malloc_r>:
 8004358:	2303      	movs	r3, #3
 800435a:	b570      	push	{r4, r5, r6, lr}
 800435c:	1ccd      	adds	r5, r1, #3
 800435e:	439d      	bics	r5, r3
 8004360:	3508      	adds	r5, #8
 8004362:	0006      	movs	r6, r0
 8004364:	2d0c      	cmp	r5, #12
 8004366:	d21e      	bcs.n	80043a6 <_malloc_r+0x4e>
 8004368:	250c      	movs	r5, #12
 800436a:	42a9      	cmp	r1, r5
 800436c:	d81d      	bhi.n	80043aa <_malloc_r+0x52>
 800436e:	0030      	movs	r0, r6
 8004370:	f000 fd89 	bl	8004e86 <__malloc_lock>
 8004374:	4a25      	ldr	r2, [pc, #148]	; (800440c <_malloc_r+0xb4>)
 8004376:	6814      	ldr	r4, [r2, #0]
 8004378:	0021      	movs	r1, r4
 800437a:	2900      	cmp	r1, #0
 800437c:	d119      	bne.n	80043b2 <_malloc_r+0x5a>
 800437e:	4c24      	ldr	r4, [pc, #144]	; (8004410 <_malloc_r+0xb8>)
 8004380:	6823      	ldr	r3, [r4, #0]
 8004382:	2b00      	cmp	r3, #0
 8004384:	d103      	bne.n	800438e <_malloc_r+0x36>
 8004386:	0030      	movs	r0, r6
 8004388:	f000 fc8e 	bl	8004ca8 <_sbrk_r>
 800438c:	6020      	str	r0, [r4, #0]
 800438e:	0029      	movs	r1, r5
 8004390:	0030      	movs	r0, r6
 8004392:	f000 fc89 	bl	8004ca8 <_sbrk_r>
 8004396:	1c43      	adds	r3, r0, #1
 8004398:	d12b      	bne.n	80043f2 <_malloc_r+0x9a>
 800439a:	230c      	movs	r3, #12
 800439c:	0030      	movs	r0, r6
 800439e:	6033      	str	r3, [r6, #0]
 80043a0:	f000 fd72 	bl	8004e88 <__malloc_unlock>
 80043a4:	e003      	b.n	80043ae <_malloc_r+0x56>
 80043a6:	2d00      	cmp	r5, #0
 80043a8:	dadf      	bge.n	800436a <_malloc_r+0x12>
 80043aa:	230c      	movs	r3, #12
 80043ac:	6033      	str	r3, [r6, #0]
 80043ae:	2000      	movs	r0, #0
 80043b0:	bd70      	pop	{r4, r5, r6, pc}
 80043b2:	680b      	ldr	r3, [r1, #0]
 80043b4:	1b5b      	subs	r3, r3, r5
 80043b6:	d419      	bmi.n	80043ec <_malloc_r+0x94>
 80043b8:	2b0b      	cmp	r3, #11
 80043ba:	d903      	bls.n	80043c4 <_malloc_r+0x6c>
 80043bc:	600b      	str	r3, [r1, #0]
 80043be:	18cc      	adds	r4, r1, r3
 80043c0:	6025      	str	r5, [r4, #0]
 80043c2:	e003      	b.n	80043cc <_malloc_r+0x74>
 80043c4:	684b      	ldr	r3, [r1, #4]
 80043c6:	428c      	cmp	r4, r1
 80043c8:	d10d      	bne.n	80043e6 <_malloc_r+0x8e>
 80043ca:	6013      	str	r3, [r2, #0]
 80043cc:	0030      	movs	r0, r6
 80043ce:	f000 fd5b 	bl	8004e88 <__malloc_unlock>
 80043d2:	0020      	movs	r0, r4
 80043d4:	2207      	movs	r2, #7
 80043d6:	300b      	adds	r0, #11
 80043d8:	1d23      	adds	r3, r4, #4
 80043da:	4390      	bics	r0, r2
 80043dc:	1ac3      	subs	r3, r0, r3
 80043de:	d0e7      	beq.n	80043b0 <_malloc_r+0x58>
 80043e0:	425a      	negs	r2, r3
 80043e2:	50e2      	str	r2, [r4, r3]
 80043e4:	e7e4      	b.n	80043b0 <_malloc_r+0x58>
 80043e6:	6063      	str	r3, [r4, #4]
 80043e8:	000c      	movs	r4, r1
 80043ea:	e7ef      	b.n	80043cc <_malloc_r+0x74>
 80043ec:	000c      	movs	r4, r1
 80043ee:	6849      	ldr	r1, [r1, #4]
 80043f0:	e7c3      	b.n	800437a <_malloc_r+0x22>
 80043f2:	2303      	movs	r3, #3
 80043f4:	1cc4      	adds	r4, r0, #3
 80043f6:	439c      	bics	r4, r3
 80043f8:	42a0      	cmp	r0, r4
 80043fa:	d0e1      	beq.n	80043c0 <_malloc_r+0x68>
 80043fc:	1a21      	subs	r1, r4, r0
 80043fe:	0030      	movs	r0, r6
 8004400:	f000 fc52 	bl	8004ca8 <_sbrk_r>
 8004404:	1c43      	adds	r3, r0, #1
 8004406:	d1db      	bne.n	80043c0 <_malloc_r+0x68>
 8004408:	e7c7      	b.n	800439a <_malloc_r+0x42>
 800440a:	46c0      	nop			; (mov r8, r8)
 800440c:	200002cc 	.word	0x200002cc
 8004410:	200002d0 	.word	0x200002d0

08004414 <__ssputs_r>:
 8004414:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004416:	688e      	ldr	r6, [r1, #8]
 8004418:	b085      	sub	sp, #20
 800441a:	0007      	movs	r7, r0
 800441c:	000c      	movs	r4, r1
 800441e:	9203      	str	r2, [sp, #12]
 8004420:	9301      	str	r3, [sp, #4]
 8004422:	429e      	cmp	r6, r3
 8004424:	d83c      	bhi.n	80044a0 <__ssputs_r+0x8c>
 8004426:	2390      	movs	r3, #144	; 0x90
 8004428:	898a      	ldrh	r2, [r1, #12]
 800442a:	00db      	lsls	r3, r3, #3
 800442c:	421a      	tst	r2, r3
 800442e:	d034      	beq.n	800449a <__ssputs_r+0x86>
 8004430:	2503      	movs	r5, #3
 8004432:	6909      	ldr	r1, [r1, #16]
 8004434:	6823      	ldr	r3, [r4, #0]
 8004436:	1a5b      	subs	r3, r3, r1
 8004438:	9302      	str	r3, [sp, #8]
 800443a:	6963      	ldr	r3, [r4, #20]
 800443c:	9802      	ldr	r0, [sp, #8]
 800443e:	435d      	muls	r5, r3
 8004440:	0feb      	lsrs	r3, r5, #31
 8004442:	195d      	adds	r5, r3, r5
 8004444:	9b01      	ldr	r3, [sp, #4]
 8004446:	106d      	asrs	r5, r5, #1
 8004448:	3301      	adds	r3, #1
 800444a:	181b      	adds	r3, r3, r0
 800444c:	42ab      	cmp	r3, r5
 800444e:	d900      	bls.n	8004452 <__ssputs_r+0x3e>
 8004450:	001d      	movs	r5, r3
 8004452:	0553      	lsls	r3, r2, #21
 8004454:	d532      	bpl.n	80044bc <__ssputs_r+0xa8>
 8004456:	0029      	movs	r1, r5
 8004458:	0038      	movs	r0, r7
 800445a:	f7ff ff7d 	bl	8004358 <_malloc_r>
 800445e:	1e06      	subs	r6, r0, #0
 8004460:	d109      	bne.n	8004476 <__ssputs_r+0x62>
 8004462:	230c      	movs	r3, #12
 8004464:	603b      	str	r3, [r7, #0]
 8004466:	2340      	movs	r3, #64	; 0x40
 8004468:	2001      	movs	r0, #1
 800446a:	89a2      	ldrh	r2, [r4, #12]
 800446c:	4240      	negs	r0, r0
 800446e:	4313      	orrs	r3, r2
 8004470:	81a3      	strh	r3, [r4, #12]
 8004472:	b005      	add	sp, #20
 8004474:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004476:	9a02      	ldr	r2, [sp, #8]
 8004478:	6921      	ldr	r1, [r4, #16]
 800447a:	f000 fce8 	bl	8004e4e <memcpy>
 800447e:	89a3      	ldrh	r3, [r4, #12]
 8004480:	4a14      	ldr	r2, [pc, #80]	; (80044d4 <__ssputs_r+0xc0>)
 8004482:	401a      	ands	r2, r3
 8004484:	2380      	movs	r3, #128	; 0x80
 8004486:	4313      	orrs	r3, r2
 8004488:	81a3      	strh	r3, [r4, #12]
 800448a:	9b02      	ldr	r3, [sp, #8]
 800448c:	6126      	str	r6, [r4, #16]
 800448e:	18f6      	adds	r6, r6, r3
 8004490:	6026      	str	r6, [r4, #0]
 8004492:	6165      	str	r5, [r4, #20]
 8004494:	9e01      	ldr	r6, [sp, #4]
 8004496:	1aed      	subs	r5, r5, r3
 8004498:	60a5      	str	r5, [r4, #8]
 800449a:	9b01      	ldr	r3, [sp, #4]
 800449c:	429e      	cmp	r6, r3
 800449e:	d900      	bls.n	80044a2 <__ssputs_r+0x8e>
 80044a0:	9e01      	ldr	r6, [sp, #4]
 80044a2:	0032      	movs	r2, r6
 80044a4:	9903      	ldr	r1, [sp, #12]
 80044a6:	6820      	ldr	r0, [r4, #0]
 80044a8:	f000 fcda 	bl	8004e60 <memmove>
 80044ac:	68a3      	ldr	r3, [r4, #8]
 80044ae:	2000      	movs	r0, #0
 80044b0:	1b9b      	subs	r3, r3, r6
 80044b2:	60a3      	str	r3, [r4, #8]
 80044b4:	6823      	ldr	r3, [r4, #0]
 80044b6:	199e      	adds	r6, r3, r6
 80044b8:	6026      	str	r6, [r4, #0]
 80044ba:	e7da      	b.n	8004472 <__ssputs_r+0x5e>
 80044bc:	002a      	movs	r2, r5
 80044be:	0038      	movs	r0, r7
 80044c0:	f000 fce3 	bl	8004e8a <_realloc_r>
 80044c4:	1e06      	subs	r6, r0, #0
 80044c6:	d1e0      	bne.n	800448a <__ssputs_r+0x76>
 80044c8:	6921      	ldr	r1, [r4, #16]
 80044ca:	0038      	movs	r0, r7
 80044cc:	f7ff fefa 	bl	80042c4 <_free_r>
 80044d0:	e7c7      	b.n	8004462 <__ssputs_r+0x4e>
 80044d2:	46c0      	nop			; (mov r8, r8)
 80044d4:	fffffb7f 	.word	0xfffffb7f

080044d8 <_svfiprintf_r>:
 80044d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80044da:	b0a1      	sub	sp, #132	; 0x84
 80044dc:	9003      	str	r0, [sp, #12]
 80044de:	001d      	movs	r5, r3
 80044e0:	898b      	ldrh	r3, [r1, #12]
 80044e2:	000f      	movs	r7, r1
 80044e4:	0016      	movs	r6, r2
 80044e6:	061b      	lsls	r3, r3, #24
 80044e8:	d511      	bpl.n	800450e <_svfiprintf_r+0x36>
 80044ea:	690b      	ldr	r3, [r1, #16]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d10e      	bne.n	800450e <_svfiprintf_r+0x36>
 80044f0:	2140      	movs	r1, #64	; 0x40
 80044f2:	f7ff ff31 	bl	8004358 <_malloc_r>
 80044f6:	6038      	str	r0, [r7, #0]
 80044f8:	6138      	str	r0, [r7, #16]
 80044fa:	2800      	cmp	r0, #0
 80044fc:	d105      	bne.n	800450a <_svfiprintf_r+0x32>
 80044fe:	230c      	movs	r3, #12
 8004500:	9a03      	ldr	r2, [sp, #12]
 8004502:	3801      	subs	r0, #1
 8004504:	6013      	str	r3, [r2, #0]
 8004506:	b021      	add	sp, #132	; 0x84
 8004508:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800450a:	2340      	movs	r3, #64	; 0x40
 800450c:	617b      	str	r3, [r7, #20]
 800450e:	2300      	movs	r3, #0
 8004510:	ac08      	add	r4, sp, #32
 8004512:	6163      	str	r3, [r4, #20]
 8004514:	3320      	adds	r3, #32
 8004516:	7663      	strb	r3, [r4, #25]
 8004518:	3310      	adds	r3, #16
 800451a:	76a3      	strb	r3, [r4, #26]
 800451c:	9507      	str	r5, [sp, #28]
 800451e:	0035      	movs	r5, r6
 8004520:	782b      	ldrb	r3, [r5, #0]
 8004522:	2b00      	cmp	r3, #0
 8004524:	d001      	beq.n	800452a <_svfiprintf_r+0x52>
 8004526:	2b25      	cmp	r3, #37	; 0x25
 8004528:	d146      	bne.n	80045b8 <_svfiprintf_r+0xe0>
 800452a:	1bab      	subs	r3, r5, r6
 800452c:	9305      	str	r3, [sp, #20]
 800452e:	d00c      	beq.n	800454a <_svfiprintf_r+0x72>
 8004530:	0032      	movs	r2, r6
 8004532:	0039      	movs	r1, r7
 8004534:	9803      	ldr	r0, [sp, #12]
 8004536:	f7ff ff6d 	bl	8004414 <__ssputs_r>
 800453a:	1c43      	adds	r3, r0, #1
 800453c:	d100      	bne.n	8004540 <_svfiprintf_r+0x68>
 800453e:	e0ae      	b.n	800469e <_svfiprintf_r+0x1c6>
 8004540:	6962      	ldr	r2, [r4, #20]
 8004542:	9b05      	ldr	r3, [sp, #20]
 8004544:	4694      	mov	ip, r2
 8004546:	4463      	add	r3, ip
 8004548:	6163      	str	r3, [r4, #20]
 800454a:	782b      	ldrb	r3, [r5, #0]
 800454c:	2b00      	cmp	r3, #0
 800454e:	d100      	bne.n	8004552 <_svfiprintf_r+0x7a>
 8004550:	e0a5      	b.n	800469e <_svfiprintf_r+0x1c6>
 8004552:	2201      	movs	r2, #1
 8004554:	2300      	movs	r3, #0
 8004556:	4252      	negs	r2, r2
 8004558:	6062      	str	r2, [r4, #4]
 800455a:	a904      	add	r1, sp, #16
 800455c:	3254      	adds	r2, #84	; 0x54
 800455e:	1852      	adds	r2, r2, r1
 8004560:	1c6e      	adds	r6, r5, #1
 8004562:	6023      	str	r3, [r4, #0]
 8004564:	60e3      	str	r3, [r4, #12]
 8004566:	60a3      	str	r3, [r4, #8]
 8004568:	7013      	strb	r3, [r2, #0]
 800456a:	65a3      	str	r3, [r4, #88]	; 0x58
 800456c:	7831      	ldrb	r1, [r6, #0]
 800456e:	2205      	movs	r2, #5
 8004570:	4853      	ldr	r0, [pc, #332]	; (80046c0 <_svfiprintf_r+0x1e8>)
 8004572:	f000 fc61 	bl	8004e38 <memchr>
 8004576:	1c75      	adds	r5, r6, #1
 8004578:	2800      	cmp	r0, #0
 800457a:	d11f      	bne.n	80045bc <_svfiprintf_r+0xe4>
 800457c:	6822      	ldr	r2, [r4, #0]
 800457e:	06d3      	lsls	r3, r2, #27
 8004580:	d504      	bpl.n	800458c <_svfiprintf_r+0xb4>
 8004582:	2353      	movs	r3, #83	; 0x53
 8004584:	a904      	add	r1, sp, #16
 8004586:	185b      	adds	r3, r3, r1
 8004588:	2120      	movs	r1, #32
 800458a:	7019      	strb	r1, [r3, #0]
 800458c:	0713      	lsls	r3, r2, #28
 800458e:	d504      	bpl.n	800459a <_svfiprintf_r+0xc2>
 8004590:	2353      	movs	r3, #83	; 0x53
 8004592:	a904      	add	r1, sp, #16
 8004594:	185b      	adds	r3, r3, r1
 8004596:	212b      	movs	r1, #43	; 0x2b
 8004598:	7019      	strb	r1, [r3, #0]
 800459a:	7833      	ldrb	r3, [r6, #0]
 800459c:	2b2a      	cmp	r3, #42	; 0x2a
 800459e:	d016      	beq.n	80045ce <_svfiprintf_r+0xf6>
 80045a0:	0035      	movs	r5, r6
 80045a2:	2100      	movs	r1, #0
 80045a4:	200a      	movs	r0, #10
 80045a6:	68e3      	ldr	r3, [r4, #12]
 80045a8:	782a      	ldrb	r2, [r5, #0]
 80045aa:	1c6e      	adds	r6, r5, #1
 80045ac:	3a30      	subs	r2, #48	; 0x30
 80045ae:	2a09      	cmp	r2, #9
 80045b0:	d94e      	bls.n	8004650 <_svfiprintf_r+0x178>
 80045b2:	2900      	cmp	r1, #0
 80045b4:	d018      	beq.n	80045e8 <_svfiprintf_r+0x110>
 80045b6:	e010      	b.n	80045da <_svfiprintf_r+0x102>
 80045b8:	3501      	adds	r5, #1
 80045ba:	e7b1      	b.n	8004520 <_svfiprintf_r+0x48>
 80045bc:	4b40      	ldr	r3, [pc, #256]	; (80046c0 <_svfiprintf_r+0x1e8>)
 80045be:	6822      	ldr	r2, [r4, #0]
 80045c0:	1ac0      	subs	r0, r0, r3
 80045c2:	2301      	movs	r3, #1
 80045c4:	4083      	lsls	r3, r0
 80045c6:	4313      	orrs	r3, r2
 80045c8:	6023      	str	r3, [r4, #0]
 80045ca:	002e      	movs	r6, r5
 80045cc:	e7ce      	b.n	800456c <_svfiprintf_r+0x94>
 80045ce:	9b07      	ldr	r3, [sp, #28]
 80045d0:	1d19      	adds	r1, r3, #4
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	9107      	str	r1, [sp, #28]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	db01      	blt.n	80045de <_svfiprintf_r+0x106>
 80045da:	930b      	str	r3, [sp, #44]	; 0x2c
 80045dc:	e004      	b.n	80045e8 <_svfiprintf_r+0x110>
 80045de:	425b      	negs	r3, r3
 80045e0:	60e3      	str	r3, [r4, #12]
 80045e2:	2302      	movs	r3, #2
 80045e4:	4313      	orrs	r3, r2
 80045e6:	6023      	str	r3, [r4, #0]
 80045e8:	782b      	ldrb	r3, [r5, #0]
 80045ea:	2b2e      	cmp	r3, #46	; 0x2e
 80045ec:	d10a      	bne.n	8004604 <_svfiprintf_r+0x12c>
 80045ee:	786b      	ldrb	r3, [r5, #1]
 80045f0:	2b2a      	cmp	r3, #42	; 0x2a
 80045f2:	d135      	bne.n	8004660 <_svfiprintf_r+0x188>
 80045f4:	9b07      	ldr	r3, [sp, #28]
 80045f6:	3502      	adds	r5, #2
 80045f8:	1d1a      	adds	r2, r3, #4
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	9207      	str	r2, [sp, #28]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	db2b      	blt.n	800465a <_svfiprintf_r+0x182>
 8004602:	9309      	str	r3, [sp, #36]	; 0x24
 8004604:	4e2f      	ldr	r6, [pc, #188]	; (80046c4 <_svfiprintf_r+0x1ec>)
 8004606:	7829      	ldrb	r1, [r5, #0]
 8004608:	2203      	movs	r2, #3
 800460a:	0030      	movs	r0, r6
 800460c:	f000 fc14 	bl	8004e38 <memchr>
 8004610:	2800      	cmp	r0, #0
 8004612:	d006      	beq.n	8004622 <_svfiprintf_r+0x14a>
 8004614:	2340      	movs	r3, #64	; 0x40
 8004616:	1b80      	subs	r0, r0, r6
 8004618:	4083      	lsls	r3, r0
 800461a:	6822      	ldr	r2, [r4, #0]
 800461c:	3501      	adds	r5, #1
 800461e:	4313      	orrs	r3, r2
 8004620:	6023      	str	r3, [r4, #0]
 8004622:	7829      	ldrb	r1, [r5, #0]
 8004624:	2206      	movs	r2, #6
 8004626:	4828      	ldr	r0, [pc, #160]	; (80046c8 <_svfiprintf_r+0x1f0>)
 8004628:	1c6e      	adds	r6, r5, #1
 800462a:	7621      	strb	r1, [r4, #24]
 800462c:	f000 fc04 	bl	8004e38 <memchr>
 8004630:	2800      	cmp	r0, #0
 8004632:	d03c      	beq.n	80046ae <_svfiprintf_r+0x1d6>
 8004634:	4b25      	ldr	r3, [pc, #148]	; (80046cc <_svfiprintf_r+0x1f4>)
 8004636:	2b00      	cmp	r3, #0
 8004638:	d125      	bne.n	8004686 <_svfiprintf_r+0x1ae>
 800463a:	2207      	movs	r2, #7
 800463c:	9b07      	ldr	r3, [sp, #28]
 800463e:	3307      	adds	r3, #7
 8004640:	4393      	bics	r3, r2
 8004642:	3308      	adds	r3, #8
 8004644:	9307      	str	r3, [sp, #28]
 8004646:	6963      	ldr	r3, [r4, #20]
 8004648:	9a04      	ldr	r2, [sp, #16]
 800464a:	189b      	adds	r3, r3, r2
 800464c:	6163      	str	r3, [r4, #20]
 800464e:	e766      	b.n	800451e <_svfiprintf_r+0x46>
 8004650:	4343      	muls	r3, r0
 8004652:	2101      	movs	r1, #1
 8004654:	189b      	adds	r3, r3, r2
 8004656:	0035      	movs	r5, r6
 8004658:	e7a6      	b.n	80045a8 <_svfiprintf_r+0xd0>
 800465a:	2301      	movs	r3, #1
 800465c:	425b      	negs	r3, r3
 800465e:	e7d0      	b.n	8004602 <_svfiprintf_r+0x12a>
 8004660:	2300      	movs	r3, #0
 8004662:	200a      	movs	r0, #10
 8004664:	001a      	movs	r2, r3
 8004666:	3501      	adds	r5, #1
 8004668:	6063      	str	r3, [r4, #4]
 800466a:	7829      	ldrb	r1, [r5, #0]
 800466c:	1c6e      	adds	r6, r5, #1
 800466e:	3930      	subs	r1, #48	; 0x30
 8004670:	2909      	cmp	r1, #9
 8004672:	d903      	bls.n	800467c <_svfiprintf_r+0x1a4>
 8004674:	2b00      	cmp	r3, #0
 8004676:	d0c5      	beq.n	8004604 <_svfiprintf_r+0x12c>
 8004678:	9209      	str	r2, [sp, #36]	; 0x24
 800467a:	e7c3      	b.n	8004604 <_svfiprintf_r+0x12c>
 800467c:	4342      	muls	r2, r0
 800467e:	2301      	movs	r3, #1
 8004680:	1852      	adds	r2, r2, r1
 8004682:	0035      	movs	r5, r6
 8004684:	e7f1      	b.n	800466a <_svfiprintf_r+0x192>
 8004686:	ab07      	add	r3, sp, #28
 8004688:	9300      	str	r3, [sp, #0]
 800468a:	003a      	movs	r2, r7
 800468c:	4b10      	ldr	r3, [pc, #64]	; (80046d0 <_svfiprintf_r+0x1f8>)
 800468e:	0021      	movs	r1, r4
 8004690:	9803      	ldr	r0, [sp, #12]
 8004692:	e000      	b.n	8004696 <_svfiprintf_r+0x1be>
 8004694:	bf00      	nop
 8004696:	9004      	str	r0, [sp, #16]
 8004698:	9b04      	ldr	r3, [sp, #16]
 800469a:	3301      	adds	r3, #1
 800469c:	d1d3      	bne.n	8004646 <_svfiprintf_r+0x16e>
 800469e:	89bb      	ldrh	r3, [r7, #12]
 80046a0:	980d      	ldr	r0, [sp, #52]	; 0x34
 80046a2:	065b      	lsls	r3, r3, #25
 80046a4:	d400      	bmi.n	80046a8 <_svfiprintf_r+0x1d0>
 80046a6:	e72e      	b.n	8004506 <_svfiprintf_r+0x2e>
 80046a8:	2001      	movs	r0, #1
 80046aa:	4240      	negs	r0, r0
 80046ac:	e72b      	b.n	8004506 <_svfiprintf_r+0x2e>
 80046ae:	ab07      	add	r3, sp, #28
 80046b0:	9300      	str	r3, [sp, #0]
 80046b2:	003a      	movs	r2, r7
 80046b4:	4b06      	ldr	r3, [pc, #24]	; (80046d0 <_svfiprintf_r+0x1f8>)
 80046b6:	0021      	movs	r1, r4
 80046b8:	9803      	ldr	r0, [sp, #12]
 80046ba:	f000 f9b7 	bl	8004a2c <_printf_i>
 80046be:	e7ea      	b.n	8004696 <_svfiprintf_r+0x1be>
 80046c0:	0800538a 	.word	0x0800538a
 80046c4:	08005390 	.word	0x08005390
 80046c8:	08005394 	.word	0x08005394
 80046cc:	00000000 	.word	0x00000000
 80046d0:	08004415 	.word	0x08004415

080046d4 <__sfputc_r>:
 80046d4:	6893      	ldr	r3, [r2, #8]
 80046d6:	b510      	push	{r4, lr}
 80046d8:	3b01      	subs	r3, #1
 80046da:	6093      	str	r3, [r2, #8]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	da04      	bge.n	80046ea <__sfputc_r+0x16>
 80046e0:	6994      	ldr	r4, [r2, #24]
 80046e2:	42a3      	cmp	r3, r4
 80046e4:	db07      	blt.n	80046f6 <__sfputc_r+0x22>
 80046e6:	290a      	cmp	r1, #10
 80046e8:	d005      	beq.n	80046f6 <__sfputc_r+0x22>
 80046ea:	6813      	ldr	r3, [r2, #0]
 80046ec:	1c58      	adds	r0, r3, #1
 80046ee:	6010      	str	r0, [r2, #0]
 80046f0:	7019      	strb	r1, [r3, #0]
 80046f2:	0008      	movs	r0, r1
 80046f4:	bd10      	pop	{r4, pc}
 80046f6:	f7ff faf7 	bl	8003ce8 <__swbuf_r>
 80046fa:	0001      	movs	r1, r0
 80046fc:	e7f9      	b.n	80046f2 <__sfputc_r+0x1e>

080046fe <__sfputs_r>:
 80046fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004700:	0006      	movs	r6, r0
 8004702:	000f      	movs	r7, r1
 8004704:	0014      	movs	r4, r2
 8004706:	18d5      	adds	r5, r2, r3
 8004708:	42ac      	cmp	r4, r5
 800470a:	d101      	bne.n	8004710 <__sfputs_r+0x12>
 800470c:	2000      	movs	r0, #0
 800470e:	e007      	b.n	8004720 <__sfputs_r+0x22>
 8004710:	7821      	ldrb	r1, [r4, #0]
 8004712:	003a      	movs	r2, r7
 8004714:	0030      	movs	r0, r6
 8004716:	f7ff ffdd 	bl	80046d4 <__sfputc_r>
 800471a:	3401      	adds	r4, #1
 800471c:	1c43      	adds	r3, r0, #1
 800471e:	d1f3      	bne.n	8004708 <__sfputs_r+0xa>
 8004720:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004724 <_vfiprintf_r>:
 8004724:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004726:	b0a1      	sub	sp, #132	; 0x84
 8004728:	9003      	str	r0, [sp, #12]
 800472a:	000f      	movs	r7, r1
 800472c:	0016      	movs	r6, r2
 800472e:	001d      	movs	r5, r3
 8004730:	2800      	cmp	r0, #0
 8004732:	d005      	beq.n	8004740 <_vfiprintf_r+0x1c>
 8004734:	6983      	ldr	r3, [r0, #24]
 8004736:	9305      	str	r3, [sp, #20]
 8004738:	2b00      	cmp	r3, #0
 800473a:	d101      	bne.n	8004740 <_vfiprintf_r+0x1c>
 800473c:	f7ff fc98 	bl	8004070 <__sinit>
 8004740:	4b7b      	ldr	r3, [pc, #492]	; (8004930 <_vfiprintf_r+0x20c>)
 8004742:	429f      	cmp	r7, r3
 8004744:	d15c      	bne.n	8004800 <_vfiprintf_r+0xdc>
 8004746:	9b03      	ldr	r3, [sp, #12]
 8004748:	685f      	ldr	r7, [r3, #4]
 800474a:	89bb      	ldrh	r3, [r7, #12]
 800474c:	071b      	lsls	r3, r3, #28
 800474e:	d563      	bpl.n	8004818 <_vfiprintf_r+0xf4>
 8004750:	693b      	ldr	r3, [r7, #16]
 8004752:	2b00      	cmp	r3, #0
 8004754:	d060      	beq.n	8004818 <_vfiprintf_r+0xf4>
 8004756:	2300      	movs	r3, #0
 8004758:	ac08      	add	r4, sp, #32
 800475a:	6163      	str	r3, [r4, #20]
 800475c:	3320      	adds	r3, #32
 800475e:	7663      	strb	r3, [r4, #25]
 8004760:	3310      	adds	r3, #16
 8004762:	76a3      	strb	r3, [r4, #26]
 8004764:	9507      	str	r5, [sp, #28]
 8004766:	0035      	movs	r5, r6
 8004768:	782b      	ldrb	r3, [r5, #0]
 800476a:	2b00      	cmp	r3, #0
 800476c:	d001      	beq.n	8004772 <_vfiprintf_r+0x4e>
 800476e:	2b25      	cmp	r3, #37	; 0x25
 8004770:	d15c      	bne.n	800482c <_vfiprintf_r+0x108>
 8004772:	1bab      	subs	r3, r5, r6
 8004774:	9305      	str	r3, [sp, #20]
 8004776:	d00c      	beq.n	8004792 <_vfiprintf_r+0x6e>
 8004778:	0032      	movs	r2, r6
 800477a:	0039      	movs	r1, r7
 800477c:	9803      	ldr	r0, [sp, #12]
 800477e:	f7ff ffbe 	bl	80046fe <__sfputs_r>
 8004782:	1c43      	adds	r3, r0, #1
 8004784:	d100      	bne.n	8004788 <_vfiprintf_r+0x64>
 8004786:	e0c4      	b.n	8004912 <_vfiprintf_r+0x1ee>
 8004788:	6962      	ldr	r2, [r4, #20]
 800478a:	9b05      	ldr	r3, [sp, #20]
 800478c:	4694      	mov	ip, r2
 800478e:	4463      	add	r3, ip
 8004790:	6163      	str	r3, [r4, #20]
 8004792:	782b      	ldrb	r3, [r5, #0]
 8004794:	2b00      	cmp	r3, #0
 8004796:	d100      	bne.n	800479a <_vfiprintf_r+0x76>
 8004798:	e0bb      	b.n	8004912 <_vfiprintf_r+0x1ee>
 800479a:	2201      	movs	r2, #1
 800479c:	2300      	movs	r3, #0
 800479e:	4252      	negs	r2, r2
 80047a0:	6062      	str	r2, [r4, #4]
 80047a2:	a904      	add	r1, sp, #16
 80047a4:	3254      	adds	r2, #84	; 0x54
 80047a6:	1852      	adds	r2, r2, r1
 80047a8:	1c6e      	adds	r6, r5, #1
 80047aa:	6023      	str	r3, [r4, #0]
 80047ac:	60e3      	str	r3, [r4, #12]
 80047ae:	60a3      	str	r3, [r4, #8]
 80047b0:	7013      	strb	r3, [r2, #0]
 80047b2:	65a3      	str	r3, [r4, #88]	; 0x58
 80047b4:	7831      	ldrb	r1, [r6, #0]
 80047b6:	2205      	movs	r2, #5
 80047b8:	485e      	ldr	r0, [pc, #376]	; (8004934 <_vfiprintf_r+0x210>)
 80047ba:	f000 fb3d 	bl	8004e38 <memchr>
 80047be:	1c75      	adds	r5, r6, #1
 80047c0:	2800      	cmp	r0, #0
 80047c2:	d135      	bne.n	8004830 <_vfiprintf_r+0x10c>
 80047c4:	6822      	ldr	r2, [r4, #0]
 80047c6:	06d3      	lsls	r3, r2, #27
 80047c8:	d504      	bpl.n	80047d4 <_vfiprintf_r+0xb0>
 80047ca:	2353      	movs	r3, #83	; 0x53
 80047cc:	a904      	add	r1, sp, #16
 80047ce:	185b      	adds	r3, r3, r1
 80047d0:	2120      	movs	r1, #32
 80047d2:	7019      	strb	r1, [r3, #0]
 80047d4:	0713      	lsls	r3, r2, #28
 80047d6:	d504      	bpl.n	80047e2 <_vfiprintf_r+0xbe>
 80047d8:	2353      	movs	r3, #83	; 0x53
 80047da:	a904      	add	r1, sp, #16
 80047dc:	185b      	adds	r3, r3, r1
 80047de:	212b      	movs	r1, #43	; 0x2b
 80047e0:	7019      	strb	r1, [r3, #0]
 80047e2:	7833      	ldrb	r3, [r6, #0]
 80047e4:	2b2a      	cmp	r3, #42	; 0x2a
 80047e6:	d02c      	beq.n	8004842 <_vfiprintf_r+0x11e>
 80047e8:	0035      	movs	r5, r6
 80047ea:	2100      	movs	r1, #0
 80047ec:	200a      	movs	r0, #10
 80047ee:	68e3      	ldr	r3, [r4, #12]
 80047f0:	782a      	ldrb	r2, [r5, #0]
 80047f2:	1c6e      	adds	r6, r5, #1
 80047f4:	3a30      	subs	r2, #48	; 0x30
 80047f6:	2a09      	cmp	r2, #9
 80047f8:	d964      	bls.n	80048c4 <_vfiprintf_r+0x1a0>
 80047fa:	2900      	cmp	r1, #0
 80047fc:	d02e      	beq.n	800485c <_vfiprintf_r+0x138>
 80047fe:	e026      	b.n	800484e <_vfiprintf_r+0x12a>
 8004800:	4b4d      	ldr	r3, [pc, #308]	; (8004938 <_vfiprintf_r+0x214>)
 8004802:	429f      	cmp	r7, r3
 8004804:	d102      	bne.n	800480c <_vfiprintf_r+0xe8>
 8004806:	9b03      	ldr	r3, [sp, #12]
 8004808:	689f      	ldr	r7, [r3, #8]
 800480a:	e79e      	b.n	800474a <_vfiprintf_r+0x26>
 800480c:	4b4b      	ldr	r3, [pc, #300]	; (800493c <_vfiprintf_r+0x218>)
 800480e:	429f      	cmp	r7, r3
 8004810:	d19b      	bne.n	800474a <_vfiprintf_r+0x26>
 8004812:	9b03      	ldr	r3, [sp, #12]
 8004814:	68df      	ldr	r7, [r3, #12]
 8004816:	e798      	b.n	800474a <_vfiprintf_r+0x26>
 8004818:	0039      	movs	r1, r7
 800481a:	9803      	ldr	r0, [sp, #12]
 800481c:	f7ff faba 	bl	8003d94 <__swsetup_r>
 8004820:	2800      	cmp	r0, #0
 8004822:	d098      	beq.n	8004756 <_vfiprintf_r+0x32>
 8004824:	2001      	movs	r0, #1
 8004826:	4240      	negs	r0, r0
 8004828:	b021      	add	sp, #132	; 0x84
 800482a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800482c:	3501      	adds	r5, #1
 800482e:	e79b      	b.n	8004768 <_vfiprintf_r+0x44>
 8004830:	4b40      	ldr	r3, [pc, #256]	; (8004934 <_vfiprintf_r+0x210>)
 8004832:	6822      	ldr	r2, [r4, #0]
 8004834:	1ac0      	subs	r0, r0, r3
 8004836:	2301      	movs	r3, #1
 8004838:	4083      	lsls	r3, r0
 800483a:	4313      	orrs	r3, r2
 800483c:	6023      	str	r3, [r4, #0]
 800483e:	002e      	movs	r6, r5
 8004840:	e7b8      	b.n	80047b4 <_vfiprintf_r+0x90>
 8004842:	9b07      	ldr	r3, [sp, #28]
 8004844:	1d19      	adds	r1, r3, #4
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	9107      	str	r1, [sp, #28]
 800484a:	2b00      	cmp	r3, #0
 800484c:	db01      	blt.n	8004852 <_vfiprintf_r+0x12e>
 800484e:	930b      	str	r3, [sp, #44]	; 0x2c
 8004850:	e004      	b.n	800485c <_vfiprintf_r+0x138>
 8004852:	425b      	negs	r3, r3
 8004854:	60e3      	str	r3, [r4, #12]
 8004856:	2302      	movs	r3, #2
 8004858:	4313      	orrs	r3, r2
 800485a:	6023      	str	r3, [r4, #0]
 800485c:	782b      	ldrb	r3, [r5, #0]
 800485e:	2b2e      	cmp	r3, #46	; 0x2e
 8004860:	d10a      	bne.n	8004878 <_vfiprintf_r+0x154>
 8004862:	786b      	ldrb	r3, [r5, #1]
 8004864:	2b2a      	cmp	r3, #42	; 0x2a
 8004866:	d135      	bne.n	80048d4 <_vfiprintf_r+0x1b0>
 8004868:	9b07      	ldr	r3, [sp, #28]
 800486a:	3502      	adds	r5, #2
 800486c:	1d1a      	adds	r2, r3, #4
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	9207      	str	r2, [sp, #28]
 8004872:	2b00      	cmp	r3, #0
 8004874:	db2b      	blt.n	80048ce <_vfiprintf_r+0x1aa>
 8004876:	9309      	str	r3, [sp, #36]	; 0x24
 8004878:	4e31      	ldr	r6, [pc, #196]	; (8004940 <_vfiprintf_r+0x21c>)
 800487a:	7829      	ldrb	r1, [r5, #0]
 800487c:	2203      	movs	r2, #3
 800487e:	0030      	movs	r0, r6
 8004880:	f000 fada 	bl	8004e38 <memchr>
 8004884:	2800      	cmp	r0, #0
 8004886:	d006      	beq.n	8004896 <_vfiprintf_r+0x172>
 8004888:	2340      	movs	r3, #64	; 0x40
 800488a:	1b80      	subs	r0, r0, r6
 800488c:	4083      	lsls	r3, r0
 800488e:	6822      	ldr	r2, [r4, #0]
 8004890:	3501      	adds	r5, #1
 8004892:	4313      	orrs	r3, r2
 8004894:	6023      	str	r3, [r4, #0]
 8004896:	7829      	ldrb	r1, [r5, #0]
 8004898:	2206      	movs	r2, #6
 800489a:	482a      	ldr	r0, [pc, #168]	; (8004944 <_vfiprintf_r+0x220>)
 800489c:	1c6e      	adds	r6, r5, #1
 800489e:	7621      	strb	r1, [r4, #24]
 80048a0:	f000 faca 	bl	8004e38 <memchr>
 80048a4:	2800      	cmp	r0, #0
 80048a6:	d03a      	beq.n	800491e <_vfiprintf_r+0x1fa>
 80048a8:	4b27      	ldr	r3, [pc, #156]	; (8004948 <_vfiprintf_r+0x224>)
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d125      	bne.n	80048fa <_vfiprintf_r+0x1d6>
 80048ae:	2207      	movs	r2, #7
 80048b0:	9b07      	ldr	r3, [sp, #28]
 80048b2:	3307      	adds	r3, #7
 80048b4:	4393      	bics	r3, r2
 80048b6:	3308      	adds	r3, #8
 80048b8:	9307      	str	r3, [sp, #28]
 80048ba:	6963      	ldr	r3, [r4, #20]
 80048bc:	9a04      	ldr	r2, [sp, #16]
 80048be:	189b      	adds	r3, r3, r2
 80048c0:	6163      	str	r3, [r4, #20]
 80048c2:	e750      	b.n	8004766 <_vfiprintf_r+0x42>
 80048c4:	4343      	muls	r3, r0
 80048c6:	2101      	movs	r1, #1
 80048c8:	189b      	adds	r3, r3, r2
 80048ca:	0035      	movs	r5, r6
 80048cc:	e790      	b.n	80047f0 <_vfiprintf_r+0xcc>
 80048ce:	2301      	movs	r3, #1
 80048d0:	425b      	negs	r3, r3
 80048d2:	e7d0      	b.n	8004876 <_vfiprintf_r+0x152>
 80048d4:	2300      	movs	r3, #0
 80048d6:	200a      	movs	r0, #10
 80048d8:	001a      	movs	r2, r3
 80048da:	3501      	adds	r5, #1
 80048dc:	6063      	str	r3, [r4, #4]
 80048de:	7829      	ldrb	r1, [r5, #0]
 80048e0:	1c6e      	adds	r6, r5, #1
 80048e2:	3930      	subs	r1, #48	; 0x30
 80048e4:	2909      	cmp	r1, #9
 80048e6:	d903      	bls.n	80048f0 <_vfiprintf_r+0x1cc>
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d0c5      	beq.n	8004878 <_vfiprintf_r+0x154>
 80048ec:	9209      	str	r2, [sp, #36]	; 0x24
 80048ee:	e7c3      	b.n	8004878 <_vfiprintf_r+0x154>
 80048f0:	4342      	muls	r2, r0
 80048f2:	2301      	movs	r3, #1
 80048f4:	1852      	adds	r2, r2, r1
 80048f6:	0035      	movs	r5, r6
 80048f8:	e7f1      	b.n	80048de <_vfiprintf_r+0x1ba>
 80048fa:	ab07      	add	r3, sp, #28
 80048fc:	9300      	str	r3, [sp, #0]
 80048fe:	003a      	movs	r2, r7
 8004900:	4b12      	ldr	r3, [pc, #72]	; (800494c <_vfiprintf_r+0x228>)
 8004902:	0021      	movs	r1, r4
 8004904:	9803      	ldr	r0, [sp, #12]
 8004906:	e000      	b.n	800490a <_vfiprintf_r+0x1e6>
 8004908:	bf00      	nop
 800490a:	9004      	str	r0, [sp, #16]
 800490c:	9b04      	ldr	r3, [sp, #16]
 800490e:	3301      	adds	r3, #1
 8004910:	d1d3      	bne.n	80048ba <_vfiprintf_r+0x196>
 8004912:	89bb      	ldrh	r3, [r7, #12]
 8004914:	065b      	lsls	r3, r3, #25
 8004916:	d500      	bpl.n	800491a <_vfiprintf_r+0x1f6>
 8004918:	e784      	b.n	8004824 <_vfiprintf_r+0x100>
 800491a:	980d      	ldr	r0, [sp, #52]	; 0x34
 800491c:	e784      	b.n	8004828 <_vfiprintf_r+0x104>
 800491e:	ab07      	add	r3, sp, #28
 8004920:	9300      	str	r3, [sp, #0]
 8004922:	003a      	movs	r2, r7
 8004924:	4b09      	ldr	r3, [pc, #36]	; (800494c <_vfiprintf_r+0x228>)
 8004926:	0021      	movs	r1, r4
 8004928:	9803      	ldr	r0, [sp, #12]
 800492a:	f000 f87f 	bl	8004a2c <_printf_i>
 800492e:	e7ec      	b.n	800490a <_vfiprintf_r+0x1e6>
 8004930:	08005340 	.word	0x08005340
 8004934:	0800538a 	.word	0x0800538a
 8004938:	08005360 	.word	0x08005360
 800493c:	08005320 	.word	0x08005320
 8004940:	08005390 	.word	0x08005390
 8004944:	08005394 	.word	0x08005394
 8004948:	00000000 	.word	0x00000000
 800494c:	080046ff 	.word	0x080046ff

08004950 <_printf_common>:
 8004950:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004952:	0015      	movs	r5, r2
 8004954:	9301      	str	r3, [sp, #4]
 8004956:	688a      	ldr	r2, [r1, #8]
 8004958:	690b      	ldr	r3, [r1, #16]
 800495a:	9000      	str	r0, [sp, #0]
 800495c:	000c      	movs	r4, r1
 800495e:	4293      	cmp	r3, r2
 8004960:	da00      	bge.n	8004964 <_printf_common+0x14>
 8004962:	0013      	movs	r3, r2
 8004964:	0022      	movs	r2, r4
 8004966:	602b      	str	r3, [r5, #0]
 8004968:	3243      	adds	r2, #67	; 0x43
 800496a:	7812      	ldrb	r2, [r2, #0]
 800496c:	2a00      	cmp	r2, #0
 800496e:	d001      	beq.n	8004974 <_printf_common+0x24>
 8004970:	3301      	adds	r3, #1
 8004972:	602b      	str	r3, [r5, #0]
 8004974:	6823      	ldr	r3, [r4, #0]
 8004976:	069b      	lsls	r3, r3, #26
 8004978:	d502      	bpl.n	8004980 <_printf_common+0x30>
 800497a:	682b      	ldr	r3, [r5, #0]
 800497c:	3302      	adds	r3, #2
 800497e:	602b      	str	r3, [r5, #0]
 8004980:	2706      	movs	r7, #6
 8004982:	6823      	ldr	r3, [r4, #0]
 8004984:	401f      	ands	r7, r3
 8004986:	d027      	beq.n	80049d8 <_printf_common+0x88>
 8004988:	0023      	movs	r3, r4
 800498a:	3343      	adds	r3, #67	; 0x43
 800498c:	781b      	ldrb	r3, [r3, #0]
 800498e:	1e5a      	subs	r2, r3, #1
 8004990:	4193      	sbcs	r3, r2
 8004992:	6822      	ldr	r2, [r4, #0]
 8004994:	0692      	lsls	r2, r2, #26
 8004996:	d430      	bmi.n	80049fa <_printf_common+0xaa>
 8004998:	0022      	movs	r2, r4
 800499a:	9901      	ldr	r1, [sp, #4]
 800499c:	3243      	adds	r2, #67	; 0x43
 800499e:	9800      	ldr	r0, [sp, #0]
 80049a0:	9e08      	ldr	r6, [sp, #32]
 80049a2:	47b0      	blx	r6
 80049a4:	1c43      	adds	r3, r0, #1
 80049a6:	d025      	beq.n	80049f4 <_printf_common+0xa4>
 80049a8:	2306      	movs	r3, #6
 80049aa:	6820      	ldr	r0, [r4, #0]
 80049ac:	682a      	ldr	r2, [r5, #0]
 80049ae:	68e1      	ldr	r1, [r4, #12]
 80049b0:	4003      	ands	r3, r0
 80049b2:	2500      	movs	r5, #0
 80049b4:	2b04      	cmp	r3, #4
 80049b6:	d103      	bne.n	80049c0 <_printf_common+0x70>
 80049b8:	1a8d      	subs	r5, r1, r2
 80049ba:	43eb      	mvns	r3, r5
 80049bc:	17db      	asrs	r3, r3, #31
 80049be:	401d      	ands	r5, r3
 80049c0:	68a3      	ldr	r3, [r4, #8]
 80049c2:	6922      	ldr	r2, [r4, #16]
 80049c4:	4293      	cmp	r3, r2
 80049c6:	dd01      	ble.n	80049cc <_printf_common+0x7c>
 80049c8:	1a9b      	subs	r3, r3, r2
 80049ca:	18ed      	adds	r5, r5, r3
 80049cc:	2700      	movs	r7, #0
 80049ce:	42bd      	cmp	r5, r7
 80049d0:	d120      	bne.n	8004a14 <_printf_common+0xc4>
 80049d2:	2000      	movs	r0, #0
 80049d4:	e010      	b.n	80049f8 <_printf_common+0xa8>
 80049d6:	3701      	adds	r7, #1
 80049d8:	68e3      	ldr	r3, [r4, #12]
 80049da:	682a      	ldr	r2, [r5, #0]
 80049dc:	1a9b      	subs	r3, r3, r2
 80049de:	42bb      	cmp	r3, r7
 80049e0:	ddd2      	ble.n	8004988 <_printf_common+0x38>
 80049e2:	0022      	movs	r2, r4
 80049e4:	2301      	movs	r3, #1
 80049e6:	3219      	adds	r2, #25
 80049e8:	9901      	ldr	r1, [sp, #4]
 80049ea:	9800      	ldr	r0, [sp, #0]
 80049ec:	9e08      	ldr	r6, [sp, #32]
 80049ee:	47b0      	blx	r6
 80049f0:	1c43      	adds	r3, r0, #1
 80049f2:	d1f0      	bne.n	80049d6 <_printf_common+0x86>
 80049f4:	2001      	movs	r0, #1
 80049f6:	4240      	negs	r0, r0
 80049f8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80049fa:	2030      	movs	r0, #48	; 0x30
 80049fc:	18e1      	adds	r1, r4, r3
 80049fe:	3143      	adds	r1, #67	; 0x43
 8004a00:	7008      	strb	r0, [r1, #0]
 8004a02:	0021      	movs	r1, r4
 8004a04:	1c5a      	adds	r2, r3, #1
 8004a06:	3145      	adds	r1, #69	; 0x45
 8004a08:	7809      	ldrb	r1, [r1, #0]
 8004a0a:	18a2      	adds	r2, r4, r2
 8004a0c:	3243      	adds	r2, #67	; 0x43
 8004a0e:	3302      	adds	r3, #2
 8004a10:	7011      	strb	r1, [r2, #0]
 8004a12:	e7c1      	b.n	8004998 <_printf_common+0x48>
 8004a14:	0022      	movs	r2, r4
 8004a16:	2301      	movs	r3, #1
 8004a18:	321a      	adds	r2, #26
 8004a1a:	9901      	ldr	r1, [sp, #4]
 8004a1c:	9800      	ldr	r0, [sp, #0]
 8004a1e:	9e08      	ldr	r6, [sp, #32]
 8004a20:	47b0      	blx	r6
 8004a22:	1c43      	adds	r3, r0, #1
 8004a24:	d0e6      	beq.n	80049f4 <_printf_common+0xa4>
 8004a26:	3701      	adds	r7, #1
 8004a28:	e7d1      	b.n	80049ce <_printf_common+0x7e>
	...

08004a2c <_printf_i>:
 8004a2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004a2e:	b089      	sub	sp, #36	; 0x24
 8004a30:	9204      	str	r2, [sp, #16]
 8004a32:	000a      	movs	r2, r1
 8004a34:	3243      	adds	r2, #67	; 0x43
 8004a36:	9305      	str	r3, [sp, #20]
 8004a38:	9003      	str	r0, [sp, #12]
 8004a3a:	9202      	str	r2, [sp, #8]
 8004a3c:	7e0a      	ldrb	r2, [r1, #24]
 8004a3e:	000c      	movs	r4, r1
 8004a40:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004a42:	2a6e      	cmp	r2, #110	; 0x6e
 8004a44:	d100      	bne.n	8004a48 <_printf_i+0x1c>
 8004a46:	e086      	b.n	8004b56 <_printf_i+0x12a>
 8004a48:	d81f      	bhi.n	8004a8a <_printf_i+0x5e>
 8004a4a:	2a63      	cmp	r2, #99	; 0x63
 8004a4c:	d033      	beq.n	8004ab6 <_printf_i+0x8a>
 8004a4e:	d808      	bhi.n	8004a62 <_printf_i+0x36>
 8004a50:	2a00      	cmp	r2, #0
 8004a52:	d100      	bne.n	8004a56 <_printf_i+0x2a>
 8004a54:	e08c      	b.n	8004b70 <_printf_i+0x144>
 8004a56:	2a58      	cmp	r2, #88	; 0x58
 8004a58:	d04d      	beq.n	8004af6 <_printf_i+0xca>
 8004a5a:	0025      	movs	r5, r4
 8004a5c:	3542      	adds	r5, #66	; 0x42
 8004a5e:	702a      	strb	r2, [r5, #0]
 8004a60:	e030      	b.n	8004ac4 <_printf_i+0x98>
 8004a62:	2a64      	cmp	r2, #100	; 0x64
 8004a64:	d001      	beq.n	8004a6a <_printf_i+0x3e>
 8004a66:	2a69      	cmp	r2, #105	; 0x69
 8004a68:	d1f7      	bne.n	8004a5a <_printf_i+0x2e>
 8004a6a:	6819      	ldr	r1, [r3, #0]
 8004a6c:	6825      	ldr	r5, [r4, #0]
 8004a6e:	1d0a      	adds	r2, r1, #4
 8004a70:	0628      	lsls	r0, r5, #24
 8004a72:	d529      	bpl.n	8004ac8 <_printf_i+0x9c>
 8004a74:	6808      	ldr	r0, [r1, #0]
 8004a76:	601a      	str	r2, [r3, #0]
 8004a78:	2800      	cmp	r0, #0
 8004a7a:	da03      	bge.n	8004a84 <_printf_i+0x58>
 8004a7c:	232d      	movs	r3, #45	; 0x2d
 8004a7e:	9a02      	ldr	r2, [sp, #8]
 8004a80:	4240      	negs	r0, r0
 8004a82:	7013      	strb	r3, [r2, #0]
 8004a84:	4e6b      	ldr	r6, [pc, #428]	; (8004c34 <_printf_i+0x208>)
 8004a86:	270a      	movs	r7, #10
 8004a88:	e04f      	b.n	8004b2a <_printf_i+0xfe>
 8004a8a:	2a73      	cmp	r2, #115	; 0x73
 8004a8c:	d074      	beq.n	8004b78 <_printf_i+0x14c>
 8004a8e:	d808      	bhi.n	8004aa2 <_printf_i+0x76>
 8004a90:	2a6f      	cmp	r2, #111	; 0x6f
 8004a92:	d01f      	beq.n	8004ad4 <_printf_i+0xa8>
 8004a94:	2a70      	cmp	r2, #112	; 0x70
 8004a96:	d1e0      	bne.n	8004a5a <_printf_i+0x2e>
 8004a98:	2220      	movs	r2, #32
 8004a9a:	6809      	ldr	r1, [r1, #0]
 8004a9c:	430a      	orrs	r2, r1
 8004a9e:	6022      	str	r2, [r4, #0]
 8004aa0:	e003      	b.n	8004aaa <_printf_i+0x7e>
 8004aa2:	2a75      	cmp	r2, #117	; 0x75
 8004aa4:	d016      	beq.n	8004ad4 <_printf_i+0xa8>
 8004aa6:	2a78      	cmp	r2, #120	; 0x78
 8004aa8:	d1d7      	bne.n	8004a5a <_printf_i+0x2e>
 8004aaa:	0022      	movs	r2, r4
 8004aac:	2178      	movs	r1, #120	; 0x78
 8004aae:	3245      	adds	r2, #69	; 0x45
 8004ab0:	7011      	strb	r1, [r2, #0]
 8004ab2:	4e61      	ldr	r6, [pc, #388]	; (8004c38 <_printf_i+0x20c>)
 8004ab4:	e022      	b.n	8004afc <_printf_i+0xd0>
 8004ab6:	0025      	movs	r5, r4
 8004ab8:	681a      	ldr	r2, [r3, #0]
 8004aba:	3542      	adds	r5, #66	; 0x42
 8004abc:	1d11      	adds	r1, r2, #4
 8004abe:	6019      	str	r1, [r3, #0]
 8004ac0:	6813      	ldr	r3, [r2, #0]
 8004ac2:	702b      	strb	r3, [r5, #0]
 8004ac4:	2301      	movs	r3, #1
 8004ac6:	e065      	b.n	8004b94 <_printf_i+0x168>
 8004ac8:	6808      	ldr	r0, [r1, #0]
 8004aca:	601a      	str	r2, [r3, #0]
 8004acc:	0669      	lsls	r1, r5, #25
 8004ace:	d5d3      	bpl.n	8004a78 <_printf_i+0x4c>
 8004ad0:	b200      	sxth	r0, r0
 8004ad2:	e7d1      	b.n	8004a78 <_printf_i+0x4c>
 8004ad4:	6819      	ldr	r1, [r3, #0]
 8004ad6:	6825      	ldr	r5, [r4, #0]
 8004ad8:	1d08      	adds	r0, r1, #4
 8004ada:	6018      	str	r0, [r3, #0]
 8004adc:	6808      	ldr	r0, [r1, #0]
 8004ade:	062e      	lsls	r6, r5, #24
 8004ae0:	d505      	bpl.n	8004aee <_printf_i+0xc2>
 8004ae2:	4e54      	ldr	r6, [pc, #336]	; (8004c34 <_printf_i+0x208>)
 8004ae4:	2708      	movs	r7, #8
 8004ae6:	2a6f      	cmp	r2, #111	; 0x6f
 8004ae8:	d01b      	beq.n	8004b22 <_printf_i+0xf6>
 8004aea:	270a      	movs	r7, #10
 8004aec:	e019      	b.n	8004b22 <_printf_i+0xf6>
 8004aee:	066d      	lsls	r5, r5, #25
 8004af0:	d5f7      	bpl.n	8004ae2 <_printf_i+0xb6>
 8004af2:	b280      	uxth	r0, r0
 8004af4:	e7f5      	b.n	8004ae2 <_printf_i+0xb6>
 8004af6:	3145      	adds	r1, #69	; 0x45
 8004af8:	4e4e      	ldr	r6, [pc, #312]	; (8004c34 <_printf_i+0x208>)
 8004afa:	700a      	strb	r2, [r1, #0]
 8004afc:	6818      	ldr	r0, [r3, #0]
 8004afe:	6822      	ldr	r2, [r4, #0]
 8004b00:	1d01      	adds	r1, r0, #4
 8004b02:	6800      	ldr	r0, [r0, #0]
 8004b04:	6019      	str	r1, [r3, #0]
 8004b06:	0615      	lsls	r5, r2, #24
 8004b08:	d521      	bpl.n	8004b4e <_printf_i+0x122>
 8004b0a:	07d3      	lsls	r3, r2, #31
 8004b0c:	d502      	bpl.n	8004b14 <_printf_i+0xe8>
 8004b0e:	2320      	movs	r3, #32
 8004b10:	431a      	orrs	r2, r3
 8004b12:	6022      	str	r2, [r4, #0]
 8004b14:	2710      	movs	r7, #16
 8004b16:	2800      	cmp	r0, #0
 8004b18:	d103      	bne.n	8004b22 <_printf_i+0xf6>
 8004b1a:	2320      	movs	r3, #32
 8004b1c:	6822      	ldr	r2, [r4, #0]
 8004b1e:	439a      	bics	r2, r3
 8004b20:	6022      	str	r2, [r4, #0]
 8004b22:	0023      	movs	r3, r4
 8004b24:	2200      	movs	r2, #0
 8004b26:	3343      	adds	r3, #67	; 0x43
 8004b28:	701a      	strb	r2, [r3, #0]
 8004b2a:	6863      	ldr	r3, [r4, #4]
 8004b2c:	60a3      	str	r3, [r4, #8]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	db58      	blt.n	8004be4 <_printf_i+0x1b8>
 8004b32:	2204      	movs	r2, #4
 8004b34:	6821      	ldr	r1, [r4, #0]
 8004b36:	4391      	bics	r1, r2
 8004b38:	6021      	str	r1, [r4, #0]
 8004b3a:	2800      	cmp	r0, #0
 8004b3c:	d154      	bne.n	8004be8 <_printf_i+0x1bc>
 8004b3e:	9d02      	ldr	r5, [sp, #8]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d05a      	beq.n	8004bfa <_printf_i+0x1ce>
 8004b44:	0025      	movs	r5, r4
 8004b46:	7833      	ldrb	r3, [r6, #0]
 8004b48:	3542      	adds	r5, #66	; 0x42
 8004b4a:	702b      	strb	r3, [r5, #0]
 8004b4c:	e055      	b.n	8004bfa <_printf_i+0x1ce>
 8004b4e:	0655      	lsls	r5, r2, #25
 8004b50:	d5db      	bpl.n	8004b0a <_printf_i+0xde>
 8004b52:	b280      	uxth	r0, r0
 8004b54:	e7d9      	b.n	8004b0a <_printf_i+0xde>
 8004b56:	681a      	ldr	r2, [r3, #0]
 8004b58:	680d      	ldr	r5, [r1, #0]
 8004b5a:	1d10      	adds	r0, r2, #4
 8004b5c:	6949      	ldr	r1, [r1, #20]
 8004b5e:	6018      	str	r0, [r3, #0]
 8004b60:	6813      	ldr	r3, [r2, #0]
 8004b62:	062e      	lsls	r6, r5, #24
 8004b64:	d501      	bpl.n	8004b6a <_printf_i+0x13e>
 8004b66:	6019      	str	r1, [r3, #0]
 8004b68:	e002      	b.n	8004b70 <_printf_i+0x144>
 8004b6a:	066d      	lsls	r5, r5, #25
 8004b6c:	d5fb      	bpl.n	8004b66 <_printf_i+0x13a>
 8004b6e:	8019      	strh	r1, [r3, #0]
 8004b70:	2300      	movs	r3, #0
 8004b72:	9d02      	ldr	r5, [sp, #8]
 8004b74:	6123      	str	r3, [r4, #16]
 8004b76:	e04f      	b.n	8004c18 <_printf_i+0x1ec>
 8004b78:	681a      	ldr	r2, [r3, #0]
 8004b7a:	1d11      	adds	r1, r2, #4
 8004b7c:	6019      	str	r1, [r3, #0]
 8004b7e:	6815      	ldr	r5, [r2, #0]
 8004b80:	2100      	movs	r1, #0
 8004b82:	6862      	ldr	r2, [r4, #4]
 8004b84:	0028      	movs	r0, r5
 8004b86:	f000 f957 	bl	8004e38 <memchr>
 8004b8a:	2800      	cmp	r0, #0
 8004b8c:	d001      	beq.n	8004b92 <_printf_i+0x166>
 8004b8e:	1b40      	subs	r0, r0, r5
 8004b90:	6060      	str	r0, [r4, #4]
 8004b92:	6863      	ldr	r3, [r4, #4]
 8004b94:	6123      	str	r3, [r4, #16]
 8004b96:	2300      	movs	r3, #0
 8004b98:	9a02      	ldr	r2, [sp, #8]
 8004b9a:	7013      	strb	r3, [r2, #0]
 8004b9c:	e03c      	b.n	8004c18 <_printf_i+0x1ec>
 8004b9e:	6923      	ldr	r3, [r4, #16]
 8004ba0:	002a      	movs	r2, r5
 8004ba2:	9904      	ldr	r1, [sp, #16]
 8004ba4:	9803      	ldr	r0, [sp, #12]
 8004ba6:	9d05      	ldr	r5, [sp, #20]
 8004ba8:	47a8      	blx	r5
 8004baa:	1c43      	adds	r3, r0, #1
 8004bac:	d03e      	beq.n	8004c2c <_printf_i+0x200>
 8004bae:	6823      	ldr	r3, [r4, #0]
 8004bb0:	079b      	lsls	r3, r3, #30
 8004bb2:	d415      	bmi.n	8004be0 <_printf_i+0x1b4>
 8004bb4:	9b07      	ldr	r3, [sp, #28]
 8004bb6:	68e0      	ldr	r0, [r4, #12]
 8004bb8:	4298      	cmp	r0, r3
 8004bba:	da39      	bge.n	8004c30 <_printf_i+0x204>
 8004bbc:	0018      	movs	r0, r3
 8004bbe:	e037      	b.n	8004c30 <_printf_i+0x204>
 8004bc0:	0022      	movs	r2, r4
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	3219      	adds	r2, #25
 8004bc6:	9904      	ldr	r1, [sp, #16]
 8004bc8:	9803      	ldr	r0, [sp, #12]
 8004bca:	9e05      	ldr	r6, [sp, #20]
 8004bcc:	47b0      	blx	r6
 8004bce:	1c43      	adds	r3, r0, #1
 8004bd0:	d02c      	beq.n	8004c2c <_printf_i+0x200>
 8004bd2:	3501      	adds	r5, #1
 8004bd4:	68e3      	ldr	r3, [r4, #12]
 8004bd6:	9a07      	ldr	r2, [sp, #28]
 8004bd8:	1a9b      	subs	r3, r3, r2
 8004bda:	42ab      	cmp	r3, r5
 8004bdc:	dcf0      	bgt.n	8004bc0 <_printf_i+0x194>
 8004bde:	e7e9      	b.n	8004bb4 <_printf_i+0x188>
 8004be0:	2500      	movs	r5, #0
 8004be2:	e7f7      	b.n	8004bd4 <_printf_i+0x1a8>
 8004be4:	2800      	cmp	r0, #0
 8004be6:	d0ad      	beq.n	8004b44 <_printf_i+0x118>
 8004be8:	9d02      	ldr	r5, [sp, #8]
 8004bea:	0039      	movs	r1, r7
 8004bec:	f7fb fb1a 	bl	8000224 <__aeabi_uidivmod>
 8004bf0:	5c73      	ldrb	r3, [r6, r1]
 8004bf2:	3d01      	subs	r5, #1
 8004bf4:	702b      	strb	r3, [r5, #0]
 8004bf6:	2800      	cmp	r0, #0
 8004bf8:	d1f7      	bne.n	8004bea <_printf_i+0x1be>
 8004bfa:	2f08      	cmp	r7, #8
 8004bfc:	d109      	bne.n	8004c12 <_printf_i+0x1e6>
 8004bfe:	6823      	ldr	r3, [r4, #0]
 8004c00:	07db      	lsls	r3, r3, #31
 8004c02:	d506      	bpl.n	8004c12 <_printf_i+0x1e6>
 8004c04:	6863      	ldr	r3, [r4, #4]
 8004c06:	6922      	ldr	r2, [r4, #16]
 8004c08:	4293      	cmp	r3, r2
 8004c0a:	dc02      	bgt.n	8004c12 <_printf_i+0x1e6>
 8004c0c:	2330      	movs	r3, #48	; 0x30
 8004c0e:	3d01      	subs	r5, #1
 8004c10:	702b      	strb	r3, [r5, #0]
 8004c12:	9b02      	ldr	r3, [sp, #8]
 8004c14:	1b5b      	subs	r3, r3, r5
 8004c16:	6123      	str	r3, [r4, #16]
 8004c18:	9b05      	ldr	r3, [sp, #20]
 8004c1a:	aa07      	add	r2, sp, #28
 8004c1c:	9300      	str	r3, [sp, #0]
 8004c1e:	0021      	movs	r1, r4
 8004c20:	9b04      	ldr	r3, [sp, #16]
 8004c22:	9803      	ldr	r0, [sp, #12]
 8004c24:	f7ff fe94 	bl	8004950 <_printf_common>
 8004c28:	1c43      	adds	r3, r0, #1
 8004c2a:	d1b8      	bne.n	8004b9e <_printf_i+0x172>
 8004c2c:	2001      	movs	r0, #1
 8004c2e:	4240      	negs	r0, r0
 8004c30:	b009      	add	sp, #36	; 0x24
 8004c32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c34:	0800539b 	.word	0x0800539b
 8004c38:	080053ac 	.word	0x080053ac

08004c3c <_putc_r>:
 8004c3c:	b570      	push	{r4, r5, r6, lr}
 8004c3e:	0006      	movs	r6, r0
 8004c40:	000d      	movs	r5, r1
 8004c42:	0014      	movs	r4, r2
 8004c44:	2800      	cmp	r0, #0
 8004c46:	d004      	beq.n	8004c52 <_putc_r+0x16>
 8004c48:	6983      	ldr	r3, [r0, #24]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d101      	bne.n	8004c52 <_putc_r+0x16>
 8004c4e:	f7ff fa0f 	bl	8004070 <__sinit>
 8004c52:	4b12      	ldr	r3, [pc, #72]	; (8004c9c <_putc_r+0x60>)
 8004c54:	429c      	cmp	r4, r3
 8004c56:	d111      	bne.n	8004c7c <_putc_r+0x40>
 8004c58:	6874      	ldr	r4, [r6, #4]
 8004c5a:	68a3      	ldr	r3, [r4, #8]
 8004c5c:	3b01      	subs	r3, #1
 8004c5e:	60a3      	str	r3, [r4, #8]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	da05      	bge.n	8004c70 <_putc_r+0x34>
 8004c64:	69a2      	ldr	r2, [r4, #24]
 8004c66:	4293      	cmp	r3, r2
 8004c68:	db12      	blt.n	8004c90 <_putc_r+0x54>
 8004c6a:	b2eb      	uxtb	r3, r5
 8004c6c:	2b0a      	cmp	r3, #10
 8004c6e:	d00f      	beq.n	8004c90 <_putc_r+0x54>
 8004c70:	6823      	ldr	r3, [r4, #0]
 8004c72:	b2e8      	uxtb	r0, r5
 8004c74:	1c5a      	adds	r2, r3, #1
 8004c76:	6022      	str	r2, [r4, #0]
 8004c78:	701d      	strb	r5, [r3, #0]
 8004c7a:	bd70      	pop	{r4, r5, r6, pc}
 8004c7c:	4b08      	ldr	r3, [pc, #32]	; (8004ca0 <_putc_r+0x64>)
 8004c7e:	429c      	cmp	r4, r3
 8004c80:	d101      	bne.n	8004c86 <_putc_r+0x4a>
 8004c82:	68b4      	ldr	r4, [r6, #8]
 8004c84:	e7e9      	b.n	8004c5a <_putc_r+0x1e>
 8004c86:	4b07      	ldr	r3, [pc, #28]	; (8004ca4 <_putc_r+0x68>)
 8004c88:	429c      	cmp	r4, r3
 8004c8a:	d1e6      	bne.n	8004c5a <_putc_r+0x1e>
 8004c8c:	68f4      	ldr	r4, [r6, #12]
 8004c8e:	e7e4      	b.n	8004c5a <_putc_r+0x1e>
 8004c90:	0022      	movs	r2, r4
 8004c92:	0029      	movs	r1, r5
 8004c94:	0030      	movs	r0, r6
 8004c96:	f7ff f827 	bl	8003ce8 <__swbuf_r>
 8004c9a:	e7ee      	b.n	8004c7a <_putc_r+0x3e>
 8004c9c:	08005340 	.word	0x08005340
 8004ca0:	08005360 	.word	0x08005360
 8004ca4:	08005320 	.word	0x08005320

08004ca8 <_sbrk_r>:
 8004ca8:	2300      	movs	r3, #0
 8004caa:	b570      	push	{r4, r5, r6, lr}
 8004cac:	4c06      	ldr	r4, [pc, #24]	; (8004cc8 <_sbrk_r+0x20>)
 8004cae:	0005      	movs	r5, r0
 8004cb0:	0008      	movs	r0, r1
 8004cb2:	6023      	str	r3, [r4, #0]
 8004cb4:	f7fc fd4e 	bl	8001754 <_sbrk>
 8004cb8:	1c43      	adds	r3, r0, #1
 8004cba:	d103      	bne.n	8004cc4 <_sbrk_r+0x1c>
 8004cbc:	6823      	ldr	r3, [r4, #0]
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d000      	beq.n	8004cc4 <_sbrk_r+0x1c>
 8004cc2:	602b      	str	r3, [r5, #0]
 8004cc4:	bd70      	pop	{r4, r5, r6, pc}
 8004cc6:	46c0      	nop			; (mov r8, r8)
 8004cc8:	20000460 	.word	0x20000460

08004ccc <__sread>:
 8004ccc:	b570      	push	{r4, r5, r6, lr}
 8004cce:	000c      	movs	r4, r1
 8004cd0:	250e      	movs	r5, #14
 8004cd2:	5f49      	ldrsh	r1, [r1, r5]
 8004cd4:	f000 f900 	bl	8004ed8 <_read_r>
 8004cd8:	2800      	cmp	r0, #0
 8004cda:	db03      	blt.n	8004ce4 <__sread+0x18>
 8004cdc:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004cde:	181b      	adds	r3, r3, r0
 8004ce0:	6563      	str	r3, [r4, #84]	; 0x54
 8004ce2:	bd70      	pop	{r4, r5, r6, pc}
 8004ce4:	89a3      	ldrh	r3, [r4, #12]
 8004ce6:	4a02      	ldr	r2, [pc, #8]	; (8004cf0 <__sread+0x24>)
 8004ce8:	4013      	ands	r3, r2
 8004cea:	81a3      	strh	r3, [r4, #12]
 8004cec:	e7f9      	b.n	8004ce2 <__sread+0x16>
 8004cee:	46c0      	nop			; (mov r8, r8)
 8004cf0:	ffffefff 	.word	0xffffefff

08004cf4 <__swrite>:
 8004cf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cf6:	001f      	movs	r7, r3
 8004cf8:	898b      	ldrh	r3, [r1, #12]
 8004cfa:	0005      	movs	r5, r0
 8004cfc:	000c      	movs	r4, r1
 8004cfe:	0016      	movs	r6, r2
 8004d00:	05db      	lsls	r3, r3, #23
 8004d02:	d505      	bpl.n	8004d10 <__swrite+0x1c>
 8004d04:	230e      	movs	r3, #14
 8004d06:	5ec9      	ldrsh	r1, [r1, r3]
 8004d08:	2200      	movs	r2, #0
 8004d0a:	2302      	movs	r3, #2
 8004d0c:	f000 f880 	bl	8004e10 <_lseek_r>
 8004d10:	89a3      	ldrh	r3, [r4, #12]
 8004d12:	4a05      	ldr	r2, [pc, #20]	; (8004d28 <__swrite+0x34>)
 8004d14:	0028      	movs	r0, r5
 8004d16:	4013      	ands	r3, r2
 8004d18:	81a3      	strh	r3, [r4, #12]
 8004d1a:	0032      	movs	r2, r6
 8004d1c:	230e      	movs	r3, #14
 8004d1e:	5ee1      	ldrsh	r1, [r4, r3]
 8004d20:	003b      	movs	r3, r7
 8004d22:	f000 f82b 	bl	8004d7c <_write_r>
 8004d26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004d28:	ffffefff 	.word	0xffffefff

08004d2c <__sseek>:
 8004d2c:	b570      	push	{r4, r5, r6, lr}
 8004d2e:	000c      	movs	r4, r1
 8004d30:	250e      	movs	r5, #14
 8004d32:	5f49      	ldrsh	r1, [r1, r5]
 8004d34:	f000 f86c 	bl	8004e10 <_lseek_r>
 8004d38:	89a3      	ldrh	r3, [r4, #12]
 8004d3a:	1c42      	adds	r2, r0, #1
 8004d3c:	d103      	bne.n	8004d46 <__sseek+0x1a>
 8004d3e:	4a05      	ldr	r2, [pc, #20]	; (8004d54 <__sseek+0x28>)
 8004d40:	4013      	ands	r3, r2
 8004d42:	81a3      	strh	r3, [r4, #12]
 8004d44:	bd70      	pop	{r4, r5, r6, pc}
 8004d46:	2280      	movs	r2, #128	; 0x80
 8004d48:	0152      	lsls	r2, r2, #5
 8004d4a:	4313      	orrs	r3, r2
 8004d4c:	81a3      	strh	r3, [r4, #12]
 8004d4e:	6560      	str	r0, [r4, #84]	; 0x54
 8004d50:	e7f8      	b.n	8004d44 <__sseek+0x18>
 8004d52:	46c0      	nop			; (mov r8, r8)
 8004d54:	ffffefff 	.word	0xffffefff

08004d58 <__sclose>:
 8004d58:	b510      	push	{r4, lr}
 8004d5a:	230e      	movs	r3, #14
 8004d5c:	5ec9      	ldrsh	r1, [r1, r3]
 8004d5e:	f000 f821 	bl	8004da4 <_close_r>
 8004d62:	bd10      	pop	{r4, pc}

08004d64 <__ascii_wctomb>:
 8004d64:	1e0b      	subs	r3, r1, #0
 8004d66:	d004      	beq.n	8004d72 <__ascii_wctomb+0xe>
 8004d68:	2aff      	cmp	r2, #255	; 0xff
 8004d6a:	d904      	bls.n	8004d76 <__ascii_wctomb+0x12>
 8004d6c:	238a      	movs	r3, #138	; 0x8a
 8004d6e:	6003      	str	r3, [r0, #0]
 8004d70:	3b8b      	subs	r3, #139	; 0x8b
 8004d72:	0018      	movs	r0, r3
 8004d74:	4770      	bx	lr
 8004d76:	700a      	strb	r2, [r1, #0]
 8004d78:	2301      	movs	r3, #1
 8004d7a:	e7fa      	b.n	8004d72 <__ascii_wctomb+0xe>

08004d7c <_write_r>:
 8004d7c:	b570      	push	{r4, r5, r6, lr}
 8004d7e:	0005      	movs	r5, r0
 8004d80:	0008      	movs	r0, r1
 8004d82:	0011      	movs	r1, r2
 8004d84:	2200      	movs	r2, #0
 8004d86:	4c06      	ldr	r4, [pc, #24]	; (8004da0 <_write_r+0x24>)
 8004d88:	6022      	str	r2, [r4, #0]
 8004d8a:	001a      	movs	r2, r3
 8004d8c:	f7fb fa50 	bl	8000230 <_write>
 8004d90:	1c43      	adds	r3, r0, #1
 8004d92:	d103      	bne.n	8004d9c <_write_r+0x20>
 8004d94:	6823      	ldr	r3, [r4, #0]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d000      	beq.n	8004d9c <_write_r+0x20>
 8004d9a:	602b      	str	r3, [r5, #0]
 8004d9c:	bd70      	pop	{r4, r5, r6, pc}
 8004d9e:	46c0      	nop			; (mov r8, r8)
 8004da0:	20000460 	.word	0x20000460

08004da4 <_close_r>:
 8004da4:	2300      	movs	r3, #0
 8004da6:	b570      	push	{r4, r5, r6, lr}
 8004da8:	4c06      	ldr	r4, [pc, #24]	; (8004dc4 <_close_r+0x20>)
 8004daa:	0005      	movs	r5, r0
 8004dac:	0008      	movs	r0, r1
 8004dae:	6023      	str	r3, [r4, #0]
 8004db0:	f7fc fca3 	bl	80016fa <_close>
 8004db4:	1c43      	adds	r3, r0, #1
 8004db6:	d103      	bne.n	8004dc0 <_close_r+0x1c>
 8004db8:	6823      	ldr	r3, [r4, #0]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d000      	beq.n	8004dc0 <_close_r+0x1c>
 8004dbe:	602b      	str	r3, [r5, #0]
 8004dc0:	bd70      	pop	{r4, r5, r6, pc}
 8004dc2:	46c0      	nop			; (mov r8, r8)
 8004dc4:	20000460 	.word	0x20000460

08004dc8 <_fstat_r>:
 8004dc8:	2300      	movs	r3, #0
 8004dca:	b570      	push	{r4, r5, r6, lr}
 8004dcc:	4c06      	ldr	r4, [pc, #24]	; (8004de8 <_fstat_r+0x20>)
 8004dce:	0005      	movs	r5, r0
 8004dd0:	0008      	movs	r0, r1
 8004dd2:	0011      	movs	r1, r2
 8004dd4:	6023      	str	r3, [r4, #0]
 8004dd6:	f7fc fc9a 	bl	800170e <_fstat>
 8004dda:	1c43      	adds	r3, r0, #1
 8004ddc:	d103      	bne.n	8004de6 <_fstat_r+0x1e>
 8004dde:	6823      	ldr	r3, [r4, #0]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d000      	beq.n	8004de6 <_fstat_r+0x1e>
 8004de4:	602b      	str	r3, [r5, #0]
 8004de6:	bd70      	pop	{r4, r5, r6, pc}
 8004de8:	20000460 	.word	0x20000460

08004dec <_isatty_r>:
 8004dec:	2300      	movs	r3, #0
 8004dee:	b570      	push	{r4, r5, r6, lr}
 8004df0:	4c06      	ldr	r4, [pc, #24]	; (8004e0c <_isatty_r+0x20>)
 8004df2:	0005      	movs	r5, r0
 8004df4:	0008      	movs	r0, r1
 8004df6:	6023      	str	r3, [r4, #0]
 8004df8:	f7fc fc97 	bl	800172a <_isatty>
 8004dfc:	1c43      	adds	r3, r0, #1
 8004dfe:	d103      	bne.n	8004e08 <_isatty_r+0x1c>
 8004e00:	6823      	ldr	r3, [r4, #0]
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d000      	beq.n	8004e08 <_isatty_r+0x1c>
 8004e06:	602b      	str	r3, [r5, #0]
 8004e08:	bd70      	pop	{r4, r5, r6, pc}
 8004e0a:	46c0      	nop			; (mov r8, r8)
 8004e0c:	20000460 	.word	0x20000460

08004e10 <_lseek_r>:
 8004e10:	b570      	push	{r4, r5, r6, lr}
 8004e12:	0005      	movs	r5, r0
 8004e14:	0008      	movs	r0, r1
 8004e16:	0011      	movs	r1, r2
 8004e18:	2200      	movs	r2, #0
 8004e1a:	4c06      	ldr	r4, [pc, #24]	; (8004e34 <_lseek_r+0x24>)
 8004e1c:	6022      	str	r2, [r4, #0]
 8004e1e:	001a      	movs	r2, r3
 8004e20:	f7fc fc8c 	bl	800173c <_lseek>
 8004e24:	1c43      	adds	r3, r0, #1
 8004e26:	d103      	bne.n	8004e30 <_lseek_r+0x20>
 8004e28:	6823      	ldr	r3, [r4, #0]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d000      	beq.n	8004e30 <_lseek_r+0x20>
 8004e2e:	602b      	str	r3, [r5, #0]
 8004e30:	bd70      	pop	{r4, r5, r6, pc}
 8004e32:	46c0      	nop			; (mov r8, r8)
 8004e34:	20000460 	.word	0x20000460

08004e38 <memchr>:
 8004e38:	b2c9      	uxtb	r1, r1
 8004e3a:	1882      	adds	r2, r0, r2
 8004e3c:	4290      	cmp	r0, r2
 8004e3e:	d101      	bne.n	8004e44 <memchr+0xc>
 8004e40:	2000      	movs	r0, #0
 8004e42:	4770      	bx	lr
 8004e44:	7803      	ldrb	r3, [r0, #0]
 8004e46:	428b      	cmp	r3, r1
 8004e48:	d0fb      	beq.n	8004e42 <memchr+0xa>
 8004e4a:	3001      	adds	r0, #1
 8004e4c:	e7f6      	b.n	8004e3c <memchr+0x4>

08004e4e <memcpy>:
 8004e4e:	2300      	movs	r3, #0
 8004e50:	b510      	push	{r4, lr}
 8004e52:	429a      	cmp	r2, r3
 8004e54:	d100      	bne.n	8004e58 <memcpy+0xa>
 8004e56:	bd10      	pop	{r4, pc}
 8004e58:	5ccc      	ldrb	r4, [r1, r3]
 8004e5a:	54c4      	strb	r4, [r0, r3]
 8004e5c:	3301      	adds	r3, #1
 8004e5e:	e7f8      	b.n	8004e52 <memcpy+0x4>

08004e60 <memmove>:
 8004e60:	b510      	push	{r4, lr}
 8004e62:	4288      	cmp	r0, r1
 8004e64:	d902      	bls.n	8004e6c <memmove+0xc>
 8004e66:	188b      	adds	r3, r1, r2
 8004e68:	4298      	cmp	r0, r3
 8004e6a:	d303      	bcc.n	8004e74 <memmove+0x14>
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	e007      	b.n	8004e80 <memmove+0x20>
 8004e70:	5c8b      	ldrb	r3, [r1, r2]
 8004e72:	5483      	strb	r3, [r0, r2]
 8004e74:	3a01      	subs	r2, #1
 8004e76:	d2fb      	bcs.n	8004e70 <memmove+0x10>
 8004e78:	bd10      	pop	{r4, pc}
 8004e7a:	5ccc      	ldrb	r4, [r1, r3]
 8004e7c:	54c4      	strb	r4, [r0, r3]
 8004e7e:	3301      	adds	r3, #1
 8004e80:	429a      	cmp	r2, r3
 8004e82:	d1fa      	bne.n	8004e7a <memmove+0x1a>
 8004e84:	e7f8      	b.n	8004e78 <memmove+0x18>

08004e86 <__malloc_lock>:
 8004e86:	4770      	bx	lr

08004e88 <__malloc_unlock>:
 8004e88:	4770      	bx	lr

08004e8a <_realloc_r>:
 8004e8a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e8c:	0007      	movs	r7, r0
 8004e8e:	000d      	movs	r5, r1
 8004e90:	0016      	movs	r6, r2
 8004e92:	2900      	cmp	r1, #0
 8004e94:	d105      	bne.n	8004ea2 <_realloc_r+0x18>
 8004e96:	0011      	movs	r1, r2
 8004e98:	f7ff fa5e 	bl	8004358 <_malloc_r>
 8004e9c:	0004      	movs	r4, r0
 8004e9e:	0020      	movs	r0, r4
 8004ea0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004ea2:	2a00      	cmp	r2, #0
 8004ea4:	d103      	bne.n	8004eae <_realloc_r+0x24>
 8004ea6:	f7ff fa0d 	bl	80042c4 <_free_r>
 8004eaa:	0034      	movs	r4, r6
 8004eac:	e7f7      	b.n	8004e9e <_realloc_r+0x14>
 8004eae:	f000 f827 	bl	8004f00 <_malloc_usable_size_r>
 8004eb2:	002c      	movs	r4, r5
 8004eb4:	42b0      	cmp	r0, r6
 8004eb6:	d2f2      	bcs.n	8004e9e <_realloc_r+0x14>
 8004eb8:	0031      	movs	r1, r6
 8004eba:	0038      	movs	r0, r7
 8004ebc:	f7ff fa4c 	bl	8004358 <_malloc_r>
 8004ec0:	1e04      	subs	r4, r0, #0
 8004ec2:	d0ec      	beq.n	8004e9e <_realloc_r+0x14>
 8004ec4:	0029      	movs	r1, r5
 8004ec6:	0032      	movs	r2, r6
 8004ec8:	f7ff ffc1 	bl	8004e4e <memcpy>
 8004ecc:	0029      	movs	r1, r5
 8004ece:	0038      	movs	r0, r7
 8004ed0:	f7ff f9f8 	bl	80042c4 <_free_r>
 8004ed4:	e7e3      	b.n	8004e9e <_realloc_r+0x14>
	...

08004ed8 <_read_r>:
 8004ed8:	b570      	push	{r4, r5, r6, lr}
 8004eda:	0005      	movs	r5, r0
 8004edc:	0008      	movs	r0, r1
 8004ede:	0011      	movs	r1, r2
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	4c06      	ldr	r4, [pc, #24]	; (8004efc <_read_r+0x24>)
 8004ee4:	6022      	str	r2, [r4, #0]
 8004ee6:	001a      	movs	r2, r3
 8004ee8:	f7fc fbea 	bl	80016c0 <_read>
 8004eec:	1c43      	adds	r3, r0, #1
 8004eee:	d103      	bne.n	8004ef8 <_read_r+0x20>
 8004ef0:	6823      	ldr	r3, [r4, #0]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d000      	beq.n	8004ef8 <_read_r+0x20>
 8004ef6:	602b      	str	r3, [r5, #0]
 8004ef8:	bd70      	pop	{r4, r5, r6, pc}
 8004efa:	46c0      	nop			; (mov r8, r8)
 8004efc:	20000460 	.word	0x20000460

08004f00 <_malloc_usable_size_r>:
 8004f00:	1f0b      	subs	r3, r1, #4
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	1f18      	subs	r0, r3, #4
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	da01      	bge.n	8004f0e <_malloc_usable_size_r+0xe>
 8004f0a:	580b      	ldr	r3, [r1, r0]
 8004f0c:	18c0      	adds	r0, r0, r3
 8004f0e:	4770      	bx	lr

08004f10 <_init>:
 8004f10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f12:	46c0      	nop			; (mov r8, r8)
 8004f14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f16:	bc08      	pop	{r3}
 8004f18:	469e      	mov	lr, r3
 8004f1a:	4770      	bx	lr

08004f1c <_fini>:
 8004f1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f1e:	46c0      	nop			; (mov r8, r8)
 8004f20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f22:	bc08      	pop	{r3}
 8004f24:	469e      	mov	lr, r3
 8004f26:	4770      	bx	lr
