/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (c) 2020-2021, The Linux Foundation. All rights reserved.
 * Copyright (c) 2022 Qualcomm Innovation Center, Inc. All rights reserved.
 */


#ifndef _CAM_SFE_BUS_WR_H_
#define _CAM_SFE_BUS_WR_H_

#include "cam_sfe_bus.h"

#define CAM_SFE_BUS_WR_MAX_CLIENTS        17
#define CAM_SFE_BUS_WR_MAX_SUB_GRPS       6
#define CAM_SFE_BUS_CONS_ERR_MAX          32

#define CAM_SFE_BUS_WR_IRQ_CONS_VIOLATION       BIT(28)
#define CAM_SFE_BUS_WR_IRQ_CCIF_VIOLATION       BIT(30)
#define CAM_SFE_BUS_WR_IRQ_IMAGE_SIZE_VIOLATION BIT(31)

enum cam_sfe_bus_wr_src_grp {
	CAM_SFE_BUS_WR_SRC_GRP_0,
	CAM_SFE_BUS_WR_SRC_GRP_1,
	CAM_SFE_BUS_WR_SRC_GRP_2,
	CAM_SFE_BUS_WR_SRC_GRP_3,
	CAM_SFE_BUS_WR_SRC_GRP_4,
	CAM_SFE_BUS_WR_SRC_GRP_5,
	CAM_SFE_BUS_WR_SRC_GRP_MAX,
};

enum cam_sfe_bus_wr_comp_grp_type {
	CAM_SFE_BUS_WR_COMP_GRP_0,
	CAM_SFE_BUS_WR_COMP_GRP_1,
	CAM_SFE_BUS_WR_COMP_GRP_2,
	CAM_SFE_BUS_WR_COMP_GRP_3,
	CAM_SFE_BUS_WR_COMP_GRP_4,
	CAM_SFE_BUS_WR_COMP_GRP_5,
	CAM_SFE_BUS_WR_COMP_GRP_6,
	CAM_SFE_BUS_WR_COMP_GRP_7,
	CAM_SFE_BUS_WR_COMP_GRP_8,
	CAM_SFE_BUS_WR_COMP_GRP_9,
	CAM_SFE_BUS_WR_COMP_GRP_10,
	CAM_SFE_BUS_WR_COMP_GRP_MAX,
};

enum cam_sfe_bus_sfe_out_type {
	CAM_SFE_BUS_SFE_OUT_RDI0,
	CAM_SFE_BUS_SFE_OUT_RDI1,
	CAM_SFE_BUS_SFE_OUT_RDI2,
	CAM_SFE_BUS_SFE_OUT_RDI3,
	CAM_SFE_BUS_SFE_OUT_RDI4,
	CAM_SFE_BUS_SFE_OUT_RAW_DUMP,
	CAM_SFE_BUS_SFE_OUT_LCR,
	CAM_SFE_BUS_SFE_OUT_BE_0,
	CAM_SFE_BUS_SFE_OUT_BHIST_0,
	CAM_SFE_BUS_SFE_OUT_BE_1,
	CAM_SFE_BUS_SFE_OUT_BHIST_1,
	CAM_SFE_BUS_SFE_OUT_BE_2,
	CAM_SFE_BUS_SFE_OUT_BHIST_2,
	CAM_SFE_BUS_SFE_OUT_BAYER_RS_0,
	CAM_SFE_BUS_SFE_OUT_BAYER_RS_1,
	CAM_SFE_BUS_SFE_OUT_BAYER_RS_2,
	CAM_SFE_BUS_SFE_OUT_IR,
	CAM_SFE_BUS_SFE_OUT_HDR_STATS,
	CAM_SFE_BUS_SFE_OUT_MAX,
};

/*
 * struct cam_sfe_constraint_error_desc:
 *
 * @Brief:        Constraint error desc
 */
struct cam_sfe_bus_wr_constraint_error_desc {
	uint32_t  bitmask;
	char     *error_description;
};

/*
 * @brief:        Constraint error info
 *
 * @error_desc: Error description for various constraint errors.
 * @num_cons_err: Number of constraint errors
 * @img_addr_unalign_shift: shift for image address unalign error
 * @img_width_unalign_shift: shift for image width unalign error
 *
 */
struct cam_sfe_bus_wr_constraint_error_info {
	struct cam_sfe_bus_wr_constraint_error_desc *constraint_error_list;
	uint32_t num_cons_err;
	uint32_t img_addr_unalign_shift;
	uint32_t img_width_unalign_shift;
};

/*
 * struct cam_sfe_bus_reg_offset_common:
 *
 * @Brief:        Common registers across all BUS Clients
 */
struct cam_sfe_bus_reg_offset_common {
	uint32_t hw_version;
	uint32_t cgc_ovd;
	uint32_t if_frameheader_cfg[CAM_SFE_BUS_WR_MAX_SUB_GRPS];
	uint32_t pwr_iso_cfg;
	uint32_t overflow_status_clear;
	uint32_t ccif_violation_status;
	uint32_t overflow_status;
	uint32_t image_size_violation_status;
	uint32_t debug_status_top_cfg;
	uint32_t debug_status_top;
	uint32_t test_bus_ctrl;
	uint32_t top_irq_mask_0;
	uint32_t qos_eos_cfg;
	struct cam_irq_controller_reg_info irq_reg_info;
};

/*
 * struct cam_sfe_bus_reg_offset_bus_client:
 *
 * @Brief:        Register offsets for BUS Clients
 */
struct cam_sfe_bus_reg_offset_bus_client {
	uint32_t cfg;
	uint32_t image_addr;
	uint32_t frame_incr;
	uint32_t image_cfg_0;
	uint32_t image_cfg_1;
	uint32_t image_cfg_2;
	uint32_t packer_cfg;
	uint32_t frame_header_addr;
	uint32_t frame_header_incr;
	uint32_t frame_header_cfg;
	uint32_t line_done_cfg;
	uint32_t irq_subsample_period;
	uint32_t irq_subsample_pattern;
	uint32_t framedrop_period;
	uint32_t framedrop_pattern;
	uint32_t system_cache_cfg;
	uint32_t addr_cfg;
	uint32_t addr_status_0;
	uint32_t addr_status_1;
	uint32_t addr_status_2;
	uint32_t addr_status_3;
	uint32_t debug_status_cfg;
	uint32_t debug_status_0;
	uint32_t debug_status_1;
	uint32_t mmu_prefetch_cfg;
	uint32_t mmu_prefetch_max_offset;
	uint32_t bw_limiter_addr;
	uint32_t comp_group;
};

/*
 * struct cam_sfe_bus_sfe_out_hw_info:
 *
 * @Brief:        HW capability of SFE Bus Client
 */
struct cam_sfe_bus_sfe_out_hw_info {
	enum cam_sfe_bus_sfe_out_type       sfe_out_type;
	uint32_t                            max_width;
	uint32_t                            max_height;
	uint32_t                            source_group;
	uint32_t                            mid[CAM_SFE_BUS_MAX_MID_PER_PORT];
	uint32_t                            num_mid;
	uint32_t                            num_wm;
	uint32_t                            wm_idx;
	uint32_t                            en_line_done;
	uint8_t                            *name;
};

/*
 * struct cam_sfe_bus_wr_hw_info:
 *
 * @Brief:            HW register info for entire Bus
 *
 * @common_reg:                Common register details
 * @num_client:                Total number of write clients
 * @bus_client_reg:            Bus client register info
 * @sfe_out_hw_info:           SFE output capability
 * @constraint_error_info:     Constraint Error information
 * @comp_done_shift:           List of buf done mask shift values for
 *                             each comp grp
 * @num_comp_grp:              Number of composite groups
 * @line_done_cfg:             Line done cfg for wr/rd sync
 * @top_irq_shift:             Mask shift for top level BUS WR irq
 * @max_out_res:               maximum number of sfe out res in uapi
 * @pack_align_shift:          Packer format alignment bit shift
 * @max_bw_counter_limit:      Max BW counter limit
 * @irq_err_mask:              IRQ error mask
 */
struct cam_sfe_bus_wr_hw_info {
	struct cam_sfe_bus_reg_offset_common common_reg;
	uint32_t num_client;
	struct cam_sfe_bus_reg_offset_bus_client
		bus_client_reg[CAM_SFE_BUS_WR_MAX_CLIENTS];
	uint32_t num_out;
	struct cam_sfe_bus_sfe_out_hw_info
		sfe_out_hw_info[CAM_SFE_BUS_SFE_OUT_MAX];
	struct cam_sfe_bus_wr_constraint_error_info
		*constraint_error_info;
	uint32_t comp_done_shift[CAM_SFE_BUS_WR_COMP_GRP_MAX];
	uint32_t num_comp_grp;
	uint32_t line_done_cfg;
	uint32_t top_irq_shift;
	uint32_t max_out_res;
	uint32_t pack_align_shift;
	uint32_t max_bw_counter_limit;
	uint32_t irq_err_mask;
};

/*
 * cam_sfe_bus_wr_init()
 *
 * @Brief:                   Initialize Bus layer
 *
 * @soc_info:                Soc Information for the associated HW
 * @hw_intf:                 HW Interface of HW to which this resource belongs
 * @bus_hw_info:             BUS HW info that contains details of BUS registers
 * @sfe_irq_controller:      SFE irq controller
 * @sfe_bus:                 Pointer to sfe_bus structure which will be filled
 *                           and returned on successful initialize
 *
 * @Return:                  0: Success
 *                           Non-zero: Failure
 */
int cam_sfe_bus_wr_init(
	struct cam_hw_soc_info               *soc_info,
	struct cam_hw_intf                   *hw_intf,
	void                                 *bus_hw_info,
	void                                 *sfe_irq_controller,
	struct cam_sfe_bus                  **sfe_bus);

/*
 * cam_sfe_bus_wr_deinit()
 *
 * @Brief:                   Deinitialize Bus layer
 *
 * @sfe_bus:                 Pointer to sfe_bus structure to deinitialize
 *
 * @Return:                  0: Success
 *                           Non-zero: Failure
 */
int cam_sfe_bus_wr_deinit(struct cam_sfe_bus     **sfe_bus);

#endif /* _CAM_SFE_BUS_WR_H_ */
