{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622242464947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622242464948 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 28 19:54:24 2021 " "Processing started: Fri May 28 19:54:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622242464948 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622242464948 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off counter_7segments -c counter_7segments " "Command: quartus_map --read_settings_files=on --write_settings_files=off counter_7segments -c counter_7segments" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622242464948 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622242465208 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622242465208 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\{ counter_7segments.vhd(7) " "VHDL syntax error at counter_7segments.vhd(7) near text \{" {  } { { "counter_7segments.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_1/codigo/counter_7segments.vhd" 7 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622242478762 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"\{\";  expecting \"(\" counter_7segments.vhd(7) " "VHDL syntax error at counter_7segments.vhd(7) near text \"\{\";  expecting \"(\"" {  } { { "counter_7segments.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_1/codigo/counter_7segments.vhd" 7 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622242478762 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\} counter_7segments.vhd(11) " "VHDL syntax error at counter_7segments.vhd(11) near text \}" {  } { { "counter_7segments.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_1/codigo/counter_7segments.vhd" 11 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622242478762 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" counter_7segments.vhd(30) " "VHDL syntax error at counter_7segments.vhd(30) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "counter_7segments.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_1/codigo/counter_7segments.vhd" 30 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622242478762 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"1\";  expecting \"(\", or an identifier, or \"range\" counter_7segments.vhd(41) " "VHDL syntax error at counter_7segments.vhd(41) near text \"1\";  expecting \"(\", or an identifier, or \"range\"" {  } { { "counter_7segments.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_1/codigo/counter_7segments.vhd" 41 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622242478763 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a sequential statement counter_7segments.vhd(44) " "VHDL syntax error at counter_7segments.vhd(44) near text \"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a sequential statement" {  } { { "counter_7segments.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_1/codigo/counter_7segments.vhd" 44 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622242478763 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"(\", or \"'\", or \".\" counter_7segments.vhd(44) " "VHDL syntax error at counter_7segments.vhd(44) near text \"then\";  expecting \"(\", or \"'\", or \".\"" {  } { { "counter_7segments.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_1/codigo/counter_7segments.vhd" 44 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622242478763 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"process\" counter_7segments.vhd(52) " "VHDL syntax error at counter_7segments.vhd(52) near text \"if\";  expecting \"process\"" {  } { { "counter_7segments.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_1/codigo/counter_7segments.vhd" 52 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622242478763 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"1\";  expecting \"(\", or an identifier, or \"range\" counter_7segments.vhd(59) " "VHDL syntax error at counter_7segments.vhd(59) near text \"1\";  expecting \"(\", or an identifier, or \"range\"" {  } { { "counter_7segments.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_1/codigo/counter_7segments.vhd" 59 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622242478763 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a sequential statement counter_7segments.vhd(62) " "VHDL syntax error at counter_7segments.vhd(62) near text \"elsif\";  expecting \"end\", or \"(\", or an identifier (\"elsif\" is a reserved keyword), or a sequential statement" {  } { { "counter_7segments.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_1/codigo/counter_7segments.vhd" 62 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622242478763 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"(\", or \"'\", or \".\" counter_7segments.vhd(62) " "VHDL syntax error at counter_7segments.vhd(62) near text \"then\";  expecting \"(\", or \"'\", or \".\"" {  } { { "counter_7segments.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_1/codigo/counter_7segments.vhd" 62 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622242478763 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"process\" counter_7segments.vhd(70) " "VHDL syntax error at counter_7segments.vhd(70) near text \"if\";  expecting \"process\"" {  } { { "counter_7segments.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_1/codigo/counter_7segments.vhd" 70 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622242478763 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"end\";  expecting \";\" counter_7segments.vhd(84) " "VHDL syntax error at counter_7segments.vhd(84) near text \"end\";  expecting \";\"" {  } { { "counter_7segments.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_1/codigo/counter_7segments.vhd" 84 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622242478763 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"end\";  expecting \";\" counter_7segments.vhd(86) " "VHDL syntax error at counter_7segments.vhd(86) near text \"end\";  expecting \";\"" {  } { { "counter_7segments.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_1/codigo/counter_7segments.vhd" 86 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622242478763 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"package\";  expecting \"end\", or \"(\", or an identifier (\"package\" is a reserved keyword), or a sequential statement counter_7segments.vhd(92) " "VHDL syntax error at counter_7segments.vhd(92) near text \"package\";  expecting \"end\", or \"(\", or an identifier (\"package\" is a reserved keyword), or a sequential statement" {  } { { "counter_7segments.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_1/codigo/counter_7segments.vhd" 92 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622242478763 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\":\";  expecting \")\", or \",\" counter_7segments.vhd(93) " "VHDL syntax error at counter_7segments.vhd(93) near text \":\";  expecting \")\", or \",\"" {  } { { "counter_7segments.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_1/codigo/counter_7segments.vhd" 93 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622242478763 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"bcd27seg\";  expecting \"if\" counter_7segments.vhd(94) " "VHDL syntax error at counter_7segments.vhd(94) near text \"bcd27seg\";  expecting \"if\"" {  } { { "counter_7segments.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_1/codigo/counter_7segments.vhd" 94 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622242478764 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\":\";  expecting \")\", or \",\" counter_7segments.vhd(97) " "VHDL syntax error at counter_7segments.vhd(97) near text \":\";  expecting \")\", or \",\"" {  } { { "counter_7segments.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_1/codigo/counter_7segments.vhd" 97 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622242478764 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting \"end\", or \"(\", or an identifier (\"begin\" is a reserved keyword), or a sequential statement counter_7segments.vhd(100) " "VHDL syntax error at counter_7segments.vhd(100) near text \"begin\";  expecting \"end\", or \"(\", or an identifier (\"begin\" is a reserved keyword), or a sequential statement" {  } { { "counter_7segments.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_1/codigo/counter_7segments.vhd" 100 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622242478764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_7segments.vhd 0 0 " "Found 0 design units, including 0 entities, in source file counter_7segments.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622242478765 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "414 " "Peak virtual memory: 414 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622242478888 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 28 19:54:38 2021 " "Processing ended: Fri May 28 19:54:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622242478888 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622242478888 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622242478888 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622242478888 ""}
