m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dF:/Maven_Training/Verilog/Verilog_labs/lab4/T ff using D ff/sim
vSIPO
!s110 1603176580
!i10b 1
!s100 MI77]fFGY`d7n6lMHN;=52
Z0 !s11b Dg1SIo80bB@j0V0VzS_@n1
ImGcaFRhV747QXTZ@9h7cf1
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dF:/Maven_Training/Verilog/Verilog_labs/lab5/SIPO/sim
w1603176576
8F:/Maven_Training/Verilog/Verilog_labs/lab5/SIPO/rtl/SIPO.v
FF:/Maven_Training/Verilog/Verilog_labs/lab5/SIPO/rtl/SIPO.v
!i122 0
L0 1 17
Z3 OV;L;2020.1;71
r1
!s85 0
31
!s108 1603176579.000000
!s107 F:/Maven_Training/Verilog/Verilog_labs/lab5/SIPO/rtl/SIPO.v|
!s90 -reportprogress|300|-work|work|-stats=none|F:/Maven_Training/Verilog/Verilog_labs/lab5/SIPO/rtl/SIPO.v|
!i113 1
Z4 o-work work
Z5 tCvgOpt 0
n@s@i@p@o
vtb_SIPO
!s110 1603176748
!i10b 1
!s100 ?zY^CY561c;324D35fmZ]1
R0
IQ4SYVhBg:@KdQFjgd[moB2
R1
R2
w1603176745
8F:/Maven_Training/Verilog/Verilog_labs/lab5/SIPO/tb/tb_SIPO.v
FF:/Maven_Training/Verilog/Verilog_labs/lab5/SIPO/tb/tb_SIPO.v
!i122 1
L0 1 49
R3
r1
!s85 0
31
!s108 1603176748.000000
!s107 F:/Maven_Training/Verilog/Verilog_labs/lab5/SIPO/tb/tb_SIPO.v|
!s90 -reportprogress|300|-work|work|-stats=none|F:/Maven_Training/Verilog/Verilog_labs/lab5/SIPO/tb/tb_SIPO.v|
!i113 1
R4
R5
ntb_@s@i@p@o
