

================================================================
== Vivado HLS Report for 'subconv_3x3_16_no_re'
================================================================
* Date:           Fri Dec 21 18:30:19 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       try_single_function
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  449329|  449329|  449329|  449329|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  449328|  449328|     18722|          -|          -|    24|    no    |
        | + Loop 1.1              |   18720|   18720|      1170|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1          |    1168|    1168|        73|          -|          -|    16|    no    |
        |   +++ Loop 1.1.1.1      |      69|      69|        23|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      21|      21|         7|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 14
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond5)
3 --> 
	4  / (!exitcond6)
	2  / (exitcond6)
4 --> 
	5  / (!exitcond7)
	3  / (exitcond7)
5 --> 
	13  / (exitcond8)
	6  / (!exitcond8)
6 --> 
	7  / (!exitcond)
	5  / (exitcond)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	6  / true
13 --> 
	14  / true
14 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_15 (28)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:372
:0  br label %.loopexit


 <State 2>: 3.31ns
ST_2: co (30)  [1/1] 0.00ns
.loopexit:0  %co = phi i5 [ 0, %0 ], [ %co_6, %.loopexit.loopexit ]

ST_2: co_cast (31)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:372
.loopexit:1  %co_cast = zext i5 %co to i32

ST_2: co_cast_cast (32)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:372
.loopexit:2  %co_cast_cast = zext i5 %co to i8

ST_2: tmp_183 (33)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:372
.loopexit:3  %tmp_183 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %co, i2 0)

ST_2: p_shl2_cast (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
.loopexit:4  %p_shl2_cast = zext i7 %tmp_183 to i8

ST_2: tmp_184 (35)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:378
.loopexit:5  %tmp_184 = sub i8 %p_shl2_cast, %co_cast_cast

ST_2: tmp_197_cast (36)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
.loopexit:6  %tmp_197_cast = sext i8 %tmp_184 to i9

ST_2: tmp_185 (37)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:372
.loopexit:7  %tmp_185 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %co, i4 0)

ST_2: p_shl_cast (38)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:372
.loopexit:8  %p_shl_cast = zext i9 %tmp_185 to i10

ST_2: tmp_186 (39)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:372
.loopexit:9  %tmp_186 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %co, i1 false)

ST_2: p_shl1_cast (40)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:382
.loopexit:10  %p_shl1_cast = zext i6 %tmp_186 to i10

ST_2: tmp_187 (41)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:382
.loopexit:11  %tmp_187 = add i10 %p_shl1_cast, %p_shl_cast

ST_2: exitcond5 (42)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:372
.loopexit:12  %exitcond5 = icmp eq i5 %co, -8

ST_2: empty (43)  [1/1] 0.00ns
.loopexit:13  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_2: co_6 (44)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:372
.loopexit:14  %co_6 = add i5 %co, 1

ST_2: StgValue_31 (45)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:372
.loopexit:15  br i1 %exitcond5, label %2, label %.preheader47.preheader

ST_2: bias_V_addr (47)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:381
.preheader47.preheader:0  %bias_V_addr = getelementptr [24 x i8]* %bias_V, i32 0, i32 %co_cast

ST_2: StgValue_33 (48)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:373
.preheader47.preheader:1  br label %.preheader47

ST_2: StgValue_34 (228)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:411
:0  ret void


 <State 3>: 4.67ns
ST_3: h (50)  [1/1] 0.00ns
.preheader47:0  %h = phi i5 [ %h_6, %1 ], [ 1, %.preheader47.preheader ]

ST_3: h_cast9_cast (51)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:382
.preheader47:1  %h_cast9_cast = zext i5 %h to i10

ST_3: tmp_188 (52)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:382
.preheader47:2  %tmp_188 = add i10 %h_cast9_cast, %tmp_187

ST_3: p_shl3_cast (53)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:382
.preheader47:3  %p_shl3_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_188, i4 0)

ST_3: tmp_189 (54)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:382
.preheader47:4  %tmp_189 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_188, i1 false)

ST_3: p_shl4_cast (55)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:382
.preheader47:5  %p_shl4_cast = zext i11 %tmp_189 to i14

ST_3: tmp_190 (56)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:382
.preheader47:6  %tmp_190 = add i14 %p_shl3_cast, %p_shl4_cast

ST_3: exitcond6 (57)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:373
.preheader47:7  %exitcond6 = icmp eq i5 %h, -15

ST_3: empty_71 (58)  [1/1] 0.00ns
.preheader47:8  %empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_3: StgValue_44 (59)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:373
.preheader47:9  br i1 %exitcond6, label %.loopexit.loopexit, label %.preheader46.preheader

ST_3: StgValue_45 (61)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:382
.preheader46.preheader:0  br label %.preheader46

ST_3: StgValue_46 (226)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 3.31ns
ST_4: w (63)  [1/1] 0.00ns
.preheader46:0  %w = phi i5 [ %w_6, %_ifconv1 ], [ 1, %.preheader46.preheader ]

ST_4: w_cast8_cast (64)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:382
.preheader46:1  %w_cast8_cast = zext i5 %w to i14

ST_4: tmp_191 (65)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:382
.preheader46:2  %tmp_191 = add i14 %tmp_190, %w_cast8_cast

ST_4: tmp_205_cast (66)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:382
.preheader46:3  %tmp_205_cast = zext i14 %tmp_191 to i32

ST_4: output_V_addr (67)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:382
.preheader46:4  %output_V_addr = getelementptr [7776 x i8]* %output_V, i32 0, i32 %tmp_205_cast

ST_4: exitcond7 (68)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:374
.preheader46:5  %exitcond7 = icmp eq i5 %w, -15

ST_4: empty_72 (69)  [1/1] 0.00ns
.preheader46:6  %empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_4: StgValue_54 (70)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:374
.preheader46:7  br i1 %exitcond7, label %1, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader

ST_4: StgValue_55 (72)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:378
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i

ST_4: h_6 (223)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:373
:0  %h_6 = add i5 %h, 1

ST_4: StgValue_57 (224)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:373
:1  br label %.preheader47


 <State 5>: 6.83ns
ST_5: p_Val2_s (74)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  %p_Val2_s = phi i8 [ %p_Val2_56, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit ], [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader ]

ST_5: m (75)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:1  %m = phi i2 [ %m_6, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit ], [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader ]

ST_5: m_cast7_cast (76)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:2  %m_cast7_cast = zext i2 %m to i9

ST_5: tmp_192 (77)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:378
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:3  %tmp_192 = add i9 %m_cast7_cast, %tmp_197_cast

ST_5: tmp_193 (78)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378 (grouped into LUT with out node tmp_194)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:4  %tmp_193 = shl i9 %tmp_192, 2

ST_5: tmp_194 (79)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:378 (out node of the LUT)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:5  %tmp_194 = sub i9 %tmp_193, %tmp_192

ST_5: exitcond8 (80)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:376
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:6  %exitcond8 = icmp eq i2 %m, -1

ST_5: empty_73 (81)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:7  %empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_5: m_6 (82)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:376
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:8  %m_6 = add i2 1, %m

ST_5: StgValue_67 (83)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:376
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:9  br i1 %exitcond8, label %_ifconv1, label %.preheader.preheader

ST_5: tmp2 (85)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:378
.preheader.preheader:0  %tmp2 = add i2 %m, -1

ST_5: tmp2_cast (86)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
.preheader.preheader:1  %tmp2_cast = sext i2 %tmp2 to i5

ST_5: tmp_74 (87)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:378
.preheader.preheader:2  %tmp_74 = add i5 %h, %tmp2_cast

ST_5: tmp_195 (88)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
.preheader.preheader:3  %tmp_195 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp_74, i4 0)

ST_5: p_shl6_cast (89)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
.preheader.preheader:4  %p_shl6_cast = zext i9 %tmp_195 to i10

ST_5: tmp_196 (90)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
.preheader.preheader:5  %tmp_196 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_74, i1 false)

ST_5: p_shl7_cast (91)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
.preheader.preheader:6  %p_shl7_cast = zext i6 %tmp_196 to i10

ST_5: tmp_197 (92)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:378
.preheader.preheader:7  %tmp_197 = add i10 %p_shl7_cast, %p_shl6_cast

ST_5: StgValue_76 (93)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:377
.preheader.preheader:8  br label %.preheader

ST_5: p_Val2_53 (205)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:381
_ifconv1:1  %p_Val2_53 = load i8* %bias_V_addr, align 1


 <State 6>: 6.83ns
ST_6: p_Val2_56 (95)  [1/1] 0.00ns
.preheader:0  %p_Val2_56 = phi i8 [ %p_Val2_s, %.preheader.preheader ], [ %sum_V, %_ifconv ]

ST_6: n (96)  [1/1] 0.00ns
.preheader:1  %n = phi i2 [ 0, %.preheader.preheader ], [ %n_6, %_ifconv ]

ST_6: n_cast6_cast (97)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
.preheader:2  %n_cast6_cast = zext i2 %n to i9

ST_6: tmp_198 (98)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:378
.preheader:3  %tmp_198 = add i9 %tmp_194, %n_cast6_cast

ST_6: tmp_212_cast (99)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
.preheader:4  %tmp_212_cast = zext i9 %tmp_198 to i32

ST_6: weight_V_addr (100)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
.preheader:5  %weight_V_addr = getelementptr [216 x i8]* %weight_V, i32 0, i32 %tmp_212_cast

ST_6: exitcond (101)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:377
.preheader:6  %exitcond = icmp eq i2 %n, -1

ST_6: empty_74 (102)  [1/1] 0.00ns
.preheader:7  %empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_6: n_6 (103)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:377
.preheader:8  %n_6 = add i2 %n, 1

ST_6: StgValue_87 (104)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:377
.preheader:9  br i1 %exitcond, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit, label %_ifconv

ST_6: tmp3 (106)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:0  %tmp3 = add i2 %n, -1

ST_6: tmp3_cast (107)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:1  %tmp3_cast = sext i2 %tmp3 to i5

ST_6: tmp_75 (108)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:2  %tmp_75 = add i5 %tmp3_cast, %w

ST_6: tmp_121_cast_cast (109)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:3  %tmp_121_cast_cast = zext i5 %tmp_75 to i10

ST_6: tmp_199 (110)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:4  %tmp_199 = add i10 %tmp_121_cast_cast, %tmp_197

ST_6: StgValue_93 (202)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i


 <State 7>: 3.25ns
ST_7: tmp_213_cast (111)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:5  %tmp_213_cast = zext i10 %tmp_199 to i32

ST_7: buffer1_1_24_16x16_p (112)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:6  %buffer1_1_24_16x16_p = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_8, i32 0, i32 %tmp_213_cast

ST_7: buffer1_1_24_16x16_p_25 (113)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:7  %buffer1_1_24_16x16_p_25 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_16, i32 0, i32 %tmp_213_cast

ST_7: buffer1_1_24_16x16_p_26 (114)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:8  %buffer1_1_24_16x16_p_26 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_3, i32 0, i32 %tmp_213_cast

ST_7: buffer1_1_24_16x16_p_27 (115)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:9  %buffer1_1_24_16x16_p_27 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_4, i32 0, i32 %tmp_213_cast

ST_7: buffer1_1_24_16x16_p_28 (116)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:10  %buffer1_1_24_16x16_p_28 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_9, i32 0, i32 %tmp_213_cast

ST_7: buffer1_1_24_16x16_p_29 (117)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:11  %buffer1_1_24_16x16_p_29 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_18, i32 0, i32 %tmp_213_cast

ST_7: buffer1_1_24_16x16_p_30 (118)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:12  %buffer1_1_24_16x16_p_30 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_10, i32 0, i32 %tmp_213_cast

ST_7: buffer1_1_24_16x16_p_31 (119)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:13  %buffer1_1_24_16x16_p_31 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_7, i32 0, i32 %tmp_213_cast

ST_7: buffer1_1_24_16x16_p_32 (120)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:14  %buffer1_1_24_16x16_p_32 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_20, i32 0, i32 %tmp_213_cast

ST_7: buffer1_1_24_16x16_p_33 (121)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:15  %buffer1_1_24_16x16_p_33 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_13, i32 0, i32 %tmp_213_cast

ST_7: buffer1_1_24_16x16_p_34 (122)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:16  %buffer1_1_24_16x16_p_34 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_23, i32 0, i32 %tmp_213_cast

ST_7: buffer1_1_24_16x16_p_35 (123)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:17  %buffer1_1_24_16x16_p_35 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_19, i32 0, i32 %tmp_213_cast

ST_7: buffer1_1_24_16x16_p_36 (124)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:18  %buffer1_1_24_16x16_p_36 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_12, i32 0, i32 %tmp_213_cast

ST_7: buffer1_1_24_16x16_p_37 (125)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:19  %buffer1_1_24_16x16_p_37 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_6, i32 0, i32 %tmp_213_cast

ST_7: buffer1_1_24_16x16_p_38 (126)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:20  %buffer1_1_24_16x16_p_38 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_14, i32 0, i32 %tmp_213_cast

ST_7: buffer1_1_24_16x16_p_39 (127)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:21  %buffer1_1_24_16x16_p_39 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_21, i32 0, i32 %tmp_213_cast

ST_7: buffer1_1_24_16x16_p_40 (128)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:22  %buffer1_1_24_16x16_p_40 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_17, i32 0, i32 %tmp_213_cast

ST_7: buffer1_1_24_16x16_p_41 (129)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:23  %buffer1_1_24_16x16_p_41 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_5, i32 0, i32 %tmp_213_cast

ST_7: buffer1_1_24_16x16_p_42 (130)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:24  %buffer1_1_24_16x16_p_42 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_15, i32 0, i32 %tmp_213_cast

ST_7: buffer1_1_24_16x16_p_43 (131)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:25  %buffer1_1_24_16x16_p_43 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_2, i32 0, i32 %tmp_213_cast

ST_7: buffer1_1_24_16x16_p_44 (132)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:26  %buffer1_1_24_16x16_p_44 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_22, i32 0, i32 %tmp_213_cast

ST_7: buffer1_1_24_16x16_p_45 (133)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:27  %buffer1_1_24_16x16_p_45 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_1, i32 0, i32 %tmp_213_cast

ST_7: buffer1_1_24_16x16_p_46 (134)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:28  %buffer1_1_24_16x16_p_46 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p, i32 0, i32 %tmp_213_cast

ST_7: buffer1_1_24_16x16_p_47 (135)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:29  %buffer1_1_24_16x16_p_47 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_11, i32 0, i32 %tmp_213_cast

ST_7: weight_V_load (136)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:30  %weight_V_load = load i8* %weight_V_addr, align 1

ST_7: buffer1_1_24_16x16_p_48 (138)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:32  %buffer1_1_24_16x16_p_48 = load i8* %buffer1_1_24_16x16_p_34, align 1

ST_7: buffer1_1_24_16x16_p_49 (139)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:33  %buffer1_1_24_16x16_p_49 = load i8* %buffer1_1_24_16x16_p_44, align 1

ST_7: buffer1_1_24_16x16_p_50 (140)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:34  %buffer1_1_24_16x16_p_50 = load i8* %buffer1_1_24_16x16_p_47, align 1

ST_7: buffer1_1_24_16x16_p_51 (141)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:35  %buffer1_1_24_16x16_p_51 = load i8* %buffer1_1_24_16x16_p_37, align 1

ST_7: buffer1_1_24_16x16_p_52 (142)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:36  %buffer1_1_24_16x16_p_52 = load i8* %buffer1_1_24_16x16_p_41, align 1

ST_7: buffer1_1_24_16x16_p_53 (143)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:37  %buffer1_1_24_16x16_p_53 = load i8* %buffer1_1_24_16x16_p_27, align 1

ST_7: buffer1_1_24_16x16_p_54 (144)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:38  %buffer1_1_24_16x16_p_54 = load i8* %buffer1_1_24_16x16_p_26, align 1

ST_7: buffer1_1_24_16x16_p_55 (145)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:39  %buffer1_1_24_16x16_p_55 = load i8* %buffer1_1_24_16x16_p_43, align 1

ST_7: buffer1_1_24_16x16_p_56 (146)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:40  %buffer1_1_24_16x16_p_56 = load i8* %buffer1_1_24_16x16_p_45, align 1

ST_7: buffer1_1_24_16x16_p_57 (147)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:41  %buffer1_1_24_16x16_p_57 = load i8* %buffer1_1_24_16x16_p_46, align 1

ST_7: buffer1_1_24_16x16_p_58 (148)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:42  %buffer1_1_24_16x16_p_58 = load i8* %buffer1_1_24_16x16_p_39, align 1

ST_7: buffer1_1_24_16x16_p_59 (149)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:43  %buffer1_1_24_16x16_p_59 = load i8* %buffer1_1_24_16x16_p_32, align 1

ST_7: buffer1_1_24_16x16_p_60 (150)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:44  %buffer1_1_24_16x16_p_60 = load i8* %buffer1_1_24_16x16_p_35, align 1

ST_7: buffer1_1_24_16x16_p_61 (151)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:45  %buffer1_1_24_16x16_p_61 = load i8* %buffer1_1_24_16x16_p_29, align 1

ST_7: buffer1_1_24_16x16_p_62 (152)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:46  %buffer1_1_24_16x16_p_62 = load i8* %buffer1_1_24_16x16_p_40, align 1

ST_7: buffer1_1_24_16x16_p_63 (153)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:47  %buffer1_1_24_16x16_p_63 = load i8* %buffer1_1_24_16x16_p_25, align 1

ST_7: buffer1_1_24_16x16_p_64 (154)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:48  %buffer1_1_24_16x16_p_64 = load i8* %buffer1_1_24_16x16_p_42, align 1

ST_7: buffer1_1_24_16x16_p_65 (155)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:49  %buffer1_1_24_16x16_p_65 = load i8* %buffer1_1_24_16x16_p_38, align 1

ST_7: buffer1_1_24_16x16_p_66 (156)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:50  %buffer1_1_24_16x16_p_66 = load i8* %buffer1_1_24_16x16_p_33, align 1

ST_7: buffer1_1_24_16x16_p_67 (157)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:51  %buffer1_1_24_16x16_p_67 = load i8* %buffer1_1_24_16x16_p_36, align 1

ST_7: buffer1_1_24_16x16_p_68 (158)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:52  %buffer1_1_24_16x16_p_68 = load i8* %buffer1_1_24_16x16_p_30, align 1

ST_7: buffer1_1_24_16x16_p_69 (159)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:53  %buffer1_1_24_16x16_p_69 = load i8* %buffer1_1_24_16x16_p_28, align 1

ST_7: buffer1_1_24_16x16_p_70 (160)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:54  %buffer1_1_24_16x16_p_70 = load i8* %buffer1_1_24_16x16_p, align 1

ST_7: buffer1_1_24_16x16_p_71 (161)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:55  %buffer1_1_24_16x16_p_71 = load i8* %buffer1_1_24_16x16_p_31, align 1


 <State 8>: 6.46ns
ST_8: weight_V_load (136)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:30  %weight_V_load = load i8* %weight_V_addr, align 1

ST_8: buffer1_1_24_16x16_p_48 (138)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:32  %buffer1_1_24_16x16_p_48 = load i8* %buffer1_1_24_16x16_p_34, align 1

ST_8: buffer1_1_24_16x16_p_49 (139)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:33  %buffer1_1_24_16x16_p_49 = load i8* %buffer1_1_24_16x16_p_44, align 1

ST_8: buffer1_1_24_16x16_p_50 (140)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:34  %buffer1_1_24_16x16_p_50 = load i8* %buffer1_1_24_16x16_p_47, align 1

ST_8: buffer1_1_24_16x16_p_51 (141)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:35  %buffer1_1_24_16x16_p_51 = load i8* %buffer1_1_24_16x16_p_37, align 1

ST_8: buffer1_1_24_16x16_p_52 (142)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:36  %buffer1_1_24_16x16_p_52 = load i8* %buffer1_1_24_16x16_p_41, align 1

ST_8: buffer1_1_24_16x16_p_53 (143)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:37  %buffer1_1_24_16x16_p_53 = load i8* %buffer1_1_24_16x16_p_27, align 1

ST_8: buffer1_1_24_16x16_p_54 (144)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:38  %buffer1_1_24_16x16_p_54 = load i8* %buffer1_1_24_16x16_p_26, align 1

ST_8: buffer1_1_24_16x16_p_55 (145)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:39  %buffer1_1_24_16x16_p_55 = load i8* %buffer1_1_24_16x16_p_43, align 1

ST_8: buffer1_1_24_16x16_p_56 (146)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:40  %buffer1_1_24_16x16_p_56 = load i8* %buffer1_1_24_16x16_p_45, align 1

ST_8: buffer1_1_24_16x16_p_57 (147)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:41  %buffer1_1_24_16x16_p_57 = load i8* %buffer1_1_24_16x16_p_46, align 1

ST_8: buffer1_1_24_16x16_p_58 (148)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:42  %buffer1_1_24_16x16_p_58 = load i8* %buffer1_1_24_16x16_p_39, align 1

ST_8: buffer1_1_24_16x16_p_59 (149)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:43  %buffer1_1_24_16x16_p_59 = load i8* %buffer1_1_24_16x16_p_32, align 1

ST_8: buffer1_1_24_16x16_p_60 (150)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:44  %buffer1_1_24_16x16_p_60 = load i8* %buffer1_1_24_16x16_p_35, align 1

ST_8: buffer1_1_24_16x16_p_61 (151)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:45  %buffer1_1_24_16x16_p_61 = load i8* %buffer1_1_24_16x16_p_29, align 1

ST_8: buffer1_1_24_16x16_p_62 (152)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:46  %buffer1_1_24_16x16_p_62 = load i8* %buffer1_1_24_16x16_p_40, align 1

ST_8: buffer1_1_24_16x16_p_63 (153)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:47  %buffer1_1_24_16x16_p_63 = load i8* %buffer1_1_24_16x16_p_25, align 1

ST_8: buffer1_1_24_16x16_p_64 (154)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:48  %buffer1_1_24_16x16_p_64 = load i8* %buffer1_1_24_16x16_p_42, align 1

ST_8: buffer1_1_24_16x16_p_65 (155)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:49  %buffer1_1_24_16x16_p_65 = load i8* %buffer1_1_24_16x16_p_38, align 1

ST_8: buffer1_1_24_16x16_p_66 (156)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:50  %buffer1_1_24_16x16_p_66 = load i8* %buffer1_1_24_16x16_p_33, align 1

ST_8: buffer1_1_24_16x16_p_67 (157)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:51  %buffer1_1_24_16x16_p_67 = load i8* %buffer1_1_24_16x16_p_36, align 1

ST_8: buffer1_1_24_16x16_p_68 (158)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:52  %buffer1_1_24_16x16_p_68 = load i8* %buffer1_1_24_16x16_p_30, align 1

ST_8: buffer1_1_24_16x16_p_69 (159)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:53  %buffer1_1_24_16x16_p_69 = load i8* %buffer1_1_24_16x16_p_28, align 1

ST_8: buffer1_1_24_16x16_p_70 (160)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:54  %buffer1_1_24_16x16_p_70 = load i8* %buffer1_1_24_16x16_p, align 1

ST_8: buffer1_1_24_16x16_p_71 (161)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:55  %buffer1_1_24_16x16_p_71 = load i8* %buffer1_1_24_16x16_p_31, align 1

ST_8: tmp_76 (162)  [1/1] 3.20ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:56  %tmp_76 = call i8 @_ssdm_op_Mux.ap_auto.24i8.i5(i8 %buffer1_1_24_16x16_p_48, i8 %buffer1_1_24_16x16_p_49, i8 %buffer1_1_24_16x16_p_50, i8 %buffer1_1_24_16x16_p_51, i8 %buffer1_1_24_16x16_p_52, i8 %buffer1_1_24_16x16_p_53, i8 %buffer1_1_24_16x16_p_54, i8 %buffer1_1_24_16x16_p_55, i8 %buffer1_1_24_16x16_p_56, i8 %buffer1_1_24_16x16_p_57, i8 %buffer1_1_24_16x16_p_58, i8 %buffer1_1_24_16x16_p_59, i8 %buffer1_1_24_16x16_p_60, i8 %buffer1_1_24_16x16_p_61, i8 %buffer1_1_24_16x16_p_62, i8 %buffer1_1_24_16x16_p_63, i8 %buffer1_1_24_16x16_p_64, i8 %buffer1_1_24_16x16_p_65, i8 %buffer1_1_24_16x16_p_66, i8 %buffer1_1_24_16x16_p_67, i8 %buffer1_1_24_16x16_p_68, i8 %buffer1_1_24_16x16_p_69, i8 %buffer1_1_24_16x16_p_70, i8 %buffer1_1_24_16x16_p_71, i5 %co)


 <State 9>: 6.43ns
ST_9: OP1_V (137)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:31  %OP1_V = sext i8 %weight_V_load to i16

ST_9: OP2_V (163)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:57  %OP2_V = sext i8 %tmp_76 to i16

ST_9: p_Val2_7 (164)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:58  %p_Val2_7 = mul i16 %OP1_V, %OP2_V

ST_9: tmp_201 (170)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:64  %tmp_201 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_7, i32 5)


 <State 10>: 6.78ns
ST_10: tmp_77 (165)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:59  %tmp_77 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %p_Val2_56, i6 0)

ST_10: tmp_123_cast (166)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:60  %tmp_123_cast = sext i14 %tmp_77 to i16

ST_10: p_Val2_57 (167)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:61  %p_Val2_57 = add i16 %tmp_123_cast, %p_Val2_7

ST_10: signbit (168)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:62  %signbit = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_57, i32 15)

ST_10: p_Val2_58 (169)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:63  %p_Val2_58 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_57, i32 6, i32 13)

ST_10: tmp_78 (171)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:65  %tmp_78 = zext i1 %tmp_201 to i8

ST_10: tmp_202 (172)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378 (grouped into LUT with out node carry)
_ifconv:66  %tmp_202 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_57, i32 13)

ST_10: p_Val2_59 (173)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:67  %p_Val2_59 = add i8 %p_Val2_58, %tmp_78

ST_10: newsignbit (174)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:68  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_59, i32 7)

ST_10: tmp_79 (175)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378 (grouped into LUT with out node carry)
_ifconv:69  %tmp_79 = xor i1 %newsignbit, true

ST_10: carry (176)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:378 (out node of the LUT)
_ifconv:70  %carry = and i1 %tmp_202, %tmp_79

ST_10: tmp_80 (178)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:72  %tmp_80 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_57, i32 14, i32 15)


 <State 11>: 8.28ns
ST_11: tmp_204 (177)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:71  %tmp_204 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_57, i32 14)

ST_11: Range1_all_ones (179)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:73  %Range1_all_ones = icmp eq i2 %tmp_80, -1

ST_11: Range1_all_zeros (180)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:74  %Range1_all_zeros = icmp eq i2 %tmp_80, 0

ST_11: deleted_zeros (181)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:75  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_11: tmp_81 (182)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:76  %tmp_81 = xor i1 %tmp_204, true

ST_11: p_41_i_i (183)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:77  %p_41_i_i = and i1 %signbit, %tmp_81

ST_11: deleted_ones (184)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:78  %deleted_ones = select i1 %carry, i1 %p_41_i_i, i1 %Range1_all_ones

ST_11: p_38_i_i (185)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:79  %p_38_i_i = and i1 %carry, %Range1_all_ones

ST_11: p_not_i_i (186)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:80  %p_not_i_i = xor i1 %deleted_zeros, true

ST_11: brmerge_i_i6 (187)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:81  %brmerge_i_i6 = or i1 %newsignbit, %p_not_i_i

ST_11: tmp_82 (188)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:378
_ifconv:82  %tmp_82 = xor i1 %signbit, true

ST_11: overflow (189)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:83  %overflow = and i1 %brmerge_i_i6, %tmp_82

ST_11: brmerge40_demorgan_i (190)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:378 (out node of the LUT)
_ifconv:84  %brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones

ST_11: tmp4_demorgan (191)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378 (grouped into LUT with out node underflow)
_ifconv:85  %tmp4_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

ST_11: tmp4 (192)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378 (grouped into LUT with out node underflow)
_ifconv:86  %tmp4 = xor i1 %tmp4_demorgan, true

ST_11: underflow (193)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:378 (out node of the LUT)
_ifconv:87  %underflow = and i1 %signbit, %tmp4

ST_11: brmerge_i_i_i (194)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:378 (out node of the LUT)
_ifconv:88  %brmerge_i_i_i = or i1 %underflow, %overflow


 <State 12>: 4.14ns
ST_12: tmp5 (195)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378 (grouped into LUT with out node sum_V)
_ifconv:89  %tmp5 = or i1 %brmerge40_demorgan_i, %tmp_82

ST_12: underflow_not (196)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378 (grouped into LUT with out node sum_V)
_ifconv:90  %underflow_not = or i1 %tmp5, %p_38_i_i

ST_12: p_Val2_48_mux (197)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:378 (out node of the LUT)
_ifconv:91  %p_Val2_48_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_59

ST_12: p_Val2_s_75 (198)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:378 (grouped into LUT with out node sum_V)
_ifconv:92  %p_Val2_s_75 = select i1 %underflow, i8 -128, i8 %p_Val2_59

ST_12: sum_V (199)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:378 (out node of the LUT)
_ifconv:93  %sum_V = select i1 %underflow_not, i8 %p_Val2_48_mux, i8 %p_Val2_s_75

ST_12: StgValue_208 (200)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:377
_ifconv:94  br label %.preheader


 <State 13>: 4.64ns
ST_13: tmp (204)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:381
_ifconv1:0  %tmp = sext i8 %p_Val2_s to i9

ST_13: p_Val2_53 (205)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:381
_ifconv1:1  %p_Val2_53 = load i8* %bias_V_addr, align 1

ST_13: tmp_s (206)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:381
_ifconv1:2  %tmp_s = sext i8 %p_Val2_53 to i9

ST_13: p_Val2_54 (207)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:381
_ifconv1:3  %p_Val2_54 = add i9 %tmp_s, %tmp

ST_13: isneg (208)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:381
_ifconv1:4  %isneg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_54, i32 8)

ST_13: result_V (209)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:381
_ifconv1:5  %result_V = add i8 %p_Val2_53, %p_Val2_s

ST_13: newsignbit_9 (210)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:381
_ifconv1:6  %newsignbit_9 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %result_V, i32 7)

ST_13: w_6 (220)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:374
_ifconv1:16  %w_6 = add i5 %w, 1


 <State 14>: 7.39ns
ST_14: tmp_73 (211)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:381 (grouped into LUT with out node p_result_V)
_ifconv1:7  %tmp_73 = xor i1 %newsignbit_9, true

ST_14: underflow_9 (212)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:381 (grouped into LUT with out node p_result_V)
_ifconv1:8  %underflow_9 = and i1 %isneg, %tmp_73

ST_14: brmerge_i_i (213)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:381 (grouped into LUT with out node result_1)
_ifconv1:9  %brmerge_i_i = xor i1 %isneg, %newsignbit_9

ST_14: isneg_not (214)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:381 (grouped into LUT with out node result_1)
_ifconv1:10  %isneg_not = xor i1 %isneg, true

ST_14: brmerge9 (215)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:381 (grouped into LUT with out node result_1)
_ifconv1:11  %brmerge9 = or i1 %newsignbit_9, %isneg_not

ST_14: result_V_mux (216)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:381 (grouped into LUT with out node result_1)
_ifconv1:12  %result_V_mux = select i1 %brmerge_i_i, i8 127, i8 %result_V

ST_14: p_result_V (217)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:381 (out node of the LUT)
_ifconv1:13  %p_result_V = select i1 %underflow_9, i8 -128, i8 %result_V

ST_14: result_1 (218)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:381 (out node of the LUT)
_ifconv1:14  %result_1 = select i1 %brmerge9, i8 %result_V_mux, i8 %p_result_V

ST_14: StgValue_225 (219)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:382
_ifconv1:15  store i8 %result_1, i8* %output_V_addr, align 1

ST_14: StgValue_226 (221)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:374
_ifconv1:17  br label %.preheader46



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('co') with incoming values : ('co', acceleartor_hls_padding/components.cpp:372) [30]  (1.59 ns)

 <State 2>: 3.31ns
The critical path consists of the following:
	'phi' operation ('co') with incoming values : ('co', acceleartor_hls_padding/components.cpp:372) [30]  (0 ns)
	'icmp' operation ('exitcond5', acceleartor_hls_padding/components.cpp:372) [42]  (3.31 ns)

 <State 3>: 4.67ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', acceleartor_hls_padding/components.cpp:373) [50]  (0 ns)
	'add' operation ('tmp_188', acceleartor_hls_padding/components.cpp:382) [52]  (2.32 ns)
	'add' operation ('tmp_190', acceleartor_hls_padding/components.cpp:382) [56]  (2.34 ns)

 <State 4>: 3.31ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', acceleartor_hls_padding/components.cpp:374) [63]  (0 ns)
	'icmp' operation ('exitcond7', acceleartor_hls_padding/components.cpp:374) [68]  (3.31 ns)

 <State 5>: 6.83ns
The critical path consists of the following:
	'phi' operation ('m') with incoming values : ('m', acceleartor_hls_padding/components.cpp:376) [75]  (0 ns)
	'add' operation ('tmp2', acceleartor_hls_padding/components.cpp:378) [85]  (2.17 ns)
	'add' operation ('tmp_74', acceleartor_hls_padding/components.cpp:378) [87]  (2.33 ns)
	'add' operation ('tmp_197', acceleartor_hls_padding/components.cpp:378) [92]  (2.32 ns)

 <State 6>: 6.83ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', acceleartor_hls_padding/components.cpp:377) [96]  (0 ns)
	'add' operation ('tmp3', acceleartor_hls_padding/components.cpp:378) [106]  (2.17 ns)
	'add' operation ('tmp_75', acceleartor_hls_padding/components.cpp:378) [108]  (2.33 ns)
	'add' operation ('tmp_199', acceleartor_hls_padding/components.cpp:378) [110]  (2.32 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('buffer1_1_24_16x16_p_44', acceleartor_hls_padding/components.cpp:378) [132]  (0 ns)
	'load' operation ('buffer1_1_24_16x16_p_49', acceleartor_hls_padding/components.cpp:378) on array 'buffer1_1_24_16x16_p_22' [139]  (3.25 ns)

 <State 8>: 6.46ns
The critical path consists of the following:
	'load' operation ('buffer1_1_24_16x16_p_48', acceleartor_hls_padding/components.cpp:378) on array 'buffer1_1_24_16x16_p_23' [138]  (3.25 ns)
	'mux' operation ('tmp_76', acceleartor_hls_padding/components.cpp:378) [162]  (3.2 ns)

 <State 9>: 6.43ns
The critical path consists of the following:
	'mul' operation ('__Val2__', acceleartor_hls_padding/components.cpp:378) [164]  (6.43 ns)

 <State 10>: 6.78ns
The critical path consists of the following:
	'add' operation ('__Val2__', acceleartor_hls_padding/components.cpp:378) [167]  (2.39 ns)
	'add' operation ('__Val2__', acceleartor_hls_padding/components.cpp:378) [173]  (2.32 ns)
	'xor' operation ('tmp_79', acceleartor_hls_padding/components.cpp:378) [175]  (0 ns)
	'and' operation ('carry', acceleartor_hls_padding/components.cpp:378) [176]  (2.07 ns)

 <State 11>: 8.28ns
The critical path consists of the following:
	'icmp' operation ('Range1_all_ones', acceleartor_hls_padding/components.cpp:378) [179]  (2.07 ns)
	'select' operation ('deleted_ones', acceleartor_hls_padding/components.cpp:378) [184]  (0 ns)
	'and' operation ('brmerge40_demorgan_i', acceleartor_hls_padding/components.cpp:378) [190]  (2.07 ns)
	'or' operation ('tmp4_demorgan', acceleartor_hls_padding/components.cpp:378) [191]  (0 ns)
	'xor' operation ('tmp4', acceleartor_hls_padding/components.cpp:378) [192]  (0 ns)
	'and' operation ('underflow', acceleartor_hls_padding/components.cpp:378) [193]  (2.07 ns)
	'or' operation ('brmerge_i_i_i', acceleartor_hls_padding/components.cpp:378) [194]  (2.07 ns)

 <State 12>: 4.14ns
The critical path consists of the following:
	'select' operation ('p_Val2_48_mux', acceleartor_hls_padding/components.cpp:378) [197]  (2.07 ns)
	'select' operation ('sum.V', acceleartor_hls_padding/components.cpp:378) [199]  (2.07 ns)

 <State 13>: 4.64ns
The critical path consists of the following:
	'load' operation ('__Val2__', acceleartor_hls_padding/components.cpp:381) on array 'bias_V' [205]  (2.32 ns)
	'add' operation ('__Val2__', acceleartor_hls_padding/components.cpp:381) [207]  (2.32 ns)

 <State 14>: 7.39ns
The critical path consists of the following:
	'xor' operation ('tmp_73', acceleartor_hls_padding/components.cpp:381) [211]  (0 ns)
	'and' operation ('underflow', acceleartor_hls_padding/components.cpp:381) [212]  (0 ns)
	'select' operation ('p_result_V', acceleartor_hls_padding/components.cpp:381) [217]  (2.07 ns)
	'select' operation ('result_1', acceleartor_hls_padding/components.cpp:381) [218]  (2.07 ns)
	'store' operation (acceleartor_hls_padding/components.cpp:382) of variable 'result_1', acceleartor_hls_padding/components.cpp:381 on array 'output_V' [219]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
