######## Hardware Configuration #####

[Device level]
Device_Tech = 65 
 # area unit: nm
Read_Level = 2
 #
Read_Voltage = 0,1
 # read voltage unit: V
Write_Level = 2
 #
Write_Voltage = 0,3
 # write voltage unit: V
Read_Latency = 5 
 # read latency unit: ns
Write_Latency = 10 
 # write latency unit: ns
Device_Bit_Level =  2
Device_Resistance = 1e5,1e3
 # resistence unit: ohm, the item number in this tuple is bit_level
 # from HRS to LRS
Device_Variation = 5 
 # x% of ideal resistance

[Crossbar level]
Xbar_Size = 256,256 
 # (Row, Column)
 # crossbar 类别
Cell_Type = 1T1R
 # cell type option: 1T1R, 0T1R
Transistor_Tech = 65 
 # transistor technology unit: nm
Wire_Resistance = -1
 # wire resistance option: value (unit: ohm) or Default (-1)
Wire_Capacity = -1
 # wire capacity option: value (unit: fF) or Default (-1)

[Interface level]
DAC_Choice = 2
 # DAC choice option: -1: User defined, 0~3: four default configurations
DAC_Area = 0.1 
 # DAC area option: 0: default configurations, x: unit um^2
DAC_Precision = 1 
 # DAC precision option: 0: default configurations, x: unit bit
DAC_Power = 0.1 
 # DAC power option: 0: default configurations, x: unit W
DAC_Sample_Rate = 1 
 # DAC sample rate option: 0: default configurations, x: GSamples/s
ADC_Choice = 2 
 # ADC choice option: -1: User defined, 0~3: four default configurations
ADC_Area = 0 
 # ADC area option: 0: default configurations, x: unit um^2
ADC_Precision = 0 
 # ADC precision option: 0: default configurations, x: unit bit
ADC_Power = 0
 # ADC power option: 0: default configurations, x: unit W， 静态功耗
ADC_Sample_Rate = 0 
 # ADC sample rate option: 0: default configurations, x: Samples/s

[Process element level]
Xbar_Polarity = 2
 # polarity 1: one xbar for both pos and neg; polarity 2: one pos xbar and one neg xbar
#Multiplex_Xbar_Num = 0,0
 # number of crossbars use one group of ADDA (x,y): 0:default configuration (1x2), x,y: user defined -> TODO
Group_Num = 8
 # number of crossbar groups
DAC_Num = 0
 # number of DAC in each group: 0: default configuration, x: user defined
ADC_Num = 0
 # number of ADC in each group: 0: default configuration, x: user defined

[Digital module]
Adder_Tech = 55
 # adder technology unit: nm
Adder_Area = 0
 # adder area option: 0:default configurations x: unit um^2
Adder_Power = 0
 # adder power option: 0:default configurations x: unit W
ShiftReg_Tech = 55
 # shiftreg technology unit: nm
ShiftReg_Area = 0
 # shiftreg area option: 0:default configurations x: unit um^2
ShiftReg_Power = 0
 # shiftreg power option: 0:default configurations x: unit W

[Bank level]
PE_Num = 4,4
 # number of PEs in each bank (x,y): 0,0: default configuration (4x4), x,y: user defined
Bank_Adder_Num = 0
 # number of adders in each bank: 0: default configuration, x: user defined
Bank_Adder_Level = 0
 # max adder level in each bank: 0: default configuration, x: user defined
Bank_ShiftReg_Num = 0
 # number of shiftregs in each bank: 0: default configuration, x: user defined
Bank_ShiftReg_Level = 0
 # max shiftreg level in each bank: 0: default configuration, x: user defined


[Architecture level]
Buffer_Choice = 1 
 # buffer choice option: 0: User defined, 1: SRAM, 2:DRAM, 3:RRAM
Buffer_Capacity = 16 
 # buffer capacity unit: Mb
Buffer_Area = 0
 # buffer area option: 0: default configurations, x: mm^2
Buffer_Power = 0
 # buffer power option: 0: default configurations, x:mW
Buffer_Bandwidth = 0
 # buffer bandwidth option: 0: default configurations, x:Mb/s
LUT_Capacity = 1 
 # LUT capacity unit: Mb
LUT_Area = 0
 # LUT are option: 0: default configurations, x: mm^2
LUT_Power = 0 
 # LUT power option: 0: default configurations, x:mW
LUT_Bandwidth = 0
 # LUT bandwidth option: 0: default configurations, x:Mb/s


########### Algorithm Configuration ################

[Algorithm Configuration]
Weight_Polarity = 1
 # 1 or 2
Layer_Num = 5
 # The layer number of the entire CNN model
Weight_Precision = 8,8,8,8,8
 # A list with the length of Layer_Num
Activation_Precision = 8,8,8,8,8
 # A list with the length of Layer_Num
Sliding_Times = 100,100,100,1,1
 # A list with the length of Layer_Num (FC layer is 1)
Simulation_Level = 0
 # 0: Behavior, do not consider specific weight values; 1: Estimation, consider the specific weight values
Model_File = "xxx"
 # Model file location


; // Simulation_Level = Estimation/Behavior/Circuit
; // Target_Outputs = Area/Latency/Power/Energy for estimation
; // Target_Outputs = Voltage/Current/Resistance/Function for behavior & circuit


; config {
; 	Simulation_Level Estimation
; 	Target_Outputs Energy
; 	Application CNN
; 	Application_Scale 9
; 	Weight_Polarity 2
; 	Cell_Type 0T1R
; 	RRAM_Model ideal
; 	RRAM_Bit_Levels 8
; 	Transistor_Tech(nm) 130
; 	Min_Crossbar_Size 256
; 	Max_Crossbar_Size 256
; 	Write_Method ideal
; 	wire_Tech 22
; 	Action_Type Calculation
; 	Pipewire 0
; }

; Layer1 {
; 	Name Conv
; 	Inputsize 112
; 	Outputsize 55
; 	Kernelsize 11
; 	Stride 4
; 	Inputchannel 3
; 	Outputchannel 96
; }

; Layer2 {
; 	Name Conv
; 	Inputsize 54
; 	Outputsize 27
; 	Kernelsize 5
; 	Stride 1
; 	Inputchannel 96
; 	Outputchannel 256
; }

; Layer3 {
; 	Name Conv
; 	Inputsize 13
; 	Outputsize 13
; 	Kernelsize 3
; 	Stride 1
; 	Inputchannel 256
; 	Outputchannel 384
; }

; Layer3 {
; 	Name Conv
; 	Inputsize 13
; 	Outputsize 13
; 	Kernelsize 3
; 	Stride 1
; 	Inputchannel 256
; 	Outputchannel 384
; }

; Layer4 {
; 	Name Conv
; 	Inputsize 13
; 	Outputsize 13
; 	Kernelsize 3
; 	Stride 1
; 	Inputchannel 384
; 	Outputchannel 384
; }

; Layer5 {
; 	Name Conv
; 	Inputsize 13
; 	Outputsize 13
; 	Kernelsize 3
; 	Stride 1
; 	Inputchannel 384
; 	Outputchannel 256
; }

; Layer6 {
; 	Name FC
; 	Inputlength 9216
; 	Outputlength 4096
; }

; Layer7 {
; 	Name FC
; 	Inputlength 4096
; 	Outputlength 4096
; }

; Layer8 {
; 	Name FC
; 	Inputlength 4096
; 	Outputlength 1000
; }

; Layer9 {
; 	Name FC
; 	Inputlength 1000
; 	Outputlength 10
; }
