IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.08        Core1: 16.09        
Core2: 28.91        Core3: 11.04        
Core4: 27.48        Core5: 15.35        
Core6: 31.39        Core7: 14.92        
Core8: 30.70        Core9: 21.88        
Core10: 26.41        Core11: 15.19        
Core12: 28.38        Core13: 16.59        
Core14: 27.77        Core15: 10.45        
Core16: 28.18        Core17: 16.86        
Core18: 28.13        Core19: 21.66        
Core20: 30.13        Core21: 18.34        
Core22: 28.36        Core23: 17.93        
Core24: 29.52        Core25: 14.48        
Core26: 29.48        Core27: 18.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.75
Socket1: 14.85
DDR read Latency(ns)
Socket0: 375203.58
Socket1: 5055.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.76        Core1: 16.81        
Core2: 31.26        Core3: 10.99        
Core4: 29.63        Core5: 15.46        
Core6: 30.66        Core7: 15.12        
Core8: 31.43        Core9: 22.05        
Core10: 29.44        Core11: 15.93        
Core12: 29.76        Core13: 17.31        
Core14: 29.53        Core15: 10.80        
Core16: 29.08        Core17: 17.63        
Core18: 29.91        Core19: 21.79        
Core20: 29.46        Core21: 18.50        
Core22: 28.72        Core23: 18.04        
Core24: 29.55        Core25: 14.49        
Core26: 29.47        Core27: 18.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.05
Socket1: 15.13
DDR read Latency(ns)
Socket0: 382487.90
Socket1: 4880.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.16        Core1: 17.03        
Core2: 22.27        Core3: 11.07        
Core4: 20.62        Core5: 15.66        
Core6: 33.96        Core7: 15.22        
Core8: 29.43        Core9: 20.77        
Core10: 31.62        Core11: 16.13        
Core12: 29.54        Core13: 17.60        
Core14: 29.23        Core15: 10.72        
Core16: 30.34        Core17: 18.11        
Core18: 28.73        Core19: 21.82        
Core20: 29.54        Core21: 18.95        
Core22: 28.42        Core23: 18.03        
Core24: 22.32        Core25: 14.88        
Core26: 19.44        Core27: 18.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.07
Socket1: 15.28
DDR read Latency(ns)
Socket0: 343021.84
Socket1: 4786.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.93        Core1: 17.32        
Core2: 30.11        Core3: 11.00        
Core4: 29.98        Core5: 15.58        
Core6: 31.48        Core7: 14.93        
Core8: 28.47        Core9: 21.95        
Core10: 30.96        Core11: 16.52        
Core12: 28.68        Core13: 17.84        
Core14: 30.49        Core15: 10.70        
Core16: 32.14        Core17: 18.41        
Core18: 28.76        Core19: 21.76        
Core20: 28.75        Core21: 19.73        
Core22: 28.01        Core23: 18.01        
Core24: 29.53        Core25: 14.93        
Core26: 30.59        Core27: 18.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.11
Socket1: 15.37
DDR read Latency(ns)
Socket0: 429092.90
Socket1: 4711.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.67        Core1: 17.31        
Core2: 31.93        Core3: 11.13        
Core4: 31.89        Core5: 15.89        
Core6: 32.19        Core7: 14.98        
Core8: 30.34        Core9: 22.10        
Core10: 31.35        Core11: 17.93        
Core12: 30.41        Core13: 17.57        
Core14: 29.75        Core15: 10.90        
Core16: 28.50        Core17: 17.03        
Core18: 30.68        Core19: 21.78        
Core20: 29.42        Core21: 20.66        
Core22: 27.61        Core23: 18.33        
Core24: 28.98        Core25: 14.89        
Core26: 29.72        Core27: 18.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.11
Socket1: 15.54
DDR read Latency(ns)
Socket0: 405572.73
Socket1: 4557.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.03        Core1: 16.63        
Core2: 28.66        Core3: 11.08        
Core4: 29.75        Core5: 15.39        
Core6: 30.70        Core7: 15.07        
Core8: 30.92        Core9: 21.97        
Core10: 29.27        Core11: 15.49        
Core12: 29.11        Core13: 17.70        
Core14: 28.80        Core15: 10.86        
Core16: 30.02        Core17: 17.21        
Core18: 29.21        Core19: 21.70        
Core20: 30.21        Core21: 18.57        
Core22: 28.83        Core23: 18.32        
Core24: 29.78        Core25: 14.80        
Core26: 32.07        Core27: 18.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.12
Socket1: 15.12
DDR read Latency(ns)
Socket0: 409158.43
Socket1: 5049.72
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.99        Core1: 20.66        
Core2: 30.62        Core3: 16.12        
Core4: 28.33        Core5: 24.95        
Core6: 27.84        Core7: 21.02        
Core8: 28.03        Core9: 17.96        
Core10: 28.43        Core11: 18.29        
Core12: 30.03        Core13: 27.61        
Core14: 28.47        Core15: 25.33        
Core16: 26.36        Core17: 24.41        
Core18: 28.15        Core19: 23.77        
Core20: 29.21        Core21: 27.32        
Core22: 26.35        Core23: 33.73        
Core24: 29.94        Core25: 35.60        
Core26: 30.83        Core27: 19.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.35
Socket1: 24.44
DDR read Latency(ns)
Socket0: 287646.56
Socket1: 1488.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.62        Core1: 20.72        
Core2: 30.03        Core3: 16.83        
Core4: 30.59        Core5: 25.58        
Core6: 29.75        Core7: 21.60        
Core8: 28.79        Core9: 18.03        
Core10: 27.60        Core11: 18.60        
Core12: 28.77        Core13: 27.83        
Core14: 27.69        Core15: 25.04        
Core16: 27.45        Core17: 25.42        
Core18: 26.51        Core19: 23.62        
Core20: 29.56        Core21: 27.52        
Core22: 26.79        Core23: 33.76        
Core24: 27.43        Core25: 35.66        
Core26: 29.17        Core27: 19.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.05
Socket1: 24.75
DDR read Latency(ns)
Socket0: 295478.24
Socket1: 1475.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.14        Core1: 20.40        
Core2: 21.91        Core3: 17.32        
Core4: 31.98        Core5: 24.47        
Core6: 23.00        Core7: 22.52        
Core8: 24.94        Core9: 17.70        
Core10: 22.20        Core11: 19.66        
Core12: 29.76        Core13: 27.98        
Core14: 26.88        Core15: 23.07        
Core16: 28.36        Core17: 22.42        
Core18: 26.28        Core19: 24.26        
Core20: 28.48        Core21: 28.30        
Core22: 26.22        Core23: 33.37        
Core24: 21.91        Core25: 35.42        
Core26: 17.47        Core27: 19.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.15
Socket1: 24.47
DDR read Latency(ns)
Socket0: 255237.53
Socket1: 1477.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.51        Core1: 23.07        
Core2: 31.08        Core3: 21.28        
Core4: 30.27        Core5: 26.48        
Core6: 29.40        Core7: 21.27        
Core8: 29.97        Core9: 18.42        
Core10: 27.69        Core11: 22.43        
Core12: 29.84        Core13: 30.87        
Core14: 27.00        Core15: 22.89        
Core16: 27.46        Core17: 22.74        
Core18: 27.73        Core19: 27.93        
Core20: 30.48        Core21: 31.01        
Core22: 27.84        Core23: 34.18        
Core24: 28.38        Core25: 36.33        
Core26: 28.52        Core27: 16.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.19
Socket1: 25.77
DDR read Latency(ns)
Socket0: 280362.03
Socket1: 1319.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.27        Core1: 23.40        
Core2: 29.78        Core3: 21.73        
Core4: 31.20        Core5: 26.56        
Core6: 30.18        Core7: 21.70        
Core8: 29.74        Core9: 18.36        
Core10: 28.02        Core11: 21.47        
Core12: 28.66        Core13: 30.80        
Core14: 27.32        Core15: 25.23        
Core16: 28.46        Core17: 22.31        
Core18: 27.52        Core19: 27.49        
Core20: 29.37        Core21: 31.40        
Core22: 27.81        Core23: 34.42        
Core24: 29.02        Core25: 36.29        
Core26: 28.07        Core27: 16.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.07
Socket1: 25.98
DDR read Latency(ns)
Socket0: 287757.97
Socket1: 1316.59


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.43        Core1: 22.28        
Core2: 28.98        Core3: 21.50        
Core4: 28.61        Core5: 26.46        
Core6: 29.46        Core7: 21.15        
Core8: 28.92        Core9: 18.27        
Core10: 28.62        Core11: 21.38        
Core12: 28.91        Core13: 30.55        
Core14: 27.33        Core15: 25.18        
Core16: 27.41        Core17: 22.25        
Core18: 27.21        Core19: 26.51        
Core20: 30.41        Core21: 29.45        
Core22: 27.73        Core23: 34.32        
Core24: 28.88        Core25: 36.23        
Core26: 28.86        Core27: 16.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.00
Socket1: 25.55
DDR read Latency(ns)
Socket0: 276837.95
Socket1: 1338.10
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.93        Core1: 27.83        
Core2: 29.46        Core3: 19.96        
Core4: 28.27        Core5: 24.00        
Core6: 28.98        Core7: 18.11        
Core8: 31.62        Core9: 21.75        
Core10: 29.41        Core11: 18.76        
Core12: 30.73        Core13: 21.78        
Core14: 29.72        Core15: 24.04        
Core16: 28.17        Core17: 20.11        
Core18: 29.66        Core19: 23.95        
Core20: 29.52        Core21: 17.71        
Core22: 30.42        Core23: 18.04        
Core24: 30.77        Core25: 24.62        
Core26: 30.57        Core27: 11.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.28
Socket1: 21.05
DDR read Latency(ns)
Socket0: 357879.81
Socket1: 2140.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.28        Core1: 28.03        
Core2: 27.38        Core3: 19.78        
Core4: 28.58        Core5: 24.06        
Core6: 30.84        Core7: 18.69        
Core8: 30.75        Core9: 21.06        
Core10: 28.88        Core11: 18.24        
Core12: 29.32        Core13: 20.82        
Core14: 29.04        Core15: 20.54        
Core16: 29.08        Core17: 19.71        
Core18: 30.86        Core19: 23.64        
Core20: 29.59        Core21: 25.59        
Core22: 29.24        Core23: 17.71        
Core24: 31.11        Core25: 24.40        
Core26: 29.78        Core27: 11.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.79
Socket1: 21.07
DDR read Latency(ns)
Socket0: 377815.38
Socket1: 2170.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.02        Core1: 29.04        
Core2: 29.74        Core3: 18.32        
Core4: 30.09        Core5: 23.36        
Core6: 23.22        Core7: 19.55        
Core8: 23.10        Core9: 21.46        
Core10: 28.61        Core11: 18.15        
Core12: 21.51        Core13: 21.43        
Core14: 24.05        Core15: 21.22        
Core16: 21.28        Core17: 19.89        
Core18: 28.02        Core19: 23.76        
Core20: 28.74        Core21: 25.49        
Core22: 28.82        Core23: 18.02        
Core24: 31.47        Core25: 24.18        
Core26: 28.97        Core27: 11.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.25
Socket1: 20.94
DDR read Latency(ns)
Socket0: 310332.29
Socket1: 2201.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.87        Core1: 29.05        
Core2: 29.51        Core3: 16.85        
Core4: 30.37        Core5: 22.65        
Core6: 29.39        Core7: 20.68        
Core8: 30.20        Core9: 21.46        
Core10: 26.55        Core11: 18.43        
Core12: 29.24        Core13: 20.26        
Core14: 29.45        Core15: 21.37        
Core16: 29.52        Core17: 19.60        
Core18: 28.96        Core19: 25.75        
Core20: 28.60        Core21: 24.11        
Core22: 29.84        Core23: 17.18        
Core24: 31.54        Core25: 23.89        
Core26: 29.26        Core27: 11.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.08
Socket1: 20.61
DDR read Latency(ns)
Socket0: 386438.65
Socket1: 2283.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.24        Core1: 21.86        
Core2: 30.94        Core3: 17.78        
Core4: 29.74        Core5: 22.26        
Core6: 29.21        Core7: 14.04        
Core8: 30.72        Core9: 20.95        
Core10: 26.79        Core11: 18.56        
Core12: 29.42        Core13: 19.80        
Core14: 29.40        Core15: 21.18        
Core16: 27.39        Core17: 19.28        
Core18: 29.98        Core19: 23.25        
Core20: 29.32        Core21: 22.62        
Core22: 29.21        Core23: 18.34        
Core24: 30.68        Core25: 24.02        
Core26: 29.93        Core27: 12.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.29
Socket1: 19.18
DDR read Latency(ns)
Socket0: 414381.68
Socket1: 2785.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.82        Core1: 21.56        
Core2: 29.53        Core3: 21.60        
Core4: 31.31        Core5: 22.77        
Core6: 28.73        Core7: 13.83        
Core8: 32.73        Core9: 21.07        
Core10: 29.42        Core11: 17.18        
Core12: 30.16        Core13: 20.18        
Core14: 28.34        Core15: 21.80        
Core16: 28.96        Core17: 18.21        
Core18: 28.66        Core19: 22.55        
Core20: 27.56        Core21: 21.20        
Core22: 28.45        Core23: 19.46        
Core24: 30.46        Core25: 24.55        
Core26: 28.58        Core27: 12.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.12
Socket1: 19.71
DDR read Latency(ns)
Socket0: 397476.54
Socket1: 2557.35
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.26        Core1: 29.65        
Core2: 30.36        Core3: 23.83        
Core4: 30.25        Core5: 27.94        
Core6: 32.03        Core7: 36.14        
Core8: 29.91        Core9: 19.37        
Core10: 27.73        Core11: 23.24        
Core12: 27.99        Core13: 12.18        
Core14: 27.36        Core15: 32.50        
Core16: 28.89        Core17: 39.00        
Core18: 28.65        Core19: 33.59        
Core20: 28.97        Core21: 20.10        
Core22: 28.20        Core23: 26.27        
Core24: 29.77        Core25: 24.89        
Core26: 28.56        Core27: 23.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.18
Socket1: 26.21
DDR read Latency(ns)
Socket0: 228925.08
Socket1: 1293.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.94        Core1: 30.06        
Core2: 30.15        Core3: 23.68        
Core4: 32.85        Core5: 28.03        
Core6: 30.24        Core7: 37.67        
Core8: 30.31        Core9: 19.38        
Core10: 28.72        Core11: 23.73        
Core12: 29.60        Core13: 12.21        
Core14: 29.01        Core15: 32.61        
Core16: 29.93        Core17: 38.63        
Core18: 27.92        Core19: 32.98        
Core20: 30.06        Core21: 20.88        
Core22: 28.91        Core23: 26.38        
Core24: 30.12        Core25: 26.33        
Core26: 32.00        Core27: 25.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.37
Socket1: 26.54
DDR read Latency(ns)
Socket0: 232058.14
Socket1: 1279.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.30        Core1: 30.04        
Core2: 22.29        Core3: 23.43        
Core4: 30.57        Core5: 28.01        
Core6: 22.49        Core7: 37.03        
Core8: 25.88        Core9: 18.66        
Core10: 22.18        Core11: 23.72        
Core12: 22.32        Core13: 12.30        
Core14: 29.16        Core15: 32.75        
Core16: 30.39        Core17: 38.48        
Core18: 29.19        Core19: 33.11        
Core20: 29.77        Core21: 22.60        
Core22: 28.82        Core23: 25.54        
Core24: 30.29        Core25: 24.31        
Core26: 30.09        Core27: 23.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.56
Socket1: 26.39
DDR read Latency(ns)
Socket0: 203113.71
Socket1: 1292.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.44        Core1: 30.23        
Core2: 31.35        Core3: 22.92        
Core4: 32.07        Core5: 27.47        
Core6: 29.40        Core7: 37.05        
Core8: 29.51        Core9: 19.65        
Core10: 30.18        Core11: 23.84        
Core12: 30.48        Core13: 12.19        
Core14: 29.45        Core15: 33.15        
Core16: 28.36        Core17: 38.44        
Core18: 26.62        Core19: 34.43        
Core20: 29.88        Core21: 25.86        
Core22: 28.07        Core23: 22.27        
Core24: 30.74        Core25: 24.42        
Core26: 30.51        Core27: 23.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.56
Socket1: 26.38
DDR read Latency(ns)
Socket0: 239919.99
Socket1: 1273.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.56        Core1: 30.05        
Core2: 29.73        Core3: 23.02        
Core4: 32.18        Core5: 27.51        
Core6: 31.66        Core7: 36.09        
Core8: 30.80        Core9: 19.36        
Core10: 28.84        Core11: 23.34        
Core12: 29.78        Core13: 12.33        
Core14: 28.44        Core15: 32.80        
Core16: 28.74        Core17: 38.62        
Core18: 28.33        Core19: 34.16        
Core20: 30.49        Core21: 23.26        
Core22: 26.07        Core23: 22.32        
Core24: 32.29        Core25: 23.71        
Core26: 30.26        Core27: 21.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.66
Socket1: 26.06
DDR read Latency(ns)
Socket0: 242901.61
Socket1: 1305.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.09        Core1: 29.16        
Core2: 29.97        Core3: 23.35        
Core4: 29.72        Core5: 27.30        
Core6: 32.04        Core7: 35.82        
Core8: 34.16        Core9: 19.49        
Core10: 28.50        Core11: 22.79        
Core12: 31.46        Core13: 12.28        
Core14: 30.45        Core15: 32.46        
Core16: 27.33        Core17: 38.94        
Core18: 29.88        Core19: 33.92        
Core20: 28.50        Core21: 20.47        
Core22: 31.78        Core23: 22.77        
Core24: 31.59        Core25: 22.05        
Core26: 29.69        Core27: 21.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.59
Socket1: 25.65
DDR read Latency(ns)
Socket0: 231856.56
Socket1: 1326.16
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.30        Core1: 21.42        
Core2: 28.10        Core3: 25.04        
Core4: 31.30        Core5: 20.89        
Core6: 31.20        Core7: 35.03        
Core8: 30.26        Core9: 21.11        
Core10: 26.82        Core11: 23.61        
Core12: 28.61        Core13: 27.79        
Core14: 28.35        Core15: 29.00        
Core16: 29.69        Core17: 27.36        
Core18: 29.67        Core19: 25.62        
Core20: 29.52        Core21: 28.01        
Core22: 28.78        Core23: 12.18        
Core24: 30.67        Core25: 32.00        
Core26: 31.84        Core27: 32.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.44
Socket1: 24.79
DDR read Latency(ns)
Socket0: 296737.62
Socket1: 1475.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.99        Core1: 21.29        
Core2: 30.00        Core3: 24.77        
Core4: 32.23        Core5: 22.64        
Core6: 29.84        Core7: 35.48        
Core8: 28.26        Core9: 21.10        
Core10: 29.42        Core11: 24.58        
Core12: 27.31        Core13: 27.55        
Core14: 28.75        Core15: 29.04        
Core16: 30.88        Core17: 26.64        
Core18: 29.20        Core19: 25.66        
Core20: 27.45        Core21: 28.00        
Core22: 29.74        Core23: 12.18        
Core24: 29.85        Core25: 31.93        
Core26: 30.67        Core27: 33.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.83
Socket1: 24.99
DDR read Latency(ns)
Socket0: 305078.78
Socket1: 1463.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.57        Core1: 20.89        
Core2: 24.36        Core3: 24.59        
Core4: 20.84        Core5: 21.13        
Core6: 22.89        Core7: 34.09        
Core8: 20.95        Core9: 21.03        
Core10: 15.81        Core11: 22.62        
Core12: 27.90        Core13: 27.39        
Core14: 28.08        Core15: 29.22        
Core16: 26.63        Core17: 26.23        
Core18: 27.26        Core19: 25.73        
Core20: 27.63        Core21: 26.95        
Core22: 32.82        Core23: 12.40        
Core24: 30.04        Core25: 31.63        
Core26: 31.06        Core27: 32.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.54
Socket1: 24.52
DDR read Latency(ns)
Socket0: 265330.38
Socket1: 1533.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.10        Core1: 20.17        
Core2: 29.38        Core3: 23.63        
Core4: 30.43        Core5: 19.80        
Core6: 31.71        Core7: 31.31        
Core8: 28.89        Core9: 20.83        
Core10: 28.91        Core11: 20.30        
Core12: 26.87        Core13: 28.52        
Core14: 30.51        Core15: 27.68        
Core16: 26.78        Core17: 27.03        
Core18: 28.49        Core19: 25.82        
Core20: 28.15        Core21: 25.95        
Core22: 28.23        Core23: 12.40        
Core24: 29.85        Core25: 31.79        
Core26: 30.73        Core27: 31.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.68
Socket1: 23.72
DDR read Latency(ns)
Socket0: 303888.06
Socket1: 1670.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.61        Core1: 19.44        
Core2: 29.96        Core3: 23.80        
Core4: 32.35        Core5: 20.99        
Core6: 32.24        Core7: 31.15        
Core8: 30.37        Core9: 20.56        
Core10: 29.28        Core11: 20.18        
Core12: 28.57        Core13: 28.18        
Core14: 29.25        Core15: 27.42        
Core16: 29.88        Core17: 27.25        
Core18: 30.18        Core19: 26.84        
Core20: 27.76        Core21: 25.96        
Core22: 28.48        Core23: 12.31        
Core24: 31.54        Core25: 31.95        
Core26: 31.25        Core27: 32.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.78
Socket1: 23.78
DDR read Latency(ns)
Socket0: 300030.86
Socket1: 1654.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.99        Core1: 20.47        
Core2: 27.79        Core3: 24.65        
Core4: 29.46        Core5: 20.75        
Core6: 31.41        Core7: 29.97        
Core8: 29.52        Core9: 20.90        
Core10: 27.88        Core11: 20.36        
Core12: 28.80        Core13: 29.14        
Core14: 29.57        Core15: 26.65        
Core16: 26.78        Core17: 27.84        
Core18: 27.47        Core19: 26.30        
Core20: 27.38        Core21: 26.64        
Core22: 29.60        Core23: 12.38        
Core24: 30.49        Core25: 31.97        
Core26: 30.86        Core27: 31.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.01
Socket1: 23.99
DDR read Latency(ns)
Socket0: 300320.81
Socket1: 1634.95
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.94        Core1: 21.53        
Core2: 28.93        Core3: 20.79        
Core4: 29.84        Core5: 22.28        
Core6: 30.15        Core7: 22.13        
Core8: 30.29        Core9: 22.84        
Core10: 28.42        Core11: 26.52        
Core12: 28.11        Core13: 30.51        
Core14: 29.00        Core15: 18.90        
Core16: 28.57        Core17: 24.43        
Core18: 29.11        Core19: 25.43        
Core20: 29.79        Core21: 26.62        
Core22: 28.28        Core23: 21.26        
Core24: 30.35        Core25: 24.34        
Core26: 28.80        Core27: 19.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.03
Socket1: 23.11
DDR read Latency(ns)
Socket0: 292946.80
Socket1: 1760.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.17        Core1: 20.97        
Core2: 28.80        Core3: 20.85        
Core4: 30.16        Core5: 21.29        
Core6: 28.77        Core7: 21.35        
Core8: 30.46        Core9: 22.78        
Core10: 28.50        Core11: 25.99        
Core12: 28.48        Core13: 29.96        
Core14: 31.12        Core15: 18.64        
Core16: 28.53        Core17: 22.43        
Core18: 29.18        Core19: 27.18        
Core20: 25.88        Core21: 24.22        
Core22: 27.62        Core23: 20.11        
Core24: 27.40        Core25: 22.81        
Core26: 29.18        Core27: 18.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.00
Socket1: 22.45
DDR read Latency(ns)
Socket0: 298656.58
Socket1: 1817.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.49        Core1: 19.71        
Core2: 29.05        Core3: 20.81        
Core4: 28.08        Core5: 19.68        
Core6: 29.58        Core7: 22.58        
Core8: 31.66        Core9: 22.29        
Core10: 28.39        Core11: 25.81        
Core12: 23.10        Core13: 29.41        
Core14: 21.26        Core15: 19.83        
Core16: 17.91        Core17: 19.58        
Core18: 29.13        Core19: 25.04        
Core20: 27.50        Core21: 23.06        
Core22: 22.34        Core23: 20.85        
Core24: 15.10        Core25: 20.26        
Core26: 29.95        Core27: 18.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.17
Socket1: 21.68
DDR read Latency(ns)
Socket0: 268133.41
Socket1: 1925.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.58        Core1: 18.90        
Core2: 29.30        Core3: 20.63        
Core4: 29.78        Core5: 20.86        
Core6: 29.68        Core7: 24.77        
Core8: 31.77        Core9: 22.02        
Core10: 26.13        Core11: 25.95        
Core12: 29.58        Core13: 29.84        
Core14: 28.65        Core15: 23.62        
Core16: 26.93        Core17: 20.14        
Core18: 29.95        Core19: 23.78        
Core20: 28.09        Core21: 22.56        
Core22: 26.26        Core23: 22.09        
Core24: 28.25        Core25: 20.60        
Core26: 29.85        Core27: 17.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.24
Socket1: 22.03
DDR read Latency(ns)
Socket0: 293546.96
Socket1: 1890.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.34        Core1: 18.56        
Core2: 30.47        Core3: 20.69        
Core4: 28.64        Core5: 20.12        
Core6: 30.22        Core7: 24.54        
Core8: 32.28        Core9: 21.90        
Core10: 28.71        Core11: 25.77        
Core12: 28.16        Core13: 29.66        
Core14: 28.90        Core15: 22.01        
Core16: 30.94        Core17: 19.20        
Core18: 28.28        Core19: 23.06        
Core20: 26.98        Core21: 23.37        
Core22: 27.28        Core23: 21.90        
Core24: 27.71        Core25: 19.53        
Core26: 32.11        Core27: 17.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.32
Socket1: 21.64
DDR read Latency(ns)
Socket0: 292751.49
Socket1: 1952.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.08        Core1: 19.42        
Core2: 25.58        Core3: 20.81        
Core4: 29.04        Core5: 20.35        
Core6: 28.16        Core7: 22.68        
Core8: 30.82        Core9: 22.33        
Core10: 27.40        Core11: 25.78        
Core12: 27.59        Core13: 29.81        
Core14: 28.69        Core15: 20.32        
Core16: 27.26        Core17: 20.57        
Core18: 29.68        Core19: 26.18        
Core20: 27.32        Core21: 23.47        
Core22: 27.59        Core23: 20.77        
Core24: 27.66        Core25: 20.70        
Core26: 29.46        Core27: 17.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.65
Socket1: 21.92
DDR read Latency(ns)
Socket0: 296511.96
Socket1: 1922.96
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.83        Core1: 26.11        
Core2: 29.96        Core3: 31.38        
Core4: 27.90        Core5: 20.90        
Core6: 29.02        Core7: 31.08        
Core8: 26.42        Core9: 19.18        
Core10: 28.16        Core11: 30.74        
Core12: 28.46        Core13: 34.47        
Core14: 27.68        Core15: 12.47        
Core16: 26.66        Core17: 34.80        
Core18: 28.57        Core19: 22.19        
Core20: 27.12        Core21: 20.45        
Core22: 28.60        Core23: 31.02        
Core24: 28.18        Core25: 21.00        
Core26: 30.26        Core27: 20.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.77
Socket1: 25.50
DDR read Latency(ns)
Socket0: 315355.60
Socket1: 1358.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.18        Core1: 26.27        
Core2: 31.66        Core3: 31.47        
Core4: 29.39        Core5: 21.20        
Core6: 27.63        Core7: 31.22        
Core8: 28.30        Core9: 19.26        
Core10: 29.46        Core11: 30.85        
Core12: 27.25        Core13: 34.56        
Core14: 28.85        Core15: 12.74        
Core16: 29.16        Core17: 34.92        
Core18: 26.81        Core19: 22.26        
Core20: 29.69        Core21: 20.44        
Core22: 29.01        Core23: 30.99        
Core24: 27.93        Core25: 21.40        
Core26: 28.78        Core27: 20.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.63
Socket1: 25.67
DDR read Latency(ns)
Socket0: 319666.29
Socket1: 1356.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.11        Core1: 27.23        
Core2: 30.40        Core3: 32.03        
Core4: 31.18        Core5: 21.98        
Core6: 21.24        Core7: 31.35        
Core8: 29.70        Core9: 19.55        
Core10: 28.76        Core11: 30.83        
Core12: 29.73        Core13: 34.64        
Core14: 28.33        Core15: 12.80        
Core16: 29.69        Core17: 34.94        
Core18: 29.50        Core19: 23.03        
Core20: 20.98        Core21: 20.76        
Core22: 26.41        Core23: 31.48        
Core24: 28.82        Core25: 20.94        
Core26: 23.00        Core27: 21.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.14
Socket1: 26.09
DDR read Latency(ns)
Socket0: 273629.47
Socket1: 1335.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.05        Core1: 29.37        
Core2: 28.64        Core3: 32.31        
Core4: 30.19        Core5: 25.11        
Core6: 28.87        Core7: 31.24        
Core8: 29.71        Core9: 19.92        
Core10: 29.22        Core11: 30.98        
Core12: 28.69        Core13: 34.73        
Core14: 28.91        Core15: 12.70        
Core16: 25.65        Core17: 34.79        
Core18: 28.94        Core19: 24.37        
Core20: 29.73        Core21: 20.96        
Core22: 28.59        Core23: 31.91        
Core24: 28.03        Core25: 20.77        
Core26: 29.22        Core27: 22.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.58
Socket1: 26.87
DDR read Latency(ns)
Socket0: 334835.92
Socket1: 1283.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.79        Core1: 28.51        
Core2: 31.01        Core3: 32.25        
Core4: 31.31        Core5: 23.62        
Core6: 30.67        Core7: 31.09        
Core8: 28.54        Core9: 19.67        
Core10: 28.81        Core11: 30.87        
Core12: 27.98        Core13: 34.69        
Core14: 27.71        Core15: 12.68        
Core16: 27.34        Core17: 34.96        
Core18: 28.63        Core19: 24.03        
Core20: 28.89        Core21: 20.66        
Core22: 29.31        Core23: 31.84        
Core24: 29.59        Core25: 21.17        
Core26: 28.87        Core27: 22.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.16
Socket1: 26.60
DDR read Latency(ns)
Socket0: 322839.50
Socket1: 1296.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.85        Core1: 27.00        
Core2: 33.02        Core3: 31.74        
Core4: 30.14        Core5: 21.66        
Core6: 30.95        Core7: 31.31        
Core8: 29.63        Core9: 19.44        
Core10: 29.02        Core11: 30.89        
Core12: 28.88        Core13: 34.42        
Core14: 27.69        Core15: 12.73        
Core16: 28.53        Core17: 34.88        
Core18: 27.94        Core19: 24.79        
Core20: 28.29        Core21: 21.02        
Core22: 28.61        Core23: 31.07        
Core24: 30.17        Core25: 20.88        
Core26: 29.17        Core27: 23.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.27
Socket1: 26.29
DDR read Latency(ns)
Socket0: 319887.01
Socket1: 1313.74
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.78        Core1: 17.13        
Core2: 26.88        Core3: 21.49        
Core4: 29.21        Core5: 25.00        
Core6: 28.70        Core7: 20.94        
Core8: 29.86        Core9: 20.57        
Core10: 29.67        Core11: 26.35        
Core12: 26.54        Core13: 20.12        
Core14: 25.84        Core15: 20.20        
Core16: 28.04        Core17: 20.08        
Core18: 30.26        Core19: 23.66        
Core20: 28.85        Core21: 26.82        
Core22: 29.04        Core23: 21.97        
Core24: 27.63        Core25: 19.62        
Core26: 31.76        Core27: 16.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.60
Socket1: 22.05
DDR read Latency(ns)
Socket0: 345448.08
Socket1: 1889.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.06        Core1: 17.68        
Core2: 28.86        Core3: 22.17        
Core4: 30.24        Core5: 24.24        
Core6: 33.67        Core7: 21.21        
Core8: 27.98        Core9: 20.82        
Core10: 27.95        Core11: 26.58        
Core12: 27.55        Core13: 20.38        
Core14: 26.99        Core15: 20.23        
Core16: 28.66        Core17: 19.86        
Core18: 28.24        Core19: 24.18        
Core20: 28.61        Core21: 27.05        
Core22: 29.71        Core23: 22.38        
Core24: 28.25        Core25: 19.80        
Core26: 30.29        Core27: 16.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.93
Socket1: 22.33
DDR read Latency(ns)
Socket0: 351680.80
Socket1: 1844.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.78        Core1: 18.88        
Core2: 21.47        Core3: 22.41        
Core4: 26.65        Core5: 25.60        
Core6: 31.30        Core7: 25.54        
Core8: 29.22        Core9: 21.33        
Core10: 29.42        Core11: 26.89        
Core12: 26.76        Core13: 24.91        
Core14: 27.58        Core15: 21.62        
Core16: 26.81        Core17: 20.76        
Core18: 27.49        Core19: 24.57        
Core20: 22.68        Core21: 27.65        
Core22: 14.25        Core23: 23.32        
Core24: 23.37        Core25: 20.28        
Core26: 23.73        Core27: 16.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.08
Socket1: 23.41
DDR read Latency(ns)
Socket0: 284927.26
Socket1: 1696.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.83        Core1: 20.48        
Core2: 28.67        Core3: 22.52        
Core4: 29.79        Core5: 27.41        
Core6: 30.95        Core7: 33.59        
Core8: 31.04        Core9: 21.55        
Core10: 28.37        Core11: 27.44        
Core12: 27.78        Core13: 32.16        
Core14: 25.99        Core15: 21.25        
Core16: 27.74        Core17: 21.70        
Core18: 27.12        Core19: 24.03        
Core20: 29.16        Core21: 29.19        
Core22: 28.38        Core23: 23.13        
Core24: 28.94        Core25: 20.15        
Core26: 30.96        Core27: 16.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.72
Socket1: 25.14
DDR read Latency(ns)
Socket0: 330226.46
Socket1: 1477.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.30        Core1: 18.67        
Core2: 28.27        Core3: 21.10        
Core4: 28.97        Core5: 27.47        
Core6: 28.67        Core7: 32.32        
Core8: 29.52        Core9: 20.84        
Core10: 29.07        Core11: 27.43        
Core12: 27.61        Core13: 29.64        
Core14: 24.72        Core15: 20.83        
Core16: 27.35        Core17: 19.64        
Core18: 28.28        Core19: 23.31        
Core20: 27.39        Core21: 29.23        
Core22: 28.42        Core23: 22.45        
Core24: 29.87        Core25: 22.40        
Core26: 31.42        Core27: 16.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.81
Socket1: 24.20
DDR read Latency(ns)
Socket0: 329605.82
Socket1: 1555.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.47        Core1: 19.49        
Core2: 28.38        Core3: 19.75        
Core4: 27.51        Core5: 27.14        
Core6: 28.11        Core7: 29.48        
Core8: 29.26        Core9: 20.99        
Core10: 30.26        Core11: 27.83        
Core12: 27.57        Core13: 21.54        
Core14: 26.20        Core15: 20.67        
Core16: 27.00        Core17: 19.94        
Core18: 28.96        Core19: 21.96        
Core20: 28.63        Core21: 29.58        
Core22: 27.80        Core23: 21.07        
Core24: 28.13        Core25: 25.43        
Core26: 28.19        Core27: 16.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.27
Socket1: 23.18
DDR read Latency(ns)
Socket0: 340235.24
Socket1: 1683.47
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.84        Core1: 17.77        
Core2: 30.25        Core3: 21.96        
Core4: 30.29        Core5: 17.69        
Core6: 29.08        Core7: 22.20        
Core8: 29.97        Core9: 19.17        
Core10: 29.12        Core11: 20.64        
Core12: 27.61        Core13: 16.04        
Core14: 28.50        Core15: 20.25        
Core16: 29.58        Core17: 31.22        
Core18: 27.43        Core19: 19.80        
Core20: 28.64        Core21: 20.12        
Core22: 29.56        Core23: 28.42        
Core24: 29.24        Core25: 16.68        
Core26: 30.17        Core27: 30.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.97
Socket1: 21.02
DDR read Latency(ns)
Socket0: 286636.51
Socket1: 2280.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.34        Core1: 18.07        
Core2: 28.49        Core3: 21.96        
Core4: 31.01        Core5: 18.36        
Core6: 30.37        Core7: 22.96        
Core8: 30.29        Core9: 19.15        
Core10: 29.43        Core11: 20.99        
Core12: 30.27        Core13: 16.00        
Core14: 29.43        Core15: 20.67        
Core16: 28.12        Core17: 31.40        
Core18: 30.40        Core19: 19.82        
Core20: 28.95        Core21: 19.78        
Core22: 28.45        Core23: 28.93        
Core24: 30.03        Core25: 17.22        
Core26: 29.50        Core27: 30.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.45
Socket1: 21.35
DDR read Latency(ns)
Socket0: 296768.72
Socket1: 2217.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.78        Core1: 18.23        
Core2: 23.13        Core3: 22.26        
Core4: 29.95        Core5: 17.91        
Core6: 22.57        Core7: 22.78        
Core8: 20.05        Core9: 19.35        
Core10: 19.32        Core11: 21.38        
Core12: 31.37        Core13: 16.07        
Core14: 29.82        Core15: 20.86        
Core16: 28.88        Core17: 32.13        
Core18: 30.95        Core19: 19.99        
Core20: 29.66        Core21: 19.73        
Core22: 30.46        Core23: 29.36        
Core24: 30.16        Core25: 17.05        
Core26: 31.30        Core27: 30.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.95
Socket1: 21.44
DDR read Latency(ns)
Socket0: 249871.23
Socket1: 2183.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.86        Core1: 17.98        
Core2: 30.07        Core3: 22.14        
Core4: 31.57        Core5: 17.46        
Core6: 30.28        Core7: 22.02        
Core8: 29.60        Core9: 19.31        
Core10: 28.00        Core11: 21.18        
Core12: 31.40        Core13: 16.10        
Core14: 27.25        Core15: 20.47        
Core16: 28.07        Core17: 32.13        
Core18: 30.46        Core19: 19.95        
Core20: 28.55        Core21: 20.10        
Core22: 28.73        Core23: 29.03        
Core24: 29.99        Core25: 16.77        
Core26: 30.54        Core27: 30.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.13
Socket1: 21.21
DDR read Latency(ns)
Socket0: 271437.33
Socket1: 2218.37


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.24        Core1: 18.38        
Core2: 30.15        Core3: 22.56        
Core4: 30.34        Core5: 17.95        
Core6: 31.29        Core7: 22.57        
Core8: 31.49        Core9: 19.44        
Core10: 27.23        Core11: 21.35        
Core12: 29.60        Core13: 16.42        
Core14: 28.12        Core15: 21.08        
Core16: 29.69        Core17: 33.82        
Core18: 29.84        Core19: 19.86        
Core20: 29.20        Core21: 21.04        
Core22: 30.06        Core23: 28.83        
Core24: 32.32        Core25: 16.81        
Core26: 30.98        Core27: 31.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.53
Socket1: 21.70
DDR read Latency(ns)
Socket0: 278954.67
Socket1: 2107.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.19        Core1: 18.34        
Core2: 27.94        Core3: 22.28        
Core4: 28.45        Core5: 18.15        
Core6: 30.23        Core7: 22.61        
Core8: 32.86        Core9: 19.34        
Core10: 27.94        Core11: 21.37        
Core12: 30.60        Core13: 16.23        
Core14: 28.06        Core15: 20.97        
Core16: 27.60        Core17: 34.16        
Core18: 29.88        Core19: 20.06        
Core20: 27.38        Core21: 20.93        
Core22: 28.54        Core23: 28.43        
Core24: 31.53        Core25: 16.36        
Core26: 29.78        Core27: 32.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.16
Socket1: 21.65
DDR read Latency(ns)
Socket0: 272376.56
Socket1: 2116.83
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.08        Core1: 18.49        
Core2: 27.77        Core3: 33.46        
Core4: 29.27        Core5: 30.78        
Core6: 28.32        Core7: 37.38        
Core8: 27.62        Core9: 18.53        
Core10: 29.02        Core11: 21.38        
Core12: 26.61        Core13: 18.49        
Core14: 27.87        Core15: 36.45        
Core16: 28.16        Core17: 29.19        
Core18: 27.35        Core19: 31.61        
Core20: 29.63        Core21: 21.47        
Core22: 19.65        Core23: 35.30        
Core24: 29.14        Core25: 24.08        
Core26: 30.23        Core27: 22.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.31
Socket1: 26.98
DDR read Latency(ns)
Socket0: 263462.77
Socket1: 1169.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.77        Core1: 19.05        
Core2: 27.62        Core3: 30.54        
Core4: 29.75        Core5: 29.72        
Core6: 29.85        Core7: 36.37        
Core8: 27.47        Core9: 18.37        
Core10: 30.58        Core11: 22.92        
Core12: 27.68        Core13: 19.07        
Core14: 29.36        Core15: 35.93        
Core16: 28.27        Core17: 25.50        
Core18: 28.98        Core19: 31.51        
Core20: 30.27        Core21: 23.18        
Core22: 29.11        Core23: 32.42        
Core24: 30.49        Core25: 21.84        
Core26: 28.91        Core27: 22.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.52
Socket1: 26.64
DDR read Latency(ns)
Socket0: 309584.42
Socket1: 1217.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.85        Core1: 20.19        
Core2: 21.34        Core3: 28.70        
Core4: 24.01        Core5: 29.14        
Core6: 21.85        Core7: 36.95        
Core8: 28.19        Core9: 18.24        
Core10: 28.78        Core11: 21.65        
Core12: 29.09        Core13: 18.38        
Core14: 25.87        Core15: 35.84        
Core16: 30.48        Core17: 23.49        
Core18: 30.21        Core19: 31.00        
Core20: 27.87        Core21: 22.22        
Core22: 22.24        Core23: 31.64        
Core24: 28.62        Core25: 20.28        
Core26: 28.38        Core27: 22.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.18
Socket1: 25.98
DDR read Latency(ns)
Socket0: 247140.10
Socket1: 1242.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.46        Core1: 19.64        
Core2: 27.12        Core3: 34.72        
Core4: 28.19        Core5: 30.45        
Core6: 27.56        Core7: 36.88        
Core8: 29.17        Core9: 19.21        
Core10: 28.87        Core11: 21.73        
Core12: 28.54        Core13: 18.33        
Core14: 26.99        Core15: 36.08        
Core16: 28.86        Core17: 27.62        
Core18: 27.99        Core19: 31.43        
Core20: 27.80        Core21: 21.72        
Core22: 26.93        Core23: 33.89        
Core24: 28.56        Core25: 23.90        
Core26: 29.30        Core27: 24.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.98
Socket1: 27.29
DDR read Latency(ns)
Socket0: 275136.47
Socket1: 1162.18


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.52        Core1: 16.77        
Core2: 26.22        Core3: 34.15        
Core4: 30.55        Core5: 30.51        
Core6: 27.16        Core7: 35.86        
Core8: 29.56        Core9: 18.27        
Core10: 29.93        Core11: 21.71        
Core12: 27.75        Core13: 18.55        
Core14: 27.18        Core15: 35.98        
Core16: 28.73        Core17: 28.40        
Core18: 27.68        Core19: 31.36        
Core20: 28.52        Core21: 21.75        
Core22: 26.50        Core23: 33.59        
Core24: 30.81        Core25: 24.55        
Core26: 30.72        Core27: 20.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.26
Socket1: 26.78
DDR read Latency(ns)
Socket0: 280105.25
Socket1: 1177.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.80        Core1: 16.75        
Core2: 26.57        Core3: 34.09        
Core4: 28.77        Core5: 30.06        
Core6: 27.68        Core7: 36.11        
Core8: 27.02        Core9: 18.67        
Core10: 28.66        Core11: 21.70        
Core12: 28.27        Core13: 18.69        
Core14: 28.66        Core15: 36.41        
Core16: 29.44        Core17: 28.61        
Core18: 27.33        Core19: 31.32        
Core20: 30.67        Core21: 21.73        
Core22: 27.85        Core23: 33.72        
Core24: 29.55        Core25: 24.71        
Core26: 29.30        Core27: 20.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.77
Socket1: 26.78
DDR read Latency(ns)
Socket0: 283945.53
Socket1: 1173.89
