<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p64" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_64{left:86px;bottom:1140px;letter-spacing:-0.13px;}
#t2_64{left:83px;bottom:81px;letter-spacing:-0.14px;}
#t3_64{left:259px;bottom:81px;letter-spacing:-0.13px;}
#t4_64{left:574px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t5_64{left:83px;bottom:696px;letter-spacing:0.18px;}
#t6_64{left:123px;bottom:696px;letter-spacing:0.17px;word-spacing:-0.02px;}
#t7_64{left:138px;bottom:654px;letter-spacing:0.1px;word-spacing:-0.45px;}
#t8_64{left:138px;bottom:635px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t9_64{left:384px;bottom:635px;letter-spacing:0.11px;word-spacing:0.02px;}
#ta_64{left:442px;bottom:635px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tb_64{left:138px;bottom:617px;letter-spacing:0.1px;word-spacing:-0.08px;}
#tc_64{left:190px;bottom:617px;letter-spacing:0.11px;word-spacing:0.02px;}
#td_64{left:248px;bottom:617px;letter-spacing:0.11px;word-spacing:-0.03px;}
#te_64{left:138px;bottom:599px;letter-spacing:0.1px;}
#tf_64{left:138px;bottom:562px;letter-spacing:0.1px;word-spacing:-0.34px;}
#tg_64{left:785px;bottom:562px;letter-spacing:0.13px;}
#th_64{left:798px;bottom:562px;letter-spacing:0.09px;word-spacing:-0.25px;}
#ti_64{left:138px;bottom:544px;letter-spacing:0.1px;word-spacing:-0.02px;}
#tj_64{left:239px;bottom:544px;letter-spacing:0.11px;}
#tk_64{left:255px;bottom:544px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tl_64{left:434px;bottom:544px;letter-spacing:0.13px;}
#tm_64{left:448px;bottom:544px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tn_64{left:744px;bottom:544px;letter-spacing:0.12px;}
#to_64{left:793px;bottom:544px;letter-spacing:0.1px;word-spacing:0.02px;}
#tp_64{left:138px;bottom:525px;letter-spacing:0.12px;word-spacing:-0.58px;}
#tq_64{left:247px;bottom:525px;letter-spacing:0.2px;}
#tr_64{left:266px;bottom:525px;letter-spacing:0.09px;word-spacing:-0.52px;}
#ts_64{left:336px;bottom:525px;letter-spacing:0.1px;word-spacing:-0.53px;}
#tt_64{left:397px;bottom:525px;letter-spacing:0.1px;}
#tu_64{left:425px;bottom:525px;letter-spacing:0.09px;word-spacing:-0.52px;}
#tv_64{left:464px;bottom:525px;letter-spacing:0.12px;}
#tw_64{left:489px;bottom:525px;letter-spacing:0.04px;}
#tx_64{left:503px;bottom:525px;}
#ty_64{left:510px;bottom:525px;letter-spacing:0.1px;word-spacing:-0.53px;}
#tz_64{left:570px;bottom:525px;letter-spacing:0.11px;word-spacing:-0.58px;}
#t10_64{left:138px;bottom:507px;letter-spacing:0.11px;}
#t11_64{left:199px;bottom:507px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t12_64{left:292px;bottom:507px;}
#t13_64{left:138px;bottom:470px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t14_64{left:138px;bottom:452px;letter-spacing:0.1px;}
#t15_64{left:109px;bottom:976px;letter-spacing:-0.17px;}
#t16_64{left:222px;bottom:976px;}
#t17_64{left:302px;bottom:976px;}
#t18_64{left:735px;bottom:976px;letter-spacing:-0.1px;}
#t19_64{left:122px;bottom:952px;letter-spacing:-0.15px;}
#t1a_64{left:222px;bottom:952px;}
#t1b_64{left:302px;bottom:952px;}
#t1c_64{left:363px;bottom:952px;letter-spacing:-0.12px;}
#t1d_64{left:461px;bottom:952px;letter-spacing:-0.1px;}
#t1e_64{left:715px;bottom:952px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1f_64{left:118px;bottom:927px;letter-spacing:-0.14px;}
#t1g_64{left:222px;bottom:927px;}
#t1h_64{left:302px;bottom:927px;}
#t1i_64{left:359px;bottom:927px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1j_64{left:462px;bottom:927px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1k_64{left:678px;bottom:927px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1l_64{left:118px;bottom:903px;letter-spacing:-0.14px;}
#t1m_64{left:222px;bottom:903px;}
#t1n_64{left:302px;bottom:903px;}
#t1o_64{left:359px;bottom:903px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1p_64{left:462px;bottom:903px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1q_64{left:678px;bottom:903px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1r_64{left:112px;bottom:878px;letter-spacing:-0.16px;}
#t1s_64{left:222px;bottom:878px;}
#t1t_64{left:302px;bottom:878px;}
#t1u_64{left:359px;bottom:878px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1v_64{left:460px;bottom:878px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1w_64{left:563px;bottom:878px;letter-spacing:-0.11px;word-spacing:0.06px;}
#t1x_64{left:120px;bottom:854px;letter-spacing:-0.16px;}
#t1y_64{left:222px;bottom:854px;}
#t1z_64{left:302px;bottom:854px;}
#t20_64{left:363px;bottom:854px;letter-spacing:-0.11px;}
#t21_64{left:461px;bottom:854px;letter-spacing:-0.1px;}
#t22_64{left:715px;bottom:854px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t23_64{left:120px;bottom:830px;letter-spacing:-0.17px;}
#t24_64{left:210px;bottom:830px;letter-spacing:-0.1px;}
#t25_64{left:302px;bottom:830px;}
#t26_64{left:358px;bottom:830px;letter-spacing:-0.1px;word-spacing:0.03px;}
#t27_64{left:715px;bottom:830px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t28_64{left:114px;bottom:805px;letter-spacing:-0.18px;}
#t29_64{left:198px;bottom:805px;letter-spacing:-0.09px;word-spacing:0.01px;}
#t2a_64{left:302px;bottom:805px;}
#t2b_64{left:719px;bottom:805px;letter-spacing:-0.12px;}
#t2c_64{left:116px;bottom:781px;letter-spacing:-0.15px;}
#t2d_64{left:222px;bottom:781px;}
#t2e_64{left:302px;bottom:781px;}
#t2f_64{left:359px;bottom:781px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t2g_64{left:462px;bottom:781px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2h_64{left:182px;bottom:417px;letter-spacing:-0.12px;word-spacing:0.07px;}
#t2i_64{left:228px;bottom:385px;letter-spacing:-0.11px;}
#t2j_64{left:219px;bottom:368px;letter-spacing:-0.14px;}
#t2k_64{left:212px;bottom:348px;letter-spacing:-0.15px;}
#t2l_64{left:275px;bottom:354px;}
#t2m_64{left:308px;bottom:385px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t2n_64{left:318px;bottom:368px;letter-spacing:-0.12px;}
#t2o_64{left:311px;bottom:348px;letter-spacing:-0.15px;}
#t2p_64{left:374px;bottom:354px;}
#t2q_64{left:405px;bottom:381px;letter-spacing:-0.15px;word-spacing:0.04px;}
#t2r_64{left:437px;bottom:364px;letter-spacing:-0.14px;}
#t2s_64{left:418px;bottom:348px;letter-spacing:-0.16px;}
#t2t_64{left:479px;bottom:348px;}
#t2u_64{left:482px;bottom:348px;}
#t2v_64{left:491px;bottom:348px;}
#t2w_64{left:584px;bottom:348px;letter-spacing:-0.13px;}
#t2x_64{left:243px;bottom:316px;}
#t2y_64{left:339px;bottom:316px;letter-spacing:-0.13px;}
#t2z_64{left:450px;bottom:316px;letter-spacing:-0.06px;}
#t30_64{left:517px;bottom:316px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t31_64{left:243px;bottom:287px;}
#t32_64{left:339px;bottom:287px;letter-spacing:-0.13px;}
#t33_64{left:450px;bottom:287px;letter-spacing:-0.06px;}
#t34_64{left:517px;bottom:287px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t35_64{left:243px;bottom:258px;}
#t36_64{left:342px;bottom:258px;}
#t37_64{left:450px;bottom:258px;letter-spacing:-0.13px;}
#t38_64{left:517px;bottom:258px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t39_64{left:243px;bottom:228px;}
#t3a_64{left:342px;bottom:228px;}
#t3b_64{left:450px;bottom:228px;letter-spacing:-0.13px;}
#t3c_64{left:517px;bottom:228px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t3d_64{left:243px;bottom:199px;}
#t3e_64{left:342px;bottom:199px;}
#t3f_64{left:450px;bottom:199px;letter-spacing:-0.12px;}
#t3g_64{left:517px;bottom:199px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t3h_64{left:243px;bottom:170px;}
#t3i_64{left:342px;bottom:170px;}
#t3j_64{left:450px;bottom:170px;letter-spacing:-0.12px;}
#t3k_64{left:517px;bottom:170px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t3l_64{left:243px;bottom:141px;}
#t3m_64{left:342px;bottom:141px;}
#t3n_64{left:450px;bottom:141px;letter-spacing:-0.12px;}
#t3o_64{left:517px;bottom:141px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t3p_64{left:142px;bottom:1083px;letter-spacing:0.15px;word-spacing:-0.02px;}
#t3q_64{left:102px;bottom:1004px;letter-spacing:-0.12px;}
#t3r_64{left:200px;bottom:1054px;letter-spacing:-0.16px;}
#t3s_64{left:219px;bottom:1037px;letter-spacing:-0.11px;}
#t3t_64{left:198px;bottom:1020px;letter-spacing:-0.12px;}
#t3u_64{left:206px;bottom:1004px;letter-spacing:-0.12px;}
#t3v_64{left:271px;bottom:1037px;letter-spacing:-0.14px;}
#t3w_64{left:274px;bottom:1020px;letter-spacing:-0.1px;word-spacing:-0.07px;}
#t3x_64{left:292px;bottom:1004px;letter-spacing:-0.1px;}
#t3y_64{left:364px;bottom:1037px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t3z_64{left:368px;bottom:1020px;letter-spacing:-0.15px;}
#t40_64{left:379px;bottom:1004px;letter-spacing:-0.33px;}
#t41_64{left:465px;bottom:1037px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t42_64{left:469px;bottom:1020px;letter-spacing:-0.15px;}
#t43_64{left:480px;bottom:1004px;letter-spacing:-0.31px;}
#t44_64{left:566px;bottom:1037px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t45_64{left:570px;bottom:1020px;letter-spacing:-0.14px;}
#t46_64{left:581px;bottom:1004px;letter-spacing:-0.33px;}
#t47_64{left:665px;bottom:1020px;letter-spacing:-0.14px;word-spacing:0.04px;}
#t48_64{left:730px;bottom:1004px;letter-spacing:-0.31px;}

.s1_64{font-size:14px;font-family:Arial-Bold_sgd;color:#000;}
.s2_64{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s3_64{font-size:21px;font-family:Arial-Bold_sgd;color:#000;}
.s4_64{font-size:15px;font-family:TimesNewRomanPSMT_rx;color:#000;}
.s5_64{font-size:15px;font-family:TimesNewRomanPSMT_rx;color:#00F;}
.s6_64{font-size:15px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.s7_64{font-size:14px;font-family:TimesNewRomanPSMT_rx;color:#000;}
.s8_64{font-size:17px;font-family:Arial-Bold_sgd;color:#000;}
.s9_64{font-size:11px;font-family:Arial-Bold_sgd;color:#000;}
.sa_64{font-size:14px;font-family:sub_Arial-BoldItalicMT_lsbi;color:#000;}
.sb_64{font-size:15px;font-family:Arial-Bold_sgd;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts64" type="text/css" >

@font-face {
	font-family: Arial-Bold_sgd;
	src: url("fonts/Arial-Bold_sgd.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_rx;
	src: url("fonts/TimesNewRomanPSMT_rx.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-BoldItalicMT_lsbi;
	src: url("fonts/sub_Arial-BoldItalicMT_lsbi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg64Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg64" style="-webkit-user-select: none;"><object width="935" height="1210" data="64/64.svg" type="image/svg+xml" id="pdf64" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_64" class="t s1_64">microMIPS Instruction Set </span>
<span id="t2_64" class="t s2_64">64 </span><span id="t3_64" class="t s2_64">MIPS® Architecture for Programmers Volume II-B: </span><span id="t4_64" class="t s2_64">microMIPS64™ Instruction Set, Revision 6.05 </span>
<span id="t5_64" class="t s3_64">5.2 </span><span id="t6_64" class="t s3_64">16-bit Instruction Register Set </span>
<span id="t7_64" class="t s4_64">Many of the 16-bit instructions use 3-bit register specifiers in their binary encodings. The register set used for most of </span>
<span id="t8_64" class="t s4_64">these 3-bit register specifiers is listed in </span><span id="t9_64" class="t s5_64">Table 5.5</span><span id="ta_64" class="t s4_64">. The register set used for SB16, SH16, SW16 source register is </span>
<span id="tb_64" class="t s4_64">listed in </span><span id="tc_64" class="t s5_64">Table 5.5</span><span id="td_64" class="t s4_64">. These register sets are a true subset of the register set available in 32-bit mode; the 3-bit register </span>
<span id="te_64" class="t s4_64">specifiers can directly access 8 of the 32 registers available in 32-bit mode (which uses 5-bit register specifiers). </span>
<span id="tf_64" class="t s4_64">In addition, specific instructions in the 16-bit instruction set implicitly reference the stack pointer register (</span><span id="tg_64" class="t s6_64">sp</span><span id="th_64" class="t s4_64">), global </span>
<span id="ti_64" class="t s4_64">pointer register (</span><span id="tj_64" class="t s6_64">gp</span><span id="tk_64" class="t s4_64">), the return address register (</span><span id="tl_64" class="t s6_64">ra</span><span id="tm_64" class="t s4_64">), the integer multiplier/divider output registers (</span><span id="tn_64" class="t s6_64">HI/LO) </span><span id="to_64" class="t s4_64">and the </span>
<span id="tp_64" class="t s4_64">program counter (</span><span id="tq_64" class="t s6_64">PC</span><span id="tr_64" class="t s4_64">). Of these, </span><span id="ts_64" class="t s5_64">Table 5.6 </span><span id="tt_64" class="t s4_64">lists </span><span id="tu_64" class="t s6_64">sp, gp </span><span id="tv_64" class="t s4_64">and </span><span id="tw_64" class="t s6_64">ra</span><span id="tx_64" class="t s4_64">. </span><span id="ty_64" class="t s5_64">Table 5.7 </span><span id="tz_64" class="t s4_64">lists the microMIPS special-purpose registers, </span>
<span id="t10_64" class="t s4_64">including </span><span id="t11_64" class="t s6_64">PC, HI and LO</span><span id="t12_64" class="t s4_64">. </span>
<span id="t13_64" class="t s4_64">The microMIPS also contains some 16-bit instructions that use 5-bit register specifiers. Such 16-bit instructions pro- </span>
<span id="t14_64" class="t s4_64">vide access to all 32 general-purpose registers. </span>
<span id="t15_64" class="t s7_64">SDBBP16 </span><span id="t16_64" class="t s7_64">0 </span><span id="t17_64" class="t s7_64">0 </span><span id="t18_64" class="t s7_64">0..15 </span>
<span id="t19_64" class="t s7_64">SH16 </span><span id="t1a_64" class="t s7_64">2 </span><span id="t1b_64" class="t s7_64">4 </span><span id="t1c_64" class="t s7_64">rb:2-7,16,17 </span><span id="t1d_64" class="t s7_64">rs1:0, 2-7, 17 </span><span id="t1e_64" class="t s7_64">(0..15) &lt;&lt; 1 </span>
<span id="t1f_64" class="t s7_64">SLL16 </span><span id="t1g_64" class="t s7_64">2 </span><span id="t1h_64" class="t s7_64">3 </span><span id="t1i_64" class="t s7_64">rs1:2-7,16, 17 </span><span id="t1j_64" class="t s7_64">rd:2-7,16, 17 </span><span id="t1k_64" class="t s7_64">1..8 (see encoding tables) </span>
<span id="t1l_64" class="t s7_64">SRL16 </span><span id="t1m_64" class="t s7_64">2 </span><span id="t1n_64" class="t s7_64">3 </span><span id="t1o_64" class="t s7_64">rs1:2-7,16, 17 </span><span id="t1p_64" class="t s7_64">rd:2-7,16, 17 </span><span id="t1q_64" class="t s7_64">1..8 (see encoding tables) </span>
<span id="t1r_64" class="t s7_64">SUBU16 </span><span id="t1s_64" class="t s7_64">3 </span><span id="t1t_64" class="t s7_64">0 </span><span id="t1u_64" class="t s7_64">rs1:2-7,16, 17 </span><span id="t1v_64" class="t s7_64">rs2:2-7,16, 17 </span><span id="t1w_64" class="t s7_64">rd:2-7,16, 17 </span>
<span id="t1x_64" class="t s7_64">SW16 </span><span id="t1y_64" class="t s7_64">2 </span><span id="t1z_64" class="t s7_64">4 </span><span id="t20_64" class="t s7_64">rb:2-7,16,17 </span><span id="t21_64" class="t s7_64">rs1:0, 2-7, 17 </span><span id="t22_64" class="t s7_64">(0..15) &lt;&lt; 2 </span>
<span id="t23_64" class="t s7_64">SWSP </span><span id="t24_64" class="t s7_64">5bit:1 </span><span id="t25_64" class="t s7_64">5 </span><span id="t26_64" class="t s7_64">rs1: 5 bit field </span><span id="t27_64" class="t s7_64">(0..31) &lt;&lt; 2 </span>
<span id="t28_64" class="t s7_64">SWM16 </span><span id="t29_64" class="t s7_64">2 bit list:1 </span><span id="t2a_64" class="t s7_64">4 </span><span id="t2b_64" class="t s7_64">(0..15)&lt;&lt;2 </span>
<span id="t2c_64" class="t s7_64">XOR16 </span><span id="t2d_64" class="t s7_64">2 </span><span id="t2e_64" class="t s7_64">0 </span><span id="t2f_64" class="t s7_64">rs1:2-7,16, 17 </span><span id="t2g_64" class="t s7_64">rd:2-7,16, 17 </span>
<span id="t2h_64" class="t s8_64">Table 5.4 16-Bit Instruction General-Purpose Registers - $2-$7, $16, $17 </span>
<span id="t2i_64" class="t s1_64">16-Bit </span>
<span id="t2j_64" class="t s1_64">Register </span>
<span id="t2k_64" class="t s1_64">Encoding </span>
<span id="t2l_64" class="t s9_64">1 </span>
<span id="t2m_64" class="t s1_64">32-Bit MIPS </span>
<span id="t2n_64" class="t s1_64">Register </span>
<span id="t2o_64" class="t s1_64">Encoding </span>
<span id="t2p_64" class="t s9_64">2 </span>
<span id="t2q_64" class="t s1_64">Symbolic Name </span>
<span id="t2r_64" class="t s1_64">(From </span>
<span id="t2s_64" class="t sa_64">ArchDefs</span><span id="t2t_64" class="t s1_64">.</span><span id="t2u_64" class="t sa_64">h</span><span id="t2v_64" class="t s1_64">) </span><span id="t2w_64" class="t s1_64">Description </span>
<span id="t2x_64" class="t s7_64">0 </span><span id="t2y_64" class="t s7_64">16 </span><span id="t2z_64" class="t s7_64">s0 </span><span id="t30_64" class="t s7_64">General-purpose register </span>
<span id="t31_64" class="t s7_64">1 </span><span id="t32_64" class="t s7_64">17 </span><span id="t33_64" class="t s7_64">s1 </span><span id="t34_64" class="t s7_64">General-purpose register </span>
<span id="t35_64" class="t s7_64">2 </span><span id="t36_64" class="t s7_64">2 </span><span id="t37_64" class="t s7_64">v0 </span><span id="t38_64" class="t s7_64">General-purpose register </span>
<span id="t39_64" class="t s7_64">3 </span><span id="t3a_64" class="t s7_64">3 </span><span id="t3b_64" class="t s7_64">v1 </span><span id="t3c_64" class="t s7_64">General-purpose register </span>
<span id="t3d_64" class="t s7_64">4 </span><span id="t3e_64" class="t s7_64">4 </span><span id="t3f_64" class="t s7_64">a0 </span><span id="t3g_64" class="t s7_64">General-purpose register </span>
<span id="t3h_64" class="t s7_64">5 </span><span id="t3i_64" class="t s7_64">5 </span><span id="t3j_64" class="t s7_64">a1 </span><span id="t3k_64" class="t s7_64">General-purpose register </span>
<span id="t3l_64" class="t s7_64">6 </span><span id="t3m_64" class="t s7_64">6 </span><span id="t3n_64" class="t s7_64">a2 </span><span id="t3o_64" class="t s7_64">General-purpose register </span>
<span id="t3p_64" class="t sb_64">Table 5.3 Instruction-Specific Register Specifiers and Immediate Field Values (Continued) </span>
<span id="t3q_64" class="t s1_64">Instruction </span>
<span id="t3r_64" class="t s1_64">Number </span>
<span id="t3s_64" class="t s1_64">of </span>
<span id="t3t_64" class="t s1_64">Register </span>
<span id="t3u_64" class="t s1_64">Fields </span>
<span id="t3v_64" class="t s1_64">Immediate </span>
<span id="t3w_64" class="t s1_64">Field Size </span>
<span id="t3x_64" class="t s1_64">(bit) </span>
<span id="t3y_64" class="t s1_64">Register 1 </span>
<span id="t3z_64" class="t s1_64">Decoded </span>
<span id="t40_64" class="t s1_64">Value </span>
<span id="t41_64" class="t s1_64">Register 2 </span>
<span id="t42_64" class="t s1_64">Decoded </span>
<span id="t43_64" class="t s1_64">Value </span>
<span id="t44_64" class="t s1_64">Register 3 </span>
<span id="t45_64" class="t s1_64">Decoded </span>
<span id="t46_64" class="t s1_64">Value </span>
<span id="t47_64" class="t s1_64">Immediate Field Decoded </span>
<span id="t48_64" class="t s1_64">Value </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
