<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<title>F29H85x-SDK: RTDMA</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() {
    if ($('.searchresults').length > 0) { searchBox.DOMSearchField().focus(); }
  });
  /* @license-end */
</script>
<link rel="search" href="search_opensearch.php?v=opensearch.xml" type="application/opensearchdescription+xml" title="F29H85x-SDK"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">F29H85x-SDK
   &#160;<span id="projectnumber">1.01.00.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
          <div class="left">
            <form id="FSearchBox" action="search.html" method="get">
              <img id="MSearchSelect" src="search/mag.svg" alt=""/>
              <input type="text" id="MSearchField" name="query" value="Search" size="20" accesskey="S" 
                     onfocus="searchBox.OnSearchFieldFocus(true)" 
                     onblur="searchBox.OnSearchFieldFocus(false)"/>
            </form>
          </div><div class="right"></div>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__rtdma__api.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">RTDMA</div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Introduction</h2>
<p>This module is used for RTDMA configurations. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__ConfigParams.html">DMA_ConfigParams</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__MPUConfigParams.html">DMA_MPUConfigParams</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga500675b3bc4713ef40b2aa3e7563e34d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#ga500675b3bc4713ef40b2aa3e7563e34d">__attribute__</a> ((section(&quot;.text.link2.DMA_initController&quot;))) __attribute__((always_inline)) static inline void DMA_initController(uint32_t base)</td></tr>
<tr class="separator:ga500675b3bc4713ef40b2aa3e7563e34d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a5a89ad302c746579adf4d465c463da"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#ga8a5a89ad302c746579adf4d465c463da">__attribute__</a> ((always_inline)) static inline void DMA_triggerSoftReset(uint32_t base)</td></tr>
<tr class="separator:ga8a5a89ad302c746579adf4d465c463da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade167add1dcd57f76b2b9efbe9b7eb87"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#gade167add1dcd57f76b2b9efbe9b7eb87">__attribute__</a> ((section(&quot;.text.link2.DMA_setEmulationMode&quot;))) __attribute__((always_inline)) static inline void DMA_setEmulationMode(uint32_t base</td></tr>
<tr class="separator:gade167add1dcd57f76b2b9efbe9b7eb87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7782f76e8f0b8b783eb3f912b46abd35"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#ga7782f76e8f0b8b783eb3f912b46abd35">if</a> (<a class="el" href="group__uart__api.html#ga6b29e4f37f4482274af785ad5ffe96a7">mode</a>==<a class="el" href="group__rtdma__api.html#gga1f299229c8568154779e9a37d8125596ac63080115e0c9ec6e4dffc295e0c45e9">DMA_EMULATION_STOP</a>)</td></tr>
<tr class="separator:ga7782f76e8f0b8b783eb3f912b46abd35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15c9d253cc28e7d9f84f3c71051a5c58"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#ga15c9d253cc28e7d9f84f3c71051a5c58">__attribute__</a> ((section(&quot;.text.link2.DMA_setPriorityMode&quot;))) __attribute__((always_inline)) static inline void DMA_setPriorityMode(uint32_t base</td></tr>
<tr class="separator:ga15c9d253cc28e7d9f84f3c71051a5c58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga215944d080a1a2912abec86ee9515c61"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#ga215944d080a1a2912abec86ee9515c61">if</a> (<a class="el" href="group__rtdma__api.html#ga3e3440c60ee9743594ac0aceeef36f12">priorityMode</a>==<a class="el" href="group__rtdma__api.html#ggae875bf2c389a2bfa62eb12ccbdb698a1ae4e530e7694b3361d4898a808d0a882c">DMA_PRIORITY_SOFTWARE_CONFIG</a>)</td></tr>
<tr class="separator:ga215944d080a1a2912abec86ee9515c61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8bfb4ecabb0062a93edc2451d04d52b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#gae8bfb4ecabb0062a93edc2451d04d52b">__attribute__</a> ((section(&quot;.text.link2.DMA_setChannelPriority&quot;))) __attribute__((always_inline)) static inline void DMA_setChannelPriority(uint32_t base</td></tr>
<tr class="separator:gae8bfb4ecabb0062a93edc2451d04d52b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ff6abe7443e1135a5609446fa00fa74"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#ga3ff6abe7443e1135a5609446fa00fa74">if</a> ((uint8_t) <a class="el" href="group__sent__api.html#gae3e936152484e3180e158e597904a57e">channel</a>&lt; 9U)</td></tr>
<tr class="separator:ga3ff6abe7443e1135a5609446fa00fa74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23009e138149868fdf7a494a82688cbc"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#ga23009e138149868fdf7a494a82688cbc">__attribute__</a> ((section(&quot;.text.link2.DMA_resetPriority&quot;))) __attribute__((always_inline)) static inline void DMA_resetPriority(uint32_t base)</td></tr>
<tr class="separator:ga23009e138149868fdf7a494a82688cbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga537cad9c2bc17b1f3e48ca980a501ea4"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#ga537cad9c2bc17b1f3e48ca980a501ea4">__attribute__</a> ((section(&quot;.text.link2.DMA_lockDMAConfig&quot;))) __attribute__((always_inline)) static inline void DMA_lockDMAConfig(uint32_t base)</td></tr>
<tr class="separator:ga537cad9c2bc17b1f3e48ca980a501ea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c4f9304197d3ff5e355962b4f132b0f"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#ga0c4f9304197d3ff5e355962b4f132b0f">__attribute__</a> ((section(&quot;.text.link2.DMA_unlockDMAConfig&quot;))) __attribute__((always_inline)) static inline void DMA_unlockDMAConfig(uint32_t base)</td></tr>
<tr class="separator:ga0c4f9304197d3ff5e355962b4f132b0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5f1798d8d2aad54645df8a2609dfd2b"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#gab5f1798d8d2aad54645df8a2609dfd2b">__attribute__</a> ((section(&quot;.text.link2.DMA_commitDMAConfig&quot;))) __attribute__((always_inline)) static inline void DMA_commitDMAConfig(uint32_t base)</td></tr>
<tr class="separator:gab5f1798d8d2aad54645df8a2609dfd2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad76550d60adf0d297a77a69f8be43e36"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#gad76550d60adf0d297a77a69f8be43e36">HWREG</a> (base+RTDMA_O_SRC_BEG_ADDR_SHADOW)</td></tr>
<tr class="separator:gad76550d60adf0d297a77a69f8be43e36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4a9a0f1fc22094648e5c70bf9b5455c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#gad4a9a0f1fc22094648e5c70bf9b5455c">HWREGB</a> (base+RTDMA_O_BURST_INTF_CTRL)</td></tr>
<tr class="separator:gad4a9a0f1fc22094648e5c70bf9b5455c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa610a55097163dbb810a51f4f319640d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#gaa610a55097163dbb810a51f4f319640d">__attribute__</a> ((section(&quot;.text.link2.DMA_enableMPU&quot;))) __attribute__((always_inline)) static inline void DMA_enableMPU(uint32_t base)</td></tr>
<tr class="separator:gaa610a55097163dbb810a51f4f319640d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5707c9dbf2d46b8dcb782ee16686870f"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#ga5707c9dbf2d46b8dcb782ee16686870f">__attribute__</a> ((section(&quot;.text.link2.DMA_disableMPU&quot;))) __attribute__((always_inline)) static inline void DMA_disableMPU(uint32_t base)</td></tr>
<tr class="separator:ga5707c9dbf2d46b8dcb782ee16686870f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5827c34a4f10a5430084f0e599d945dd"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#ga5827c34a4f10a5430084f0e599d945dd">__attribute__</a> ((section(&quot;.text.link2.DMA_lockMPUConfig&quot;))) __attribute__((always_inline)) static inline void DMA_lockMPUConfig(uint32_t base)</td></tr>
<tr class="separator:ga5827c34a4f10a5430084f0e599d945dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabadad96a41ce627df49ef61e9759f788"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#gabadad96a41ce627df49ef61e9759f788">__attribute__</a> ((section(&quot;.text.link2.DMA_unlockMPUConfig&quot;))) __attribute__((always_inline)) static inline void DMA_unlockMPUConfig(uint32_t base)</td></tr>
<tr class="separator:gabadad96a41ce627df49ef61e9759f788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff507d7c76ae38fcbe5b732ea0e0f8f9"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#gaff507d7c76ae38fcbe5b732ea0e0f8f9">__attribute__</a> ((section(&quot;.text.link2.DMA_commitMPUConfig&quot;))) __attribute__((always_inline)) static inline void DMA_commitMPUConfig(uint32_t base)</td></tr>
<tr class="separator:gaff507d7c76ae38fcbe5b732ea0e0f8f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0af848b6f8b1bcf2d0e083752ee12c17"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#ga0af848b6f8b1bcf2d0e083752ee12c17">__attribute__</a> ((section(&quot;.text.link2.DMA_lockAllMPURegion&quot;))) __attribute__((always_inline)) static inline void DMA_lockAllMPURegion(uint32_t base)</td></tr>
<tr class="separator:ga0af848b6f8b1bcf2d0e083752ee12c17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c8946a89abf8231d120efc0106b7b3e"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#ga5c8946a89abf8231d120efc0106b7b3e">__attribute__</a> ((section(&quot;.text.link2.DMA_unlockAllMPURegion&quot;))) __attribute__((always_inline)) static inline void DMA_unlockAllMPURegion(uint32_t base)</td></tr>
<tr class="separator:ga5c8946a89abf8231d120efc0106b7b3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2c7ddfa0d4b44effc1fe539cfc218dc"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#gac2c7ddfa0d4b44effc1fe539cfc218dc">__attribute__</a> ((section(&quot;.text.link2.DMA_commitAllMPURegion&quot;))) __attribute__((always_inline)) static inline void DMA_commitAllMPURegion(uint32_t base)</td></tr>
<tr class="separator:gac2c7ddfa0d4b44effc1fe539cfc218dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b8d9d207fb9c72f17302f62e5966b83"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#ga8b8d9d207fb9c72f17302f62e5966b83">__attribute__</a> ((section(&quot;.text.link2.DMA_lockMPURegion&quot;))) __attribute__((always_inline)) static inline void DMA_lockMPURegion(uint32_t base</td></tr>
<tr class="separator:ga8b8d9d207fb9c72f17302f62e5966b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad543a5b025e8ee98681df942ede26fe"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#gaad543a5b025e8ee98681df942ede26fe">HWREGB</a> (base+RTDMA_O_MPUR_LOCK((uint32_t) <a class="el" href="group__rtdma__api.html#ga61410ab719d0026c7943689c32624a07">MPURegion</a>)) = 1U</td></tr>
<tr class="separator:gaad543a5b025e8ee98681df942ede26fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9acc0f341355c1f3b9d4b21d0f2df11"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#gaf9acc0f341355c1f3b9d4b21d0f2df11">__attribute__</a> ((section(&quot;.text.link2.DMA_unlockMPURegion&quot;))) __attribute__((always_inline)) static inline void DMA_unlockMPURegion(uint32_t base</td></tr>
<tr class="separator:gaf9acc0f341355c1f3b9d4b21d0f2df11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d527bd5c3d7c6ed0d717e3b80912b13"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#ga1d527bd5c3d7c6ed0d717e3b80912b13">__attribute__</a> ((section(&quot;.text.link2.DMA_commitMPURegion&quot;))) __attribute__((always_inline)) static inline void DMA_commitMPURegion(uint32_t base</td></tr>
<tr class="separator:ga1d527bd5c3d7c6ed0d717e3b80912b13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a897452c56d3bc69a76d31a9c6aa0cd"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#ga0a897452c56d3bc69a76d31a9c6aa0cd">__attribute__</a> ((section(&quot;.text.link2.DMA_commitAllDMASettings&quot;))) __attribute__((always_inline)) static inline void DMA_commitAllDMASettings(void)</td></tr>
<tr class="separator:ga0a897452c56d3bc69a76d31a9c6aa0cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace97e0ecaa35c4ba7e8978f24b0b32a6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#gace97e0ecaa35c4ba7e8978f24b0b32a6">DMA_configChannel</a> (uint32_t base, const <a class="el" href="structDMA__ConfigParams.html">DMA_ConfigParams</a> *transfParams)</td></tr>
<tr class="separator:gace97e0ecaa35c4ba7e8978f24b0b32a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ce0b2e96a07ac5ece62f8dff7a61ad2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#ga6ce0b2e96a07ac5ece62f8dff7a61ad2">DMA_configAddresses</a> (uint32_t base, const void *<a class="el" href="group__rtdma__api.html#ga7e6a678aa067e35625f2833e162f224e">destAddr</a>, const void *<a class="el" href="group__rtdma__api.html#ga8bb13f0a057773d0955033f1e64dd3fb">srcAddr</a>)</td></tr>
<tr class="separator:ga6ce0b2e96a07ac5ece62f8dff7a61ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2439c8b8c65376c649965a180166e0d9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#ga2439c8b8c65376c649965a180166e0d9">DMA_configBurst</a> (uint32_t base, uint16_t <a class="el" href="group__i2c__api.html#ga683122200f17b0d006d8109a3eb8ec9e">size</a>, int16_t srcStep, int16_t destStep)</td></tr>
<tr class="separator:ga2439c8b8c65376c649965a180166e0d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0aa51ed5155166eb9332bf6c2165ae92"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#ga0aa51ed5155166eb9332bf6c2165ae92">DMA_configTransfer</a> (uint32_t base, uint32_t transferSize, int16_t srcStep, int16_t destStep)</td></tr>
<tr class="separator:ga0aa51ed5155166eb9332bf6c2165ae92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bf1e97d735ac34a5dc04645227ee31a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#ga3bf1e97d735ac34a5dc04645227ee31a">DMA_configWrap</a> (uint32_t base, uint32_t srcWrapSize, int16_t srcStep, uint32_t destWrapSize, int16_t destStep)</td></tr>
<tr class="separator:ga3bf1e97d735ac34a5dc04645227ee31a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60e33dcbda8ed7c6d603cab17bdb7f19"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#ga60e33dcbda8ed7c6d603cab17bdb7f19">DMA_configMode</a> (uint32_t base, <a class="el" href="group__rtdma__api.html#ga754b55b8adb26102e0d825ad5ecf1973">DMA_Trigger</a> <a class="el" href="group__epwm__api.html#ga0c3340352ff50bb2f9c5a64f95c018eb">trigger</a>, uint32_t <a class="el" href="group__interrupt__api.html#ga1eaa747c28d66f8888d63df6dd02a77b">config</a>)</td></tr>
<tr class="separator:ga60e33dcbda8ed7c6d603cab17bdb7f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad895b6ea44b11be238a25d0ef3b0d54"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#gaad895b6ea44b11be238a25d0ef3b0d54">__attribute__</a> ((section(&quot;.text.link2.DMA_configMPURegion&quot;))) extern void DMA_configMPURegion(uint32_t base</td></tr>
<tr class="separator:gaad895b6ea44b11be238a25d0ef3b0d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga754b55b8adb26102e0d825ad5ecf1973"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#ga754b55b8adb26102e0d825ad5ecf1973">DMA_Trigger</a> { <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a0a9a7347ed1c488a3592cee213cae79b">DMA_TRIGGER_SOFTWARE</a> = 0
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a895b8583ad80c8e1ee5bcdb5933d9d43">DMA_TRIGGER_ADCA1</a> = 1
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973aca3d0d20a5dc46e124d4a4d25f3e0b88">DMA_TRIGGER_ADCA2</a> = 2
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973ada60a15551bd58351d0b993b9954f806">DMA_TRIGGER_ADCA3</a> = 3
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a6b66d7167548aa7a6c9c07ed12fa6a61">DMA_TRIGGER_ADCA4</a> = 4
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a251cf7d67b30469f9b0729233fdd64dc">DMA_TRIGGER_ADCAEVT</a> = 5
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973aa272f3bd36729bf76e38a3e902852416">DMA_TRIGGER_ADCB1</a> = 6
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a6a386f71f6b6e69235ab480810f22afe">DMA_TRIGGER_ADCB2</a> = 7
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973aabb10054745a3c0195f197b1ee3ba0b8">DMA_TRIGGER_ADCB3</a> = 8
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973afb86285c57b9f2d9e0f59b10bec4c938">DMA_TRIGGER_ADCB4</a> = 9
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a705bcdb2033dad1e3e864e606700d70f">DMA_TRIGGER_ADCBEVT</a> = 10
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973af96b7f95434275556a4e7bc99cf9b9c5">DMA_TRIGGER_ADCC1</a> = 11
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973ab5728e243163b0ec69f18b9e93ea1cda">DMA_TRIGGER_ADCC2</a> = 12
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973ac6987473f3e4327c0e4b6d10581579a3">DMA_TRIGGER_ADCC3</a> = 13
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973aeeb505f95e0a7dee281e11a07b0565b9">DMA_TRIGGER_ADCC4</a> = 14
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a300fb7a1a87bae590b6a1c28d3f4b0c5">DMA_TRIGGER_ADCCEVT</a> = 15
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a9cf83f005b82f0a771051ee007eed6c0">DMA_TRIGGER_ADCD1</a> = 16
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a9cbafe0b31d1cab095b017dd425ba50d">DMA_TRIGGER_ADCD2</a> = 17
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a42fdc171414eadc72fc79db5064c1852">DMA_TRIGGER_ADCD3</a> = 18
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973aa08f0b92de40ccd5c786b5af7de357e3">DMA_TRIGGER_ADCD4</a> = 19
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973ab1b7ab59b2ede06b09cceba17bd2ccd9">DMA_TRIGGER_ADCDEVT</a> = 20
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a831a0cc5f7b939780b7849b5a62c96ad">DMA_TRIGGER_ADCE1</a> = 21
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a7f16500fc9f4946f38c0acf8a3a77593">DMA_TRIGGER_ADCE2</a> = 22
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a655460a3dc3aa16090d747cbdef47737">DMA_TRIGGER_ADCE3</a> = 23
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a57bb0f3e3336f5317dae2ae3c247deea">DMA_TRIGGER_ADCE4</a> = 24
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973afb1f68e0dd90ef2ce09eb1c2bc98e6ae">DMA_TRIGGER_ADCEEVT</a> = 25
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a715577214dc329bebe61ecf129417303">DMA_TRIGGER_CPU1_XINT1</a> = 31
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a21fa4f69f13d1de9874cf0608708fda9">DMA_TRIGGER_CPU1_XINT2</a> = 32
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973af68ce6885387eaedbe10687bb0e90c79">DMA_TRIGGER_CPU1_XINT3</a> = 33
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a83a5738aec569435a8f16891d44c9566">DMA_TRIGGER_CPU1_XINT4</a> = 34
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a56ac29e8f310dcdd962d841bd12a3871">DMA_TRIGGER_CPU1_XINT5</a> = 35
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a52e0afbb978cfd2c9a610ab0d58e9e72">DMA_TRIGGER_CPU2_XINT1</a> = 36
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a9e824ae3664818e0ee0e2a3f7b9132e0">DMA_TRIGGER_CPU2_XINT2</a> = 37
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a48010300b793df8c3d1d3e3b40b5793e">DMA_TRIGGER_CPU2_XINT3</a> = 38
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973aab4a1017b4aa9de61ce0c9b5e65b0e2b">DMA_TRIGGER_CPU2_XINT4</a> = 39
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a4bffbac35d597a3a83e88d358b033b3b">DMA_TRIGGER_CPU2_XINT5</a> = 40
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973aadae8de7fe7774a9f3333583467f7a6a">DMA_TRIGGER_CPU3_XINT1</a> = 41
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973ae7527737b63b0b012c3ba40968f26df5">DMA_TRIGGER_CPU3_XINT2</a> = 42
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a37213606a605a0aff569afaf70057872">DMA_TRIGGER_CPU3_XINT3</a> = 43
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a3ab1dc3664c5ecbbacecd42957612951">DMA_TRIGGER_CPU3_XINT4</a> = 44
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a4eaa8bc41119a0d3cc839ee50c3960f4">DMA_TRIGGER_CPU3_XINT5</a> = 45
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973ae24692052e8abc4cb740fc1c600372ec">DMA_TRIGGER_EPWM1SOCA</a> = 46
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a7d0b3d2e62475a36c168a10c4d69e91e">DMA_TRIGGER_EPWM1SOCB</a> = 47
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a0ffb8f8fed15dc0cb73eda87b881c7c5">DMA_TRIGGER_EPWM2SOCA</a> = 48
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973add2e828881c3b39c5f79d221ea361efc">DMA_TRIGGER_EPWM2SOCB</a> = 49
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a96a98ea768d49e1b68d4044dc51c655d">DMA_TRIGGER_EPWM3SOCA</a> = 50
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a730a6ec941a3a55154ebd4cf796c8a05">DMA_TRIGGER_EPWM3SOCB</a> = 51
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973ad0d7da9c56fe63524aec75a1182b4899">DMA_TRIGGER_EPWM4SOCA</a> = 52
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a5413c2fd9a80468f1fc915cb2959cbf2">DMA_TRIGGER_EPWM4SOCB</a> = 53
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a6ee58e8faef58b30d49691a332ab3c91">DMA_TRIGGER_EPWM5SOCA</a> = 54
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973ab25a77f17ea82aff58aa91e18e0032bf">DMA_TRIGGER_EPWM5SOCB</a> = 55
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973aea4e46d49803ab44b66476d5e3143d38">DMA_TRIGGER_EPWM6SOCA</a> = 56
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a506d7e23a96a15fca0aed411cb41f4b3">DMA_TRIGGER_EPWM6SOCB</a> = 57
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973abc59627bd68f2569ba8386ba7e9e64ff">DMA_TRIGGER_EPWM7SOCA</a> = 58
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a83d98fe1f50a0d96129403302e899e5a">DMA_TRIGGER_EPWM7SOCB</a> = 59
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973af74dc64f8e21477f12daa2f1aaddd193">DMA_TRIGGER_EPWM8SOCA</a> = 60
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a0472ebdd52a541981542472dfa0a6190">DMA_TRIGGER_EPWM8SOCB</a> = 61
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a60adabe7fa531fff7ff3cd67f0a5eec9">DMA_TRIGGER_EPWM9SOCA</a> = 62
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a3b7869663f83ddc5869d10192efdcf58">DMA_TRIGGER_EPWM9SOCB</a> = 63
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a39e35a187b7c1f94c224495a22942e46">DMA_TRIGGER_EPWM10SOCA</a> = 64
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973aa2d39454cbf3fe8af0dde34cb8fde72b">DMA_TRIGGER_EPWM10SOCB</a> = 65
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a7e1f3a4f8e1e54e229c60a0cbec5ce31">DMA_TRIGGER_EPWM11SOCA</a> = 66
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973aba29f2fb4eba3fd498a1776557ead5a1">DMA_TRIGGER_EPWM11SOCB</a> = 67
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a757b16982a60de3d48a4fc59744b01ed">DMA_TRIGGER_EPWM12SOCA</a> = 68
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973ad88695deca4b5d3a81b295d5fbb2a930">DMA_TRIGGER_EPWM12SOCB</a> = 69
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973ac471b9f848d5cc61edde06730b08448e">DMA_TRIGGER_EPWM13SOCA</a> = 70
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a12c2b3b4c98c831cc979ffd561c5d5eb">DMA_TRIGGER_EPWM13SOCB</a> = 71
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a498a48e23f984a694f1646f1dc0eeda3">DMA_TRIGGER_EPWM14SOCA</a> = 72
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a58784d2912f73293936c520cca54b02a">DMA_TRIGGER_EPWM14SOCB</a> = 73
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a9dee42820714270240b690e3171a1170">DMA_TRIGGER_EPWM15SOCA</a> = 74
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a2943aea6bae111b7de2a91dbc130c6df">DMA_TRIGGER_EPWM15SOCB</a> = 75
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a440e1a41f6ed3680f5bc20e11b17ae99">DMA_TRIGGER_EPWM16SOCA</a> = 76
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a81c2a3197872c953110c5c57640264e8">DMA_TRIGGER_EPWM16SOCB</a> = 77
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a766eb661514cf02d5395007125f5471a">DMA_TRIGGER_EPWM17SOCA</a> = 78
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a1ce1d02ce7169208dd65b69da9e886af">DMA_TRIGGER_EPWM17SOCB</a> = 79
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a62d3c235db7cd999c3fb00fad9331820">DMA_TRIGGER_EPWM18SOCA</a> = 80
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973abca85970ab7db7dca8abdc80991b2f76">DMA_TRIGGER_EPWM18SOCB</a> = 81
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973afdc53959788c4b7484b68b0e182d75d6">DMA_TRIGGER_TINT0</a> = 94
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a30d298ff199db6d46ee33f5f36cda04f">DMA_TRIGGER_TINT1</a> = 95
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a34a63182646f2ff12b6adc90cd077b99">DMA_TRIGGER_TINT2</a> = 96
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a76cb784a047cb269d36381b41dc9a080">DMA_TRIGGER_CPU2_TINT0</a> = 97
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973ad655f1e5653597c58b07b1a810d90e76">DMA_TRIGGER_CPU2_TINT1</a> = 98
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a421cbdeeadf2f652671042accb53afc2">DMA_TRIGGER_CPU2_TINT2</a> = 99
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973abdcefe9338a116b4542ed408061a0d2c">DMA_TRIGGER_CPU3_TINT0</a> = 100
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a765e2c248c1094e068dc05bcdcb0587a">DMA_TRIGGER_CPU3_TINT1</a> = 101
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a37a715c108c85ec785641b27fc22917f">DMA_TRIGGER_CPU3_TINT2</a> = 102
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a7bd9b4c80cdf102b80ef347b7a08b990">DMA_TRIGGER_ECAP1</a> = 112
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973ab626cb686220a55811b60a9ce0a3ede6">DMA_TRIGGER_ECAP2</a> = 113
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a0babbde8432c2ac3888fcfb7b9a57e4f">DMA_TRIGGER_ECAP3</a> = 114
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973ae0b9fd9e16e7ca618bff1a727f85cec8">DMA_TRIGGER_ECAP4</a> = 115
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a9609c56a9d5542a713c5255be2d6e9a2">DMA_TRIGGER_ECAP5</a> = 116
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a1827eaa2a6baadbc08cb35999e3cd63b">DMA_TRIGGER_ECAP6</a> = 117
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973adac5ef89487c62a3769daf394d208e71">DMA_TRIGGER_LINATX</a> = 120
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a66f4c05d323be374d8417c11d0b18262">DMA_TRIGGER_LINARX</a> = 121
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a893c9f34cbd56ffd8418e431461106a6">DMA_TRIGGER_LINBTX</a> = 122
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973aed72f89029bd88947fc82a5b3120b9a1">DMA_TRIGGER_LINBRX</a> = 123
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973ac8fb9022e6be1c21dbd5f9dfb3792b73">DMA_TRIGGER_SYNC</a> = 124
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a45b2b59a43ab1ede2911621de60e8a54">DMA_TRIGGER_SPIATX</a> = 125
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a5051e85523782550936f592d76330e6f">DMA_TRIGGER_SPIARX</a> = 126
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a8544217f62a9acb58b35cf63e213bf47">DMA_TRIGGER_SPIBTX</a> = 127
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a79b4b1e8c919f9ddb44ec247bf93a8e4">DMA_TRIGGER_SPIBRX</a> = 128
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973ae142e019f0272770e87fdaec25d9b5ee">DMA_TRIGGER_SPICTX</a> = 129
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a87a7f129824edc2f2003972ec417d459">DMA_TRIGGER_SPICRX</a> = 130
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a2a4e532582540167d5a29c1becab1382">DMA_TRIGGER_SPIDTX</a> = 131
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a73aa420478eb19b5864bd4efaeb601aa">DMA_TRIGGER_SPIDRX</a> = 132
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a95b42dab879c5ec475919ff3eee5bdbe">DMA_TRIGGER_SPIETX</a> = 133
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a1dd6949d8de2395482d60939bc23f7b3">DMA_TRIGGER_SPIERX</a> = 134
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a2ee7c283b892140e3bf27afa0f59b3e7">DMA_TRIGGER_CLB1INT</a> = 135
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a02169e4d13e6d9232185342b6d0edd14">DMA_TRIGGER_CLB2INT</a> = 136
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a9130a2c8f63e364a78f3140ec262b74d">DMA_TRIGGER_CLB3INT</a> = 137
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973abd01987ef784aba113178d4a340487b0">DMA_TRIGGER_CLB4INT</a> = 138
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a30ed370e587a25fcd3462f99fd54a481">DMA_TRIGGER_CLB5INT</a> = 139
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a1726c2ef3093a4718d2e6b014d4102b9">DMA_TRIGGER_CLB6INT</a> = 140
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973ad571586bf18d0271144071e8c33efe63">DMA_TRIGGER_FSITXA</a> = 143
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973af73df5a8a9f27d0d0c1bcea56291277c">DMA_TRIGGER_FSIRXA</a> = 144
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973ab3d96ccb5d8af4d633077970d71bc8bb">DMA_TRIGGER_FSIA_DATA_TAG_MATCH</a> = 145
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a348ae3039a4f1e5aacc08beddd77bfe8">DMA_TRIGGER_FSIA_PING_TAG_MATCH</a> = 146
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a62f7b9ad677e2a77ea9dada605555cb1">DMA_TRIGGER_FSIRXB</a> = 148
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a4b804fec90fec2133a9ae0a7bb5bffd4">DMA_TRIGGER_FSITXB</a> = 147
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973ae06febd207493fe3e2e42e73ce28452a">DMA_TRIGGER_FSIB_DATA_TAG_MATCH</a> = 149
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a0174cbfdffd04baf6e6d1a4dd9fd1347">DMA_TRIGGER_FSIB_PING_TAG_MATCH</a> = 150
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973ac9f2de2ca0cba62f4569b2c7067f919e">DMA_TRIGGER_FSIRXC</a> = 152
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a4019f4729c5eca22fbef2cc11e213fcc">DMA_TRIGGER_FSITXC</a> = 151
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a54804c04c3d5e7b3d975584763e1db43">DMA_TRIGGER_FSIC_DATA_TAG_MATCH</a> = 153
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a3ee281ddc3851784aa381d0027b5f3a9">DMA_TRIGGER_FSIC_PING_TAG_MATCH</a> = 154
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973ab0491ee4ec2a70e3acb0b5e1ec9d4a00">DMA_TRIGGER_FSITXD</a> = 155
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a410877324b0ecd8f209953b55bb753e1">DMA_TRIGGER_FSIRXD</a> = 156
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a2d745bb233301ff543a256de9f469bb9">DMA_TRIGGER_FSID_DATA_TAG_MATCH</a> = 157
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973adf8ad04ff627a4f57f829e9d12b66b7b">DMA_TRIGGER_FSID_PING_TAG_MATCH</a> = 158
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a5522b444386c4232df2f8809045afdfb">DMA_TRIGGER_CPU1_DLT</a> = 161
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a0721889e0d39664449f15ed109fffd2a">DMA_TRIGGER_CPU3_DLT</a> = 163
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973aa22f17f0d4b6c9b305cdb51a752998bd">DMA_TRIGGER_CPU2_DLT</a> = 162
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a94ec49aa27a429310c79f92265dfc013">DMA_TRIGGER_UARTARX</a> = 167
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a0e937067067833f0e19a4bd6ef815cd1">DMA_TRIGGER_UARTATX</a> = 168
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a09ca37876b291d2e1826a87aba2b9a3a">DMA_TRIGGER_UARTBTX</a> = 169
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a666432a8b1579eaa2b4353768459479c">DMA_TRIGGER_UARTBRX</a> = 170
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a2adf44ace47291392df55ecc1674fd9d">DMA_TRIGGER_UARTCTX</a> = 171
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a87eb1b60dbd1113952ad1e773a6e81c1">DMA_TRIGGER_UARTCRX</a> = 172
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a6ec15736d8d97920e3e5280312198722">DMA_TRIGGER_UARTDTX</a> = 173
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a85b494cf7432be7b1a17acc230da8fac">DMA_TRIGGER_UARTDRX</a> = 174
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a1ea3bbd2f337dcca4413cc584c2e9250">DMA_TRIGGER_UARTETX</a> = 175
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973aec819b28459d3a2fd0245ce9533a76cc">DMA_TRIGGER_UARTERX</a> = 176
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a8e732041f10cc9177fd89a1438e1e6fa">DMA_TRIGGER_UARTFTX</a> = 177
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a5b68c3521bca56f78d9e108d1df62107">DMA_TRIGGER_UARTFRX</a> = 178
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a591cd8dbd0cb46a980e25245378144e2">DMA_TRIGGER_DTHE_SHA_DMA_S_CTXIN_REQ</a> = 179
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a0a69d97f2c99737b21012e765c846dc8">DMA_TRIGGER_DTHE_SHA_DMA_S_DATAIN_REQ</a> = 180
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a6f296ac342bc03ec1241c3a57887e640">DMA_TRIGGER_DTHE_SHA_DMA_S_CTXOUT_REQ</a> = 181
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a950d4e8c9bd5595a30a5f122fa7dba10">DMA_TRIGGER_DTHE_SHA_DMA_P_CTXIN_REQ</a> = 182
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973af9847cb1b657e6cf3d02948118f3bae2">DMA_TRIGGER_DTHE_SHA_DMA_P_DATAIN_REQ</a> = 183
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a6e6cbb92ae54b76d88ace55c3a9c1caa">DMA_TRIGGER_DTHE_SHA_DMA_P_CTXOUT_REQ</a> = 184
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a07d313f098bb48971b2635c153f70693">DMA_TRIGGER_DTHE_AES_DMA_S_CTXIN_REQ</a> = 185
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a76e9e0718c0365e2b30745fa05bd1f4e">DMA_TRIGGER_DTHE_AES_DMA_S_DATAIN_REQ</a> = 186
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973ad9b62f9cac43d4a26358adda67dc001f">DMA_TRIGGER_DTHE_AES_DMA_S_DATAOUT_REQ</a> = 187
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a6903dd72f552d9f9e665b8c285c52ddf">DMA_TRIGGER_DTHE_AES_DMA_S_CTXOUT_REQ</a> = 188
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a9da8db6a4d12248f3bc07eb347daad5c">DMA_TRIGGER_DTHE_AES_DMA_P_CTXIN_REQ</a> = 189
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a3ba5376e00a12b70863f15ae3fbd8457">DMA_TRIGGER_DTHE_AES_DMA_P_DATAIN_REQ</a> = 190
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a37e420652334586e683151aa0af7c570">DMA_TRIGGER_DTHE_AES_DMA_P_DATAOUT_REQ</a> = 191
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a3ee7d551759f5c1d8bbeac63e63da9b7">DMA_TRIGGER_DTHE_AES_DMA_P_CTXOUT_REQ</a> = 192
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973aa3e75ff1a581f13c367e6c232265e321">DMA_TRIGGER_DTHE_SM3_CTXIN_REQ</a> = 193
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973ac1ac2a8c2fa7ca638e8494ece4a71f00">DMA_TRIGGER_DTHE_SM3_DATAIN_REQ</a> = 194
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a0e90dd2249e0f86fb133874ff49dffc4">DMA_TRIGGER_DTHE_SM3_CTXOUT_REQ</a> = 195
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973aaffd857edcf32a6faba5b615ba138eb6">DMA_TRIGGER_DTHE_SM4_CTXIN_REQ</a> = 196
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a5d0bcd2d965183377872b58c97669325">DMA_TRIGGER_DTHE_SM4_DATAIN_REQ</a> = 197
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973adc6bbfa81b007251a7633528512352f8">DMA_TRIGGER_DTHE_SM4_DATAOUT_REQ</a> = 198
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973ad2aba9d7858615e4a8b0212e5cacefb2">DMA_TRIGGER_DTHE_SM4_CTXOUT_REQ</a> = 199
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a43177adff487204e24638d6882243607">DMA_TRIGGER_EPG</a> = 200
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a7f1e60278126ccf94dc405bb51849a1f">DMA_TRIGGER_SDFM1FLT1</a> = 201
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973adc1cf80599eee1f8e4887c766b534214">DMA_TRIGGER_SDFM1FLT2</a> = 202
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973ac3e018c6b92d75f121cbdbbaa3ce7205">DMA_TRIGGER_SDFM1FLT3</a> = 203
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973aaa448bd065eae36ffae11b806ae4af1b">DMA_TRIGGER_SDFM1FLT4</a> = 204
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a1b0afedf03f66c7babfc0b879104b7d0">DMA_TRIGGER_SDFM2FLT1</a> = 205
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973ab4b5925c87e2056d7456f7d31c266dce">DMA_TRIGGER_SDFM2FLT2</a> = 206
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a810c19d7f2b426e9d29b8f1e1339a8d4">DMA_TRIGGER_SDFM2FLT3</a> = 207
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973af141014f37a0a8be3d0675b54bd09bac">DMA_TRIGGER_SDFM2FLT4</a> = 208
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973afd3d6c581edc2be7fc4b69b47ddb33e4">DMA_TRIGGER_SDFM3FLT1</a> = 209
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973aef977761fc0ca78e96f6ea2cf6384d0f">DMA_TRIGGER_SDFM3FLT2</a> = 210
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a16343f53c9dcf78aef165576879a5c48">DMA_TRIGGER_SDFM3FLT3</a> = 211
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a8964edccd379192da8ae791802e84099">DMA_TRIGGER_SDFM3FLT4</a> = 212
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a726c76ce896a82312af0824fa3c70fb0">DMA_TRIGGER_SDFM4FLT1</a> = 213
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973ad0fd711e80f0693dd070b23f42605c28">DMA_TRIGGER_SDFM4FLT2</a> = 214
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a1f0e73ab8618ebd949598efd46b4e622">DMA_TRIGGER_SDFM4FLT3</a> = 215
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973ab3565e1fbdfef2c7730e5e8c5b756888">DMA_TRIGGER_SDFM4FLT4</a> = 216
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a12024d20e50de1da4a412f65ed40b312">DMA_TRIGGER_SENT1</a> = 217
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a3a5b08d84ccd4dcab52176ac1bdd1602">DMA_TRIGGER_SENT2</a> = 218
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a72a7f2ca1873bda548a0f3c27cc88e81">DMA_TRIGGER_SENT3</a> = 219
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a949da065607a27eaaa51cf09c7ee2636">DMA_TRIGGER_SENT4</a> = 220
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973af94c7e36f02f644afd7fe6bed5912507">DMA_TRIGGER_SENT5</a> = 221
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973ac5becd761098870639d52b187f065d94">DMA_TRIGGER_SENT6</a> = 222
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a286d4e080449431b16bd0250258d908c">DMA_TRIGGER_WADI1</a> = 223
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a944e417ff1f3df459d96931656bcc3a5">DMA_TRIGGER_WADI2</a> = 224
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973aa2d747d9f3e6f253d2906e15cb1b4f03">DMA_TRIGGER_RTDMA_CH1INT</a> = 240
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a55e909b7e015293aef79addc6e91942a">DMA_TRIGGER_RTDMA_CH2INT</a> = 241
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a3d303e59fd6ea7aadbd16b29db0834dd">DMA_TRIGGER_RTDMA_CH3INT</a> = 242
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973afb7ce776df550abe6a3f2104cf302ede">DMA_TRIGGER_RTDMA_CH4INT</a> = 243
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a7135b6ae79173884d374aa0bca97bc51">DMA_TRIGGER_RTDMA_CH5INT</a> = 244
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973ad339b6194d232a48f3429700e150fbae">DMA_TRIGGER_RTDMA_CH6INT</a> = 245
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973ab861bccd2e9abae908920b316b2701db">DMA_TRIGGER_RTDMA_CH7INT</a> = 246
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973ab2a8ecfd477712cb5758630cc1772f3f">DMA_TRIGGER_RTDMA_CH8INT</a> = 247
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a0b091790110a66bf75be5ce7ab18fdc5">DMA_TRIGGER_RTDMA_CH9INT</a> = 248
, <a class="el" href="group__rtdma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a68406cb153e46d21ee4fa9cbb1875276">DMA_TRIGGER_RTDMA_CH10INT</a> = 249
<br />
 }</td></tr>
<tr class="memdesc:ga754b55b8adb26102e0d825ad5ecf1973"><td class="mdescLeft">&#160;</td><td class="mdescRight">Values that can be passed to <a class="el" href="group__rtdma__api.html#ga60e33dcbda8ed7c6d603cab17bdb7f19">DMA_configMode()</a> as the <em>trigger</em> parameter.  <a href="group__rtdma__api.html#ga754b55b8adb26102e0d825ad5ecf1973">More...</a><br /></td></tr>
<tr class="separator:ga754b55b8adb26102e0d825ad5ecf1973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga512fa56e271e9a0f3448b3e4251b807e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#ga512fa56e271e9a0f3448b3e4251b807e">DMA_MPURegion</a> { <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga512fa56e271e9a0f3448b3e4251b807ea85c6249fccf6a23ba873750ca974fbb2">DMA_MPUR1</a> = 0
, <a class="el" href="group__rtdma__api.html#gga512fa56e271e9a0f3448b3e4251b807ea73cebc7626d4cb7de2db553d4709d356">DMA_MPUR2</a> = 1
, <a class="el" href="group__rtdma__api.html#gga512fa56e271e9a0f3448b3e4251b807ea2a96600b3946ca7bbb5755de88240ef3">DMA_MPUR3</a> = 2
, <a class="el" href="group__rtdma__api.html#gga512fa56e271e9a0f3448b3e4251b807ea303099c96b780f54a940497478448d6a">DMA_MPUR4</a> = 3
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga512fa56e271e9a0f3448b3e4251b807ea80158b83606db42e6279a9f19d777bf4">DMA_MPUR5</a> = 4
, <a class="el" href="group__rtdma__api.html#gga512fa56e271e9a0f3448b3e4251b807ea406567d88cbab015d5ea16cdda446e22">DMA_MPUR6</a> = 5
, <a class="el" href="group__rtdma__api.html#gga512fa56e271e9a0f3448b3e4251b807eae510089940198ebe22a968030cb6f985">DMA_MPUR7</a> = 6
, <a class="el" href="group__rtdma__api.html#gga512fa56e271e9a0f3448b3e4251b807ead81b74f7fe7dfa19091a2e14bbb07b6f">DMA_MPUR8</a> = 7
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga512fa56e271e9a0f3448b3e4251b807eae30bca391f60a518f28c20948a97354d">DMA_MPUR9</a> = 8
, <a class="el" href="group__rtdma__api.html#gga512fa56e271e9a0f3448b3e4251b807ea7c18b696628240772b49e45183f1b21f">DMA_MPUR10</a> = 9
, <a class="el" href="group__rtdma__api.html#gga512fa56e271e9a0f3448b3e4251b807ea9efa7d753750cdb978a64f355c8d22fc">DMA_MPUR11</a> = 10
, <a class="el" href="group__rtdma__api.html#gga512fa56e271e9a0f3448b3e4251b807ea547ce046f3d01b006a8bdc6d43ecc70a">DMA_MPUR12</a> = 11
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga512fa56e271e9a0f3448b3e4251b807eaac9de263b4bc3f4cc3bc2725ecf86a86">DMA_MPUR13</a> = 12
, <a class="el" href="group__rtdma__api.html#gga512fa56e271e9a0f3448b3e4251b807ea8aadd701f05a23b76b5aa06b838ed33d">DMA_MPUR14</a> = 13
, <a class="el" href="group__rtdma__api.html#gga512fa56e271e9a0f3448b3e4251b807eaf9c9e0a68777856aa1c6f9d248ae9d37">DMA_MPUR15</a> = 14
, <a class="el" href="group__rtdma__api.html#gga512fa56e271e9a0f3448b3e4251b807ea137583f649fab6fe3634f6adf253a1b8">DMA_MPUR16</a> = 15
<br />
 }</td></tr>
<tr class="memdesc:ga512fa56e271e9a0f3448b3e4251b807e"><td class="mdescLeft">&#160;</td><td class="mdescRight">MPU regions.  <a href="group__rtdma__api.html#ga512fa56e271e9a0f3448b3e4251b807e">More...</a><br /></td></tr>
<tr class="separator:ga512fa56e271e9a0f3448b3e4251b807e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d3c396ecca91b88681394273d94ec36"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#ga7d3c396ecca91b88681394273d94ec36">DMA_Channel</a> { <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga7d3c396ecca91b88681394273d94ec36a5b88330b8095d765e3c649e2551bff0c">DMA_CH1</a> = 1
, <a class="el" href="group__rtdma__api.html#gga7d3c396ecca91b88681394273d94ec36aa563f1a041ae38f16d40d98a807065e8">DMA_CH2</a> = 2
, <a class="el" href="group__rtdma__api.html#gga7d3c396ecca91b88681394273d94ec36a6af989c2f8e27f4d462b05a909761979">DMA_CH3</a> = 3
, <a class="el" href="group__rtdma__api.html#gga7d3c396ecca91b88681394273d94ec36a768248d56aeedbee2d097fa3e1b69f18">DMA_CH4</a> = 4
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga7d3c396ecca91b88681394273d94ec36a530ca37d228e10509571d0c40b4e71b6">DMA_CH5</a> = 5
, <a class="el" href="group__rtdma__api.html#gga7d3c396ecca91b88681394273d94ec36acafb0c9fb8ca2a9d9561564806d86894">DMA_CH6</a> = 6
, <a class="el" href="group__rtdma__api.html#gga7d3c396ecca91b88681394273d94ec36a9d0ad62083aa63491e9973e0fc2074b9">DMA_CH7</a> = 7
, <a class="el" href="group__rtdma__api.html#gga7d3c396ecca91b88681394273d94ec36aa63f83c9bf7b1928852c2b8b17b8d065">DMA_CH8</a> = 8
, <br />
&#160;&#160;<a class="el" href="group__rtdma__api.html#gga7d3c396ecca91b88681394273d94ec36acb70dfefbba602ca11ee85569d584d6e">DMA_CH9</a> = 9
, <a class="el" href="group__rtdma__api.html#gga7d3c396ecca91b88681394273d94ec36af74d767b93c802dfcfb6f65695813cc1">DMA_CH10</a> = 10
<br />
 }</td></tr>
<tr class="memdesc:ga7d3c396ecca91b88681394273d94ec36"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channels.  <a href="group__rtdma__api.html#ga7d3c396ecca91b88681394273d94ec36">More...</a><br /></td></tr>
<tr class="separator:ga7d3c396ecca91b88681394273d94ec36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e5e8cc659d78d0805c12da3c25b3cbe"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#ga7e5e8cc659d78d0805c12da3c25b3cbe">DMA_ChannelPriority</a> { <a class="el" href="group__rtdma__api.html#gga7e5e8cc659d78d0805c12da3c25b3cbeadc4cbf77a434ec7409c48c05cda1d3c5">DMA_CHPRIORITY0</a>
, <a class="el" href="group__rtdma__api.html#gga7e5e8cc659d78d0805c12da3c25b3cbeabfa49296e5e948d254ada29743c933b9">DMA_CHPRIORITY1</a>
, <a class="el" href="group__rtdma__api.html#gga7e5e8cc659d78d0805c12da3c25b3cbeaf246858775345e2b05ef8bce61bf4457">DMA_CHPRIORITY2</a>
, <a class="el" href="group__rtdma__api.html#gga7e5e8cc659d78d0805c12da3c25b3cbeac7b5b453012d84397809fa859417953b">DMA_CHPRIORITY3</a>
 }</td></tr>
<tr class="memdesc:ga7e5e8cc659d78d0805c12da3c25b3cbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel prioritites.  <a href="group__rtdma__api.html#ga7e5e8cc659d78d0805c12da3c25b3cbe">More...</a><br /></td></tr>
<tr class="separator:ga7e5e8cc659d78d0805c12da3c25b3cbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97af429464af799862f05c17057a5274"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#ga97af429464af799862f05c17057a5274">DMA_InterruptMode</a> { <a class="el" href="group__rtdma__api.html#gga97af429464af799862f05c17057a5274ab83f42cce7a0bb8f4dc2950f20b3b409">DMA_INT_AT_BEGINNING</a>
, <a class="el" href="group__rtdma__api.html#gga97af429464af799862f05c17057a5274ad62cd29e6a459fd9d45786032b860fba">DMA_INT_AT_END</a>
 }</td></tr>
<tr class="separator:ga97af429464af799862f05c17057a5274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f299229c8568154779e9a37d8125596"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#ga1f299229c8568154779e9a37d8125596">DMA_EmulationMode</a> { <a class="el" href="group__rtdma__api.html#gga1f299229c8568154779e9a37d8125596ac63080115e0c9ec6e4dffc295e0c45e9">DMA_EMULATION_STOP</a>
, <a class="el" href="group__rtdma__api.html#gga1f299229c8568154779e9a37d8125596a6f4c60bc1b1e35112c38fb01802c0720">DMA_EMULATION_FREE_RUN</a>
 }</td></tr>
<tr class="separator:ga1f299229c8568154779e9a37d8125596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae875bf2c389a2bfa62eb12ccbdb698a1"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#gae875bf2c389a2bfa62eb12ccbdb698a1">DMA_PriorityMode</a> { <a class="el" href="group__rtdma__api.html#ggae875bf2c389a2bfa62eb12ccbdb698a1ab45a3817833683c571fd4c550f9ee45b">DMA_PRIORITY_ROUND_ROBIN</a>
, <a class="el" href="group__rtdma__api.html#ggae875bf2c389a2bfa62eb12ccbdb698a1ae4e530e7694b3361d4898a808d0a882c">DMA_PRIORITY_SOFTWARE_CONFIG</a>
 }</td></tr>
<tr class="separator:gae875bf2c389a2bfa62eb12ccbdb698a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad22afffd7626658740f5bee08b6ffe67"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#gad22afffd7626658740f5bee08b6ffe67">DMA_BurstSignalingMode</a> { <a class="el" href="group__rtdma__api.html#ggad22afffd7626658740f5bee08b6ffe67acacf2e6ff6c804230d110151506f124f">DMA_BURST_SIGNALING_DISABLE</a> = 0U
, <a class="el" href="group__rtdma__api.html#ggad22afffd7626658740f5bee08b6ffe67a25075232f1682f20b35ca60265715b0f">DMA_BURST_SIGNALING_ENABLE_NO_INT</a> = 2U
 }</td></tr>
<tr class="separator:gad22afffd7626658740f5bee08b6ffe67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga614b8c2deb29fde291987772f773eef8"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#ga614b8c2deb29fde291987772f773eef8">DMA_MPUAccessPermission</a> { <a class="el" href="group__rtdma__api.html#gga614b8c2deb29fde291987772f773eef8a373c4667e08f09665504fb1e867ad224">DMA_MPU_NO_ACCESS</a>
, <a class="el" href="group__rtdma__api.html#gga614b8c2deb29fde291987772f773eef8ae98e52d40c9a1559f9f7bf1a80d74e80">DMA_MPU_READ_ACCESS</a>
, <a class="el" href="group__rtdma__api.html#gga614b8c2deb29fde291987772f773eef8af59d062eede058a8e08bea062017044d">DMA_MPU_READ_WRITE_ACCESS</a>
 }</td></tr>
<tr class="separator:ga614b8c2deb29fde291987772f773eef8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga4499110d1d4acdb7ae4ee00f198e319e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#ga4499110d1d4acdb7ae4ee00f198e319e">DMA_TOTAL_MPU</a>&#160;&#160;&#160;16U</td></tr>
<tr class="separator:ga4499110d1d4acdb7ae4ee00f198e319e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab32b98ef89d568c2d0e15bf3498ed34d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#gab32b98ef89d568c2d0e15bf3498ed34d">DMA_TOTAL_CH</a>&#160;&#160;&#160;10U</td></tr>
<tr class="separator:gab32b98ef89d568c2d0e15bf3498ed34d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb24dc3641edf6de2825263e011276ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#gafb24dc3641edf6de2825263e011276ca">DMA_CFG_ONESHOT_DISABLE</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:gafb24dc3641edf6de2825263e011276ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Only one burst transfer performed per trigger.  <a href="group__rtdma__api.html#gafb24dc3641edf6de2825263e011276ca">More...</a><br /></td></tr>
<tr class="separator:gafb24dc3641edf6de2825263e011276ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d169efab7d753a99565375a5498b123"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#ga4d169efab7d753a99565375a5498b123">DMA_CFG_ONESHOT_ENABLE</a>&#160;&#160;&#160;RTDMA_MODE_ONESHOT</td></tr>
<tr class="memdesc:ga4d169efab7d753a99565375a5498b123"><td class="mdescLeft">&#160;</td><td class="mdescRight">Burst transfers occur without additional event triggers after the first.  <a href="group__rtdma__api.html#ga4d169efab7d753a99565375a5498b123">More...</a><br /></td></tr>
<tr class="separator:ga4d169efab7d753a99565375a5498b123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9b388933f94abc75c681a86663e7142"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#gaa9b388933f94abc75c681a86663e7142">DMA_CFG_CONTINUOUS_DISABLE</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:gaa9b388933f94abc75c681a86663e7142"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel will be disabled at the end of a transfer.  <a href="group__rtdma__api.html#gaa9b388933f94abc75c681a86663e7142">More...</a><br /></td></tr>
<tr class="separator:gaa9b388933f94abc75c681a86663e7142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9454e1d36871bcdcd3b49aa61f21cec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#gac9454e1d36871bcdcd3b49aa61f21cec">DMA_CFG_CONTINUOUS_ENABLE</a>&#160;&#160;&#160;RTDMA_MODE_CONTINUOUS</td></tr>
<tr class="memdesc:gac9454e1d36871bcdcd3b49aa61f21cec"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA reinitializes when the transfer count is zero and waits for a trigger.  <a href="group__rtdma__api.html#gac9454e1d36871bcdcd3b49aa61f21cec">More...</a><br /></td></tr>
<tr class="separator:gac9454e1d36871bcdcd3b49aa61f21cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6416c69dc8910428f855ed42e29651de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#ga6416c69dc8910428f855ed42e29651de">DMA_CFG_READ_SIZE_8BIT</a>&#160;&#160;&#160;0x0U</td></tr>
<tr class="separator:ga6416c69dc8910428f855ed42e29651de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3974191ba0a2dd266297e0e6a5cdd184"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#ga3974191ba0a2dd266297e0e6a5cdd184">DMA_CFG_READ_SIZE_16BIT</a>&#160;&#160;&#160;0x20000U</td></tr>
<tr class="separator:ga3974191ba0a2dd266297e0e6a5cdd184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd0b7b1c8e2bc1643a15b61890c10f30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#gacd0b7b1c8e2bc1643a15b61890c10f30">DMA_CFG_READ_SIZE_32BIT</a>&#160;&#160;&#160;0x40000U</td></tr>
<tr class="separator:gacd0b7b1c8e2bc1643a15b61890c10f30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf764382599993813253ab5523a5a808b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#gaf764382599993813253ab5523a5a808b">DMA_CFG_READ_SIZE_64BIT</a>&#160;&#160;&#160;0x60000U</td></tr>
<tr class="separator:gaf764382599993813253ab5523a5a808b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa45a98629db79d1abcb84f6a9f16c771"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#gaa45a98629db79d1abcb84f6a9f16c771">DMA_CFG_WRT_SIZE_8BIT</a>&#160;&#160;&#160;0x0U</td></tr>
<tr class="separator:gaa45a98629db79d1abcb84f6a9f16c771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d6097727882f0c5196081c32eb60b1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#ga6d6097727882f0c5196081c32eb60b1c">DMA_CFG_WRT_SIZE_16BIT</a>&#160;&#160;&#160;0x100000U</td></tr>
<tr class="separator:ga6d6097727882f0c5196081c32eb60b1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga534bc95e83b62da6a440cb124f7316f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#ga534bc95e83b62da6a440cb124f7316f8">DMA_CFG_WRT_SIZE_32BIT</a>&#160;&#160;&#160;0x200000U</td></tr>
<tr class="separator:ga534bc95e83b62da6a440cb124f7316f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad80aafabf176c93d4cc2e7f64885dc99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#gad80aafabf176c93d4cc2e7f64885dc99">DMA_CFG_WRT_SIZE_64BIT</a>&#160;&#160;&#160;0x300000U</td></tr>
<tr class="separator:gad80aafabf176c93d4cc2e7f64885dc99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b481b7562ebe657dc74b8b77017c820"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#ga8b481b7562ebe657dc74b8b77017c820">DMA_CFG_SIZE_8BIT</a>&#160;&#160;&#160;(<a class="el" href="group__rtdma__api.html#ga6416c69dc8910428f855ed42e29651de">DMA_CFG_READ_SIZE_8BIT</a> | <a class="el" href="group__rtdma__api.html#gaa45a98629db79d1abcb84f6a9f16c771">DMA_CFG_WRT_SIZE_8BIT</a>)</td></tr>
<tr class="separator:ga8b481b7562ebe657dc74b8b77017c820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9518c4804b92cdd68c4456a91f6d82aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#ga9518c4804b92cdd68c4456a91f6d82aa">DMA_CFG_SIZE_16BIT</a>&#160;&#160;&#160;(<a class="el" href="group__rtdma__api.html#ga3974191ba0a2dd266297e0e6a5cdd184">DMA_CFG_READ_SIZE_16BIT</a> | <a class="el" href="group__rtdma__api.html#ga6d6097727882f0c5196081c32eb60b1c">DMA_CFG_WRT_SIZE_16BIT</a>)</td></tr>
<tr class="separator:ga9518c4804b92cdd68c4456a91f6d82aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58bf946ba53a61ce4d9565c23bf8a861"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#ga58bf946ba53a61ce4d9565c23bf8a861">DMA_CFG_SIZE_32BIT</a>&#160;&#160;&#160;(<a class="el" href="group__rtdma__api.html#gacd0b7b1c8e2bc1643a15b61890c10f30">DMA_CFG_READ_SIZE_32BIT</a> | <a class="el" href="group__rtdma__api.html#ga534bc95e83b62da6a440cb124f7316f8">DMA_CFG_WRT_SIZE_32BIT</a>)</td></tr>
<tr class="separator:ga58bf946ba53a61ce4d9565c23bf8a861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48be90ea383d3b0c499c5ef8db33aecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#ga48be90ea383d3b0c499c5ef8db33aecd">DMA_CFG_SIZE_64BIT</a>&#160;&#160;&#160;(<a class="el" href="group__rtdma__api.html#gaf764382599993813253ab5523a5a808b">DMA_CFG_READ_SIZE_64BIT</a> | <a class="el" href="group__rtdma__api.html#gad80aafabf176c93d4cc2e7f64885dc99">DMA_CFG_WRT_SIZE_64BIT</a>)</td></tr>
<tr class="separator:ga48be90ea383d3b0c499c5ef8db33aecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdfd6a6dc92fdd105bb472f3f3933023"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#gabdfd6a6dc92fdd105bb472f3f3933023">DMA_MPU_CH1_ENABLE</a>&#160;&#160;&#160;0x0001U</td></tr>
<tr class="separator:gabdfd6a6dc92fdd105bb472f3f3933023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf081e148f097aeea8d479ba422fa42ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#gaf081e148f097aeea8d479ba422fa42ff">DMA_MPU_CH2_ENABLE</a>&#160;&#160;&#160;0x0002U</td></tr>
<tr class="separator:gaf081e148f097aeea8d479ba422fa42ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga960eff9d77f6962acbdb4df1437f86ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#ga960eff9d77f6962acbdb4df1437f86ae">DMA_MPU_CH3_ENABLE</a>&#160;&#160;&#160;0x0004U</td></tr>
<tr class="separator:ga960eff9d77f6962acbdb4df1437f86ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb7afe87d8c8a451234df353ebfb93ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#gafb7afe87d8c8a451234df353ebfb93ab">DMA_MPU_CH4_ENABLE</a>&#160;&#160;&#160;0x0008U</td></tr>
<tr class="separator:gafb7afe87d8c8a451234df353ebfb93ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80308483f1f6bd492e37630e2586debb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#ga80308483f1f6bd492e37630e2586debb">DMA_MPU_CH5_ENABLE</a>&#160;&#160;&#160;0x0010U</td></tr>
<tr class="separator:ga80308483f1f6bd492e37630e2586debb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga090467970abe0945eace8b95c6b357b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#ga090467970abe0945eace8b95c6b357b9">DMA_MPU_CH6_ENABLE</a>&#160;&#160;&#160;0x0020U</td></tr>
<tr class="separator:ga090467970abe0945eace8b95c6b357b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0625e6a0b5e28dc8ab0e061f6660f6ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#ga0625e6a0b5e28dc8ab0e061f6660f6ce">DMA_MPU_CH7_ENABLE</a>&#160;&#160;&#160;0x0040U</td></tr>
<tr class="separator:ga0625e6a0b5e28dc8ab0e061f6660f6ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98cc8b6cae03ec289affcfef8d9cdb5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#ga98cc8b6cae03ec289affcfef8d9cdb5a">DMA_MPU_CH8_ENABLE</a>&#160;&#160;&#160;0x0080U</td></tr>
<tr class="separator:ga98cc8b6cae03ec289affcfef8d9cdb5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f9f5064ad1ff6c47d6d10e455e0e35f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#ga1f9f5064ad1ff6c47d6d10e455e0e35f">DMA_MPU_CH9_ENABLE</a>&#160;&#160;&#160;0x0100U</td></tr>
<tr class="separator:ga1f9f5064ad1ff6c47d6d10e455e0e35f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1a49370879dc173f36aa713c9e32263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rtdma__api.html#gae1a49370879dc173f36aa713c9e32263">DMA_MPU_CH10_ENABLE</a>&#160;&#160;&#160;0x0200U</td></tr>
<tr class="separator:gae1a49370879dc173f36aa713c9e32263"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga4499110d1d4acdb7ae4ee00f198e319e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4499110d1d4acdb7ae4ee00f198e319e">&#9670;&nbsp;</a></span>DMA_TOTAL_MPU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TOTAL_MPU&#160;&#160;&#160;16U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab32b98ef89d568c2d0e15bf3498ed34d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab32b98ef89d568c2d0e15bf3498ed34d">&#9670;&nbsp;</a></span>DMA_TOTAL_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_TOTAL_CH&#160;&#160;&#160;10U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafb24dc3641edf6de2825263e011276ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb24dc3641edf6de2825263e011276ca">&#9670;&nbsp;</a></span>DMA_CFG_ONESHOT_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CFG_ONESHOT_DISABLE&#160;&#160;&#160;0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Only one burst transfer performed per trigger. </p>
<p>Values that can be passed to <a class="el" href="group__rtdma__api.html#ga60e33dcbda8ed7c6d603cab17bdb7f19">DMA_configMode()</a> as part of the config parameter to configure the Oneshot mode. </p>

</div>
</div>
<a id="ga4d169efab7d753a99565375a5498b123"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d169efab7d753a99565375a5498b123">&#9670;&nbsp;</a></span>DMA_CFG_ONESHOT_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CFG_ONESHOT_ENABLE&#160;&#160;&#160;RTDMA_MODE_ONESHOT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Burst transfers occur without additional event triggers after the first. </p>

</div>
</div>
<a id="gaa9b388933f94abc75c681a86663e7142"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9b388933f94abc75c681a86663e7142">&#9670;&nbsp;</a></span>DMA_CFG_CONTINUOUS_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CFG_CONTINUOUS_DISABLE&#160;&#160;&#160;0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA channel will be disabled at the end of a transfer. </p>
<p>Values that can be passed to <a class="el" href="group__rtdma__api.html#ga60e33dcbda8ed7c6d603cab17bdb7f19">DMA_configMode()</a> as part of the config parameter to configure the continuous mode of transfer. </p>

</div>
</div>
<a id="gac9454e1d36871bcdcd3b49aa61f21cec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9454e1d36871bcdcd3b49aa61f21cec">&#9670;&nbsp;</a></span>DMA_CFG_CONTINUOUS_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CFG_CONTINUOUS_ENABLE&#160;&#160;&#160;RTDMA_MODE_CONTINUOUS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA reinitializes when the transfer count is zero and waits for a trigger. </p>

</div>
</div>
<a id="ga6416c69dc8910428f855ed42e29651de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6416c69dc8910428f855ed42e29651de">&#9670;&nbsp;</a></span>DMA_CFG_READ_SIZE_8BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CFG_READ_SIZE_8BIT&#160;&#160;&#160;0x0U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Values that can be passed to <a class="el" href="group__rtdma__api.html#ga60e33dcbda8ed7c6d603cab17bdb7f19">DMA_configMode()</a> as part of the config parameter to configure the DMA transfer read data size. </p>

</div>
</div>
<a id="ga3974191ba0a2dd266297e0e6a5cdd184"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3974191ba0a2dd266297e0e6a5cdd184">&#9670;&nbsp;</a></span>DMA_CFG_READ_SIZE_16BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CFG_READ_SIZE_16BIT&#160;&#160;&#160;0x20000U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacd0b7b1c8e2bc1643a15b61890c10f30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd0b7b1c8e2bc1643a15b61890c10f30">&#9670;&nbsp;</a></span>DMA_CFG_READ_SIZE_32BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CFG_READ_SIZE_32BIT&#160;&#160;&#160;0x40000U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf764382599993813253ab5523a5a808b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf764382599993813253ab5523a5a808b">&#9670;&nbsp;</a></span>DMA_CFG_READ_SIZE_64BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CFG_READ_SIZE_64BIT&#160;&#160;&#160;0x60000U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa45a98629db79d1abcb84f6a9f16c771"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa45a98629db79d1abcb84f6a9f16c771">&#9670;&nbsp;</a></span>DMA_CFG_WRT_SIZE_8BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CFG_WRT_SIZE_8BIT&#160;&#160;&#160;0x0U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Values that can be passed to <a class="el" href="group__rtdma__api.html#ga60e33dcbda8ed7c6d603cab17bdb7f19">DMA_configMode()</a> as part of the config parameter to configure the DMA write data size. </p>

</div>
</div>
<a id="ga6d6097727882f0c5196081c32eb60b1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d6097727882f0c5196081c32eb60b1c">&#9670;&nbsp;</a></span>DMA_CFG_WRT_SIZE_16BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CFG_WRT_SIZE_16BIT&#160;&#160;&#160;0x100000U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga534bc95e83b62da6a440cb124f7316f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga534bc95e83b62da6a440cb124f7316f8">&#9670;&nbsp;</a></span>DMA_CFG_WRT_SIZE_32BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CFG_WRT_SIZE_32BIT&#160;&#160;&#160;0x200000U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad80aafabf176c93d4cc2e7f64885dc99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad80aafabf176c93d4cc2e7f64885dc99">&#9670;&nbsp;</a></span>DMA_CFG_WRT_SIZE_64BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CFG_WRT_SIZE_64BIT&#160;&#160;&#160;0x300000U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8b481b7562ebe657dc74b8b77017c820"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b481b7562ebe657dc74b8b77017c820">&#9670;&nbsp;</a></span>DMA_CFG_SIZE_8BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CFG_SIZE_8BIT&#160;&#160;&#160;(<a class="el" href="group__rtdma__api.html#ga6416c69dc8910428f855ed42e29651de">DMA_CFG_READ_SIZE_8BIT</a> | <a class="el" href="group__rtdma__api.html#gaa45a98629db79d1abcb84f6a9f16c771">DMA_CFG_WRT_SIZE_8BIT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Values that can be passed to <a class="el" href="group__rtdma__api.html#ga60e33dcbda8ed7c6d603cab17bdb7f19">DMA_configMode()</a> as part of the config parameter to configure both the DMA read data size and write data size. </p>

</div>
</div>
<a id="ga9518c4804b92cdd68c4456a91f6d82aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9518c4804b92cdd68c4456a91f6d82aa">&#9670;&nbsp;</a></span>DMA_CFG_SIZE_16BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CFG_SIZE_16BIT&#160;&#160;&#160;(<a class="el" href="group__rtdma__api.html#ga3974191ba0a2dd266297e0e6a5cdd184">DMA_CFG_READ_SIZE_16BIT</a> | <a class="el" href="group__rtdma__api.html#ga6d6097727882f0c5196081c32eb60b1c">DMA_CFG_WRT_SIZE_16BIT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga58bf946ba53a61ce4d9565c23bf8a861"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58bf946ba53a61ce4d9565c23bf8a861">&#9670;&nbsp;</a></span>DMA_CFG_SIZE_32BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CFG_SIZE_32BIT&#160;&#160;&#160;(<a class="el" href="group__rtdma__api.html#gacd0b7b1c8e2bc1643a15b61890c10f30">DMA_CFG_READ_SIZE_32BIT</a> | <a class="el" href="group__rtdma__api.html#ga534bc95e83b62da6a440cb124f7316f8">DMA_CFG_WRT_SIZE_32BIT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga48be90ea383d3b0c499c5ef8db33aecd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48be90ea383d3b0c499c5ef8db33aecd">&#9670;&nbsp;</a></span>DMA_CFG_SIZE_64BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CFG_SIZE_64BIT&#160;&#160;&#160;(<a class="el" href="group__rtdma__api.html#gaf764382599993813253ab5523a5a808b">DMA_CFG_READ_SIZE_64BIT</a> | <a class="el" href="group__rtdma__api.html#gad80aafabf176c93d4cc2e7f64885dc99">DMA_CFG_WRT_SIZE_64BIT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabdfd6a6dc92fdd105bb472f3f3933023"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabdfd6a6dc92fdd105bb472f3f3933023">&#9670;&nbsp;</a></span>DMA_MPU_CH1_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_MPU_CH1_ENABLE&#160;&#160;&#160;0x0001U</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Values that can be passed to DMA_configMPURegion() as the channel mask to the <a class="el" href="structDMA__MPUConfigParams.html">DMA_MPUConfigParams</a> structure. </p>

</div>
</div>
<a id="gaf081e148f097aeea8d479ba422fa42ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf081e148f097aeea8d479ba422fa42ff">&#9670;&nbsp;</a></span>DMA_MPU_CH2_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_MPU_CH2_ENABLE&#160;&#160;&#160;0x0002U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga960eff9d77f6962acbdb4df1437f86ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga960eff9d77f6962acbdb4df1437f86ae">&#9670;&nbsp;</a></span>DMA_MPU_CH3_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_MPU_CH3_ENABLE&#160;&#160;&#160;0x0004U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafb7afe87d8c8a451234df353ebfb93ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb7afe87d8c8a451234df353ebfb93ab">&#9670;&nbsp;</a></span>DMA_MPU_CH4_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_MPU_CH4_ENABLE&#160;&#160;&#160;0x0008U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga80308483f1f6bd492e37630e2586debb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80308483f1f6bd492e37630e2586debb">&#9670;&nbsp;</a></span>DMA_MPU_CH5_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_MPU_CH5_ENABLE&#160;&#160;&#160;0x0010U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga090467970abe0945eace8b95c6b357b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga090467970abe0945eace8b95c6b357b9">&#9670;&nbsp;</a></span>DMA_MPU_CH6_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_MPU_CH6_ENABLE&#160;&#160;&#160;0x0020U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0625e6a0b5e28dc8ab0e061f6660f6ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0625e6a0b5e28dc8ab0e061f6660f6ce">&#9670;&nbsp;</a></span>DMA_MPU_CH7_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_MPU_CH7_ENABLE&#160;&#160;&#160;0x0040U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga98cc8b6cae03ec289affcfef8d9cdb5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98cc8b6cae03ec289affcfef8d9cdb5a">&#9670;&nbsp;</a></span>DMA_MPU_CH8_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_MPU_CH8_ENABLE&#160;&#160;&#160;0x0080U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1f9f5064ad1ff6c47d6d10e455e0e35f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f9f5064ad1ff6c47d6d10e455e0e35f">&#9670;&nbsp;</a></span>DMA_MPU_CH9_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_MPU_CH9_ENABLE&#160;&#160;&#160;0x0100U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae1a49370879dc173f36aa713c9e32263"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1a49370879dc173f36aa713c9e32263">&#9670;&nbsp;</a></span>DMA_MPU_CH10_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_MPU_CH10_ENABLE&#160;&#160;&#160;0x0200U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ga754b55b8adb26102e0d825ad5ecf1973"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga754b55b8adb26102e0d825ad5ecf1973">&#9670;&nbsp;</a></span>DMA_Trigger</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__rtdma__api.html#ga754b55b8adb26102e0d825ad5ecf1973">DMA_Trigger</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Values that can be passed to <a class="el" href="group__rtdma__api.html#ga60e33dcbda8ed7c6d603cab17bdb7f19">DMA_configMode()</a> as the <em>trigger</em> parameter. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a0a9a7347ed1c488a3592cee213cae79b"></a>DMA_TRIGGER_SOFTWARE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a895b8583ad80c8e1ee5bcdb5933d9d43"></a>DMA_TRIGGER_ADCA1&#160;</td><td class="fielddoc"><p>TRIGGER SOFTWARE. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973aca3d0d20a5dc46e124d4a4d25f3e0b88"></a>DMA_TRIGGER_ADCA2&#160;</td><td class="fielddoc"><p>TRIGGER ADCA1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973ada60a15551bd58351d0b993b9954f806"></a>DMA_TRIGGER_ADCA3&#160;</td><td class="fielddoc"><p>TRIGGER ADCA2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a6b66d7167548aa7a6c9c07ed12fa6a61"></a>DMA_TRIGGER_ADCA4&#160;</td><td class="fielddoc"><p>TRIGGER ADCA3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a251cf7d67b30469f9b0729233fdd64dc"></a>DMA_TRIGGER_ADCAEVT&#160;</td><td class="fielddoc"><p>TRIGGER ADCA4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973aa272f3bd36729bf76e38a3e902852416"></a>DMA_TRIGGER_ADCB1&#160;</td><td class="fielddoc"><p>TRIGGER ADCAEVT. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a6a386f71f6b6e69235ab480810f22afe"></a>DMA_TRIGGER_ADCB2&#160;</td><td class="fielddoc"><p>TRIGGER ADCB1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973aabb10054745a3c0195f197b1ee3ba0b8"></a>DMA_TRIGGER_ADCB3&#160;</td><td class="fielddoc"><p>TRIGGER ADCB2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973afb86285c57b9f2d9e0f59b10bec4c938"></a>DMA_TRIGGER_ADCB4&#160;</td><td class="fielddoc"><p>TRIGGER ADCB3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a705bcdb2033dad1e3e864e606700d70f"></a>DMA_TRIGGER_ADCBEVT&#160;</td><td class="fielddoc"><p>TRIGGER ADCB4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973af96b7f95434275556a4e7bc99cf9b9c5"></a>DMA_TRIGGER_ADCC1&#160;</td><td class="fielddoc"><p>TRIGGER ADCBEVT. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973ab5728e243163b0ec69f18b9e93ea1cda"></a>DMA_TRIGGER_ADCC2&#160;</td><td class="fielddoc"><p>TRIGGER ADCC1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973ac6987473f3e4327c0e4b6d10581579a3"></a>DMA_TRIGGER_ADCC3&#160;</td><td class="fielddoc"><p>TRIGGER ADCC2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973aeeb505f95e0a7dee281e11a07b0565b9"></a>DMA_TRIGGER_ADCC4&#160;</td><td class="fielddoc"><p>TRIGGER ADCC3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a300fb7a1a87bae590b6a1c28d3f4b0c5"></a>DMA_TRIGGER_ADCCEVT&#160;</td><td class="fielddoc"><p>TRIGGER ADCC4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a9cf83f005b82f0a771051ee007eed6c0"></a>DMA_TRIGGER_ADCD1&#160;</td><td class="fielddoc"><p>TRIGGER ADCCEVT. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a9cbafe0b31d1cab095b017dd425ba50d"></a>DMA_TRIGGER_ADCD2&#160;</td><td class="fielddoc"><p>TRIGGER ADCD1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a42fdc171414eadc72fc79db5064c1852"></a>DMA_TRIGGER_ADCD3&#160;</td><td class="fielddoc"><p>TRIGGER ADCD2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973aa08f0b92de40ccd5c786b5af7de357e3"></a>DMA_TRIGGER_ADCD4&#160;</td><td class="fielddoc"><p>TRIGGER ADCD3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973ab1b7ab59b2ede06b09cceba17bd2ccd9"></a>DMA_TRIGGER_ADCDEVT&#160;</td><td class="fielddoc"><p>TRIGGER ADCD4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a831a0cc5f7b939780b7849b5a62c96ad"></a>DMA_TRIGGER_ADCE1&#160;</td><td class="fielddoc"><p>TRIGGER ADCDEVT. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a7f16500fc9f4946f38c0acf8a3a77593"></a>DMA_TRIGGER_ADCE2&#160;</td><td class="fielddoc"><p>TRIGGER ADCE1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a655460a3dc3aa16090d747cbdef47737"></a>DMA_TRIGGER_ADCE3&#160;</td><td class="fielddoc"><p>TRIGGER ADCE2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a57bb0f3e3336f5317dae2ae3c247deea"></a>DMA_TRIGGER_ADCE4&#160;</td><td class="fielddoc"><p>TRIGGER ADCE3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973afb1f68e0dd90ef2ce09eb1c2bc98e6ae"></a>DMA_TRIGGER_ADCEEVT&#160;</td><td class="fielddoc"><p>TRIGGER ADCE4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a715577214dc329bebe61ecf129417303"></a>DMA_TRIGGER_CPU1_XINT1&#160;</td><td class="fielddoc"><p>TRIGGER ADCEEVT. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a21fa4f69f13d1de9874cf0608708fda9"></a>DMA_TRIGGER_CPU1_XINT2&#160;</td><td class="fielddoc"><p>TRIGGER CPU1 XINT1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973af68ce6885387eaedbe10687bb0e90c79"></a>DMA_TRIGGER_CPU1_XINT3&#160;</td><td class="fielddoc"><p>TRIGGER CPU1 XINT2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a83a5738aec569435a8f16891d44c9566"></a>DMA_TRIGGER_CPU1_XINT4&#160;</td><td class="fielddoc"><p>TRIGGER CPU1 XINT3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a56ac29e8f310dcdd962d841bd12a3871"></a>DMA_TRIGGER_CPU1_XINT5&#160;</td><td class="fielddoc"><p>TRIGGER CPU1 XINT4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a52e0afbb978cfd2c9a610ab0d58e9e72"></a>DMA_TRIGGER_CPU2_XINT1&#160;</td><td class="fielddoc"><p>TRIGGER CPU1 XINT5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a9e824ae3664818e0ee0e2a3f7b9132e0"></a>DMA_TRIGGER_CPU2_XINT2&#160;</td><td class="fielddoc"><p>TRIGGER CPU2 XINT1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a48010300b793df8c3d1d3e3b40b5793e"></a>DMA_TRIGGER_CPU2_XINT3&#160;</td><td class="fielddoc"><p>TRIGGER CPU2 XINT2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973aab4a1017b4aa9de61ce0c9b5e65b0e2b"></a>DMA_TRIGGER_CPU2_XINT4&#160;</td><td class="fielddoc"><p>TRIGGER CPU2 XINT3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a4bffbac35d597a3a83e88d358b033b3b"></a>DMA_TRIGGER_CPU2_XINT5&#160;</td><td class="fielddoc"><p>TRIGGER CPU2 XINT4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973aadae8de7fe7774a9f3333583467f7a6a"></a>DMA_TRIGGER_CPU3_XINT1&#160;</td><td class="fielddoc"><p>TRIGGER CPU2 XINT5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973ae7527737b63b0b012c3ba40968f26df5"></a>DMA_TRIGGER_CPU3_XINT2&#160;</td><td class="fielddoc"><p>TRIGGER CPU3 XINT1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a37213606a605a0aff569afaf70057872"></a>DMA_TRIGGER_CPU3_XINT3&#160;</td><td class="fielddoc"><p>TRIGGER CPU3 XINT2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a3ab1dc3664c5ecbbacecd42957612951"></a>DMA_TRIGGER_CPU3_XINT4&#160;</td><td class="fielddoc"><p>TRIGGER CPU3 XINT3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a4eaa8bc41119a0d3cc839ee50c3960f4"></a>DMA_TRIGGER_CPU3_XINT5&#160;</td><td class="fielddoc"><p>TRIGGER CPU3 XINT4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973ae24692052e8abc4cb740fc1c600372ec"></a>DMA_TRIGGER_EPWM1SOCA&#160;</td><td class="fielddoc"><p>TRIGGER CPU3 XINT5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a7d0b3d2e62475a36c168a10c4d69e91e"></a>DMA_TRIGGER_EPWM1SOCB&#160;</td><td class="fielddoc"><p>TRIGGER EPWM1SOCA. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a0ffb8f8fed15dc0cb73eda87b881c7c5"></a>DMA_TRIGGER_EPWM2SOCA&#160;</td><td class="fielddoc"><p>TRIGGER EPWM1SOCB. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973add2e828881c3b39c5f79d221ea361efc"></a>DMA_TRIGGER_EPWM2SOCB&#160;</td><td class="fielddoc"><p>TRIGGER EPWM2SOCA. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a96a98ea768d49e1b68d4044dc51c655d"></a>DMA_TRIGGER_EPWM3SOCA&#160;</td><td class="fielddoc"><p>TRIGGER EPWM2SOCB. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a730a6ec941a3a55154ebd4cf796c8a05"></a>DMA_TRIGGER_EPWM3SOCB&#160;</td><td class="fielddoc"><p>TRIGGER EPWM3SOCA. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973ad0d7da9c56fe63524aec75a1182b4899"></a>DMA_TRIGGER_EPWM4SOCA&#160;</td><td class="fielddoc"><p>TRIGGER EPWM3SOCB. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a5413c2fd9a80468f1fc915cb2959cbf2"></a>DMA_TRIGGER_EPWM4SOCB&#160;</td><td class="fielddoc"><p>TRIGGER EPWM4SOCA. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a6ee58e8faef58b30d49691a332ab3c91"></a>DMA_TRIGGER_EPWM5SOCA&#160;</td><td class="fielddoc"><p>TRIGGER EPWM4SOCB. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973ab25a77f17ea82aff58aa91e18e0032bf"></a>DMA_TRIGGER_EPWM5SOCB&#160;</td><td class="fielddoc"><p>TRIGGER EPWM5SOCA. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973aea4e46d49803ab44b66476d5e3143d38"></a>DMA_TRIGGER_EPWM6SOCA&#160;</td><td class="fielddoc"><p>TRIGGER EPWM5SOCB. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a506d7e23a96a15fca0aed411cb41f4b3"></a>DMA_TRIGGER_EPWM6SOCB&#160;</td><td class="fielddoc"><p>TRIGGER EPWM6SOCA. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973abc59627bd68f2569ba8386ba7e9e64ff"></a>DMA_TRIGGER_EPWM7SOCA&#160;</td><td class="fielddoc"><p>TRIGGER EPWM6SOCB. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a83d98fe1f50a0d96129403302e899e5a"></a>DMA_TRIGGER_EPWM7SOCB&#160;</td><td class="fielddoc"><p>TRIGGER EPWM7SOCA. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973af74dc64f8e21477f12daa2f1aaddd193"></a>DMA_TRIGGER_EPWM8SOCA&#160;</td><td class="fielddoc"><p>TRIGGER EPWM7SOCB. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a0472ebdd52a541981542472dfa0a6190"></a>DMA_TRIGGER_EPWM8SOCB&#160;</td><td class="fielddoc"><p>TRIGGER EPWM8SOCA. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a60adabe7fa531fff7ff3cd67f0a5eec9"></a>DMA_TRIGGER_EPWM9SOCA&#160;</td><td class="fielddoc"><p>TRIGGER EPWM8SOCB. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a3b7869663f83ddc5869d10192efdcf58"></a>DMA_TRIGGER_EPWM9SOCB&#160;</td><td class="fielddoc"><p>TRIGGER EPWM9SOCA. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a39e35a187b7c1f94c224495a22942e46"></a>DMA_TRIGGER_EPWM10SOCA&#160;</td><td class="fielddoc"><p>TRIGGER EPWM9SOCB. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973aa2d39454cbf3fe8af0dde34cb8fde72b"></a>DMA_TRIGGER_EPWM10SOCB&#160;</td><td class="fielddoc"><p>TRIGGER EPWM10SOCA. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a7e1f3a4f8e1e54e229c60a0cbec5ce31"></a>DMA_TRIGGER_EPWM11SOCA&#160;</td><td class="fielddoc"><p>TRIGGER EPWM10SOCB. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973aba29f2fb4eba3fd498a1776557ead5a1"></a>DMA_TRIGGER_EPWM11SOCB&#160;</td><td class="fielddoc"><p>TRIGGER EPWM11SOCA. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a757b16982a60de3d48a4fc59744b01ed"></a>DMA_TRIGGER_EPWM12SOCA&#160;</td><td class="fielddoc"><p>TRIGGER EPWM11SOCB. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973ad88695deca4b5d3a81b295d5fbb2a930"></a>DMA_TRIGGER_EPWM12SOCB&#160;</td><td class="fielddoc"><p>TRIGGER EPWM12SOCA. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973ac471b9f848d5cc61edde06730b08448e"></a>DMA_TRIGGER_EPWM13SOCA&#160;</td><td class="fielddoc"><p>TRIGGER EPWM12SOCB. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a12c2b3b4c98c831cc979ffd561c5d5eb"></a>DMA_TRIGGER_EPWM13SOCB&#160;</td><td class="fielddoc"><p>TRIGGER EPWM13SOCA. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a498a48e23f984a694f1646f1dc0eeda3"></a>DMA_TRIGGER_EPWM14SOCA&#160;</td><td class="fielddoc"><p>TRIGGER EPWM13SOCB. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a58784d2912f73293936c520cca54b02a"></a>DMA_TRIGGER_EPWM14SOCB&#160;</td><td class="fielddoc"><p>TRIGGER EPWM14SOCA. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a9dee42820714270240b690e3171a1170"></a>DMA_TRIGGER_EPWM15SOCA&#160;</td><td class="fielddoc"><p>TRIGGER EPWM14SOCB. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a2943aea6bae111b7de2a91dbc130c6df"></a>DMA_TRIGGER_EPWM15SOCB&#160;</td><td class="fielddoc"><p>TRIGGER EPWM15SOCA. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a440e1a41f6ed3680f5bc20e11b17ae99"></a>DMA_TRIGGER_EPWM16SOCA&#160;</td><td class="fielddoc"><p>TRIGGER EPWM15SOCB. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a81c2a3197872c953110c5c57640264e8"></a>DMA_TRIGGER_EPWM16SOCB&#160;</td><td class="fielddoc"><p>TRIGGER EPWM16SOCA. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a766eb661514cf02d5395007125f5471a"></a>DMA_TRIGGER_EPWM17SOCA&#160;</td><td class="fielddoc"><p>TRIGGER EPWM16SOCB. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a1ce1d02ce7169208dd65b69da9e886af"></a>DMA_TRIGGER_EPWM17SOCB&#160;</td><td class="fielddoc"><p>TRIGGER EPWM17SOCA. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a62d3c235db7cd999c3fb00fad9331820"></a>DMA_TRIGGER_EPWM18SOCA&#160;</td><td class="fielddoc"><p>TRIGGER EPWM17SOCB. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973abca85970ab7db7dca8abdc80991b2f76"></a>DMA_TRIGGER_EPWM18SOCB&#160;</td><td class="fielddoc"><p>TRIGGER EPWM18SOCA. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973afdc53959788c4b7484b68b0e182d75d6"></a>DMA_TRIGGER_TINT0&#160;</td><td class="fielddoc"><p>TRIGGER EPWM18SOCB. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a30d298ff199db6d46ee33f5f36cda04f"></a>DMA_TRIGGER_TINT1&#160;</td><td class="fielddoc"><p>TRIGGER CPU1 TINT0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a34a63182646f2ff12b6adc90cd077b99"></a>DMA_TRIGGER_TINT2&#160;</td><td class="fielddoc"><p>TRIGGER CPU1 TINT1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a76cb784a047cb269d36381b41dc9a080"></a>DMA_TRIGGER_CPU2_TINT0&#160;</td><td class="fielddoc"><p>TRIGGER CPU1 TINT2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973ad655f1e5653597c58b07b1a810d90e76"></a>DMA_TRIGGER_CPU2_TINT1&#160;</td><td class="fielddoc"><p>TRIGGER CPU2 TINT0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a421cbdeeadf2f652671042accb53afc2"></a>DMA_TRIGGER_CPU2_TINT2&#160;</td><td class="fielddoc"><p>TRIGGER CPU2 TINT1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973abdcefe9338a116b4542ed408061a0d2c"></a>DMA_TRIGGER_CPU3_TINT0&#160;</td><td class="fielddoc"><p>TRIGGER CPU2 TINT2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a765e2c248c1094e068dc05bcdcb0587a"></a>DMA_TRIGGER_CPU3_TINT1&#160;</td><td class="fielddoc"><p>TRIGGER CPU3 TINT0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a37a715c108c85ec785641b27fc22917f"></a>DMA_TRIGGER_CPU3_TINT2&#160;</td><td class="fielddoc"><p>TRIGGER CPU3 TINT1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a7bd9b4c80cdf102b80ef347b7a08b990"></a>DMA_TRIGGER_ECAP1&#160;</td><td class="fielddoc"><p>TRIGGER CPU3 TINT2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973ab626cb686220a55811b60a9ce0a3ede6"></a>DMA_TRIGGER_ECAP2&#160;</td><td class="fielddoc"><p>TRIGGER ECAP1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a0babbde8432c2ac3888fcfb7b9a57e4f"></a>DMA_TRIGGER_ECAP3&#160;</td><td class="fielddoc"><p>TRIGGER ECAP2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973ae0b9fd9e16e7ca618bff1a727f85cec8"></a>DMA_TRIGGER_ECAP4&#160;</td><td class="fielddoc"><p>TRIGGER ECAP3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a9609c56a9d5542a713c5255be2d6e9a2"></a>DMA_TRIGGER_ECAP5&#160;</td><td class="fielddoc"><p>TRIGGER ECAP4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a1827eaa2a6baadbc08cb35999e3cd63b"></a>DMA_TRIGGER_ECAP6&#160;</td><td class="fielddoc"><p>TRIGGER ECAP5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973adac5ef89487c62a3769daf394d208e71"></a>DMA_TRIGGER_LINATX&#160;</td><td class="fielddoc"><p>TRIGGER ECAP6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a66f4c05d323be374d8417c11d0b18262"></a>DMA_TRIGGER_LINARX&#160;</td><td class="fielddoc"><p>TRIGGER LINATX. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a893c9f34cbd56ffd8418e431461106a6"></a>DMA_TRIGGER_LINBTX&#160;</td><td class="fielddoc"><p>TRIGGER LINARX. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973aed72f89029bd88947fc82a5b3120b9a1"></a>DMA_TRIGGER_LINBRX&#160;</td><td class="fielddoc"><p>TRIGGER LINBTX. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973ac8fb9022e6be1c21dbd5f9dfb3792b73"></a>DMA_TRIGGER_SYNC&#160;</td><td class="fielddoc"><p>TRIGGER LINBRX. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a45b2b59a43ab1ede2911621de60e8a54"></a>DMA_TRIGGER_SPIATX&#160;</td><td class="fielddoc"><p>TRIGGER SYNC. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a5051e85523782550936f592d76330e6f"></a>DMA_TRIGGER_SPIARX&#160;</td><td class="fielddoc"><p>TRIGGER SPIATX. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a8544217f62a9acb58b35cf63e213bf47"></a>DMA_TRIGGER_SPIBTX&#160;</td><td class="fielddoc"><p>TRIGGER SPIARX. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a79b4b1e8c919f9ddb44ec247bf93a8e4"></a>DMA_TRIGGER_SPIBRX&#160;</td><td class="fielddoc"><p>TRIGGER SPIBTX. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973ae142e019f0272770e87fdaec25d9b5ee"></a>DMA_TRIGGER_SPICTX&#160;</td><td class="fielddoc"><p>TRIGGER SPIBRX. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a87a7f129824edc2f2003972ec417d459"></a>DMA_TRIGGER_SPICRX&#160;</td><td class="fielddoc"><p>TRIGGER SPICTX. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a2a4e532582540167d5a29c1becab1382"></a>DMA_TRIGGER_SPIDTX&#160;</td><td class="fielddoc"><p>TRIGGER SPICRX. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a73aa420478eb19b5864bd4efaeb601aa"></a>DMA_TRIGGER_SPIDRX&#160;</td><td class="fielddoc"><p>TRIGGER SPIDTX. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a95b42dab879c5ec475919ff3eee5bdbe"></a>DMA_TRIGGER_SPIETX&#160;</td><td class="fielddoc"><p>TRIGGER SPIDRX. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a1dd6949d8de2395482d60939bc23f7b3"></a>DMA_TRIGGER_SPIERX&#160;</td><td class="fielddoc"><p>TRIGGER SPIETX. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a2ee7c283b892140e3bf27afa0f59b3e7"></a>DMA_TRIGGER_CLB1INT&#160;</td><td class="fielddoc"><p>TRIGGER SPIERX. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a02169e4d13e6d9232185342b6d0edd14"></a>DMA_TRIGGER_CLB2INT&#160;</td><td class="fielddoc"><p>TRIGGER CLB1INT. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a9130a2c8f63e364a78f3140ec262b74d"></a>DMA_TRIGGER_CLB3INT&#160;</td><td class="fielddoc"><p>TRIGGER CLB2INT. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973abd01987ef784aba113178d4a340487b0"></a>DMA_TRIGGER_CLB4INT&#160;</td><td class="fielddoc"><p>TRIGGER CLB3INT. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a30ed370e587a25fcd3462f99fd54a481"></a>DMA_TRIGGER_CLB5INT&#160;</td><td class="fielddoc"><p>TRIGGER CLB4INT. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a1726c2ef3093a4718d2e6b014d4102b9"></a>DMA_TRIGGER_CLB6INT&#160;</td><td class="fielddoc"><p>TRIGGER CLB5INT. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973ad571586bf18d0271144071e8c33efe63"></a>DMA_TRIGGER_FSITXA&#160;</td><td class="fielddoc"><p>TRIGGER CLB6INT. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973af73df5a8a9f27d0d0c1bcea56291277c"></a>DMA_TRIGGER_FSIRXA&#160;</td><td class="fielddoc"><p>TRIGGER FSITXA. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973ab3d96ccb5d8af4d633077970d71bc8bb"></a>DMA_TRIGGER_FSIA_DATA_TAG_MATCH&#160;</td><td class="fielddoc"><p>TRIGGER FSIRXA. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a348ae3039a4f1e5aacc08beddd77bfe8"></a>DMA_TRIGGER_FSIA_PING_TAG_MATCH&#160;</td><td class="fielddoc"><p>TRIGGER FSIA DATA TAG MATCH. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a62f7b9ad677e2a77ea9dada605555cb1"></a>DMA_TRIGGER_FSIRXB&#160;</td><td class="fielddoc"><p>TRIGGER FSIA PING TAG MATCH. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a4b804fec90fec2133a9ae0a7bb5bffd4"></a>DMA_TRIGGER_FSITXB&#160;</td><td class="fielddoc"><p>TRIGGER FSIRXB. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973ae06febd207493fe3e2e42e73ce28452a"></a>DMA_TRIGGER_FSIB_DATA_TAG_MATCH&#160;</td><td class="fielddoc"><p>TRIGGER FSITXB. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a0174cbfdffd04baf6e6d1a4dd9fd1347"></a>DMA_TRIGGER_FSIB_PING_TAG_MATCH&#160;</td><td class="fielddoc"><p>TRIGGER FSIB DATA TAG MATCH. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973ac9f2de2ca0cba62f4569b2c7067f919e"></a>DMA_TRIGGER_FSIRXC&#160;</td><td class="fielddoc"><p>TRIGGER FSIB PING TAG MATCH. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a4019f4729c5eca22fbef2cc11e213fcc"></a>DMA_TRIGGER_FSITXC&#160;</td><td class="fielddoc"><p>TRIGGER FSIRXC. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a54804c04c3d5e7b3d975584763e1db43"></a>DMA_TRIGGER_FSIC_DATA_TAG_MATCH&#160;</td><td class="fielddoc"><p>TRIGGER FSITXC. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a3ee281ddc3851784aa381d0027b5f3a9"></a>DMA_TRIGGER_FSIC_PING_TAG_MATCH&#160;</td><td class="fielddoc"><p>TRIGGER FSIC DATA TAG MATCH. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973ab0491ee4ec2a70e3acb0b5e1ec9d4a00"></a>DMA_TRIGGER_FSITXD&#160;</td><td class="fielddoc"><p>TRIGGER FSIC PING TAG MATCH. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a410877324b0ecd8f209953b55bb753e1"></a>DMA_TRIGGER_FSIRXD&#160;</td><td class="fielddoc"><p>TRIGGER FSITXD. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a2d745bb233301ff543a256de9f469bb9"></a>DMA_TRIGGER_FSID_DATA_TAG_MATCH&#160;</td><td class="fielddoc"><p>TRIGGER FSIRXD. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973adf8ad04ff627a4f57f829e9d12b66b7b"></a>DMA_TRIGGER_FSID_PING_TAG_MATCH&#160;</td><td class="fielddoc"><p>TRIGGER FSID DATA TAG MATCH. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a5522b444386c4232df2f8809045afdfb"></a>DMA_TRIGGER_CPU1_DLT&#160;</td><td class="fielddoc"><p>TRIGGER FSID PING TAG MATCH. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a0721889e0d39664449f15ed109fffd2a"></a>DMA_TRIGGER_CPU3_DLT&#160;</td><td class="fielddoc"><p>TRIGGER CPU1 DLT. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973aa22f17f0d4b6c9b305cdb51a752998bd"></a>DMA_TRIGGER_CPU2_DLT&#160;</td><td class="fielddoc"><p>TRIGGER CPU3 DLT. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a94ec49aa27a429310c79f92265dfc013"></a>DMA_TRIGGER_UARTARX&#160;</td><td class="fielddoc"><p>TRIGGER CPU2 DLT. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a0e937067067833f0e19a4bd6ef815cd1"></a>DMA_TRIGGER_UARTATX&#160;</td><td class="fielddoc"><p>TRIGGER UARTARX. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a09ca37876b291d2e1826a87aba2b9a3a"></a>DMA_TRIGGER_UARTBTX&#160;</td><td class="fielddoc"><p>TRIGGER UARTATX. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a666432a8b1579eaa2b4353768459479c"></a>DMA_TRIGGER_UARTBRX&#160;</td><td class="fielddoc"><p>TRIGGER UARTBTX. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a2adf44ace47291392df55ecc1674fd9d"></a>DMA_TRIGGER_UARTCTX&#160;</td><td class="fielddoc"><p>TRIGGER UARTBRX. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a87eb1b60dbd1113952ad1e773a6e81c1"></a>DMA_TRIGGER_UARTCRX&#160;</td><td class="fielddoc"><p>TRIGGER UARTCTX. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a6ec15736d8d97920e3e5280312198722"></a>DMA_TRIGGER_UARTDTX&#160;</td><td class="fielddoc"><p>TRIGGER UARTCRX. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a85b494cf7432be7b1a17acc230da8fac"></a>DMA_TRIGGER_UARTDRX&#160;</td><td class="fielddoc"><p>TRIGGER UARTDTX. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a1ea3bbd2f337dcca4413cc584c2e9250"></a>DMA_TRIGGER_UARTETX&#160;</td><td class="fielddoc"><p>TRIGGER UARTDRX. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973aec819b28459d3a2fd0245ce9533a76cc"></a>DMA_TRIGGER_UARTERX&#160;</td><td class="fielddoc"><p>TRIGGER UARTETX. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a8e732041f10cc9177fd89a1438e1e6fa"></a>DMA_TRIGGER_UARTFTX&#160;</td><td class="fielddoc"><p>TRIGGER UARTERX. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a5b68c3521bca56f78d9e108d1df62107"></a>DMA_TRIGGER_UARTFRX&#160;</td><td class="fielddoc"><p>TRIGGER UARTFTX. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a591cd8dbd0cb46a980e25245378144e2"></a>DMA_TRIGGER_DTHE_SHA_DMA_S_CTXIN_REQ&#160;</td><td class="fielddoc"><p>TRIGGER UARTFRX. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a0a69d97f2c99737b21012e765c846dc8"></a>DMA_TRIGGER_DTHE_SHA_DMA_S_DATAIN_REQ&#160;</td><td class="fielddoc"><p>TRIGGER DTHE SHA DMA S CTXIN REQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a6f296ac342bc03ec1241c3a57887e640"></a>DMA_TRIGGER_DTHE_SHA_DMA_S_CTXOUT_REQ&#160;</td><td class="fielddoc"><p>TRIGGER DTHE SHA DMA S DATAIN REQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a950d4e8c9bd5595a30a5f122fa7dba10"></a>DMA_TRIGGER_DTHE_SHA_DMA_P_CTXIN_REQ&#160;</td><td class="fielddoc"><p>TRIGGER DTHE SHA DMA S CTXOUT REQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973af9847cb1b657e6cf3d02948118f3bae2"></a>DMA_TRIGGER_DTHE_SHA_DMA_P_DATAIN_REQ&#160;</td><td class="fielddoc"><p>TRIGGER DTHE SHA DMA P CTXIN REQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a6e6cbb92ae54b76d88ace55c3a9c1caa"></a>DMA_TRIGGER_DTHE_SHA_DMA_P_CTXOUT_REQ&#160;</td><td class="fielddoc"><p>TRIGGER DTHE SHA DMA P DATAIN REQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a07d313f098bb48971b2635c153f70693"></a>DMA_TRIGGER_DTHE_AES_DMA_S_CTXIN_REQ&#160;</td><td class="fielddoc"><p>TRIGGER DTHE SHA DMA P CTXOUT REQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a76e9e0718c0365e2b30745fa05bd1f4e"></a>DMA_TRIGGER_DTHE_AES_DMA_S_DATAIN_REQ&#160;</td><td class="fielddoc"><p>TRIGGER DTHE AES DMA S CTXIN REQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973ad9b62f9cac43d4a26358adda67dc001f"></a>DMA_TRIGGER_DTHE_AES_DMA_S_DATAOUT_REQ&#160;</td><td class="fielddoc"><p>TRIGGER DTHE AES DMA S DATAIN REQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a6903dd72f552d9f9e665b8c285c52ddf"></a>DMA_TRIGGER_DTHE_AES_DMA_S_CTXOUT_REQ&#160;</td><td class="fielddoc"><p>TRIGGER DTHE AES DMA S DATAOUT REQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a9da8db6a4d12248f3bc07eb347daad5c"></a>DMA_TRIGGER_DTHE_AES_DMA_P_CTXIN_REQ&#160;</td><td class="fielddoc"><p>TRIGGER DTHE AES DMA S CTXOUT REQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a3ba5376e00a12b70863f15ae3fbd8457"></a>DMA_TRIGGER_DTHE_AES_DMA_P_DATAIN_REQ&#160;</td><td class="fielddoc"><p>TRIGGER DTHE AES DMA P CTXIN REQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a37e420652334586e683151aa0af7c570"></a>DMA_TRIGGER_DTHE_AES_DMA_P_DATAOUT_REQ&#160;</td><td class="fielddoc"><p>TRIGGER DTHE AES DMA P DATAIN REQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a3ee7d551759f5c1d8bbeac63e63da9b7"></a>DMA_TRIGGER_DTHE_AES_DMA_P_CTXOUT_REQ&#160;</td><td class="fielddoc"><p>TRIGGER DTHE AES DMA P DATAOUT REQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973aa3e75ff1a581f13c367e6c232265e321"></a>DMA_TRIGGER_DTHE_SM3_CTXIN_REQ&#160;</td><td class="fielddoc"><p>TRIGGER DTHE AES DMA P CTXOUT REQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973ac1ac2a8c2fa7ca638e8494ece4a71f00"></a>DMA_TRIGGER_DTHE_SM3_DATAIN_REQ&#160;</td><td class="fielddoc"><p>TRIGGER DTHE SM3 CTXIN REQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a0e90dd2249e0f86fb133874ff49dffc4"></a>DMA_TRIGGER_DTHE_SM3_CTXOUT_REQ&#160;</td><td class="fielddoc"><p>TRIGGER DTHE SM3 DATAIN REQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973aaffd857edcf32a6faba5b615ba138eb6"></a>DMA_TRIGGER_DTHE_SM4_CTXIN_REQ&#160;</td><td class="fielddoc"><p>TRIGGER DTHE SM3 CTXOUT REQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a5d0bcd2d965183377872b58c97669325"></a>DMA_TRIGGER_DTHE_SM4_DATAIN_REQ&#160;</td><td class="fielddoc"><p>TRIGGER DTHE SM4 CTXIN REQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973adc6bbfa81b007251a7633528512352f8"></a>DMA_TRIGGER_DTHE_SM4_DATAOUT_REQ&#160;</td><td class="fielddoc"><p>TRIGGER DTHE SM4 DATAIN REQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973ad2aba9d7858615e4a8b0212e5cacefb2"></a>DMA_TRIGGER_DTHE_SM4_CTXOUT_REQ&#160;</td><td class="fielddoc"><p>TRIGGER DTHE SM4 DATAOUT REQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a43177adff487204e24638d6882243607"></a>DMA_TRIGGER_EPG&#160;</td><td class="fielddoc"><p>TRIGGER DTHE SM4 CTXOUT REQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a7f1e60278126ccf94dc405bb51849a1f"></a>DMA_TRIGGER_SDFM1FLT1&#160;</td><td class="fielddoc"><p>TRIGGER EPG. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973adc1cf80599eee1f8e4887c766b534214"></a>DMA_TRIGGER_SDFM1FLT2&#160;</td><td class="fielddoc"><p>TRIGGER SDFM1FLT1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973ac3e018c6b92d75f121cbdbbaa3ce7205"></a>DMA_TRIGGER_SDFM1FLT3&#160;</td><td class="fielddoc"><p>TRIGGER SDFM1FLT2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973aaa448bd065eae36ffae11b806ae4af1b"></a>DMA_TRIGGER_SDFM1FLT4&#160;</td><td class="fielddoc"><p>TRIGGER SDFM1FLT3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a1b0afedf03f66c7babfc0b879104b7d0"></a>DMA_TRIGGER_SDFM2FLT1&#160;</td><td class="fielddoc"><p>TRIGGER SDFM1FLT4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973ab4b5925c87e2056d7456f7d31c266dce"></a>DMA_TRIGGER_SDFM2FLT2&#160;</td><td class="fielddoc"><p>TRIGGER SDFM2FLT1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a810c19d7f2b426e9d29b8f1e1339a8d4"></a>DMA_TRIGGER_SDFM2FLT3&#160;</td><td class="fielddoc"><p>TRIGGER SDFM2FLT2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973af141014f37a0a8be3d0675b54bd09bac"></a>DMA_TRIGGER_SDFM2FLT4&#160;</td><td class="fielddoc"><p>TRIGGER SDFM2FLT3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973afd3d6c581edc2be7fc4b69b47ddb33e4"></a>DMA_TRIGGER_SDFM3FLT1&#160;</td><td class="fielddoc"><p>TRIGGER SDFM2FLT4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973aef977761fc0ca78e96f6ea2cf6384d0f"></a>DMA_TRIGGER_SDFM3FLT2&#160;</td><td class="fielddoc"><p>TRIGGER SDFM3FLT1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a16343f53c9dcf78aef165576879a5c48"></a>DMA_TRIGGER_SDFM3FLT3&#160;</td><td class="fielddoc"><p>TRIGGER SDFM3FLT2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a8964edccd379192da8ae791802e84099"></a>DMA_TRIGGER_SDFM3FLT4&#160;</td><td class="fielddoc"><p>TRIGGER SDFM3FLT3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a726c76ce896a82312af0824fa3c70fb0"></a>DMA_TRIGGER_SDFM4FLT1&#160;</td><td class="fielddoc"><p>TRIGGER SDFM3FLT4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973ad0fd711e80f0693dd070b23f42605c28"></a>DMA_TRIGGER_SDFM4FLT2&#160;</td><td class="fielddoc"><p>TRIGGER SDFM4FLT1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a1f0e73ab8618ebd949598efd46b4e622"></a>DMA_TRIGGER_SDFM4FLT3&#160;</td><td class="fielddoc"><p>TRIGGER SDFM4FLT2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973ab3565e1fbdfef2c7730e5e8c5b756888"></a>DMA_TRIGGER_SDFM4FLT4&#160;</td><td class="fielddoc"><p>TRIGGER SDFM4FLT3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a12024d20e50de1da4a412f65ed40b312"></a>DMA_TRIGGER_SENT1&#160;</td><td class="fielddoc"><p>TRIGGER SDFM4FLT4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a3a5b08d84ccd4dcab52176ac1bdd1602"></a>DMA_TRIGGER_SENT2&#160;</td><td class="fielddoc"><p>TRIGGER SENT1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a72a7f2ca1873bda548a0f3c27cc88e81"></a>DMA_TRIGGER_SENT3&#160;</td><td class="fielddoc"><p>TRIGGER SENT2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a949da065607a27eaaa51cf09c7ee2636"></a>DMA_TRIGGER_SENT4&#160;</td><td class="fielddoc"><p>TRIGGER SENT3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973af94c7e36f02f644afd7fe6bed5912507"></a>DMA_TRIGGER_SENT5&#160;</td><td class="fielddoc"><p>TRIGGER SENT4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973ac5becd761098870639d52b187f065d94"></a>DMA_TRIGGER_SENT6&#160;</td><td class="fielddoc"><p>TRIGGER SENT5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a286d4e080449431b16bd0250258d908c"></a>DMA_TRIGGER_WADI1&#160;</td><td class="fielddoc"><p>TRIGGER SENT6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a944e417ff1f3df459d96931656bcc3a5"></a>DMA_TRIGGER_WADI2&#160;</td><td class="fielddoc"><p>TRIGGER WADI1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973aa2d747d9f3e6f253d2906e15cb1b4f03"></a>DMA_TRIGGER_RTDMA_CH1INT&#160;</td><td class="fielddoc"><p>TRIGGER WADI2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a55e909b7e015293aef79addc6e91942a"></a>DMA_TRIGGER_RTDMA_CH2INT&#160;</td><td class="fielddoc"><p>TRIGGER RTDMA CH1INT. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a3d303e59fd6ea7aadbd16b29db0834dd"></a>DMA_TRIGGER_RTDMA_CH3INT&#160;</td><td class="fielddoc"><p>TRIGGER RTDMA CH2INT. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973afb7ce776df550abe6a3f2104cf302ede"></a>DMA_TRIGGER_RTDMA_CH4INT&#160;</td><td class="fielddoc"><p>TRIGGER RTDMA CH3INT. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a7135b6ae79173884d374aa0bca97bc51"></a>DMA_TRIGGER_RTDMA_CH5INT&#160;</td><td class="fielddoc"><p>TRIGGER RTDMA CH4INT. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973ad339b6194d232a48f3429700e150fbae"></a>DMA_TRIGGER_RTDMA_CH6INT&#160;</td><td class="fielddoc"><p>TRIGGER RTDMA CH5INT. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973ab861bccd2e9abae908920b316b2701db"></a>DMA_TRIGGER_RTDMA_CH7INT&#160;</td><td class="fielddoc"><p>TRIGGER RTDMA CH6INT. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973ab2a8ecfd477712cb5758630cc1772f3f"></a>DMA_TRIGGER_RTDMA_CH8INT&#160;</td><td class="fielddoc"><p>TRIGGER RTDMA CH7INT. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a0b091790110a66bf75be5ce7ab18fdc5"></a>DMA_TRIGGER_RTDMA_CH9INT&#160;</td><td class="fielddoc"><p>TRIGGER RTDMA CH8INT. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga754b55b8adb26102e0d825ad5ecf1973a68406cb153e46d21ee4fa9cbb1875276"></a>DMA_TRIGGER_RTDMA_CH10INT&#160;</td><td class="fielddoc"><p>TRIGGER RTDMA CH9INT. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga512fa56e271e9a0f3448b3e4251b807e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga512fa56e271e9a0f3448b3e4251b807e">&#9670;&nbsp;</a></span>DMA_MPURegion</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__rtdma__api.html#ga512fa56e271e9a0f3448b3e4251b807e">DMA_MPURegion</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MPU regions. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga512fa56e271e9a0f3448b3e4251b807ea85c6249fccf6a23ba873750ca974fbb2"></a>DMA_MPUR1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga512fa56e271e9a0f3448b3e4251b807ea73cebc7626d4cb7de2db553d4709d356"></a>DMA_MPUR2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga512fa56e271e9a0f3448b3e4251b807ea2a96600b3946ca7bbb5755de88240ef3"></a>DMA_MPUR3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga512fa56e271e9a0f3448b3e4251b807ea303099c96b780f54a940497478448d6a"></a>DMA_MPUR4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga512fa56e271e9a0f3448b3e4251b807ea80158b83606db42e6279a9f19d777bf4"></a>DMA_MPUR5&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga512fa56e271e9a0f3448b3e4251b807ea406567d88cbab015d5ea16cdda446e22"></a>DMA_MPUR6&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga512fa56e271e9a0f3448b3e4251b807eae510089940198ebe22a968030cb6f985"></a>DMA_MPUR7&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga512fa56e271e9a0f3448b3e4251b807ead81b74f7fe7dfa19091a2e14bbb07b6f"></a>DMA_MPUR8&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga512fa56e271e9a0f3448b3e4251b807eae30bca391f60a518f28c20948a97354d"></a>DMA_MPUR9&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga512fa56e271e9a0f3448b3e4251b807ea7c18b696628240772b49e45183f1b21f"></a>DMA_MPUR10&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga512fa56e271e9a0f3448b3e4251b807ea9efa7d753750cdb978a64f355c8d22fc"></a>DMA_MPUR11&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga512fa56e271e9a0f3448b3e4251b807ea547ce046f3d01b006a8bdc6d43ecc70a"></a>DMA_MPUR12&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga512fa56e271e9a0f3448b3e4251b807eaac9de263b4bc3f4cc3bc2725ecf86a86"></a>DMA_MPUR13&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga512fa56e271e9a0f3448b3e4251b807ea8aadd701f05a23b76b5aa06b838ed33d"></a>DMA_MPUR14&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga512fa56e271e9a0f3448b3e4251b807eaf9c9e0a68777856aa1c6f9d248ae9d37"></a>DMA_MPUR15&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga512fa56e271e9a0f3448b3e4251b807ea137583f649fab6fe3634f6adf253a1b8"></a>DMA_MPUR16&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="ga7d3c396ecca91b88681394273d94ec36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d3c396ecca91b88681394273d94ec36">&#9670;&nbsp;</a></span>DMA_Channel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__rtdma__api.html#ga7d3c396ecca91b88681394273d94ec36">DMA_Channel</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA channels. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga7d3c396ecca91b88681394273d94ec36a5b88330b8095d765e3c649e2551bff0c"></a>DMA_CH1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga7d3c396ecca91b88681394273d94ec36aa563f1a041ae38f16d40d98a807065e8"></a>DMA_CH2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga7d3c396ecca91b88681394273d94ec36a6af989c2f8e27f4d462b05a909761979"></a>DMA_CH3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga7d3c396ecca91b88681394273d94ec36a768248d56aeedbee2d097fa3e1b69f18"></a>DMA_CH4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga7d3c396ecca91b88681394273d94ec36a530ca37d228e10509571d0c40b4e71b6"></a>DMA_CH5&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga7d3c396ecca91b88681394273d94ec36acafb0c9fb8ca2a9d9561564806d86894"></a>DMA_CH6&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga7d3c396ecca91b88681394273d94ec36a9d0ad62083aa63491e9973e0fc2074b9"></a>DMA_CH7&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga7d3c396ecca91b88681394273d94ec36aa63f83c9bf7b1928852c2b8b17b8d065"></a>DMA_CH8&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga7d3c396ecca91b88681394273d94ec36acb70dfefbba602ca11ee85569d584d6e"></a>DMA_CH9&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga7d3c396ecca91b88681394273d94ec36af74d767b93c802dfcfb6f65695813cc1"></a>DMA_CH10&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<a id="ga7e5e8cc659d78d0805c12da3c25b3cbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e5e8cc659d78d0805c12da3c25b3cbe">&#9670;&nbsp;</a></span>DMA_ChannelPriority</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__rtdma__api.html#ga7e5e8cc659d78d0805c12da3c25b3cbe">DMA_ChannelPriority</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA channel prioritites. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga7e5e8cc659d78d0805c12da3c25b3cbeadc4cbf77a434ec7409c48c05cda1d3c5"></a>DMA_CHPRIORITY0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="gga7e5e8cc659d78d0805c12da3c25b3cbeabfa49296e5e948d254ada29743c933b9"></a>DMA_CHPRIORITY1&#160;</td><td class="fielddoc"><p>DMA channel has Priority 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e5e8cc659d78d0805c12da3c25b3cbeaf246858775345e2b05ef8bce61bf4457"></a>DMA_CHPRIORITY2&#160;</td><td class="fielddoc"><p>DMA channel has Priority 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7e5e8cc659d78d0805c12da3c25b3cbeac7b5b453012d84397809fa859417953b"></a>DMA_CHPRIORITY3&#160;</td><td class="fielddoc"><p>DMA channel has Priority 2. </p>
<p>DMA channel has Priority 3. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga97af429464af799862f05c17057a5274"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97af429464af799862f05c17057a5274">&#9670;&nbsp;</a></span>DMA_InterruptMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__rtdma__api.html#ga97af429464af799862f05c17057a5274">DMA_InterruptMode</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Values that can be passed to DMA_setInterruptMode() as the <em>mode</em> parameter. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga97af429464af799862f05c17057a5274ab83f42cce7a0bb8f4dc2950f20b3b409"></a>DMA_INT_AT_BEGINNING&#160;</td><td class="fielddoc"><p>DMA interrupt is generated at the beginning of a transfer. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga97af429464af799862f05c17057a5274ad62cd29e6a459fd9d45786032b860fba"></a>DMA_INT_AT_END&#160;</td><td class="fielddoc"><p>DMA interrupt is generated at the end of a transfer. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga1f299229c8568154779e9a37d8125596"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f299229c8568154779e9a37d8125596">&#9670;&nbsp;</a></span>DMA_EmulationMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__rtdma__api.html#ga1f299229c8568154779e9a37d8125596">DMA_EmulationMode</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Values that can be passed to DMA_setEmulationMode() as the <em>mode</em> parameter. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga1f299229c8568154779e9a37d8125596ac63080115e0c9ec6e4dffc295e0c45e9"></a>DMA_EMULATION_STOP&#160;</td><td class="fielddoc"><p>Transmission stops after current read-write access is completed. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga1f299229c8568154779e9a37d8125596a6f4c60bc1b1e35112c38fb01802c0720"></a>DMA_EMULATION_FREE_RUN&#160;</td><td class="fielddoc"><p>Continue DMA operation regardless of emulation suspend. </p>
</td></tr>
</table>

</div>
</div>
<a id="gae875bf2c389a2bfa62eb12ccbdb698a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae875bf2c389a2bfa62eb12ccbdb698a1">&#9670;&nbsp;</a></span>DMA_PriorityMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__rtdma__api.html#gae875bf2c389a2bfa62eb12ccbdb698a1">DMA_PriorityMode</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Values that can be passed to DMA_setPriorityMode() as the <em>mode</em> parameter. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggae875bf2c389a2bfa62eb12ccbdb698a1ab45a3817833683c571fd4c550f9ee45b"></a>DMA_PRIORITY_ROUND_ROBIN&#160;</td><td class="fielddoc"><p>Transmission stops after current read-write access is completed. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae875bf2c389a2bfa62eb12ccbdb698a1ae4e530e7694b3361d4898a808d0a882c"></a>DMA_PRIORITY_SOFTWARE_CONFIG&#160;</td><td class="fielddoc"><p>Continue DMA operation regardless of emulation suspend. </p>
</td></tr>
</table>

</div>
</div>
<a id="gad22afffd7626658740f5bee08b6ffe67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad22afffd7626658740f5bee08b6ffe67">&#9670;&nbsp;</a></span>DMA_BurstSignalingMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__rtdma__api.html#gad22afffd7626658740f5bee08b6ffe67">DMA_BurstSignalingMode</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Values that can be passed to DMA_setBurstMode() as the <em>mode</em> parameter. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggad22afffd7626658740f5bee08b6ffe67acacf2e6ff6c804230d110151506f124f"></a>DMA_BURST_SIGNALING_DISABLE&#160;</td><td class="fielddoc"><p>Burst signaling disabled. Last=First=1 though the burst (FIFOs) </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad22afffd7626658740f5bee08b6ffe67a25075232f1682f20b35ca60265715b0f"></a>DMA_BURST_SIGNALING_ENABLE_NO_INT&#160;</td><td class="fielddoc"><p>Burst signaling enabled and can't be interrupted (can use with EMIF) </p>
</td></tr>
</table>

</div>
</div>
<a id="ga614b8c2deb29fde291987772f773eef8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga614b8c2deb29fde291987772f773eef8">&#9670;&nbsp;</a></span>DMA_MPUAccessPermission</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__rtdma__api.html#ga614b8c2deb29fde291987772f773eef8">DMA_MPUAccessPermission</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Values that can be used to define the type of access allowed in a particular MPU region </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga614b8c2deb29fde291987772f773eef8a373c4667e08f09665504fb1e867ad224"></a>DMA_MPU_NO_ACCESS&#160;</td><td class="fielddoc"><p>DMA has no access to the MPU region. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga614b8c2deb29fde291987772f773eef8ae98e52d40c9a1559f9f7bf1a80d74e80"></a>DMA_MPU_READ_ACCESS&#160;</td><td class="fielddoc"><p>DMA has only read access to the MPU region. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga614b8c2deb29fde291987772f773eef8af59d062eede058a8e08bea062017044d"></a>DMA_MPU_READ_WRITE_ACCESS&#160;</td><td class="fielddoc"><p>DMA has both read and write access to the MPU region. </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga500675b3bc4713ef40b2aa3e7563e34d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga500675b3bc4713ef40b2aa3e7563e34d">&#9670;&nbsp;</a></span>__attribute__() <span class="overload">[1/22]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__attribute__ </td>
          <td>(</td>
          <td class="paramtype">(section(&quot;.text.link2.DMA_initController&quot;))&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Initializes the DMA controller to a known state.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>specifies the base address DMA configuration registers.</td></tr>
  </table>
  </dd>
</dl>
<p>This function does a hard reset of the DMA controller in order to put it into a known state. The function also sets the DMA to run free during an emulation suspend (see the field DEBUGCTRL.FREE for more info).</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

</div>
</div>
<a id="ga8a5a89ad302c746579adf4d465c463da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a5a89ad302c746579adf4d465c463da">&#9670;&nbsp;</a></span>__attribute__() <span class="overload">[2/22]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__attribute__ </td>
          <td>(</td>
          <td class="paramtype">(always_inline)&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel Soft Reset</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the DMA channel control registers.</td></tr>
  </table>
  </dd>
</dl>
<p>This function does a soft reset to place the channel into its default state</p>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Enables peripherals to trigger a DMA transfer.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the DMA channel control registers.</td></tr>
  </table>
  </dd>
</dl>
<p>This function enables the selected peripheral trigger to start a DMA transfer on the specified channel.</p>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Disables peripherals from triggering a DMA transfer.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the DMA channel control registers.</td></tr>
  </table>
  </dd>
</dl>
<p>This function disables the selected peripheral trigger from starting a DMA transfer on the specified channel. This also disables the use of the software force using the DMA_forceTrigger() API.</p>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Force a peripheral trigger to a DMA channel.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the DMA channel control registers.</td></tr>
  </table>
  </dd>
</dl>
<p>This function sets the peripheral trigger flag and if triggering a DMA burst is enabled (see DMA_enableTrigger()), a DMA burst transfer will be forced.</p>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Clears a DMA channel's peripheral trigger flag.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the DMA channel control registers.</td></tr>
  </table>
  </dd>
</dl>
<p>This function clears the peripheral trigger flag. Normally, you would use this function when initializing the DMA for the first time. The flag is cleared automatically when the DMA starts the first burst of a transfer.</p>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Gets the status of a DMA channel's Transfer Status Flag.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the DMA channel control registers.</td></tr>
  </table>
  </dd>
</dl>
<p>This function returns <b>true</b> if the Transfer Status Flag is set, which means a DMA transfer has begun. This flag is cleared when TRANSFER_COUNT reaches zero, or when the HARDRESET or SOFTRESET bit is set.</p>
<dl class="section return"><dt>Returns</dt><dd>Returns <b>true</b> if the Transfer Status Flag is set. Returns <b>false</b> otherwise.</dd></dl>
<p>Gets the status of a DMA channel's Burst Status Flag.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the DMA channel control registers.</td></tr>
  </table>
  </dd>
</dl>
<p>This function returns <b>true</b> if the Burst Status Flag is set, which means a DMA burst has begun. This flag is cleared when BURST_COUNT reaches zero, or when the HARDRESET or SOFTRESET bit is set.</p>
<dl class="section return"><dt>Returns</dt><dd>Returns <b>true</b> if the Burst Status Flag is set. Returns <b>false</b> otherwise.</dd></dl>
<p>Gets the status of a DMA channel's Run Status Flag.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the DMA channel control registers.</td></tr>
  </table>
  </dd>
</dl>
<p>This function returns <b>true</b> if the Run Status Flag is set, which means the DMA channel is enabled. This flag is cleared when a transfer completes (TRANSFER_COUNT = 0) and continuous mode is disabled, or when the HARDRESET, SOFTRESET, or HALT bit is set.</p>
<dl class="section return"><dt>Returns</dt><dd>Returns <b>true</b> if the channel is enabled. Returns <b>false</b> otherwise.</dd></dl>
<p>Gets the status of a DMA channel's Overflow Flag.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the DMA channel control registers.</td></tr>
  </table>
  </dd>
</dl>
<p>This function returns <b>true</b> if the Overflow Flag is set, which means peripheral event trigger was received while Peripheral Event Trigger Flag was already set. This flag can be cleared by writing to ERRCLR bit, using the function DMA_clearErrorFlag().</p>
<dl class="section return"><dt>Returns</dt><dd>Returns <b>true</b> if the channel is enabled. Returns <b>false</b> otherwise.</dd></dl>
<p>Gets the status of a DMA channel's peripheral trigger flag.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the DMA channel control registers.</td></tr>
  </table>
  </dd>
</dl>
<p>This function returns <b>true</b> if a peripheral trigger event has occurred The flag is automatically cleared when the first burst transfer begins, but if needed, it can be cleared using DMA_clearTriggerFlag().</p>
<dl class="section return"><dt>Returns</dt><dd>Returns <b>true</b> if a peripheral trigger event has occurred and its flag is set. Returns <b>false</b> otherwise.</dd></dl>
<p>Starts a DMA channel.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the DMA channel control registers.</td></tr>
  </table>
  </dd>
</dl>
<p>This function starts the DMA running, typically after you have configured it. It will wait for the first trigger event to start operation. To halt the channel use DMA_stopChannel().</p>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Halts a DMA channel.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the DMA channel control registers.</td></tr>
  </table>
  </dd>
</dl>
<p>This function halts the DMA at its current state and any current read-write access is completed. To start the channel again use DMA_startChannel().</p>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Sets the interrupt generation mode of a DMA channel interrupt.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the DMA channel control registers. </td></tr>
    <tr><td class="paramname">mode</td><td>is a flag to indicate the channel interrupt mode.</td></tr>
  </table>
  </dd>
</dl>
<p>This function sets the channel interrupt mode. When the <em>mode</em> parameter is</p><ul>
<li><b>DMA_INT_AT_END</b>, the DMA channel interrupt will be generated at the end of the transfer.</li>
<li><b>DMA_INT_AT_BEGINNING</b>, the interrupt will be generated at the beginning of a new transfer. Generating at the beginning of a new transfer is the default behavior.</li>
</ul>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Enables a DMA channel interrupt source.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the DMA channel control registers.</td></tr>
  </table>
  </dd>
</dl>
<p>This function enables the indicated DMA channel;s CPU interrupt.</p>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Disables a DMA channel interrupt source.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the DMA channel control registers.</td></tr>
  </table>
  </dd>
</dl>
<p>This function disables the indicated DMA channel's CPU interrupt.</p>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Enables the DMA channel overrun interrupt.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the DMA channel control registers.</td></tr>
  </table>
  </dd>
</dl>
<p>This function enables the indicated DMA channel's ability to generate an interrupt upon the detection of an overrun. An overrun is when a peripheral event trigger is received by the DMA before a previous trigger on that channel had been serviced and its flag had been cleared.</p>
<p>Note that this is the same interrupt signal as the interrupt that gets generated at the beginning/end of a transfer. That interrupt must first be enabled using DMA_enableInterrupt() in order for the overrun interrupt to be generated.</p>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Disables the DMA channel overrun interrupt.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the DMA channel control registers.</td></tr>
  </table>
  </dd>
</dl>
<p>This function disables the indicated DMA channel's ability to generate an interrupt upon the detection of an overrun.</p>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Clears the DMA channel error flags.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the DMA channel control registers.</td></tr>
  </table>
  </dd>
</dl>
<p>This function clears both the DMA channel's sync error flag and its overrun error flag.</p>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Configures the source address for the DMA channel</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the DMA channel control registers. </td></tr>
    <tr><td class="paramname">*srcAddr</td><td>is a source address.</td></tr>
  </table>
  </dd>
</dl>
<p>This function configures the source address of a DMA channel.</p>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Configures the destination address for the DMA channel</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the DMA channel control registers. </td></tr>
    <tr><td class="paramname">*destAddr</td><td>is the destination address.</td></tr>
  </table>
  </dd>
</dl>
<p>This function configures the destinaton address of a DMA channel.</p>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Configures the modes supported during burst operation</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the DMA channel control registers. </td></tr>
    <tr><td class="paramname">mode</td><td>is the mode</td></tr>
  </table>
  </dd>
</dl>
<p>This function configures the modes supported during burst operation. The Burst signaling can be enabled/ disabled. If enabled, it can be configured to be interrupted or not be interrupted.</p>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<p>Locks the channel configuration registers of all DMA channels</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the first DMA channel control registers.</td></tr>
  </table>
  </dd>
</dl>
<p>The configuration registers of all the channels are locked (writes will have no effect on them). This can only be done if the corresponding CHCFG_COMMIT.COMMIT is cleared.</p>
<p>This function locks the configuration registers of all the DMA channels</p>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>Unlocks the channel configuration registers of all DMA channels.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the first DMA channel control registers.</td></tr>
  </table>
  </dd>
</dl>
<p>The configuration registers of the specified channel are unlocked and can be modified. This can only be done if CHCFG_COMMIT.COMMIT is cleared.</p>
<p>This function unlocks the DMA configuration registers.</p>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>Commits the channel configuration registers of all DMA channels</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the first DMA channel control registers.</td></tr>
  </table>
  </dd>
</dl>
<p>This function commits the lock on the corresponding DMA channel configuration registers. Once committed, it cannot be revoked except by reset.</p>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>Locks the DMA channel configuration registers</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the DMA channel control registers.</td></tr>
  </table>
  </dd>
</dl>
<p>The configuration registers of the specified channel are locked (writes will have no effect on them). This will only be done if CHCFG_COMMIT.COMMIT is cleared.</p>
<p>This function locks the DMA channel configuration registers</p>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>Unlocks the DMA channel configuration registers.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the DMA channel control registers.</td></tr>
  </table>
  </dd>
</dl>
<p>The configuration registers of the specified channel are unlocked and can be modified. This can only be done if CHCFG_COMMIT.COMMIT is cleared.</p>
<p>This function unlocks the DMA configuration registers.</p>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<p>Commits the DMA channel configuration registers</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the DMA channel control registers.</td></tr>
  </table>
  </dd>
</dl>
<p>This function commits the lock on the corresponding DMA channel configuration registers. Once committed, cannot be revoked except by reset.</p>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a id="gade167add1dcd57f76b2b9efbe9b7eb87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade167add1dcd57f76b2b9efbe9b7eb87">&#9670;&nbsp;</a></span>__attribute__() <span class="overload">[3/22]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__attribute__ </td>
          <td>(</td>
          <td class="paramtype">(section(&quot;.text.link2.DMA_setEmulationMode&quot;))&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sets DMA emulation mode.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>specifies the base address of the DMA configuration registers. </td></tr>
    <tr><td class="paramname">mode</td><td>is the emulation mode to be selected.</td></tr>
  </table>
  </dd>
</dl>
<p>This function sets the behavior of the DMA operation when an emulation suspend occurs. The <em>mode</em> parameter can be one of the following:</p>
<ul>
<li><b>DMA_EMULATION_STOP</b> - DMA runs until the current read-write access is completed.</li>
<li><b>DMA_EMULATION_FREE_RUN</b> - DMA operation continues regardless of a the suspend.</li>
</ul>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

</div>
</div>
<a id="ga7782f76e8f0b8b783eb3f912b46abd35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7782f76e8f0b8b783eb3f912b46abd35">&#9670;&nbsp;</a></span>if() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">if </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__uart__api.html#ga6b29e4f37f4482274af785ad5ffe96a7">mode</a>&#160;</td>
          <td class="paramname"> = <code>=&#160;<a class="el" href="group__rtdma__api.html#gga1f299229c8568154779e9a37d8125596ac63080115e0c9ec6e4dffc295e0c45e9">DMA_EMULATION_STOP</a></code></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga15c9d253cc28e7d9f84f3c71051a5c58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15c9d253cc28e7d9f84f3c71051a5c58">&#9670;&nbsp;</a></span>__attribute__() <span class="overload">[4/22]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__attribute__ </td>
          <td>(</td>
          <td class="paramtype">(section(&quot;.text.link2.DMA_setPriorityMode&quot;))&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sets the DMA channel priority mode.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>specifies the base address of the DMA configuration registers. </td></tr>
    <tr><td class="paramname">priorityMode</td><td>is the channel priority mode to be selected.</td></tr>
  </table>
  </dd>
</dl>
<p>This function sets the channel priority mode. The <em>priorityMode</em> parameter can be one of the following:</p>
<ul>
<li><b>DMA_PRIORITY_ROUND_ROBIN</b> - DMA channels are serviced in round-robin mode. This is the default behavior.</li>
<li><b>DMA_PRIORITY_SOFTWARE_CONFIG</b> - Priority for channels are software configurable. The priority of the channels is set in the SWPRI registers.</li>
</ul>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

</div>
</div>
<a id="ga215944d080a1a2912abec86ee9515c61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga215944d080a1a2912abec86ee9515c61">&#9670;&nbsp;</a></span>if() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">if </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__rtdma__api.html#ga3e3440c60ee9743594ac0aceeef36f12">priorityMode</a>&#160;</td>
          <td class="paramname"> = <code>=&#160;<a class="el" href="group__rtdma__api.html#ggae875bf2c389a2bfa62eb12ccbdb698a1ae4e530e7694b3361d4898a808d0a882c">DMA_PRIORITY_SOFTWARE_CONFIG</a></code></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae8bfb4ecabb0062a93edc2451d04d52b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8bfb4ecabb0062a93edc2451d04d52b">&#9670;&nbsp;</a></span>__attribute__() <span class="overload">[5/22]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__attribute__ </td>
          <td>(</td>
          <td class="paramtype">(section(&quot;.text.link2.DMA_setChannelPriority&quot;))&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sets the DMA channel priority</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the DMA configuration registers. </td></tr>
    <tr><td class="paramname">channel</td><td>is the corresponding DMA channel number. </td></tr>
    <tr><td class="paramname">chPriority</td><td>is the priority to be assigned to the channel.</td></tr>
  </table>
  </dd>
</dl>
<p>This function sets the priority of the DMA channel. Priority can be set to any value of 0x0 to 0x3. Default value is 1 and value of 0 is treated as a special condition during arbitration.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

</div>
</div>
<a id="ga3ff6abe7443e1135a5609446fa00fa74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ff6abe7443e1135a5609446fa00fa74">&#9670;&nbsp;</a></span>if() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">if </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga23009e138149868fdf7a494a82688cbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23009e138149868fdf7a494a82688cbc">&#9670;&nbsp;</a></span>__attribute__() <span class="overload">[6/22]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__attribute__ </td>
          <td>(</td>
          <td class="paramtype">(section(&quot;.text.link2.DMA_resetPriority&quot;))&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Resets the DMA channel priority.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>specifies the base address of the DMA configuration registers.</td></tr>
  </table>
  </dd>
</dl>
<p>If PRIORITYSEL==0: The priority reset bit resets the round-robin state machine when a 1 is written. Service starts from the first enabled channel. Writes of 0 are ignored and this bit always reads back a 0.</p>
<p>If PRIORITYSEL==1: The SWPRI register is reset to it's reset value when a 1 is written. All channels will be of priority "1". Writes of 0 are ignored and this bit always reads back a 0.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

</div>
</div>
<a id="ga537cad9c2bc17b1f3e48ca980a501ea4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga537cad9c2bc17b1f3e48ca980a501ea4">&#9670;&nbsp;</a></span>__attribute__() <span class="overload">[7/22]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__attribute__ </td>
          <td>(</td>
          <td class="paramtype">(section(&quot;.text.link2.DMA_lockDMAConfig&quot;))&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Locks the DMA configuration registers</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the DMA configuration registers.</td></tr>
  </table>
  </dd>
</dl>
<p>The configuration registers in the RTDMA_REGS apeture DMACTRL, DEBUGCTRL, SWPRI1/2 are locked (writes will have no effect on them). This can only be done if DMACFG_COMMIT.COMMIT is cleared.</p>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a id="ga0c4f9304197d3ff5e355962b4f132b0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c4f9304197d3ff5e355962b4f132b0f">&#9670;&nbsp;</a></span>__attribute__() <span class="overload">[8/22]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__attribute__ </td>
          <td>(</td>
          <td class="paramtype">(section(&quot;.text.link2.DMA_unlockDMAConfig&quot;))&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unlocks DMA configuration registers</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the DMA configuration registers.</td></tr>
  </table>
  </dd>
</dl>
<p>The configuration registers in the RTDMA_REGS apeture DMACTRL, DEBUGCTRL, SWPRI1/2 are unlocked and can be modified. This can only be done if DMACFG_COMMIT.COMMIT is cleared.</p>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a id="gab5f1798d8d2aad54645df8a2609dfd2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5f1798d8d2aad54645df8a2609dfd2b">&#9670;&nbsp;</a></span>__attribute__() <span class="overload">[9/22]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__attribute__ </td>
          <td>(</td>
          <td class="paramtype">(section(&quot;.text.link2.DMA_commitDMAConfig&quot;))&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Commits the DMA configuration registers</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the DMA configuration registers.</td></tr>
  </table>
  </dd>
</dl>
<p>This function commits the lock on the DMA configuration registers. Once committed, it cannot be revoked except by reset.</p>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a id="gad76550d60adf0d297a77a69f8be43e36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad76550d60adf0d297a77a69f8be43e36">&#9670;&nbsp;</a></span>HWREG()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">HWREG </td>
          <td>(</td>
          <td class="paramtype">base+&#160;</td>
          <td class="paramname"><em>RTDMA_O_SRC_BEG_ADDR_SHADOW</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad4a9a0f1fc22094648e5c70bf9b5455c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4a9a0f1fc22094648e5c70bf9b5455c">&#9670;&nbsp;</a></span>HWREGB() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">HWREGB </td>
          <td>(</td>
          <td class="paramtype">base+&#160;</td>
          <td class="paramname"><em>RTDMA_O_BURST_INTF_CTRL</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa610a55097163dbb810a51f4f319640d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa610a55097163dbb810a51f4f319640d">&#9670;&nbsp;</a></span>__attribute__() <span class="overload">[10/22]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__attribute__ </td>
          <td>(</td>
          <td class="paramtype">(section(&quot;.text.link2.DMA_enableMPU&quot;))&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enables the MPU function</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the MPU registers.</td></tr>
  </table>
  </dd>
</dl>
<p>This function enables the MPU function. It can be executed by SROOT only.</p>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a id="ga5707c9dbf2d46b8dcb782ee16686870f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5707c9dbf2d46b8dcb782ee16686870f">&#9670;&nbsp;</a></span>__attribute__() <span class="overload">[11/22]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__attribute__ </td>
          <td>(</td>
          <td class="paramtype">(section(&quot;.text.link2.DMA_disableMPU&quot;))&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disables the MPU function</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the MPU registers.</td></tr>
  </table>
  </dd>
</dl>
<p>This function disables the MPU function. It can be executed by SROOT only.</p>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a id="ga5827c34a4f10a5430084f0e599d945dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5827c34a4f10a5430084f0e599d945dd">&#9670;&nbsp;</a></span>__attribute__() <span class="overload">[12/22]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__attribute__ </td>
          <td>(</td>
          <td class="paramtype">(section(&quot;.text.link2.DMA_lockMPUConfig&quot;))&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Locks the MPU configuration register</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the MPU registers.</td></tr>
  </table>
  </dd>
</dl>
<p>The MPU configuration register MPUCTRL is locked (writes will have no effect on them). This is only done if MPUCFG_COMMIT.COMMIT is cleared.</p>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a id="gabadad96a41ce627df49ef61e9759f788"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabadad96a41ce627df49ef61e9759f788">&#9670;&nbsp;</a></span>__attribute__() <span class="overload">[13/22]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__attribute__ </td>
          <td>(</td>
          <td class="paramtype">(section(&quot;.text.link2.DMA_unlockMPUConfig&quot;))&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unlocks the MPU configuration register</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the MPU registers.</td></tr>
  </table>
  </dd>
</dl>
<p>The MPU configuration register MPUCTRL is unlocked. This can only be done if MPUCFG_COMMIT.COMMIT is cleared.</p>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a id="gaff507d7c76ae38fcbe5b732ea0e0f8f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff507d7c76ae38fcbe5b732ea0e0f8f9">&#9670;&nbsp;</a></span>__attribute__() <span class="overload">[14/22]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__attribute__ </td>
          <td>(</td>
          <td class="paramtype">(section(&quot;.text.link2.DMA_commitMPUConfig&quot;))&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Commits the MPU configuration register.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the MPU registers.</td></tr>
  </table>
  </dd>
</dl>
<p>This function commits the lock on the corresponding MPU configuration register. Once committed, it cannot be revoked except by reset.</p>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a id="ga0af848b6f8b1bcf2d0e083752ee12c17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0af848b6f8b1bcf2d0e083752ee12c17">&#9670;&nbsp;</a></span>__attribute__() <span class="overload">[15/22]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__attribute__ </td>
          <td>(</td>
          <td class="paramtype">(section(&quot;.text.link2.DMA_lockAllMPURegion&quot;))&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Locks the registers of all MPU regions</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the MPU registers.</td></tr>
  </table>
  </dd>
</dl>
<p>The configuration registers of all the MPU regions are locked (writes will have no effect on them). This can only be done if the corresponding COMMIT bit is cleared.</p>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a id="ga5c8946a89abf8231d120efc0106b7b3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c8946a89abf8231d120efc0106b7b3e">&#9670;&nbsp;</a></span>__attribute__() <span class="overload">[16/22]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__attribute__ </td>
          <td>(</td>
          <td class="paramtype">(section(&quot;.text.link2.DMA_unlockAllMPURegion&quot;))&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unlocks the registers of all MPU regions</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the MPU registers.</td></tr>
  </table>
  </dd>
</dl>
<p>The configuration registers of all the MPU regions are unlocked This can only be done if the corresponding COMMIT bit is cleared.</p>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a id="gac2c7ddfa0d4b44effc1fe539cfc218dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2c7ddfa0d4b44effc1fe539cfc218dc">&#9670;&nbsp;</a></span>__attribute__() <span class="overload">[17/22]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__attribute__ </td>
          <td>(</td>
          <td class="paramtype">(section(&quot;.text.link2.DMA_commitAllMPURegion&quot;))&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Commits the registers of all MPU regions.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the MPU registers.</td></tr>
  </table>
  </dd>
</dl>
<p>This function commits the lock on the corresponding MPU region configuration registers. Once committed, it cannot be revoked except by reset.</p>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a id="ga8b8d9d207fb9c72f17302f62e5966b83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b8d9d207fb9c72f17302f62e5966b83">&#9670;&nbsp;</a></span>__attribute__() <span class="overload">[18/22]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__attribute__ </td>
          <td>(</td>
          <td class="paramtype">(section(&quot;.text.link2.DMA_lockMPURegion&quot;))&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Locks the registers of an MPU region.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the MPU registers. </td></tr>
    <tr><td class="paramname">MPURegion</td><td>is the MPU region number.</td></tr>
  </table>
  </dd>
</dl>
<p>The configuration registers of the specific MPU region is locked (writes will have no effect on them). This can only be done if the corresponding COMMIT bit is cleared.</p>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a id="gaad543a5b025e8ee98681df942ede26fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad543a5b025e8ee98681df942ede26fe">&#9670;&nbsp;</a></span>HWREGB() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">HWREGB </td>
          <td>(</td>
          <td class="paramtype">base+&#160;</td>
          <td class="paramname"><em>RTDMA_O_MPUR_LOCK</em>(uint32_t) MPURegion</td><td>)</td>
          <td> = 1U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf9acc0f341355c1f3b9d4b21d0f2df11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9acc0f341355c1f3b9d4b21d0f2df11">&#9670;&nbsp;</a></span>__attribute__() <span class="overload">[19/22]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__attribute__ </td>
          <td>(</td>
          <td class="paramtype">(section(&quot;.text.link2.DMA_unlockMPURegion&quot;))&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unocks the registers of an MPU region.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the MPU registers. </td></tr>
    <tr><td class="paramname">MPURegion</td><td>is the MPU region number.</td></tr>
  </table>
  </dd>
</dl>
<p>The configuration registers of the specific MPU region is unlocked This can only be done if the corresponding COMMIT bit is cleared.</p>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a id="ga1d527bd5c3d7c6ed0d717e3b80912b13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d527bd5c3d7c6ed0d717e3b80912b13">&#9670;&nbsp;</a></span>__attribute__() <span class="overload">[20/22]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__attribute__ </td>
          <td>(</td>
          <td class="paramtype">(section(&quot;.text.link2.DMA_commitMPURegion&quot;))&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Commits the MPU region configuration registers</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the MPU registers. </td></tr>
    <tr><td class="paramname">MPURegion</td><td>is the MPU region number.</td></tr>
  </table>
  </dd>
</dl>
<p>This function commits the lock on the corresponding MPU registers. Once committed, it cannot be revoked except by reset.</p>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a id="ga0a897452c56d3bc69a76d31a9c6aa0cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a897452c56d3bc69a76d31a9c6aa0cd">&#9670;&nbsp;</a></span>__attribute__() <span class="overload">[21/22]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__attribute__ </td>
          <td>(</td>
          <td class="paramtype">(section(&quot;.text.link2.DMA_commitAllDMASettings&quot;))&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Commits all the DMA module configurations including the DMA configuration registers, all the channel configuration, MPU configuration and all MPU region configuration registers.</p>
<p>This function commits the lock on the corresponding configuration registers Once committed, it cannot be revoked except by reset.</p>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a id="gace97e0ecaa35c4ba7e8978f24b0b32a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace97e0ecaa35c4ba7e8978f24b0b32a6">&#9670;&nbsp;</a></span>DMA_configChannel()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_configChannel </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structDMA__ConfigParams.html">DMA_ConfigParams</a> *&#160;</td>
          <td class="paramname"><em>transfParams</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setup DMA to transfer data on the specified channel.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is Base address of the DMA channel control register </td></tr>
    <tr><td class="paramname">*transfParams</td><td>configuration parameter Refer struct <a class="el" href="structDMA__ConfigParams.html">DMA_ConfigParams</a></td></tr>
  </table>
  </dd>
</dl>
<p>This function configures the DMA transfer on the specified channel.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

</div>
</div>
<a id="ga6ce0b2e96a07ac5ece62f8dff7a61ad2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ce0b2e96a07ac5ece62f8dff7a61ad2">&#9670;&nbsp;</a></span>DMA_configAddresses()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_configAddresses </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const void *&#160;</td>
          <td class="paramname"><em>destAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const void *&#160;</td>
          <td class="paramname"><em>srcAddr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Configures the DMA channel</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the DMA channel control registers. </td></tr>
    <tr><td class="paramname">*destAddr</td><td>is the destination address. </td></tr>
    <tr><td class="paramname">*srcAddr</td><td>is a source address.</td></tr>
  </table>
  </dd>
</dl>
<p>This function configures the source and destination addresses of a DMA channel. The parameters are pointers to the data to be transferred.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

</div>
</div>
<a id="ga2439c8b8c65376c649965a180166e0d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2439c8b8c65376c649965a180166e0d9">&#9670;&nbsp;</a></span>DMA_configBurst()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_configBurst </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int16_t&#160;</td>
          <td class="paramname"><em>srcStep</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int16_t&#160;</td>
          <td class="paramname"><em>destStep</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Configures the DMA channel's burst settings.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the DMA channel control registers. </td></tr>
    <tr><td class="paramname">size</td><td>is the number of words transferred per burst. </td></tr>
    <tr><td class="paramname">srcStep</td><td>is the amount to increment or decrement the source address after each word of a burst. </td></tr>
    <tr><td class="paramname">destStep</td><td>is the amount to increment or decrement the destination address after each word of a burst.</td></tr>
  </table>
  </dd>
</dl>
<p>This function configures the size of each burst and the address step size.</p>
<p>The <em>size</em> parameter is the number of words that will be transferred during a single burst. Possible amounts range from 1 word to 64 words.</p>
<p>The <em>srcStep</em> and <em>destStep</em> parameters specify the address step that should be added to the source and destination addresses after each transferred word of a burst. Only signed values from -4096 to 4095 are valid.</p>
<dl class="section note"><dt>Note</dt><dd>Note that regardless of what data size (configured by <a class="el" href="group__rtdma__api.html#ga60e33dcbda8ed7c6d603cab17bdb7f19">DMA_configMode()</a>) is used, parameters are in terms of 16-bits words.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

</div>
</div>
<a id="ga0aa51ed5155166eb9332bf6c2165ae92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0aa51ed5155166eb9332bf6c2165ae92">&#9670;&nbsp;</a></span>DMA_configTransfer()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_configTransfer </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>transferSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int16_t&#160;</td>
          <td class="paramname"><em>srcStep</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int16_t&#160;</td>
          <td class="paramname"><em>destStep</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Configures the DMA channel's transfer settings.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the DMA channel control registers. </td></tr>
    <tr><td class="paramname">transferSize</td><td>is the number of bursts per transfer. </td></tr>
    <tr><td class="paramname">srcStep</td><td>is the amount to increment or decrement the source address after each burst of a transfer unless a wrap occurs. </td></tr>
    <tr><td class="paramname">destStep</td><td>is the amount to increment or decrement the destination address after each burst of a transfer unless a wrap occurs.</td></tr>
  </table>
  </dd>
</dl>
<p>This function configures the transfer size and the address step that is made after each burst.</p>
<p>The <em>transferSize</em> parameter is the number of bursts per transfer. If DMA channel interrupts are enabled, they will occur after this number of bursts have completed. The maximum number of bursts is 65536.</p>
<p>The <em>srcStep</em> and <em>destStep</em> parameters specify the address step that should be added to the source and destination addresses after each transferred burst of a transfer. Only signed values from -4096 to 4095 are valid. If a wrap occurs, these step values will be ignored. Wrapping is configured with <a class="el" href="group__rtdma__api.html#ga3bf1e97d735ac34a5dc04645227ee31a">DMA_configWrap()</a>.</p>
<dl class="section note"><dt>Note</dt><dd>Note that regardless of what data size (configured by <a class="el" href="group__rtdma__api.html#ga60e33dcbda8ed7c6d603cab17bdb7f19">DMA_configMode()</a>) is used, parameters are in terms of 16-bits words.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

</div>
</div>
<a id="ga3bf1e97d735ac34a5dc04645227ee31a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bf1e97d735ac34a5dc04645227ee31a">&#9670;&nbsp;</a></span>DMA_configWrap()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_configWrap </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>srcWrapSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int16_t&#160;</td>
          <td class="paramname"><em>srcStep</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>destWrapSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int16_t&#160;</td>
          <td class="paramname"><em>destStep</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Configures the DMA channel's wrap settings.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the DMA channel control registers. </td></tr>
    <tr><td class="paramname">srcWrapSize</td><td>is the number of bursts to be transferred before a wrap of the source address occurs. </td></tr>
    <tr><td class="paramname">srcStep</td><td>is the amount to increment or decrement the source address after each burst of a transfer unless a wrap occurs. </td></tr>
    <tr><td class="paramname">destWrapSize</td><td>is the number of bursts to be transferred before a wrap of the destination address occurs. </td></tr>
    <tr><td class="paramname">destStep</td><td>is the amount to increment or decrement the destination address after each burst of a transfer unless a wrap occurs.</td></tr>
  </table>
  </dd>
</dl>
<p>This function configures the DMA channel's wrap settings.</p>
<p>The <em>srcWrapSize</em> and <em>destWrapSize</em> parameters are the number of bursts that are to be transferred before their respective addresses are wrapped. The maximum wrap size is 65536 bursts.</p>
<p>The <em>srcStep</em> and <em>destStep</em> parameters specify the address step that should be added to the source and destination addresses when the wrap occurs. Only signed values from -4096 to 4095 are valid.</p>
<dl class="section note"><dt>Note</dt><dd>Note that regardless of what data size (configured by <a class="el" href="group__rtdma__api.html#ga60e33dcbda8ed7c6d603cab17bdb7f19">DMA_configMode()</a>) is used, parameters are in terms of 16-bits words.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

</div>
</div>
<a id="ga60e33dcbda8ed7c6d603cab17bdb7f19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60e33dcbda8ed7c6d603cab17bdb7f19">&#9670;&nbsp;</a></span>DMA_configMode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_configMode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__rtdma__api.html#ga754b55b8adb26102e0d825ad5ecf1973">DMA_Trigger</a>&#160;</td>
          <td class="paramname"><em>trigger</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Configures the DMA channel trigger and mode.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the DMA channel control registers. </td></tr>
    <tr><td class="paramname">trigger</td><td>is the interrupt source that triggers a DMA transfer. </td></tr>
    <tr><td class="paramname">config</td><td>is a bit field of several configuration selections.</td></tr>
  </table>
  </dd>
</dl>
<p>This function configures the DMA channel's trigger and mode.</p>
<p>The <em>trigger</em> parameter is the interrupt source that will trigger the start of a DMA transfer.</p>
<p>The <em>config</em> parameter is the logical OR of the following values:</p><ul>
<li><b>DMA_CFG_ONESHOT_DISABLE</b> or <b>DMA_CFG_ONESHOT_ENABLE</b>. If enabled, the subsequent burst transfers occur without additional event triggers after the first event trigger. If disabled, only one burst transfer is performed per event trigger.</li>
<li><b>DMA_CFG_CONTINUOUS_DISABLE</b> or <b>DMA_CFG_CONTINUOUS_ENABLE</b>. If enabled the DMA reinitializes when the transfer count is zero and waits for the next interrupt event trigger. If disabled, the DMA stops and clears the run status bit.</li>
<li><b>DMA_CFG_READ_SIZE_8BIT</b> , <b>DMA_CFG_READ_SIZE_16BIT</b> , <b>DMA_CFG_READ_SIZE_32BIT</b> , <b>DMA_CFG_READ_SIZE_64BIT</b> . This setting selects whether the read data width is 8, 16, 32 or 64 bits.</li>
<li><b>DMA_CFG_WRT_SIZE_8BIT</b> , <b>DMA_CFG_WRT_SIZE_16BIT</b>, <b>DMA_CFG_WRT_SIZE_32BIT</b> , <b>DMA_CFG_WRT_SIZE_64BIT</b>. This setting selects whether the write data width is 8, 16, 32 or 64 bits.</li>
<li>To configure the read and write data size to be equal, a single macro <b>DMA_CFG_SIZE_8BIT</b> , <b>DMA_CFG_SIZE_16BIT</b> , <b>DMA_CFG_SIZE_32BIT</b> <b>DMA_CFG_SIZE_64BIT</b> can be used, instead of DMA_CFG_READ_SIZE_xBIT and DMA_CFG_WRT_SIZE_xBIT macros.</li>
</ul>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

</div>
</div>
<a id="gaad895b6ea44b11be238a25d0ef3b0d54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad895b6ea44b11be238a25d0ef3b0d54">&#9670;&nbsp;</a></span>__attribute__() <span class="overload">[22/22]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__attribute__ </td>
          <td>(</td>
          <td class="paramtype">(section(&quot;.text.link2.DMA_configMPURegion&quot;))&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Setup a DMA MPU region.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the MPU registers. </td></tr>
    <tr><td class="paramname">*configParams</td><td>is a pointer to configuration parameter. Refer struct <a class="el" href="structDMA__MPUConfigParams.html">DMA_MPUConfigParams</a></td></tr>
  </table>
  </dd>
</dl>
<p>This function configures the DMA transfer on the specified channel.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="ga4a3dcebc2dbc68128688bedfe38a4411"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a3dcebc2dbc68128688bedfe38a4411">&#9670;&nbsp;</a></span>mode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__rtdma__api.html#gad22afffd7626658740f5bee08b6ffe67">DMA_BurstSignalingMode</a> mode</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">{</div>
<div class="line">    </div>
<div class="line">    </div>
<div class="line">    </div>
<div class="line">    <a class="code" href="group__adc__api.html#ga3b0276e379a5a2f071b4794b75bc8411">ASSERT</a>(DMA_isBaseValid(base))</div>
<div class="ttc" id="agroup__adc__api_html_ga3b0276e379a5a2f071b4794b75bc8411"><div class="ttname"><a href="group__adc__api.html#ga3b0276e379a5a2f071b4794b75bc8411">ASSERT</a></div><div class="ttdeci">ASSERT(ADC_isBaseValid(base))</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga0544c3fe466e421738dae463968b70ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0544c3fe466e421738dae463968b70ba">&#9670;&nbsp;</a></span>else</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">else</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">{</div>
<div class="line">        <a class="code" href="group__adc__api.html#ga352d1d80342471169d3a0ee2827652a6">HWREGH</a>(base + RTDMA_O_DEBUGCTRL) |= (uint16_t)RTDMA_DEBUGCTRL_FREE</div>
<div class="ttc" id="agroup__adc__api_html_ga352d1d80342471169d3a0ee2827652a6"><div class="ttname"><a href="group__adc__api.html#ga352d1d80342471169d3a0ee2827652a6">HWREGH</a></div><div class="ttdeci">HWREGH(base+ADC_O_CTL2)</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga3e3440c60ee9743594ac0aceeef36f12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e3440c60ee9743594ac0aceeef36f12">&#9670;&nbsp;</a></span>priorityMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__rtdma__api.html#gae875bf2c389a2bfa62eb12ccbdb698a1">DMA_PriorityMode</a> priorityMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">{</div>
<div class="line">    </div>
<div class="line">    </div>
<div class="line">    </div>
<div class="line">    <a class="code" href="group__adc__api.html#ga3b0276e379a5a2f071b4794b75bc8411">ASSERT</a>(DMA_isBaseValid(base))</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga6302235ab3acf63a5cab82ca5ec8b804"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6302235ab3acf63a5cab82ca5ec8b804">&#9670;&nbsp;</a></span>channel</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__rtdma__api.html#ga7d3c396ecca91b88681394273d94ec36">DMA_Channel</a> channel</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga71ed95dbc714304fad50a619436e7abf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71ed95dbc714304fad50a619436e7abf">&#9670;&nbsp;</a></span>chPriority</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__rtdma__api.html#ga7d3c396ecca91b88681394273d94ec36">DMA_Channel</a> <a class="el" href="group__rtdma__api.html#ga7e5e8cc659d78d0805c12da3c25b3cbe">DMA_ChannelPriority</a> chPriority</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">{</div>
<div class="line">    </div>
<div class="line">    </div>
<div class="line">    </div>
<div class="line">    <a class="code" href="group__adc__api.html#ga3b0276e379a5a2f071b4794b75bc8411">ASSERT</a>(DMA_isBaseValid(base))</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga8bb13f0a057773d0955033f1e64dd3fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bb13f0a057773d0955033f1e64dd3fb">&#9670;&nbsp;</a></span>srcAddr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const void* srcAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">{</div>
<div class="line">    </div>
<div class="line">    </div>
<div class="line">    </div>
<div class="line">    <a class="code" href="group__adc__api.html#ga3b0276e379a5a2f071b4794b75bc8411">ASSERT</a>(DMA_CH_isBaseValid(base))</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga7e6a678aa067e35625f2833e162f224e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e6a678aa067e35625f2833e162f224e">&#9670;&nbsp;</a></span>destAddr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const void* destAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">{</div>
<div class="line">    </div>
<div class="line">    </div>
<div class="line">    </div>
<div class="line">    <a class="code" href="group__adc__api.html#ga3b0276e379a5a2f071b4794b75bc8411">ASSERT</a>(DMA_CH_isBaseValid(base))</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga61410ab719d0026c7943689c32624a07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61410ab719d0026c7943689c32624a07">&#9670;&nbsp;</a></span>MPURegion</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__rtdma__api.html#ga512fa56e271e9a0f3448b3e4251b807e">DMA_MPURegion</a> MPURegion</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">{</div>
<div class="line">    </div>
<div class="line">    </div>
<div class="line">    </div>
<div class="line">    <a class="code" href="group__adc__api.html#ga3b0276e379a5a2f071b4794b75bc8411">ASSERT</a>(DMA_MPU_isBaseValid(base))</div>
</div><!-- fragment -->
</div>
</div>
<a id="gaf475379f9cb38671934aa98a80e60583"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf475379f9cb38671934aa98a80e60583">&#9670;&nbsp;</a></span>configParams</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__rtdma__api.html#ga512fa56e271e9a0f3448b3e4251b807e">DMA_MPURegion</a> const <a class="el" href="structDMA__MPUConfigParams.html">DMA_MPUConfigParams</a>* configParams</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
