0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sim_1/imports/DigEng_Proj_T2_model/TOP_LEVEL_tb.vhd,1678810531,vhdl,,,,top_level_tb,,,,,,,,
C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/DATA_SOURCE.vhd,1646060408,vhdl,C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/TOP_LEVEL.vhd,,,data_source,,,,,,,,
C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/Debouncer.vhd,1510137500,vhdl,C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/TOP_LEVEL.vhd,,,debouncer,,,,,,,,
C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/DigEng.vhd,1361900359,vhdl,C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/DATA_SOURCE.vhd;C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/OUTPUT_CTRL.vhd;C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/Param_Counter.vhd;C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/SOURCE_CTRL.vhd;C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/STUDENT_AREA.vhd;C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/new/parameterizable_counter.vhd,,,digeng,,,,,,,,
C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/MEM_A.vhd,1509975605,vhdl,C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/DATA_SOURCE.vhd,,,mem_a,,,,,,,,
C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/MEM_B.vhd,1509975848,vhdl,C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/DATA_SOURCE.vhd,,,mem_b,,,,,,,,
C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/MEM_C.vhd,1509976060,vhdl,C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/DATA_SOURCE.vhd,,,mem_c,,,,,,,,
C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/MEM_D.vhd,1509979692,vhdl,C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/DATA_SOURCE.vhd,,,mem_d,,,,,,,,
C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/OUTPUT_CTRL.vhd,1678908261,vhdl,C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/STUDENT_AREA.vhd,,,output_ctrl,,,,,,,,
C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/Param_Counter.vhd,1450114156,vhdl,C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/DATA_SOURCE.vhd,,,param_counter,,,,,,,,
C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/SOURCE_CTRL.vhd,1678908245,vhdl,C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/STUDENT_AREA.vhd,,,source_ctrl,,,,,,,,
C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/STUDENT_AREA.vhd,1646067277,vhdl,C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/TOP_LEVEL.vhd,,,student_area,,,,,,,,
C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/Single_bit_synchroniser.vhd,1510069734,vhdl,C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/STUDENT_AREA.vhd,,,single_bit_synchroniser,,,,,,,,
C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/TOP_LEVEL.vhd,1646060331,vhdl,C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sim_1/imports/DigEng_Proj_T2_model/TOP_LEVEL_tb.vhd,,,top_level,,,,,,,,
C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/ip/CLK_GEN/CLK_GEN.v,1547138027,verilog,C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/TOP_LEVEL.vhd,,,\CLK_GEN\,,,../../../../DE_Project_T2.srcs/sources_1/ip/CLK_GEN,,,,,
C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/ip/CLK_GEN/CLK_GEN_clk_wiz.v,1547138027,verilog,,C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/ip/CLK_GEN/CLK_GEN.v,,CLK_GEN_clk_wiz,,,../../../../DE_Project_T2.srcs/sources_1/ip/CLK_GEN,,,,,
C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/ip/DUAL_CLOCK_FIFO/sim/DUAL_CLOCK_FIFO.v,1678203853,verilog,C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/STUDENT_AREA.vhd,C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/ip/CLK_GEN/CLK_GEN_clk_wiz.v,,\DUAL_CLOCK_FIFO\,,,../../../../DE_Project_T2.srcs/sources_1/ip/CLK_GEN,,,,,
C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/new/parameterizable_counter.vhd,1677857818,vhdl,C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/OUTPUT_CTRL.vhd;C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/SOURCE_CTRL.vhd,,,parameterizable_counter,,,,,,,,
