23:55:26 INFO  : Registering command handlers for SDK TCF services
23:55:27 INFO  : Launching XSCT server: xsct.bat -interactive C:\SmartSystemsLab\SoC\Zybo-Z7-20-pcam-5c-2019.1\Zybo-Z7-20-pcam-5c-2019.1\vivado_proj\Zybo-Z7-20-pcam-5c.sdk\temp_xsdb_launch_script.tcl
23:55:30 INFO  : XSCT server has started successfully.
23:55:30 INFO  : Successfully done setting XSCT server connection channel  
23:55:30 INFO  : Successfully done setting SDK workspace  
23:55:30 INFO  : Processing command line option -hwspec C:/SmartSystemsLab/SoC/Zybo-Z7-20-pcam-5c-2019.1/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.sdk/system_wrapper.hdf.
00:14:47 INFO  : Launching XSCT server: xsct.bat -interactive C:\SmartSystemsLab\SoC\Zybo-Z7-20-pcam-5c-2019.1\Zybo-Z7-20-pcam-5c-2019.1\vivado_proj\Zybo-Z7-20-pcam-5c.sdk\temp_xsdb_launch_script.tcl
00:14:50 INFO  : XSCT server has started successfully.
00:14:50 INFO  : Successfully done setting XSCT server connection channel  
00:14:55 INFO  : Successfully done setting SDK workspace  
00:14:58 INFO  : Registering command handlers for SDK TCF services
00:14:59 INFO  : Processing command line option -hwspec C:/SmartSystemsLab/SoC/Zybo-Z7-20-pcam-5c-2019.1/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.sdk/system_wrapper.hdf.
00:15:00 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
00:15:00 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1618719188497,  Project:1618718064880
00:15:00 INFO  : The hardware specification for project 'system_wrapper_hw_platform_0' is different from C:/SmartSystemsLab/SoC/Zybo-Z7-20-pcam-5c-2019.1/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.sdk/system_wrapper.hdf.
00:15:00 INFO  : Copied contents of C:/SmartSystemsLab/SoC/Zybo-Z7-20-pcam-5c-2019.1/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
00:15:04 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:15:04 INFO  : Clearing existing target manager status.
00:15:04 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:15:04 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:24:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:24:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A" && level==0} -index 1' command is executed.
00:24:04 INFO  : FPGA configured successfully with bitstream "C:/SmartSystemsLab/SoC/Zybo-Z7-20-pcam-5c-2019.1/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
00:24:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:24:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A" && level==0} -index 1' command is executed.
00:24:14 INFO  : FPGA configured successfully with bitstream "C:/SmartSystemsLab/SoC/Zybo-Z7-20-pcam-5c-2019.1/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
00:25:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A" && level==0} -index 1' command is executed.
00:25:38 INFO  : 'fpga -state' command is executed.
00:25:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:25:38 WARN  : Part name present in the hardware specification 'xc7z020clg400-1' doesn't match the one present on the target 'xc7z010'.
00:25:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C8F3A' is selected.
00:25:56 INFO  : 'jtag frequency' command is executed.
00:25:56 INFO  : Sourcing of 'C:/SmartSystemsLab/SoC/Zybo-Z7-20-pcam-5c-2019.1/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:25:56 INFO  : Context for 'APU' is selected.
00:25:57 INFO  : Hardware design information is loaded from 'C:/SmartSystemsLab/SoC/Zybo-Z7-20-pcam-5c-2019.1/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
00:25:57 INFO  : 'configparams force-mem-access 1' command is executed.
00:25:57 INFO  : Context for 'APU' is selected.
00:25:57 INFO  : 'stop' command is executed.
00:25:57 INFO  : 'ps7_init' command is executed.
00:25:57 INFO  : 'ps7_post_config' command is executed.
00:25:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:25:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:25:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:25:58 INFO  : The application 'C:/SmartSystemsLab/SoC/Zybo-Z7-20-pcam-5c-2019.1/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.sdk/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:25:58 INFO  : 'configparams force-mem-access 0' command is executed.
00:25:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SmartSystemsLab/SoC/Zybo-Z7-20-pcam-5c-2019.1/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A"} -index 0
loadhw -hw C:/SmartSystemsLab/SoC/Zybo-Z7-20-pcam-5c-2019.1/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A"} -index 0
dow C:/SmartSystemsLab/SoC/Zybo-Z7-20-pcam-5c-2019.1/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.sdk/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:25:58 INFO  : Memory regions updated for context APU
00:25:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:25:58 INFO  : 'con' command is executed.
00:25:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A"} -index 0
con
----------------End of Script----------------

00:25:58 INFO  : Launch script is exported to file 'C:\SmartSystemsLab\SoC\Zybo-Z7-20-pcam-5c-2019.1\Zybo-Z7-20-pcam-5c-2019.1\vivado_proj\Zybo-Z7-20-pcam-5c.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test1.elf_on_local.tcl'
00:27:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A" && level==0} -index 1' command is executed.
00:27:51 INFO  : 'fpga -state' command is executed.
00:27:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:27:51 WARN  : Part name present in the hardware specification 'xc7z020clg400-1' doesn't match the one present on the target 'xc7z010'.
00:27:53 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C8F3A' is selected.
00:27:53 INFO  : 'jtag frequency' command is executed.
00:27:53 INFO  : Sourcing of 'C:/SmartSystemsLab/SoC/Zybo-Z7-20-pcam-5c-2019.1/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:27:53 INFO  : Context for 'APU' is selected.
00:27:53 INFO  : Hardware design information is loaded from 'C:/SmartSystemsLab/SoC/Zybo-Z7-20-pcam-5c-2019.1/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
00:27:53 INFO  : 'configparams force-mem-access 1' command is executed.
00:27:53 INFO  : Context for 'APU' is selected.
00:27:53 INFO  : 'stop' command is executed.
00:27:54 INFO  : 'ps7_init' command is executed.
00:27:54 INFO  : 'ps7_post_config' command is executed.
00:27:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:27:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:55 INFO  : The application 'C:/SmartSystemsLab/SoC/Zybo-Z7-20-pcam-5c-2019.1/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.sdk/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:27:55 INFO  : 'configparams force-mem-access 0' command is executed.
00:27:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SmartSystemsLab/SoC/Zybo-Z7-20-pcam-5c-2019.1/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A"} -index 0
loadhw -hw C:/SmartSystemsLab/SoC/Zybo-Z7-20-pcam-5c-2019.1/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A"} -index 0
dow C:/SmartSystemsLab/SoC/Zybo-Z7-20-pcam-5c-2019.1/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.sdk/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:27:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:55 INFO  : 'con' command is executed.
00:27:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A"} -index 0
con
----------------End of Script----------------

00:27:55 INFO  : Disconnected from the channel tcfchan#1.
00:31:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:31:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A" && level==0} -index 1' command is executed.
00:31:17 INFO  : FPGA configured successfully with bitstream "C:/SmartSystemsLab/SoC/Zybo-Z7-20-pcam-5c-2019.1/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
00:32:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:32:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A" && level==0} -index 1' command is executed.
00:32:54 INFO  : FPGA configured successfully with bitstream "C:/SmartSystemsLab/SoC/Zybo-Z7-20-pcam-5c-2019.1/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
00:33:08 WARN  : channel "tcfchan#1" closed
00:33:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A" && level==0} -index 1' command is executed.
00:33:10 INFO  : 'fpga -state' command is executed.
00:33:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:33:10 WARN  : Part name present in the hardware specification 'xc7z020clg400-1' doesn't match the one present on the target 'xc7z010'.
00:33:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C8F3A' is selected.
00:33:15 INFO  : 'jtag frequency' command is executed.
00:33:15 INFO  : Sourcing of 'C:/SmartSystemsLab/SoC/Zybo-Z7-20-pcam-5c-2019.1/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:33:15 INFO  : Context for 'APU' is selected.
00:33:15 INFO  : Hardware design information is loaded from 'C:/SmartSystemsLab/SoC/Zybo-Z7-20-pcam-5c-2019.1/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
00:33:15 INFO  : 'configparams force-mem-access 1' command is executed.
00:33:15 INFO  : Context for 'APU' is selected.
00:33:16 INFO  : 'stop' command is executed.
00:33:16 INFO  : 'ps7_init' command is executed.
00:33:16 INFO  : 'ps7_post_config' command is executed.
00:33:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:33:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:17 INFO  : The application 'C:/SmartSystemsLab/SoC/Zybo-Z7-20-pcam-5c-2019.1/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.sdk/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:33:17 INFO  : 'configparams force-mem-access 0' command is executed.
00:33:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SmartSystemsLab/SoC/Zybo-Z7-20-pcam-5c-2019.1/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A"} -index 0
loadhw -hw C:/SmartSystemsLab/SoC/Zybo-Z7-20-pcam-5c-2019.1/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A"} -index 0
dow C:/SmartSystemsLab/SoC/Zybo-Z7-20-pcam-5c-2019.1/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.sdk/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:33:17 INFO  : Memory regions updated for context APU
00:33:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:17 INFO  : 'con' command is executed.
00:33:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A"} -index 0
con
----------------End of Script----------------

00:33:17 INFO  : Launch script is exported to file 'C:\SmartSystemsLab\SoC\Zybo-Z7-20-pcam-5c-2019.1\Zybo-Z7-20-pcam-5c-2019.1\vivado_proj\Zybo-Z7-20-pcam-5c.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test1.elf_on_local.tcl'
00:40:37 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1618720721947,  Project:1618719188497
00:40:37 INFO  : Project system_wrapper_hw_platform_0's source hardware specification located at C:/SmartSystemsLab/SoC/Zybo-Z7-20-pcam-5c-2019.1/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:41:24 INFO  : Copied contents of C:/SmartSystemsLab/SoC/Zybo-Z7-20-pcam-5c-2019.1/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_0\system.hdf.
00:41:28 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:41:31 INFO  : 
00:41:32 INFO  : Updating hardware inferred compiler options for test1.
00:41:32 INFO  : Clearing existing target manager status.
00:41:32 INFO  : Closing and re-opening the MSS file of ther project test1_bsp
00:41:33 INFO  : Closing and re-opening the MSS file of ther project test1_bsp
00:41:34 INFO  : Closing and re-opening the MSS file of ther project test1_bsp
00:41:34 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:41:36 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:42:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:42:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A" && level==0} -index 1' command is executed.
00:42:35 INFO  : FPGA configured successfully with bitstream "C:/SmartSystemsLab/SoC/Zybo-Z7-20-pcam-5c-2019.1/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
00:42:40 INFO  : Disconnected from the channel tcfchan#2.
00:44:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A" && level==0} -index 1' command is executed.
00:44:03 INFO  : 'fpga -state' command is executed.
00:44:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:44:03 WARN  : Part name present in the hardware specification 'xc7z020clg400-1' doesn't match the one present on the target 'xc7z010'.
00:44:06 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C8F3A' is selected.
00:44:06 INFO  : 'jtag frequency' command is executed.
00:44:06 INFO  : Sourcing of 'C:/SmartSystemsLab/SoC/Zybo-Z7-20-pcam-5c-2019.1/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:44:06 INFO  : Context for 'APU' is selected.
00:44:06 INFO  : Hardware design information is loaded from 'C:/SmartSystemsLab/SoC/Zybo-Z7-20-pcam-5c-2019.1/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
00:44:06 INFO  : 'configparams force-mem-access 1' command is executed.
00:44:06 INFO  : Context for 'APU' is selected.
00:44:06 INFO  : 'stop' command is executed.
00:44:06 INFO  : 'ps7_init' command is executed.
00:44:06 INFO  : 'ps7_post_config' command is executed.
00:44:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:44:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:07 INFO  : The application 'C:/SmartSystemsLab/SoC/Zybo-Z7-20-pcam-5c-2019.1/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.sdk/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:44:07 INFO  : 'configparams force-mem-access 0' command is executed.
00:44:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SmartSystemsLab/SoC/Zybo-Z7-20-pcam-5c-2019.1/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A"} -index 0
loadhw -hw C:/SmartSystemsLab/SoC/Zybo-Z7-20-pcam-5c-2019.1/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A"} -index 0
dow C:/SmartSystemsLab/SoC/Zybo-Z7-20-pcam-5c-2019.1/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.sdk/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

00:44:08 INFO  : Memory regions updated for context APU
00:44:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:08 INFO  : 'con' command is executed.
00:44:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A"} -index 0
con
----------------End of Script----------------

00:44:08 INFO  : Launch script is exported to file 'C:\SmartSystemsLab\SoC\Zybo-Z7-20-pcam-5c-2019.1\Zybo-Z7-20-pcam-5c-2019.1\vivado_proj\Zybo-Z7-20-pcam-5c.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test1.elf_on_local.tcl'
01:12:02 INFO  : Disconnected from the channel tcfchan#3.
01:12:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A" && level==0} -index 1' command is executed.
01:12:57 INFO  : 'fpga -state' command is executed.
01:13:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:13:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A" && level==0} -index 1' command is executed.
01:13:08 INFO  : FPGA configured successfully with bitstream "C:/SmartSystemsLab/SoC/Zybo-Z7-20-pcam-5c-2019.1/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
01:13:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A" && level==0} -index 1' command is executed.
01:13:14 INFO  : 'fpga -state' command is executed.
01:13:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:13:15 WARN  : Part name present in the hardware specification 'xc7z020clg400-1' doesn't match the one present on the target 'xc7z010'.
01:13:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C8F3A' is selected.
01:13:18 INFO  : 'jtag frequency' command is executed.
01:13:18 INFO  : Sourcing of 'C:/SmartSystemsLab/SoC/Zybo-Z7-20-pcam-5c-2019.1/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:13:18 INFO  : Context for 'APU' is selected.
01:13:18 INFO  : Hardware design information is loaded from 'C:/SmartSystemsLab/SoC/Zybo-Z7-20-pcam-5c-2019.1/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf'.
01:13:18 INFO  : 'configparams force-mem-access 1' command is executed.
01:13:18 INFO  : Context for 'APU' is selected.
01:13:18 INFO  : 'stop' command is executed.
01:13:18 INFO  : 'ps7_init' command is executed.
01:13:18 INFO  : 'ps7_post_config' command is executed.
01:13:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:13:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:13:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:13:19 INFO  : The application 'C:/SmartSystemsLab/SoC/Zybo-Z7-20-pcam-5c-2019.1/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.sdk/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:13:19 INFO  : 'configparams force-mem-access 0' command is executed.
01:13:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SmartSystemsLab/SoC/Zybo-Z7-20-pcam-5c-2019.1/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A"} -index 0
loadhw -hw C:/SmartSystemsLab/SoC/Zybo-Z7-20-pcam-5c-2019.1/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A"} -index 0
dow C:/SmartSystemsLab/SoC/Zybo-Z7-20-pcam-5c-2019.1/Zybo-Z7-20-pcam-5c-2019.1/vivado_proj/Zybo-Z7-20-pcam-5c.sdk/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

01:13:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:13:19 INFO  : 'con' command is executed.
01:13:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A"} -index 0
con
----------------End of Script----------------

01:13:19 INFO  : Disconnected from the channel tcfchan#4.
18:28:07 INFO  : Registering command handlers for SDK TCF services
18:28:08 INFO  : Launching XSCT server: xsct.bat -interactive C:\SmartSystemsLab\SoC\SoCar\SoCar.sdk\temp_xsdb_launch_script.tcl
18:28:12 INFO  : XSCT server has started successfully.
18:28:13 INFO  : Successfully done setting XSCT server connection channel  
18:28:13 INFO  : Processing command line option -hwspec C:/SmartSystemsLab/SoC/SoCar/SoCar.sdk/system_wrapper.hdf.
18:28:13 INFO  : Successfully done setting SDK workspace  
18:32:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:33:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A" && level==0} -index 1' command is executed.
18:33:01 INFO  : FPGA configured successfully with bitstream "C:/SmartSystemsLab/SoC/SoCar/SoCar.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:34:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:34:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A" && level==0} -index 1' command is executed.
18:34:39 INFO  : FPGA configured successfully with bitstream "C:/SmartSystemsLab/SoC/SoCar/SoCar.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
18:36:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:36:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A" && level==0} -index 1' command is executed.
18:36:28 INFO  : FPGA configured successfully with bitstream "C:/SmartSystemsLab/SoC/SoCar/SoCar.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
18:36:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A" && level==0} -index 1' command is executed.
18:36:45 INFO  : 'fpga -state' command is executed.
18:36:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:36:45 WARN  : Part name present in the hardware specification 'xc7z020clg400-1' doesn't match the one present on the target 'xc7z010'.
18:36:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C8F3A' is selected.
18:36:48 INFO  : 'jtag frequency' command is executed.
18:36:48 INFO  : Sourcing of 'C:/SmartSystemsLab/SoC/SoCar/SoCar.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:36:48 INFO  : Context for 'APU' is selected.
18:36:48 INFO  : Hardware design information is loaded from 'C:/SmartSystemsLab/SoC/SoCar/SoCar.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:36:48 INFO  : 'configparams force-mem-access 1' command is executed.
18:36:48 INFO  : Context for 'APU' is selected.
18:36:49 INFO  : 'stop' command is executed.
18:36:49 INFO  : 'ps7_init' command is executed.
18:36:49 INFO  : 'ps7_post_config' command is executed.
18:36:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:36:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:50 INFO  : The application 'C:/SmartSystemsLab/SoC/SoCar/SoCar.sdk/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:36:50 INFO  : 'configparams force-mem-access 0' command is executed.
18:36:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SmartSystemsLab/SoC/SoCar/SoCar.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A"} -index 0
loadhw -hw C:/SmartSystemsLab/SoC/SoCar/SoCar.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A"} -index 0
dow C:/SmartSystemsLab/SoC/SoCar/SoCar.sdk/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

18:36:51 INFO  : Memory regions updated for context APU
18:36:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:51 INFO  : 'con' command is executed.
18:36:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A"} -index 0
con
----------------End of Script----------------

18:36:51 INFO  : Launch script is exported to file 'C:\SmartSystemsLab\SoC\SoCar\SoCar.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test1.elf_on_local.tcl'
18:37:07 INFO  : Disconnected from the channel tcfchan#1.
18:37:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A" && level==0} -index 1' command is executed.
18:37:26 INFO  : FPGA configured successfully with bitstream "C:/SmartSystemsLab/SoC/SoCar/SoCar.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
18:37:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A" && level==0} -index 1' command is executed.
18:37:59 INFO  : FPGA configured successfully with bitstream "C:/SmartSystemsLab/SoC/SoCar/SoCar.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
18:38:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A" && level==0} -index 1' command is executed.
18:38:25 INFO  : 'fpga -state' command is executed.
18:38:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:25 WARN  : Part name present in the hardware specification 'xc7z020clg400-1' doesn't match the one present on the target 'xc7z010'.
18:38:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C8F3A' is selected.
18:38:33 INFO  : 'jtag frequency' command is executed.
18:38:33 INFO  : Sourcing of 'C:/SmartSystemsLab/SoC/SoCar/SoCar.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:38:33 INFO  : Context for 'APU' is selected.
18:38:33 INFO  : Hardware design information is loaded from 'C:/SmartSystemsLab/SoC/SoCar/SoCar.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:38:33 INFO  : 'configparams force-mem-access 1' command is executed.
18:38:33 INFO  : Context for 'APU' is selected.
18:38:33 INFO  : 'stop' command is executed.
18:38:33 INFO  : 'ps7_init' command is executed.
18:38:33 INFO  : 'ps7_post_config' command is executed.
18:38:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:38:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:35 INFO  : The application 'C:/SmartSystemsLab/SoC/SoCar/SoCar.sdk/test2_z10upgrade/Debug/test2_z10upgrade.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:38:35 INFO  : 'configparams force-mem-access 0' command is executed.
18:38:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SmartSystemsLab/SoC/SoCar/SoCar.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A"} -index 0
loadhw -hw C:/SmartSystemsLab/SoC/SoCar/SoCar.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A"} -index 0
dow C:/SmartSystemsLab/SoC/SoCar/SoCar.sdk/test2_z10upgrade/Debug/test2_z10upgrade.elf
configparams force-mem-access 0
----------------End of Script----------------

18:38:35 INFO  : Memory regions updated for context APU
18:38:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:38:35 INFO  : 'con' command is executed.
18:38:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A"} -index 0
con
----------------End of Script----------------

18:38:35 INFO  : Launch script is exported to file 'C:\SmartSystemsLab\SoC\SoCar\SoCar.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test2_z10upgrade.elf_on_local.tcl'
18:48:34 INFO  : Disconnected from the channel tcfchan#2.
18:48:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A" && level==0} -index 1' command is executed.
18:48:35 INFO  : 'fpga -state' command is executed.
18:48:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:35 WARN  : Part name present in the hardware specification 'xc7z020clg400-1' doesn't match the one present on the target 'xc7z010'.
18:48:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C8F3A' is selected.
18:48:37 INFO  : 'jtag frequency' command is executed.
18:48:37 INFO  : Sourcing of 'C:/SmartSystemsLab/SoC/SoCar/SoCar.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:48:37 INFO  : Context for 'APU' is selected.
18:48:37 INFO  : Hardware design information is loaded from 'C:/SmartSystemsLab/SoC/SoCar/SoCar.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:48:37 INFO  : 'configparams force-mem-access 1' command is executed.
18:48:37 INFO  : Context for 'APU' is selected.
18:48:37 INFO  : 'stop' command is executed.
18:48:37 INFO  : 'ps7_init' command is executed.
18:48:37 INFO  : 'ps7_post_config' command is executed.
18:48:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:48:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:39 INFO  : The application 'C:/SmartSystemsLab/SoC/SoCar/SoCar.sdk/test2_z10upgrade/Debug/test2_z10upgrade.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:48:39 INFO  : 'configparams force-mem-access 0' command is executed.
18:48:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SmartSystemsLab/SoC/SoCar/SoCar.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A"} -index 0
loadhw -hw C:/SmartSystemsLab/SoC/SoCar/SoCar.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A"} -index 0
dow C:/SmartSystemsLab/SoC/SoCar/SoCar.sdk/test2_z10upgrade/Debug/test2_z10upgrade.elf
configparams force-mem-access 0
----------------End of Script----------------

18:48:39 INFO  : Memory regions updated for context APU
18:48:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:39 INFO  : 'con' command is executed.
18:48:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A"} -index 0
con
----------------End of Script----------------

18:48:39 INFO  : Launch script is exported to file 'C:\SmartSystemsLab\SoC\SoCar\SoCar.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test2_z10upgrade.elf_on_local.tcl'
18:49:15 INFO  : Disconnected from the channel tcfchan#3.
18:49:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A" && level==0} -index 1' command is executed.
18:49:37 INFO  : FPGA configured successfully with bitstream "C:/SmartSystemsLab/SoC/SoCar/SoCar.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
18:49:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A" && level==0} -index 1' command is executed.
18:49:57 INFO  : 'fpga -state' command is executed.
18:49:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:57 WARN  : Part name present in the hardware specification 'xc7z020clg400-1' doesn't match the one present on the target 'xc7z010'.
18:50:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C8F3A' is selected.
18:50:00 INFO  : 'jtag frequency' command is executed.
18:50:00 INFO  : Sourcing of 'C:/SmartSystemsLab/SoC/SoCar/SoCar.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:50:00 INFO  : Context for 'APU' is selected.
18:50:00 INFO  : Hardware design information is loaded from 'C:/SmartSystemsLab/SoC/SoCar/SoCar.sdk/system_wrapper_hw_platform_0/system.hdf'.
18:50:00 INFO  : 'configparams force-mem-access 1' command is executed.
18:50:00 INFO  : Context for 'APU' is selected.
18:50:00 INFO  : 'stop' command is executed.
18:50:00 INFO  : 'ps7_init' command is executed.
18:50:00 INFO  : 'ps7_post_config' command is executed.
18:50:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:50:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:02 INFO  : The application 'C:/SmartSystemsLab/SoC/SoCar/SoCar.sdk/test2_z10upgrade/Debug/test2_z10upgrade.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:50:02 INFO  : 'configparams force-mem-access 0' command is executed.
18:50:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/SmartSystemsLab/SoC/SoCar/SoCar.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A"} -index 0
loadhw -hw C:/SmartSystemsLab/SoC/SoCar/SoCar.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A"} -index 0
dow C:/SmartSystemsLab/SoC/SoCar/SoCar.sdk/test2_z10upgrade/Debug/test2_z10upgrade.elf
configparams force-mem-access 0
----------------End of Script----------------

18:50:02 INFO  : Memory regions updated for context APU
18:50:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:02 INFO  : 'con' command is executed.
18:50:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351A6C8F3A"} -index 0
con
----------------End of Script----------------

18:50:02 INFO  : Launch script is exported to file 'C:\SmartSystemsLab\SoC\SoCar\SoCar.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test2_z10upgrade.elf_on_local.tcl'
18:51:44 INFO  : Disconnected from the channel tcfchan#4.
15:11:23 INFO  : Registering command handlers for SDK TCF services
15:11:25 INFO  : Launching XSCT server: xsct -n -interactive /home/ramsey/SoCar/VivadoProject/SoCar/SoCar.sdk/temp_xsdb_launch_script.tcl
15:11:29 INFO  : XSCT server has started successfully.
15:11:29 INFO  : Successfully done setting XSCT server connection channel  
15:11:30 INFO  : Successfully done setting SDK workspace  
15:11:30 INFO  : Processing command line option -hwspec /home/ramsey/SoCar/VivadoProject/SoCar/SoCar.sdk/system_wrapper.hdf.
15:12:06 ERROR : Error occurred while creating hardware platform system_wrapper_hw_platform_2 from sysdef
org.eclipse.core.internal.resources.ResourceException: Resource '/system_wrapper_hw_platform_2/system.hdf' already exists.
	at org.eclipse.core.internal.resources.Resource.checkDoesNotExist(Resource.java:314)
	at org.eclipse.core.internal.resources.Resource.checkDoesNotExist(Resource.java:301)
	at org.eclipse.core.internal.resources.File.create(File.java:107)
	at com.xilinx.sdk.hw.internal.HwProjectCreator.createHwProjectFromZip(HwProjectCreator.java:104)
	at com.xilinx.sdk.hw.HwProjectUtil.internalCreate(HwProjectUtil.java:278)
	at com.xilinx.sdk.hw.HwProjectUtil.makeNewHardwareProject(HwProjectUtil.java:222)
	at com.xilinx.sdk.hw.HwProjectUtil.makeNewHardwareProject(HwProjectUtil.java:209)
	at com.xilinx.sdk.hw.HwProjectUtil.makeNewHardwareProject(HwProjectUtil.java:183)
	at com.xilinx.sdk.startup.InitSDK.processHwSpecArgumentTask(InitSDK.java:517)
	at com.xilinx.sdk.startup.InitSDK.access$8(InitSDK.java:499)
	at com.xilinx.sdk.startup.InitSDK$12.run(InitSDK.java:449)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
15:12:06 ERROR : Unable to create Hardware Specification Project with specification file: /home/ramsey/SoCar/VivadoProject/SoCar/SoCar.sdk/system_wrapper.hdf
16:23:08 INFO  : Registering command handlers for SDK TCF services
16:23:10 INFO  : Launching XSCT server: xsct -n -interactive /home/ramsey/SoCar/VivadoProject/SoCar/SoCar.sdk/temp_xsdb_launch_script.tcl
16:23:14 INFO  : XSCT server has started successfully.
16:23:14 INFO  : Successfully done setting XSCT server connection channel  
16:23:14 INFO  : Successfully done setting SDK workspace  
16:23:14 INFO  : Processing command line option -hwspec /home/ramsey/SoCar/VivadoProject/SoCar/SoCar.sdk/system_wrapper.hdf.
