// Seed: 2178726521
module module_0 (
    output tri id_0,
    input tri1 id_1,
    input wire id_2,
    output tri0 id_3,
    input tri id_4,
    input supply1 id_5,
    input tri id_6,
    output uwire id_7,
    output wire id_8,
    input tri id_9,
    input tri1 id_10,
    input tri0 id_11,
    output supply1 id_12,
    input wire id_13,
    input wire id_14,
    input wire id_15,
    input wor id_16,
    input supply1 id_17,
    input wire id_18,
    input uwire id_19
);
  assign id_8 = 1 ? id_6 : 1;
  wire id_21;
  wire id_22;
  wire id_23, id_24, id_25, id_26;
  wor id_27 = id_18;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output tri id_1,
    input wire id_2,
    inout logic id_3,
    input tri0 id_4,
    output wor id_5
);
  always @(1) begin : LABEL_0
    id_3 <= id_3 && 1;
  end
  module_0 modCall_1 (
      id_1,
      id_4,
      id_2,
      id_1,
      id_2,
      id_2,
      id_4,
      id_5,
      id_1,
      id_2,
      id_4,
      id_2,
      id_1,
      id_2,
      id_4,
      id_4,
      id_4,
      id_4,
      id_2,
      id_4
  );
endmodule
