[2025-09-17 19:18:36] START suite=cs trace=cassandra_phase5_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase5_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 5299873 heartbeat IPC: 1.887 cumulative IPC: 1.887 (Simulation time: 00 hr 00 min 52 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 8924882 heartbeat IPC: 2.759 cumulative IPC: 2.241 (Simulation time: 00 hr 01 min 36 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 8924882 cumulative IPC: 2.241 (Simulation time: 00 hr 01 min 36 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 8924882 cumulative IPC: 2.241 (Simulation time: 00 hr 01 min 36 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 21495525 heartbeat IPC: 0.7955 cumulative IPC: 0.7955 (Simulation time: 00 hr 03 min 06 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 33725395 heartbeat IPC: 0.8177 cumulative IPC: 0.8064 (Simulation time: 00 hr 04 min 36 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 45963200 heartbeat IPC: 0.8171 cumulative IPC: 0.81 (Simulation time: 00 hr 05 min 58 sec)
Heartbeat CPU 0 instructions: 60000015 cycles: 58430343 heartbeat IPC: 0.8021 cumulative IPC: 0.808 (Simulation time: 00 hr 07 min 13 sec)
Heartbeat CPU 0 instructions: 70000016 cycles: 71265696 heartbeat IPC: 0.7791 cumulative IPC: 0.802 (Simulation time: 00 hr 08 min 38 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 84206905 heartbeat IPC: 0.7727 cumulative IPC: 0.797 (Simulation time: 00 hr 10 min 07 sec)
Heartbeat CPU 0 instructions: 90000019 cycles: 95681970 heartbeat IPC: 0.8715 cumulative IPC: 0.8069 (Simulation time: 00 hr 11 min 22 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase5_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000019 cycles: 108225646 heartbeat IPC: 0.7972 cumulative IPC: 0.8056 (Simulation time: 00 hr 12 min 44 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 121555883 heartbeat IPC: 0.7502 cumulative IPC: 0.7991 (Simulation time: 00 hr 14 min 05 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 125845504 cumulative IPC: 0.7946 (Simulation time: 00 hr 15 min 27 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 125845504 cumulative IPC: 0.7946 (Simulation time: 00 hr 15 min 27 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase5_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7946 instructions: 100000003 cycles: 125845504
CPU 0 Branch Prediction Accuracy: 98.63% MPKI: 0.04486 Average ROB Occupancy at Mispredict: 1.024e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00361
BRANCH_INDIRECT: 0.04016
BRANCH_CONDITIONAL: 0.00109
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 7598780
LQ_STALL: 89446
SQ_STALL: 321716


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 155.97833
REPLAY_LOAD: 87.001625
NON_REPLAY_LOAD: 34.070236

== Total ==
ADDR_TRANS: 2887471
REPLAY_LOAD: 3165815
NON_REPLAY_LOAD: 1545494

== Counts ==
ADDR_TRANS: 18512
REPLAY_LOAD: 36388
NON_REPLAY_LOAD: 45362

cpu0->cpu0_STLB TOTAL        ACCESS:     735680 HIT:     505930 MISS:     229750 MSHR_MERGE:          8
cpu0->cpu0_STLB LOAD         ACCESS:     735680 HIT:     505930 MISS:     229750 MSHR_MERGE:          8
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 240.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    2663245 HIT:    1200364 MISS:    1462881 MSHR_MERGE:     128459
cpu0->cpu0_L2C LOAD         ACCESS:    1235115 HIT:     555254 MISS:     679861 MSHR_MERGE:      20892
cpu0->cpu0_L2C RFO          ACCESS:     113310 HIT:      49013 MISS:      64297 MSHR_MERGE:          6
cpu0->cpu0_L2C PREFETCH     ACCESS:     566318 HIT:     242315 MISS:     324003 MSHR_MERGE:     107561
cpu0->cpu0_L2C WRITE        ACCESS:     293610 HIT:     293019 MISS:        591 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     454892 HIT:      60763 MISS:     394129 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     411778 ISSUED:     411778 USEFUL:     131855 USELESS:       9156
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 95.27 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3523611 HIT:    2780698 MISS:     742913 MSHR_MERGE:     241599
cpu0->cpu0_L1I LOAD         ACCESS:    3523611 HIT:    2780698 MISS:     742913 MSHR_MERGE:     241599
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 38.98 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14641159 HIT:   12487733 MISS:    2153426 MSHR_MERGE:     696835
cpu0->cpu0_L1D LOAD         ACCESS:    9371134 HIT:    8390967 MISS:     980167 MSHR_MERGE:     246362
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     840956 HIT:     601929 MISS:     239027 MSHR_MERGE:      84455
cpu0->cpu0_L1D WRITE        ACCESS:    3899082 HIT:    3440620 MISS:     458462 MSHR_MERGE:     345140
cpu0->cpu0_L1D TRANSLATION  ACCESS:     529987 HIT:      54217 MISS:     475770 MSHR_MERGE:      20878
cpu0->cpu0_L1D PREFETCH REQUESTED:     959655 ISSUED:     840956 USEFUL:     128979 USELESS:       6896
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 80.56 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2868972 HIT:    2698986 MISS:     169986 MSHR_MERGE:      92953
cpu0->cpu0_ITLB LOAD         ACCESS:    2868972 HIT:    2698986 MISS:     169986 MSHR_MERGE:      92953
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 50.49 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13022706 HIT:   12176016 MISS:     846690 MSHR_MERGE:     188043
cpu0->cpu0_DTLB LOAD         ACCESS:   13022706 HIT:   12176016 MISS:     846690 MSHR_MERGE:     188043
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 82.42 cycles
cpu0->LLC TOTAL        ACCESS:    1552701 HIT:     487390 MISS:    1065311 MSHR_MERGE:       2586
cpu0->LLC LOAD         ACCESS:     658969 HIT:     170081 MISS:     488888 MSHR_MERGE:         53
cpu0->LLC RFO          ACCESS:      64291 HIT:      19855 MISS:      44436 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     216442 HIT:       3963 MISS:     212479 MSHR_MERGE:       2533
cpu0->LLC WRITE        ACCESS:     218870 HIT:     218505 MISS:        365 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     394129 HIT:      74986 MISS:     319143 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 102 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      31080
  ROW_BUFFER_MISS:    1031238
  AVG DBUS CONGESTED CYCLE: 7.126
Channel 0 WQ ROW_BUFFER_HIT:      59577
  ROW_BUFFER_MISS:     131455
  FULL:          0
Channel 0 REFRESHES ISSUED:      10487

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       267789        82429        31724        88235
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          919         9952         9509        90464
  STLB miss resolved @ L2C                0         1113         8230        15435        79949
  STLB miss resolved @ LLC                0         1069        12160        27514        47504
  STLB miss resolved @ MEM                0         2043        24554        30542       286123

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              22381         3467        65913        14758        10042
---------------------------------------------------------------
  STLB miss resolved @ L1D              199          117          801         3248         3102
  STLB miss resolved @ L2C              233          100         1251         2462         1490
  STLB miss resolved @ LLC              507          138         1742        10143         3338
  STLB miss resolved @ MEM              313          146         1499         8447        14317
[2025-09-17 19:34:03] END   suite=cs trace=cassandra_phase5_core1 (rc=0)
