@W: MT530 :"c:\development\fpga\spin_clock_ice\top.sv":57:1:57:6|Found inferred clock top|osc_clk_inferred_clock which controls 98 sequential elements including line_time_counter[31:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v":2561:22:2561:27|Found inferred clock pll_ipgen_lscc_pll_Z1_layer0|outglobal_o_inferred_clock which controls 77 sequential elements including color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[0\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\development\fpga\spin_clock_ice\smi_fifo\rtl\smi_fifo.v":2561:22:2561:27|Found inferred clock top|smi_nwe_pi which controls 47 sequential elements including color_fifo.lscc_fifo_dc_inst.EBR\.u_fifo_mem0.NON_MIX\.ADDR_ROUTE\[0\]\.DATA_ROUTE\[0\]\.no_init\.u_mem0.ICE_MEM\.u_mem0. This clock has no specified timing constraint which may adversely impact design performance. 
