

================================================================
== Vivado HLS Report for 'matrix_mul'
================================================================
* Date:           Tue Feb 20 09:21:32 2018

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        matrix_mul_vivado
* Solution:       solution1
* Product family: virtex6
* Target device:  xc6vlx240tff1156-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.57|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  117|  117|  118|  118|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |  116|  116|        58|          -|          -|     2|    no    |
        | + Loop 1.1      |   56|   56|        28|          -|          -|     2|    no    |
        |  ++ Loop 1.1.1  |   26|   26|        13|          -|          -|     2|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      18|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     14|     763|    1014|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      85|
|Register         |        -|      -|     287|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     14|    1050|    1117|
+-----------------+---------+-------+--------+--------+
|Available        |      832|    768|  301440|  150720|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      1|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------------------------+-----------------------------------------+---------+-------+-----+-----+
    |                  Instance                  |                  Module                 | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------------------+-----------------------------------------+---------+-------+-----+-----+
    |matrix_mul_dadd_64ns_64ns_64_5_full_dsp_U1  |matrix_mul_dadd_64ns_64ns_64_5_full_dsp  |        0|      3|  446|  797|
    |matrix_mul_dmul_64ns_64ns_64_6_max_dsp_U2   |matrix_mul_dmul_64ns_64ns_64_6_max_dsp   |        0|     11|  317|  217|
    +--------------------------------------------+-----------------------------------------+---------+-------+-----+-----+
    |Total                                       |                                         |        0|     14|  763| 1014|
    +--------------------------------------------+-----------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i0_1_fu_123_p2       |     +    |      0|  0|   2|           2|           1|
    |i1_1_fu_135_p2       |     +    |      0|  0|   2|           2|           1|
    |i2_1_fu_164_p2       |     +    |      0|  0|   2|           2|           1|
    |tmp_1_fu_147_p2      |     +    |      0|  0|   2|           2|           2|
    |tmp_6_fu_176_p2      |     +    |      0|  0|   2|           2|           2|
    |tmp_8_fu_187_p2      |     +    |      0|  0|   2|           2|           2|
    |exitcond1_fu_129_p2  |   icmp   |      0|  0|   2|           2|           3|
    |exitcond2_fu_117_p2  |   icmp   |      0|  0|   2|           2|           3|
    |exitcond_fu_158_p2   |   icmp   |      0|  0|   2|           2|           3|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  18|          18|          18|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  15|         17|    1|         17|
    |i0_reg_61          |   2|          2|    2|          4|
    |i1_reg_73          |   2|          2|    2|          4|
    |i2_reg_97          |   2|          2|    2|          4|
    |storemerge_reg_84  |  64|          2|   64|        128|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  85|         25|   71|        157|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |a_load_reg_241     |  64|   0|   64|          0|
    |ap_CS_fsm          |  16|   0|   16|          0|
    |b_load_reg_246     |  64|   0|   64|          0|
    |i0_1_reg_200       |   2|   0|    2|          0|
    |i0_reg_61          |   2|   0|    2|          0|
    |i1_1_reg_208       |   2|   0|    2|          0|
    |i1_reg_73          |   2|   0|    2|          0|
    |i2_1_reg_226       |   2|   0|    2|          0|
    |i2_reg_97          |   2|   0|    2|          0|
    |out_addr_reg_218   |   2|   0|    2|          0|
    |storemerge_reg_84  |  64|   0|   64|          0|
    |tmp_reg_213        |   1|   0|    2|          1|
    |tmp_s_reg_251      |  64|   0|   64|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 287|   0|  288|          1|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |  matrix_mul  | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |  matrix_mul  | return value |
|ap_start        |  in |    1| ap_ctrl_hs |  matrix_mul  | return value |
|ap_done         | out |    1| ap_ctrl_hs |  matrix_mul  | return value |
|ap_idle         | out |    1| ap_ctrl_hs |  matrix_mul  | return value |
|ap_ready        | out |    1| ap_ctrl_hs |  matrix_mul  | return value |
|a_address0      | out |    2|  ap_memory |       a      |     array    |
|a_ce0           | out |    1|  ap_memory |       a      |     array    |
|a_q0            |  in |   64|  ap_memory |       a      |     array    |
|b_address0      | out |    2|  ap_memory |       b      |     array    |
|b_ce0           | out |    1|  ap_memory |       b      |     array    |
|b_q0            |  in |   64|  ap_memory |       b      |     array    |
|out_r_address0  | out |    2|  ap_memory |     out_r    |     array    |
|out_r_ce0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0        | out |   64|  ap_memory |     out_r    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 16
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	2  / (exitcond1)
	4  / (!exitcond1)
4 --> 
	3  / (exitcond)
	5  / (!exitcond)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.23ns
ST_1: stg_17 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([4 x double]* %a) nounwind, !map !13

ST_1: stg_18 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([4 x double]* %b) nounwind, !map !19

ST_1: stg_19 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([4 x double]* %out) nounwind, !map !23

ST_1: stg_20 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @matrix_mul_str) nounwind

ST_1: stg_21 [1/1] 1.23ns
:4  br label %.loopexit


 <State 2>: 2.21ns
ST_2: i0 [1/1] 0.00ns
.loopexit:0  %i0 = phi i2 [ 0, %0 ], [ %i0_1, %.preheader ]

ST_2: exitcond2 [1/1] 0.97ns
.loopexit:1  %exitcond2 = icmp eq i2 %i0, -2

ST_2: empty [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

ST_2: i0_1 [1/1] 0.49ns
.loopexit:3  %i0_1 = add i2 %i0, 1

ST_2: stg_26 [1/1] 1.23ns
.loopexit:4  br i1 %exitcond2, label %4, label %.preheader

ST_2: stg_27 [1/1] 0.00ns
:0  ret void


 <State 3>: 1.23ns
ST_3: i1 [1/1] 0.00ns
.preheader:0  %i1 = phi i2 [ 0, %.loopexit ], [ %i1_1, %2 ]

ST_3: exitcond1 [1/1] 0.97ns
.preheader:1  %exitcond1 = icmp eq i2 %i1, -2

ST_3: empty_2 [1/1] 0.00ns
.preheader:2  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

ST_3: i1_1 [1/1] 0.49ns
.preheader:3  %i1_1 = add i2 %i1, 1

ST_3: stg_32 [1/1] 0.00ns
.preheader:4  br i1 %exitcond1, label %.loopexit, label %1

ST_3: tmp [1/1] 0.00ns
:0  %tmp = shl i2 %i1, 1

ST_3: tmp_1 [1/1] 0.49ns
:1  %tmp_1 = add i2 %i0, %tmp

ST_3: tmp_2 [1/1] 0.00ns
:2  %tmp_2 = zext i2 %tmp_1 to i64

ST_3: out_addr [1/1] 0.00ns
:3  %out_addr = getelementptr [4 x double]* %out, i64 0, i64 %tmp_2

ST_3: stg_37 [1/1] 1.23ns
:4  br label %2


 <State 4>: 2.88ns
ST_4: storemerge [1/1] 0.00ns
:0  %storemerge = phi double [ 0.000000e+00, %1 ], [ %tmp_4, %3 ]

ST_4: i2 [1/1] 0.00ns
:1  %i2 = phi i2 [ 0, %1 ], [ %i2_1, %3 ]

ST_4: stg_40 [1/1] 2.39ns
:2  store double %storemerge, double* %out_addr, align 8

ST_4: exitcond [1/1] 0.97ns
:3  %exitcond = icmp eq i2 %i2, -2

ST_4: empty_3 [1/1] 0.00ns
:4  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

ST_4: i2_1 [1/1] 0.49ns
:5  %i2_1 = add i2 %i2, 1

ST_4: stg_44 [1/1] 0.00ns
:6  br i1 %exitcond, label %.preheader, label %3

ST_4: tmp_3 [1/1] 0.00ns (grouped into LUT with out node tmp_6)
:0  %tmp_3 = shl i2 %i2, 1

ST_4: tmp_6 [1/1] 0.49ns (out node of the LUT)
:1  %tmp_6 = add i2 %i0, %tmp_3

ST_4: tmp_7 [1/1] 0.00ns
:2  %tmp_7 = zext i2 %tmp_6 to i64

ST_4: a_addr [1/1] 0.00ns
:3  %a_addr = getelementptr [4 x double]* %a, i64 0, i64 %tmp_7

ST_4: a_load [2/2] 2.39ns
:4  %a_load = load double* %a_addr, align 8

ST_4: tmp_8 [1/1] 0.49ns
:5  %tmp_8 = add i2 %tmp, %i2

ST_4: tmp_9 [1/1] 0.00ns
:6  %tmp_9 = zext i2 %tmp_8 to i64

ST_4: b_addr [1/1] 0.00ns
:7  %b_addr = getelementptr [4 x double]* %b, i64 0, i64 %tmp_9

ST_4: b_load [2/2] 2.39ns
:8  %b_load = load double* %b_addr, align 8


 <State 5>: 2.39ns
ST_5: a_load [1/2] 2.39ns
:4  %a_load = load double* %a_addr, align 8

ST_5: b_load [1/2] 2.39ns
:8  %b_load = load double* %b_addr, align 8


 <State 6>: 7.57ns
ST_6: tmp_s [6/6] 7.57ns
:9  %tmp_s = fmul double %a_load, %b_load


 <State 7>: 7.57ns
ST_7: tmp_s [5/6] 7.57ns
:9  %tmp_s = fmul double %a_load, %b_load


 <State 8>: 7.57ns
ST_8: tmp_s [4/6] 7.57ns
:9  %tmp_s = fmul double %a_load, %b_load


 <State 9>: 7.57ns
ST_9: tmp_s [3/6] 7.57ns
:9  %tmp_s = fmul double %a_load, %b_load


 <State 10>: 7.57ns
ST_10: tmp_s [2/6] 7.57ns
:9  %tmp_s = fmul double %a_load, %b_load


 <State 11>: 7.57ns
ST_11: tmp_s [1/6] 7.57ns
:9  %tmp_s = fmul double %a_load, %b_load


 <State 12>: 6.69ns
ST_12: tmp_4 [5/5] 6.69ns
:10  %tmp_4 = fadd double %storemerge, %tmp_s


 <State 13>: 6.69ns
ST_13: tmp_4 [4/5] 6.69ns
:10  %tmp_4 = fadd double %storemerge, %tmp_s


 <State 14>: 6.69ns
ST_14: tmp_4 [3/5] 6.69ns
:10  %tmp_4 = fadd double %storemerge, %tmp_s


 <State 15>: 6.69ns
ST_15: tmp_4 [2/5] 6.69ns
:10  %tmp_4 = fadd double %storemerge, %tmp_s


 <State 16>: 6.69ns
ST_16: tmp_4 [1/5] 6.69ns
:10  %tmp_4 = fadd double %storemerge, %tmp_s

ST_16: stg_67 [1/1] 0.00ns
:11  br label %2



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_17     (specbitsmap      ) [ 00000000000000000]
stg_18     (specbitsmap      ) [ 00000000000000000]
stg_19     (specbitsmap      ) [ 00000000000000000]
stg_20     (spectopmodule    ) [ 00000000000000000]
stg_21     (br               ) [ 01111111111111111]
i0         (phi              ) [ 00111111111111111]
exitcond2  (icmp             ) [ 00111111111111111]
empty      (speclooptripcount) [ 00000000000000000]
i0_1       (add              ) [ 01111111111111111]
stg_26     (br               ) [ 00111111111111111]
stg_27     (ret              ) [ 00000000000000000]
i1         (phi              ) [ 00010000000000000]
exitcond1  (icmp             ) [ 00111111111111111]
empty_2    (speclooptripcount) [ 00000000000000000]
i1_1       (add              ) [ 00111111111111111]
stg_32     (br               ) [ 01111111111111111]
tmp        (shl              ) [ 00001111111111111]
tmp_1      (add              ) [ 00000000000000000]
tmp_2      (zext             ) [ 00000000000000000]
out_addr   (getelementptr    ) [ 00001111111111111]
stg_37     (br               ) [ 00111111111111111]
storemerge (phi              ) [ 00001111111111111]
i2         (phi              ) [ 00001000000000000]
stg_40     (store            ) [ 00000000000000000]
exitcond   (icmp             ) [ 00111111111111111]
empty_3    (speclooptripcount) [ 00000000000000000]
i2_1       (add              ) [ 00111111111111111]
stg_44     (br               ) [ 00111111111111111]
tmp_3      (shl              ) [ 00000000000000000]
tmp_6      (add              ) [ 00000000000000000]
tmp_7      (zext             ) [ 00000000000000000]
a_addr     (getelementptr    ) [ 00000100000000000]
tmp_8      (add              ) [ 00000000000000000]
tmp_9      (zext             ) [ 00000000000000000]
b_addr     (getelementptr    ) [ 00000100000000000]
a_load     (load             ) [ 00000011111100000]
b_load     (load             ) [ 00000011111100000]
tmp_s      (dmul             ) [ 00000000000011111]
tmp_4      (dadd             ) [ 00111111111111111]
stg_67     (br               ) [ 00111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_mul_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="out_addr_gep_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="64" slack="0"/>
<pin id="28" dir="0" index="1" bw="1" slack="0"/>
<pin id="29" dir="0" index="2" bw="2" slack="0"/>
<pin id="30" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/3 "/>
</bind>
</comp>

<comp id="33" class="1004" name="stg_40_access_fu_33">
<pin_list>
<pin id="34" dir="0" index="0" bw="2" slack="1"/>
<pin id="35" dir="0" index="1" bw="64" slack="0"/>
<pin id="36" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_40/4 "/>
</bind>
</comp>

<comp id="37" class="1004" name="a_addr_gep_fu_37">
<pin_list>
<pin id="38" dir="0" index="0" bw="64" slack="0"/>
<pin id="39" dir="0" index="1" bw="1" slack="0"/>
<pin id="40" dir="0" index="2" bw="2" slack="0"/>
<pin id="41" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/4 "/>
</bind>
</comp>

<comp id="44" class="1004" name="grp_access_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="2" slack="0"/>
<pin id="46" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="47" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/4 "/>
</bind>
</comp>

<comp id="49" class="1004" name="b_addr_gep_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="64" slack="0"/>
<pin id="51" dir="0" index="1" bw="1" slack="0"/>
<pin id="52" dir="0" index="2" bw="2" slack="0"/>
<pin id="53" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/4 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_access_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="2" slack="0"/>
<pin id="58" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="59" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/4 "/>
</bind>
</comp>

<comp id="61" class="1005" name="i0_reg_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="2" slack="1"/>
<pin id="63" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i0 (phireg) "/>
</bind>
</comp>

<comp id="65" class="1004" name="i0_phi_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="1" slack="1"/>
<pin id="67" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="2" slack="0"/>
<pin id="69" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i0/2 "/>
</bind>
</comp>

<comp id="73" class="1005" name="i1_reg_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="2" slack="1"/>
<pin id="75" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="77" class="1004" name="i1_phi_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="1"/>
<pin id="79" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="2" slack="0"/>
<pin id="81" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/3 "/>
</bind>
</comp>

<comp id="84" class="1005" name="storemerge_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="1"/>
<pin id="86" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="88" class="1004" name="storemerge_phi_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="64" slack="1"/>
<pin id="90" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="64" slack="1"/>
<pin id="92" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/4 "/>
</bind>
</comp>

<comp id="97" class="1005" name="i2_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="2" slack="1"/>
<pin id="99" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i2 (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="i2_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="1"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="2" slack="0"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2/4 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="8"/>
<pin id="110" dir="0" index="1" bw="64" slack="1"/>
<pin id="111" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="tmp_4/12 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="64" slack="1"/>
<pin id="115" dir="0" index="1" bw="64" slack="1"/>
<pin id="116" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="117" class="1004" name="exitcond2_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="2" slack="0"/>
<pin id="119" dir="0" index="1" bw="2" slack="0"/>
<pin id="120" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="i0_1_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="2" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i0_1/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="exitcond1_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="2" slack="0"/>
<pin id="131" dir="0" index="1" bw="2" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="i1_1_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="2" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i1_1/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="tmp_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="2" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="tmp_1_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="2" slack="1"/>
<pin id="149" dir="0" index="1" bw="2" slack="0"/>
<pin id="150" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_2_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="2" slack="0"/>
<pin id="155" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="exitcond_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="2" slack="0"/>
<pin id="160" dir="0" index="1" bw="2" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="164" class="1004" name="i2_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="2" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i2_1/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_3_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="2" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_6_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="2" slack="2"/>
<pin id="178" dir="0" index="1" bw="2" slack="0"/>
<pin id="179" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_7_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="2" slack="0"/>
<pin id="184" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_8_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="2" slack="1"/>
<pin id="189" dir="0" index="1" bw="2" slack="0"/>
<pin id="190" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_9_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="2" slack="0"/>
<pin id="194" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="200" class="1005" name="i0_1_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="2" slack="0"/>
<pin id="202" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i0_1 "/>
</bind>
</comp>

<comp id="208" class="1005" name="i1_1_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="2" slack="0"/>
<pin id="210" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i1_1 "/>
</bind>
</comp>

<comp id="213" class="1005" name="tmp_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="2" slack="1"/>
<pin id="215" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="218" class="1005" name="out_addr_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="2" slack="1"/>
<pin id="220" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="out_addr "/>
</bind>
</comp>

<comp id="226" class="1005" name="i2_1_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="2" slack="0"/>
<pin id="228" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i2_1 "/>
</bind>
</comp>

<comp id="231" class="1005" name="a_addr_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="2" slack="1"/>
<pin id="233" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="236" class="1005" name="b_addr_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="2" slack="1"/>
<pin id="238" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="241" class="1005" name="a_load_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="1"/>
<pin id="243" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="a_load "/>
</bind>
</comp>

<comp id="246" class="1005" name="b_load_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="1"/>
<pin id="248" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="b_load "/>
</bind>
</comp>

<comp id="251" class="1005" name="tmp_s_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="64" slack="1"/>
<pin id="253" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="256" class="1005" name="tmp_4_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="1"/>
<pin id="258" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="31"><net_src comp="4" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="32"><net_src comp="22" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="42"><net_src comp="0" pin="0"/><net_sink comp="37" pin=0"/></net>

<net id="43"><net_src comp="22" pin="0"/><net_sink comp="37" pin=1"/></net>

<net id="48"><net_src comp="37" pin="3"/><net_sink comp="44" pin=0"/></net>

<net id="54"><net_src comp="2" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="22" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="60"><net_src comp="49" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="12" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="71"><net_src comp="61" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="72"><net_src comp="65" pin="4"/><net_sink comp="61" pin=0"/></net>

<net id="76"><net_src comp="12" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="83"><net_src comp="73" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="87"><net_src comp="24" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="84" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="88" pin="4"/><net_sink comp="33" pin=1"/></net>

<net id="96"><net_src comp="88" pin="4"/><net_sink comp="84" pin=0"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="97" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="84" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="121"><net_src comp="65" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="65" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="20" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="77" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="77" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="20" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="77" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="20" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="61" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="141" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="156"><net_src comp="147" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="26" pin=2"/></net>

<net id="162"><net_src comp="101" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="14" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="101" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="20" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="101" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="20" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="61" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="170" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="185"><net_src comp="176" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="37" pin=2"/></net>

<net id="191"><net_src comp="101" pin="4"/><net_sink comp="187" pin=1"/></net>

<net id="195"><net_src comp="187" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="203"><net_src comp="123" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="211"><net_src comp="135" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="216"><net_src comp="141" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="221"><net_src comp="26" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="33" pin=0"/></net>

<net id="229"><net_src comp="164" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="234"><net_src comp="37" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="44" pin=0"/></net>

<net id="239"><net_src comp="49" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="244"><net_src comp="44" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="249"><net_src comp="56" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="254"><net_src comp="113" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="259"><net_src comp="108" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="88" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {4 }
 - Input state : 
	Port: matrix_mul : a | {4 5 }
	Port: matrix_mul : b | {4 5 }
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		i0_1 : 1
		stg_26 : 2
	State 3
		exitcond1 : 1
		i1_1 : 1
		stg_32 : 2
		tmp : 1
		tmp_1 : 1
		tmp_2 : 2
		out_addr : 3
	State 4
		stg_40 : 1
		exitcond : 1
		i2_1 : 1
		stg_44 : 2
		tmp_3 : 1
		tmp_6 : 1
		tmp_7 : 2
		a_addr : 3
		a_load : 4
		tmp_8 : 1
		tmp_9 : 2
		b_addr : 3
		b_load : 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|---------|
| Operation|  Functional Unit |  DSP48E |    FF   |   LUT   |
|----------|------------------|---------|---------|---------|
|   dadd   |    grp_fu_108    |    3    |   446   |   797   |
|----------|------------------|---------|---------|---------|
|   dmul   |    grp_fu_113    |    11   |   317   |   217   |
|----------|------------------|---------|---------|---------|
|          |    i0_1_fu_123   |    0    |    0    |    2    |
|          |    i1_1_fu_135   |    0    |    0    |    2    |
|    add   |   tmp_1_fu_147   |    0    |    0    |    2    |
|          |    i2_1_fu_164   |    0    |    0    |    2    |
|          |   tmp_6_fu_176   |    0    |    0    |    2    |
|          |   tmp_8_fu_187   |    0    |    0    |    2    |
|----------|------------------|---------|---------|---------|
|          | exitcond2_fu_117 |    0    |    0    |    1    |
|   icmp   | exitcond1_fu_129 |    0    |    0    |    1    |
|          |  exitcond_fu_158 |    0    |    0    |    1    |
|----------|------------------|---------|---------|---------|
|    shl   |    tmp_fu_141    |    0    |    0    |    0    |
|          |   tmp_3_fu_170   |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|          |   tmp_2_fu_153   |    0    |    0    |    0    |
|   zext   |   tmp_7_fu_182   |    0    |    0    |    0    |
|          |   tmp_9_fu_192   |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   Total  |                  |    14   |   763   |   1029  |
|----------|------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|  a_addr_reg_231 |    2   |
|  a_load_reg_241 |   64   |
|  b_addr_reg_236 |    2   |
|  b_load_reg_246 |   64   |
|   i0_1_reg_200  |    2   |
|    i0_reg_61    |    2   |
|   i1_1_reg_208  |    2   |
|    i1_reg_73    |    2   |
|   i2_1_reg_226  |    2   |
|    i2_reg_97    |    2   |
| out_addr_reg_218|    2   |
|storemerge_reg_84|   64   |
|  tmp_4_reg_256  |   64   |
|   tmp_reg_213   |    2   |
|  tmp_s_reg_251  |   64   |
+-----------------+--------+
|      Total      |   340  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_44 |  p0  |   2  |   2  |    4   ||    2    |
|  grp_access_fu_56 |  p0  |   2  |   2  |    4   ||    2    |
|     i0_reg_61     |  p0  |   2  |   2  |    4   ||    2    |
| storemerge_reg_84 |  p0  |   2  |  64  |   128  ||    64   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   140  ||  4.928  ||    70   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   14   |    -   |   763  |  1029  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   70   |
|  Register |    -   |    -   |   340  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   14   |    4   |  1103  |  1099  |
+-----------+--------+--------+--------+--------+
