

================================================================
== Vivado HLS Report for 'getConvolutionResult'
================================================================
* Date:           Thu Apr  5 19:05:14 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        SobelMatrixMultiplier
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020iclg400-1l


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   17|   17|   17|   17|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_Vert   |    5|    5|         4|          1|          1|     3|    yes   |
        |- Row_Horiz  |    8|    8|         5|          2|          1|     3|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|     12|       0|    429|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|     60|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    164|
|Register         |        0|      -|     509|     32|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     12|     509|    685|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      5|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+----------------------+---------+-------+---+----+
    |getConvolutionResbkb_U1  |getConvolutionResbkb  |        0|      0|  0|  15|
    |getConvolutionResbkb_U2  |getConvolutionResbkb  |        0|      0|  0|  15|
    |getConvolutionResbkb_U3  |getConvolutionResbkb  |        0|      0|  0|  15|
    |getConvolutionResbkb_U4  |getConvolutionResbkb  |        0|      0|  0|  15|
    +-------------------------+----------------------+---------+-------+---+----+
    |Total                    |                      |        0|      0|  0|  60|
    +-------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_155_p2              |     *    |      3|  0|  20|          32|          32|
    |tmp_3_2_i_fu_239_p2        |     *    |      3|  0|  20|          32|          32|
    |tmp_3_i_fu_234_p2          |     *    |      3|  0|  20|          32|          32|
    |tmp_8_1_i_fu_338_p2        |     *    |      3|  0|  20|          32|          32|
    |ap_return                  |     +    |      0|  0|  39|          32|          32|
    |row_1_fu_260_p2            |     +    |      0|  0|  10|           2|           1|
    |row_fu_166_p2              |     +    |      0|  0|  10|           2|           1|
    |summation_2_2_i_fu_248_p2  |     +    |      0|  0|  32|          32|          32|
    |summation_3_2_i_fu_352_p2  |     +    |      0|  0|  32|          32|          32|
    |tmp_11_fu_293_p2           |     +    |      0|  0|  15|           5|           1|
    |tmp_12_fu_304_p2           |     +    |      0|  0|  15|           5|           2|
    |tmp_3_fu_244_p2            |     +    |      0|  0|  32|          32|          32|
    |tmp_6_fu_347_p2            |     +    |      0|  0|  32|          32|          32|
    |tmp_9_fu_199_p2            |     +    |      0|  0|  15|           5|           2|
    |tmp_fu_343_p2              |     +    |      0|  0|  39|          32|          32|
    |tmp_10_fu_282_p2           |     -    |      0|  0|  15|           5|           5|
    |tmp_8_fu_188_p2            |     -    |      0|  0|  15|           5|           5|
    |exitcond1_i3_fu_254_p2     |   icmp   |      0|  0|   8|           2|           2|
    |exitcond1_i_fu_160_p2      |   icmp   |      0|  0|   8|           2|           2|
    |ap_enable_pp0              |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_pp1              |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|   8|           2|           1|
    |ap_enable_reg_pp1_iter1    |    xor   |      0|  0|   8|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |     12|  0| 429|         359|         347|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3          |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2          |   9|          2|    1|          2|
    |ap_phi_mux_row_i1_phi_fu_127_p4  |   9|          2|    2|          4|
    |ap_phi_mux_row_i_phi_fu_103_p4   |   9|          2|    2|          4|
    |array_r_address0                 |  21|          4|    4|         16|
    |array_r_address1                 |  15|          3|    4|         12|
    |horizontalResult_ass_reg_135     |   9|          2|   32|         64|
    |row_i1_reg_123                   |   9|          2|    2|          4|
    |row_i_reg_99                     |   9|          2|    2|          4|
    |verticalResult_assig_reg_111     |   9|          2|   32|         64|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 164|         34|   85|        187|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                |   1|   0|    1|          0|
    |ap_reg_pp1_iter1_exitcond1_i3_reg_408  |   1|   0|    1|          0|
    |exitcond1_i3_reg_408                   |   1|   0|    1|          0|
    |exitcond1_i_reg_364                    |   1|   0|    1|          0|
    |horizontalResult_ass_reg_135           |  32|   0|   32|          0|
    |reg_147                                |  32|   0|   32|          0|
    |reg_151                                |  32|   0|   32|          0|
    |row_1_reg_412                          |   2|   0|    2|          0|
    |row_i1_reg_123                         |   2|   0|    2|          0|
    |row_i_reg_99                           |   2|   0|    2|          0|
    |row_reg_368                            |   2|   0|    2|          0|
    |tmp_10_reg_417                         |   5|   0|    5|          0|
    |tmp_1_reg_383                          |  32|   0|   32|          0|
    |tmp_2_reg_388                          |  32|   0|   32|          0|
    |tmp_3_2_i_reg_398                      |  32|   0|   32|          0|
    |tmp_3_i_reg_393                        |  32|   0|   32|          0|
    |tmp_4_reg_437                          |  32|   0|   32|          0|
    |tmp_5_reg_442                          |  32|   0|   32|          0|
    |tmp_8_1_i_reg_452                      |  32|   0|   32|          0|
    |tmp_8_2_i_reg_457                      |  32|   0|   32|          0|
    |tmp_8_i_reg_447                        |  32|   0|   32|          0|
    |verticalResult_assig_reg_111           |  32|   0|   32|          0|
    |exitcond1_i_reg_364                    |  64|  32|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 509|  32|  446|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------+-----+-----+------------+----------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | getConvolutionResult | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | getConvolutionResult | return value |
|ap_start          |  in |    1| ap_ctrl_hs | getConvolutionResult | return value |
|ap_done           | out |    1| ap_ctrl_hs | getConvolutionResult | return value |
|ap_idle           | out |    1| ap_ctrl_hs | getConvolutionResult | return value |
|ap_ready          | out |    1| ap_ctrl_hs | getConvolutionResult | return value |
|ap_return         | out |   32| ap_ctrl_hs | getConvolutionResult | return value |
|array_r_address0  | out |    4|  ap_memory |        array_r       |     array    |
|array_r_ce0       | out |    1|  ap_memory |        array_r       |     array    |
|array_r_q0        |  in |   32|  ap_memory |        array_r       |     array    |
|array_r_address1  | out |    4|  ap_memory |        array_r       |     array    |
|array_r_ce1       | out |    1|  ap_memory |        array_r       |     array    |
|array_r_q1        |  in |   32|  ap_memory |        array_r       |     array    |
+------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4
  * Pipeline-1: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 2
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
  Pipeline-1 : II = 2, D = 5, States = { 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	6  / (exitcond1_i)
	3  / (!exitcond1_i)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true
6 --> 
	7  / true
7 --> 
	12  / (exitcond1_i3)
	8  / (!exitcond1_i3)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	7  / true
12 --> 

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i32]* %array_r) nounwind, !map !26"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !32"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @getConvolutionResult_1) nounwind"
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "br label %1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:22->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]

 <State 2> : 5.84ns
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%row_i = phi i2 [ 0, %0 ], [ %row, %2 ]"
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%verticalResult_assig = phi i32 [ 0, %0 ], [ %summation_2_2_i, %2 ]" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]
ST_2 : Operation 19 [1/1] (0.95ns)   --->   "%exitcond1_i = icmp eq i2 %row_i, -1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:22->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.56ns)   --->   "%row = add i2 %row_i, 1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:22->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %exitcond1_i, label %getVerticalResult.exit.preheader, label %2" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:22->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_i_cast = zext i2 %row_i to i5" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:22->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_7 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %row_i, i2 0)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:22->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i4 %tmp_7 to i5" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]
ST_2 : Operation 25 [1/1] (1.73ns)   --->   "%tmp_8 = sub i5 %p_shl_cast, %tmp_i_cast" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_8_cast = sext i5 %tmp_8 to i64" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%array_addr = getelementptr [9 x i32]* %array_r, i64 0, i64 %tmp_8_cast" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]
ST_2 : Operation 28 [1/1] (1.78ns)   --->   "%tmp_9 = add i5 %tmp_8, 2" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_9_cast = sext i5 %tmp_9 to i64" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%array_addr_1 = getelementptr [9 x i32]* %array_r, i64 0, i64 %tmp_9_cast" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]
ST_2 : Operation 31 [2/2] (2.32ns)   --->   "%array_load = load i32* %array_addr, align 4" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 32 [2/2] (2.32ns)   --->   "%array_load_1 = load i32* %array_addr_1, align 4" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

 <State 3> : 2.32ns
ST_3 : Operation 33 [1/2] (2.32ns)   --->   "%array_load = load i32* %array_addr, align 4" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 34 [1/1] (1.77ns)   --->   "%tmp_1 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 1, i32 2, i32 1, i2 %row_i) nounwind" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:22->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/2] (2.32ns)   --->   "%array_load_1 = load i32* %array_addr_1, align 4" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 36 [1/1] (1.77ns)   --->   "%tmp_2 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 -1, i32 -2, i32 -1, i2 %row_i) nounwind" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:22->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

 <State 4> : 8.51ns
ST_4 : Operation 37 [1/1] (8.51ns)   --->   "%tmp_3_i = mul nsw i32 %tmp_1, %array_load" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (8.51ns)   --->   "%tmp_3_2_i = mul nsw i32 %tmp_2, %array_load_1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 4.37ns
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:22->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_1_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:22->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:23->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]
ST_5 : Operation 43 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_3 = add nsw i32 %tmp_3_i, %tmp_3_2_i" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 44 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%summation_2_2_i = add nsw i32 %tmp_3, %verticalResult_assig" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:24->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_1_i) nounwind" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:26->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "br label %1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:22->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]

 <State 6> : 1.77ns
ST_6 : Operation 47 [1/1] (1.76ns)   --->   "br label %getVerticalResult.exit" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:34->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]

 <State 7> : 5.84ns
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%row_i1 = phi i2 [ %row_1, %3 ], [ 0, %getVerticalResult.exit.preheader ]"
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%horizontalResult_ass = phi i32 [ %summation_3_2_i, %3 ], [ 0, %getVerticalResult.exit.preheader ]" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]
ST_7 : Operation 50 [1/1] (0.95ns)   --->   "%exitcond1_i3 = icmp eq i2 %row_i1, -1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:34->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 51 [1/1] (1.56ns)   --->   "%row_1 = add i2 %row_i1, 1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:34->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %exitcond1_i3, label %getHorizontalResult.exit, label %3" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:34->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_i4_cast = zext i2 %row_i1 to i5" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:34->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_s = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %row_i1, i2 0)" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:34->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i4 %tmp_s to i5" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]
ST_7 : Operation 56 [1/1] (1.73ns)   --->   "%tmp_10 = sub i5 %p_shl1_cast, %tmp_i4_cast" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_11_cast = sext i5 %tmp_10 to i64" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%array_addr_2 = getelementptr [9 x i32]* %array_r, i64 0, i64 %tmp_11_cast" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]
ST_7 : Operation 59 [1/1] (1.78ns)   --->   "%tmp_11 = add i5 %tmp_10, 1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_12_cast = sext i5 %tmp_11 to i64" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%array_addr_3 = getelementptr [9 x i32]* %array_r, i64 0, i64 %tmp_12_cast" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]
ST_7 : Operation 62 [2/2] (2.32ns)   --->   "%array_load_2 = load i32* %array_addr_2, align 4" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 63 [2/2] (2.32ns)   --->   "%array_load_3 = load i32* %array_addr_3, align 4" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

 <State 8> : 4.10ns
ST_8 : Operation 64 [1/1] (1.78ns)   --->   "%tmp_12 = add i5 %tmp_10, 2" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_13_cast = sext i5 %tmp_12 to i64" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%array_addr_4 = getelementptr [9 x i32]* %array_r, i64 0, i64 %tmp_13_cast" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]
ST_8 : Operation 67 [1/2] (2.32ns)   --->   "%array_load_2 = load i32* %array_addr_2, align 4" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 68 [1/1] (1.77ns)   --->   "%tmp_4 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 1, i32 0, i32 -1, i2 %row_i1) nounwind" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:34->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 69 [1/2] (2.32ns)   --->   "%array_load_3 = load i32* %array_addr_3, align 4" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 70 [1/1] (1.77ns)   --->   "%tmp_5 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 2, i32 0, i32 -2, i2 %row_i1) nounwind" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:34->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [2/2] (2.32ns)   --->   "%array_load_4 = load i32* %array_addr_4, align 4" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

 <State 9> : 8.51ns
ST_9 : Operation 72 [1/1] (8.51ns)   --->   "%tmp_8_i = mul nsw i32 %tmp_4, %array_load_2" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 73 [1/1] (8.51ns)   --->   "%tmp_8_1_i = mul nsw i32 %tmp_5, %array_load_3" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 74 [1/2] (2.32ns)   --->   "%array_load_4 = load i32* %array_addr_4, align 4" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

 <State 10> : 8.51ns
ST_10 : Operation 75 [1/1] (8.51ns)   --->   "%tmp_8_2_i = mul nsw i32 %tmp_4, %array_load_4" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 6.92ns
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str3) nounwind" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:34->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_5_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str3) nounwind" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:34->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:35->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]
ST_11 : Operation 80 [1/1] (2.55ns)   --->   "%tmp = add i32 %tmp_8_2_i, %tmp_8_1_i" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_6 = add nsw i32 %tmp_8_i, %tmp" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 82 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%summation_3_2_i = add nsw i32 %tmp_6, %horizontalResult_ass" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:36->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str3, i32 %tmp_5_i) nounwind" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:38->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "br label %getVerticalResult.exit" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:34->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]

 <State 12> : 2.55ns
ST_12 : Operation 85 [1/1] (2.55ns)   --->   "%tmp_i1 = add nsw i32 %horizontalResult_ass, %verticalResult_assig" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:46->SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "ret i32 %tmp_i1" [SobelMatrixMultiplier/SobelMatrixMultiplier.cpp:52]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ array_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_13          (specbitsmap      ) [ 0000000000000]
StgValue_14          (specbitsmap      ) [ 0000000000000]
StgValue_15          (spectopmodule    ) [ 0000000000000]
StgValue_16          (br               ) [ 0111110000000]
row_i                (phi              ) [ 0011000000000]
verticalResult_assig (phi              ) [ 0011111111111]
exitcond1_i          (icmp             ) [ 0011110000000]
row                  (add              ) [ 0111110000000]
StgValue_21          (br               ) [ 0000000000000]
tmp_i_cast           (zext             ) [ 0000000000000]
tmp_7                (bitconcatenate   ) [ 0000000000000]
p_shl_cast           (zext             ) [ 0000000000000]
tmp_8                (sub              ) [ 0000000000000]
tmp_8_cast           (sext             ) [ 0000000000000]
array_addr           (getelementptr    ) [ 0011000000000]
tmp_9                (add              ) [ 0000000000000]
tmp_9_cast           (sext             ) [ 0000000000000]
array_addr_1         (getelementptr    ) [ 0011000000000]
array_load           (load             ) [ 0010100000000]
tmp_1                (mux              ) [ 0010100000000]
array_load_1         (load             ) [ 0010100000000]
tmp_2                (mux              ) [ 0010100000000]
tmp_3_i              (mul              ) [ 0010010000000]
tmp_3_2_i            (mul              ) [ 0010010000000]
empty                (speclooptripcount) [ 0000000000000]
StgValue_40          (specloopname     ) [ 0000000000000]
tmp_1_i              (specregionbegin  ) [ 0000000000000]
StgValue_42          (specpipeline     ) [ 0000000000000]
tmp_3                (add              ) [ 0000000000000]
summation_2_2_i      (add              ) [ 0111110000000]
empty_2              (specregionend    ) [ 0000000000000]
StgValue_46          (br               ) [ 0111110000000]
StgValue_47          (br               ) [ 0000001111110]
row_i1               (phi              ) [ 0000000110000]
horizontalResult_ass (phi              ) [ 0000000111111]
exitcond1_i3         (icmp             ) [ 0000000111110]
row_1                (add              ) [ 0000001111110]
StgValue_52          (br               ) [ 0000000000000]
tmp_i4_cast          (zext             ) [ 0000000000000]
tmp_s                (bitconcatenate   ) [ 0000000000000]
p_shl1_cast          (zext             ) [ 0000000000000]
tmp_10               (sub              ) [ 0000000010000]
tmp_11_cast          (sext             ) [ 0000000000000]
array_addr_2         (getelementptr    ) [ 0000000010000]
tmp_11               (add              ) [ 0000000000000]
tmp_12_cast          (sext             ) [ 0000000000000]
array_addr_3         (getelementptr    ) [ 0000000010000]
tmp_12               (add              ) [ 0000000000000]
tmp_13_cast          (sext             ) [ 0000000000000]
array_addr_4         (getelementptr    ) [ 0000000101000]
array_load_2         (load             ) [ 0000000101000]
tmp_4                (mux              ) [ 0000000111100]
array_load_3         (load             ) [ 0000000101000]
tmp_5                (mux              ) [ 0000000101000]
tmp_8_i              (mul              ) [ 0000000110110]
tmp_8_1_i            (mul              ) [ 0000000110110]
array_load_4         (load             ) [ 0000000010100]
tmp_8_2_i            (mul              ) [ 0000000100010]
empty_3              (speclooptripcount) [ 0000000000000]
StgValue_77          (specloopname     ) [ 0000000000000]
tmp_5_i              (specregionbegin  ) [ 0000000000000]
StgValue_79          (specpipeline     ) [ 0000000000000]
tmp                  (add              ) [ 0000000000000]
tmp_6                (add              ) [ 0000000000000]
summation_3_2_i      (add              ) [ 0000001111110]
empty_4              (specregionend    ) [ 0000000000000]
StgValue_84          (br               ) [ 0000001111110]
tmp_i1               (add              ) [ 0000000000000]
StgValue_86          (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="array_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="getConvolutionResult_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i32.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="array_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="5" slack="0"/>
<pin id="56" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="array_addr_1_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="32" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="5" slack="0"/>
<pin id="63" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr_1/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="4" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="71" dir="0" index="3" bw="4" slack="0"/>
<pin id="72" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="69" dir="1" index="2" bw="32" slack="1"/>
<pin id="73" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="array_load/2 array_load_1/2 array_load_2/7 array_load_3/7 array_load_4/8 "/>
</bind>
</comp>

<comp id="75" class="1004" name="array_addr_2_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="5" slack="0"/>
<pin id="79" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr_2/7 "/>
</bind>
</comp>

<comp id="82" class="1004" name="array_addr_3_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="5" slack="0"/>
<pin id="86" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr_3/7 "/>
</bind>
</comp>

<comp id="91" class="1004" name="array_addr_4_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="5" slack="0"/>
<pin id="95" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr_4/8 "/>
</bind>
</comp>

<comp id="99" class="1005" name="row_i_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="2" slack="1"/>
<pin id="101" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="row_i (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="row_i_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="1"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="2" slack="0"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_i/2 "/>
</bind>
</comp>

<comp id="111" class="1005" name="verticalResult_assig_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="1"/>
<pin id="113" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="verticalResult_assig (phireg) "/>
</bind>
</comp>

<comp id="115" class="1004" name="verticalResult_assig_phi_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="1"/>
<pin id="117" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="32" slack="1"/>
<pin id="119" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="verticalResult_assig/2 "/>
</bind>
</comp>

<comp id="123" class="1005" name="row_i1_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="2" slack="1"/>
<pin id="125" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="row_i1 (phireg) "/>
</bind>
</comp>

<comp id="127" class="1004" name="row_i1_phi_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="2" slack="0"/>
<pin id="129" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="1" slack="1"/>
<pin id="131" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_i1/7 "/>
</bind>
</comp>

<comp id="135" class="1005" name="horizontalResult_ass_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="horizontalResult_ass (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="horizontalResult_ass_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="1" slack="1"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="horizontalResult_ass/7 "/>
</bind>
</comp>

<comp id="147" class="1005" name="reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="1"/>
<pin id="149" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="array_load array_load_2 array_load_4 "/>
</bind>
</comp>

<comp id="151" class="1005" name="reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="1"/>
<pin id="153" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="array_load_1 array_load_3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="1"/>
<pin id="157" dir="0" index="1" bw="32" slack="1"/>
<pin id="158" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8_i/9 tmp_8_2_i/10 "/>
</bind>
</comp>

<comp id="160" class="1004" name="exitcond1_i_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="2" slack="0"/>
<pin id="162" dir="0" index="1" bw="2" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="row_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="2" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_i_cast_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="2" slack="0"/>
<pin id="174" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_7_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="0"/>
<pin id="178" dir="0" index="1" bw="2" slack="0"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="p_shl_cast_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="0"/>
<pin id="186" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_8_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="0"/>
<pin id="190" dir="0" index="1" bw="2" slack="0"/>
<pin id="191" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_8_cast_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="5" slack="0"/>
<pin id="196" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8_cast/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_9_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="5" slack="0"/>
<pin id="201" dir="0" index="1" bw="3" slack="0"/>
<pin id="202" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_9_cast_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="5" slack="0"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_9_cast/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="3" slack="0"/>
<pin id="214" dir="0" index="3" bw="1" slack="0"/>
<pin id="215" dir="0" index="4" bw="2" slack="1"/>
<pin id="216" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_2_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="2" slack="0"/>
<pin id="226" dir="0" index="3" bw="1" slack="0"/>
<pin id="227" dir="0" index="4" bw="2" slack="1"/>
<pin id="228" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_3_i_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="0" index="1" bw="32" slack="1"/>
<pin id="237" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_3_i/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_3_2_i_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="0" index="1" bw="32" slack="1"/>
<pin id="242" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_3_2_i/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_3_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="1"/>
<pin id="246" dir="0" index="1" bw="32" slack="1"/>
<pin id="247" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="248" class="1004" name="summation_2_2_i_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="3"/>
<pin id="251" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="summation_2_2_i/5 "/>
</bind>
</comp>

<comp id="254" class="1004" name="exitcond1_i3_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="2" slack="0"/>
<pin id="256" dir="0" index="1" bw="2" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i3/7 "/>
</bind>
</comp>

<comp id="260" class="1004" name="row_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="2" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_1/7 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_i4_cast_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="2" slack="0"/>
<pin id="268" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i4_cast/7 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_s_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="0"/>
<pin id="272" dir="0" index="1" bw="2" slack="0"/>
<pin id="273" dir="0" index="2" bw="1" slack="0"/>
<pin id="274" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="278" class="1004" name="p_shl1_cast_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="0"/>
<pin id="280" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/7 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_10_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="0"/>
<pin id="284" dir="0" index="1" bw="2" slack="0"/>
<pin id="285" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_10/7 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_11_cast_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="5" slack="0"/>
<pin id="290" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_11_cast/7 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_11_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="5" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/7 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_12_cast_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="0"/>
<pin id="301" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_12_cast/7 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_12_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="5" slack="1"/>
<pin id="306" dir="0" index="1" bw="3" slack="0"/>
<pin id="307" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/8 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_13_cast_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="5" slack="0"/>
<pin id="311" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_13_cast/8 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_4_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="1" slack="0"/>
<pin id="318" dir="0" index="3" bw="1" slack="0"/>
<pin id="319" dir="0" index="4" bw="2" slack="1"/>
<pin id="320" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/8 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_5_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="3" slack="0"/>
<pin id="329" dir="0" index="2" bw="1" slack="0"/>
<pin id="330" dir="0" index="3" bw="2" slack="0"/>
<pin id="331" dir="0" index="4" bw="2" slack="1"/>
<pin id="332" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_8_1_i_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="1"/>
<pin id="340" dir="0" index="1" bw="32" slack="1"/>
<pin id="341" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_8_1_i/9 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="1"/>
<pin id="345" dir="0" index="1" bw="32" slack="2"/>
<pin id="346" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/11 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_6_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="2"/>
<pin id="349" dir="0" index="1" bw="32" slack="0"/>
<pin id="350" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/11 "/>
</bind>
</comp>

<comp id="352" class="1004" name="summation_3_2_i_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="4"/>
<pin id="355" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="summation_3_2_i/11 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_i1_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="1"/>
<pin id="360" dir="0" index="1" bw="32" slack="3"/>
<pin id="361" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_i1/12 "/>
</bind>
</comp>

<comp id="364" class="1005" name="exitcond1_i_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="1"/>
<pin id="366" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1_i "/>
</bind>
</comp>

<comp id="368" class="1005" name="row_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="2" slack="0"/>
<pin id="370" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="373" class="1005" name="array_addr_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="4" slack="1"/>
<pin id="375" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="array_addr "/>
</bind>
</comp>

<comp id="378" class="1005" name="array_addr_1_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="4" slack="1"/>
<pin id="380" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="array_addr_1 "/>
</bind>
</comp>

<comp id="383" class="1005" name="tmp_1_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="1"/>
<pin id="385" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="388" class="1005" name="tmp_2_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="1"/>
<pin id="390" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="393" class="1005" name="tmp_3_i_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="1"/>
<pin id="395" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i "/>
</bind>
</comp>

<comp id="398" class="1005" name="tmp_3_2_i_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="1"/>
<pin id="400" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_2_i "/>
</bind>
</comp>

<comp id="403" class="1005" name="summation_2_2_i_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="1"/>
<pin id="405" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="summation_2_2_i "/>
</bind>
</comp>

<comp id="408" class="1005" name="exitcond1_i3_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="1"/>
<pin id="410" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1_i3 "/>
</bind>
</comp>

<comp id="412" class="1005" name="row_1_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="2" slack="0"/>
<pin id="414" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="row_1 "/>
</bind>
</comp>

<comp id="417" class="1005" name="tmp_10_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="5" slack="1"/>
<pin id="419" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="422" class="1005" name="array_addr_2_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="4" slack="1"/>
<pin id="424" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="array_addr_2 "/>
</bind>
</comp>

<comp id="427" class="1005" name="array_addr_3_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="4" slack="1"/>
<pin id="429" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="array_addr_3 "/>
</bind>
</comp>

<comp id="432" class="1005" name="array_addr_4_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="4" slack="1"/>
<pin id="434" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="array_addr_4 "/>
</bind>
</comp>

<comp id="437" class="1005" name="tmp_4_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="1"/>
<pin id="439" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="442" class="1005" name="tmp_5_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="1"/>
<pin id="444" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="447" class="1005" name="tmp_8_i_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="2"/>
<pin id="449" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_8_i "/>
</bind>
</comp>

<comp id="452" class="1005" name="tmp_8_1_i_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="2"/>
<pin id="454" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_8_1_i "/>
</bind>
</comp>

<comp id="457" class="1005" name="tmp_8_2_i_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="1"/>
<pin id="459" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_2_i "/>
</bind>
</comp>

<comp id="462" class="1005" name="summation_3_2_i_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="1"/>
<pin id="464" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="summation_3_2_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="18" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="0" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="18" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="70"><net_src comp="52" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="59" pin="3"/><net_sink comp="66" pin=3"/></net>

<net id="80"><net_src comp="0" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="18" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="75" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="90"><net_src comp="82" pin="3"/><net_sink comp="66" pin=3"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="18" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="98"><net_src comp="91" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="102"><net_src comp="10" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="99" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="110"><net_src comp="103" pin="4"/><net_sink comp="99" pin=0"/></net>

<net id="114"><net_src comp="4" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="111" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="122"><net_src comp="115" pin="4"/><net_sink comp="111" pin=0"/></net>

<net id="126"><net_src comp="10" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="123" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="134"><net_src comp="127" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="138"><net_src comp="4" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="146"><net_src comp="139" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="150"><net_src comp="66" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="66" pin="5"/><net_sink comp="151" pin=0"/></net>

<net id="159"><net_src comp="147" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="164"><net_src comp="103" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="12" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="103" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="14" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="175"><net_src comp="103" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="16" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="103" pin="4"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="10" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="187"><net_src comp="176" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="172" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="197"><net_src comp="188" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="203"><net_src comp="188" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="20" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="208"><net_src comp="199" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="217"><net_src comp="22" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="24" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="26" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="220"><net_src comp="24" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="221"><net_src comp="99" pin="1"/><net_sink comp="210" pin=4"/></net>

<net id="229"><net_src comp="22" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="28" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="231"><net_src comp="30" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="232"><net_src comp="28" pin="0"/><net_sink comp="222" pin=3"/></net>

<net id="233"><net_src comp="99" pin="1"/><net_sink comp="222" pin=4"/></net>

<net id="238"><net_src comp="147" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="243"><net_src comp="151" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="252"><net_src comp="244" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="111" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="127" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="12" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="127" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="14" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="127" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="16" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="127" pin="4"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="10" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="281"><net_src comp="270" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="278" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="266" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="282" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="297"><net_src comp="282" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="48" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="302"><net_src comp="293" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="308"><net_src comp="20" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="312"><net_src comp="304" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="321"><net_src comp="22" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="24" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="323"><net_src comp="4" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="324"><net_src comp="28" pin="0"/><net_sink comp="314" pin=3"/></net>

<net id="325"><net_src comp="123" pin="1"/><net_sink comp="314" pin=4"/></net>

<net id="333"><net_src comp="22" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="26" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="4" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="336"><net_src comp="30" pin="0"/><net_sink comp="326" pin=3"/></net>

<net id="337"><net_src comp="123" pin="1"/><net_sink comp="326" pin=4"/></net>

<net id="342"><net_src comp="151" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="351"><net_src comp="343" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="356"><net_src comp="347" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="135" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="135" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="111" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="367"><net_src comp="160" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="166" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="376"><net_src comp="52" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="381"><net_src comp="59" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="66" pin=3"/></net>

<net id="386"><net_src comp="210" pin="5"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="391"><net_src comp="222" pin="5"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="396"><net_src comp="234" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="401"><net_src comp="239" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="406"><net_src comp="248" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="411"><net_src comp="254" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="260" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="420"><net_src comp="282" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="425"><net_src comp="75" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="430"><net_src comp="82" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="66" pin=3"/></net>

<net id="435"><net_src comp="91" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="440"><net_src comp="314" pin="5"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="445"><net_src comp="326" pin="5"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="450"><net_src comp="155" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="455"><net_src comp="338" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="460"><net_src comp="155" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="465"><net_src comp="352" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="139" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: getConvolutionResult : array_r | {2 3 7 8 9 }
  - Chain level:
	State 1
	State 2
		exitcond1_i : 1
		row : 1
		StgValue_21 : 2
		tmp_i_cast : 1
		tmp_7 : 1
		p_shl_cast : 2
		tmp_8 : 3
		tmp_8_cast : 4
		array_addr : 5
		tmp_9 : 4
		tmp_9_cast : 5
		array_addr_1 : 6
		array_load : 6
		array_load_1 : 7
	State 3
	State 4
	State 5
		summation_2_2_i : 1
		empty_2 : 1
	State 6
	State 7
		exitcond1_i3 : 1
		row_1 : 1
		StgValue_52 : 2
		tmp_i4_cast : 1
		tmp_s : 1
		p_shl1_cast : 2
		tmp_10 : 3
		tmp_11_cast : 4
		array_addr_2 : 5
		tmp_11 : 4
		tmp_12_cast : 5
		array_addr_3 : 6
		array_load_2 : 6
		array_load_3 : 7
	State 8
		tmp_13_cast : 1
		array_addr_4 : 2
		array_load_4 : 3
	State 9
	State 10
	State 11
		tmp_6 : 1
		summation_3_2_i : 2
		empty_4 : 1
	State 12
		StgValue_86 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |       row_fu_166       |    0    |    0    |    10   |
|          |      tmp_9_fu_199      |    0    |    0    |    15   |
|          |      tmp_3_fu_244      |    0    |    0    |    32   |
|          | summation_2_2_i_fu_248 |    0    |    0    |    32   |
|          |      row_1_fu_260      |    0    |    0    |    10   |
|    add   |      tmp_11_fu_293     |    0    |    0    |    15   |
|          |      tmp_12_fu_304     |    0    |    0    |    15   |
|          |       tmp_fu_343       |    0    |    0    |    39   |
|          |      tmp_6_fu_347      |    0    |    0    |    32   |
|          | summation_3_2_i_fu_352 |    0    |    0    |    32   |
|          |      tmp_i1_fu_358     |    0    |    0    |    39   |
|----------|------------------------|---------|---------|---------|
|          |       grp_fu_155       |    3    |    0    |    20   |
|    mul   |     tmp_3_i_fu_234     |    3    |    0    |    20   |
|          |    tmp_3_2_i_fu_239    |    3    |    0    |    20   |
|          |    tmp_8_1_i_fu_338    |    3    |    0    |    20   |
|----------|------------------------|---------|---------|---------|
|          |      tmp_1_fu_210      |    0    |    0    |    15   |
|    mux   |      tmp_2_fu_222      |    0    |    0    |    15   |
|          |      tmp_4_fu_314      |    0    |    0    |    15   |
|          |      tmp_5_fu_326      |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|    sub   |      tmp_8_fu_188      |    0    |    0    |    13   |
|          |      tmp_10_fu_282     |    0    |    0    |    13   |
|----------|------------------------|---------|---------|---------|
|   icmp   |   exitcond1_i_fu_160   |    0    |    0    |    8    |
|          |   exitcond1_i3_fu_254  |    0    |    0    |    8    |
|----------|------------------------|---------|---------|---------|
|          |    tmp_i_cast_fu_172   |    0    |    0    |    0    |
|   zext   |    p_shl_cast_fu_184   |    0    |    0    |    0    |
|          |   tmp_i4_cast_fu_266   |    0    |    0    |    0    |
|          |   p_shl1_cast_fu_278   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|bitconcatenate|      tmp_7_fu_176      |    0    |    0    |    0    |
|          |      tmp_s_fu_270      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    tmp_8_cast_fu_194   |    0    |    0    |    0    |
|          |    tmp_9_cast_fu_205   |    0    |    0    |    0    |
|   sext   |   tmp_11_cast_fu_288   |    0    |    0    |    0    |
|          |   tmp_12_cast_fu_299   |    0    |    0    |    0    |
|          |   tmp_13_cast_fu_309   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    12   |    0    |   453   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|    array_addr_1_reg_378    |    4   |
|    array_addr_2_reg_422    |    4   |
|    array_addr_3_reg_427    |    4   |
|    array_addr_4_reg_432    |    4   |
|     array_addr_reg_373     |    4   |
|    exitcond1_i3_reg_408    |    1   |
|     exitcond1_i_reg_364    |    1   |
|horizontalResult_ass_reg_135|   32   |
|           reg_147          |   32   |
|           reg_151          |   32   |
|        row_1_reg_412       |    2   |
|       row_i1_reg_123       |    2   |
|        row_i_reg_99        |    2   |
|         row_reg_368        |    2   |
|   summation_2_2_i_reg_403  |   32   |
|   summation_3_2_i_reg_462  |   32   |
|       tmp_10_reg_417       |    5   |
|        tmp_1_reg_383       |   32   |
|        tmp_2_reg_388       |   32   |
|      tmp_3_2_i_reg_398     |   32   |
|       tmp_3_i_reg_393      |   32   |
|        tmp_4_reg_437       |   32   |
|        tmp_5_reg_442       |   32   |
|      tmp_8_1_i_reg_452     |   32   |
|      tmp_8_2_i_reg_457     |   32   |
|       tmp_8_i_reg_447      |   32   |
|verticalResult_assig_reg_111|   32   |
+----------------------------+--------+
|            Total           |   515  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
|       grp_access_fu_66       |  p0  |   6  |   4  |   24   ||    33   |
|       grp_access_fu_66       |  p3  |   4  |   4  |   16   ||    21   |
|         row_i_reg_99         |  p0  |   2  |   2  |    4   ||    9    |
| verticalResult_assig_reg_111 |  p0  |   2  |  32  |   64   ||    9    |
|        row_i1_reg_123        |  p0  |   2  |   2  |    4   ||    9    |
| horizontalResult_ass_reg_135 |  p0  |   2  |  32  |   64   ||    9    |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |   176  || 10.8885 ||    90   |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    -   |    0   |   453  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   90   |
|  Register |    -   |    -   |   515  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |   10   |   515  |   543  |
+-----------+--------+--------+--------+--------+
