
---------- Begin Simulation Statistics ----------
simSeconds                                   1.603000                       # Number of seconds simulated (Second)
simTicks                                 1603000058000                       # Number of ticks simulated (Tick)
finalTick                                1603000058000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    931.12                       # Real time elapsed on the host (Second)
hostTickRate                               1721591226                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    5498720                       # Number of bytes of host memory used (Byte)
board.cache_hierarchy.core_tiles0.cross_tile_router.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.core_tiles0.cross_tile_router.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle03.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle03.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle03.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle04.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle04.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle04.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle04.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle04.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle04.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles0.cross_tile_router.throttle04.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles0.intra_tile_router.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.core_tiles0.intra_tile_router.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles0.intra_tile_router.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles0.intra_tile_router.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles0.intra_tile_router.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles0.intra_tile_router.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles0.intra_tile_router.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles0.intra_tile_router.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles0.intra_tile_router.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles0.intra_tile_router.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles0.intra_tile_router.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles0.intra_tile_router.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles0.intra_tile_router.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles0.intra_tile_router.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles0.intra_tile_router.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles0.intra_tile_router.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles0.intra_tile_router.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles0.intra_tile_router.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles0.intra_tile_router.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles0.intra_tile_router.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles0.intra_tile_router.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles0.intra_tile_router.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles0.intra_tile_router.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles0.intra_tile_router.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles0.intra_tile_router.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles0.intra_tile_router.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles0.intra_tile_router.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles0.intra_tile_router.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles0.intra_tile_router.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles0.intra_tile_router.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles0.intra_tile_router.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles0.intra_tile_router.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles0.intra_tile_router.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles0.intra_tile_router.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles0.intra_tile_router.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles0.intra_tile_router.throttle03.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles0.intra_tile_router.throttle03.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles0.intra_tile_router.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles0.intra_tile_router.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles0.intra_tile_router.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles0.intra_tile_router.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles0.intra_tile_router.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles0.intra_tile_router.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles0.intra_tile_router.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles0.intra_tile_router.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles0.intra_tile_router.throttle03.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles0.l1d_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles0.l1d_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles0.l1d_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles0.l1d_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles0.l1d_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles0.l1d_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles0.l1d_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles0.l1d_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles0.l1d_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles0.l1d_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles0.l1d_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles0.l1d_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles0.l1d_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles0.l1d_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles0.l1d_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1d_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles0.l1d_cache.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.core_tiles0.l1d_cache.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.core_tiles0.l1d_cache.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.core_tiles0.l1d_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles0.l1d_cache.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles0.l1i_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles0.l1i_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles0.l1i_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles0.l1i_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles0.l1i_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles0.l1i_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles0.l1i_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles0.l1i_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles0.l1i_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles0.l1i_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles0.l1i_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles0.l1i_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles0.l1i_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles0.l1i_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles0.l1i_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles0.l1i_cache.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.core_tiles0.l1i_cache.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.core_tiles0.l1i_cache.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.core_tiles0.l1i_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles0.l1i_cache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.core_tiles0.l1i_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles0.l1i_cache.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles0.l2_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles0.l2_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles0.l2_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles0.l2_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles0.l2_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles0.l2_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles0.l2_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles0.l2_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles0.l2_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles0.l2_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles0.l2_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles0.l2_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles0.l2_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles0.l2_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles0.l2_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l2_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles0.l2_cache.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.core_tiles0.l2_cache.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.core_tiles0.l2_cache.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.core_tiles0.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles0.l3_router.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.core_tiles0.l3_router.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles0.l3_router.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles0.l3_router.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles0.l3_router.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles0.l3_router.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles0.l3_router.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles0.l3_router.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles0.l3_router.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles0.l3_router.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles0.l3_router.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles0.l3_router.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles0.l3_router.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles0.l3_router.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles0.l3_router.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles0.l3_router.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles0.l3_router.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles0.l3_router.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles0.l3_router.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles0.l3_router.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles0.l3_router.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles0.l3_router.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles0.l3_router.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles0.l3_router.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles0.l3_router.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles0.l3_router.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles0.l3_router.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles0.l3_router.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles0.l3_router.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles0.l3_router.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles0.l3_router.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles0.l3_router.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles0.l3_router.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles0.l3_router.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles0.l3_router.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles0.l3_slice.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles0.l3_slice.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles0.l3_slice.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles0.l3_slice.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles0.l3_slice.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles0.l3_slice.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles0.l3_slice.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles0.l3_slice.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles0.l3_slice.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles0.l3_slice.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles0.l3_slice.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles0.l3_slice.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles0.l3_slice.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles0.l3_slice.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles0.l3_slice.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles0.l3_slice.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles0.l3_slice.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.core_tiles0.l3_slice.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.core_tiles0.l3_slice.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.core_tiles0.l3_slice.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles1.cross_tile_router.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.core_tiles1.cross_tile_router.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle03.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle03.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle03.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle04.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle04.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle04.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle04.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle04.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle04.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles1.cross_tile_router.throttle04.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles1.intra_tile_router.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.core_tiles1.intra_tile_router.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles1.intra_tile_router.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles1.intra_tile_router.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles1.intra_tile_router.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles1.intra_tile_router.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles1.intra_tile_router.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles1.intra_tile_router.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles1.intra_tile_router.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles1.intra_tile_router.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles1.intra_tile_router.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles1.intra_tile_router.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles1.intra_tile_router.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles1.intra_tile_router.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles1.intra_tile_router.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles1.intra_tile_router.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles1.intra_tile_router.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles1.intra_tile_router.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles1.intra_tile_router.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles1.intra_tile_router.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles1.intra_tile_router.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles1.intra_tile_router.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles1.intra_tile_router.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles1.intra_tile_router.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles1.intra_tile_router.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles1.intra_tile_router.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles1.intra_tile_router.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles1.intra_tile_router.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles1.intra_tile_router.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles1.intra_tile_router.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles1.intra_tile_router.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles1.intra_tile_router.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles1.intra_tile_router.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles1.intra_tile_router.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles1.intra_tile_router.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles1.intra_tile_router.throttle03.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles1.intra_tile_router.throttle03.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles1.intra_tile_router.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles1.intra_tile_router.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles1.intra_tile_router.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles1.intra_tile_router.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles1.intra_tile_router.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles1.intra_tile_router.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles1.intra_tile_router.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles1.intra_tile_router.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles1.intra_tile_router.throttle03.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles1.l1d_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles1.l1d_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles1.l1d_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles1.l1d_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles1.l1d_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles1.l1d_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles1.l1d_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles1.l1d_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles1.l1d_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles1.l1d_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles1.l1d_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles1.l1d_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles1.l1d_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles1.l1d_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles1.l1d_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1d_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles1.l1d_cache.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.core_tiles1.l1d_cache.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.core_tiles1.l1d_cache.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.core_tiles1.l1d_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles1.l1d_cache.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles1.l1i_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles1.l1i_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles1.l1i_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles1.l1i_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles1.l1i_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles1.l1i_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles1.l1i_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles1.l1i_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles1.l1i_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles1.l1i_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles1.l1i_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles1.l1i_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles1.l1i_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles1.l1i_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles1.l1i_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles1.l1i_cache.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.core_tiles1.l1i_cache.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.core_tiles1.l1i_cache.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.core_tiles1.l1i_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles1.l1i_cache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.core_tiles1.l1i_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles1.l1i_cache.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles1.l2_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles1.l2_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles1.l2_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles1.l2_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles1.l2_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles1.l2_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles1.l2_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles1.l2_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles1.l2_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles1.l2_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles1.l2_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles1.l2_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles1.l2_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles1.l2_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles1.l2_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l2_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles1.l2_cache.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.core_tiles1.l2_cache.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.core_tiles1.l2_cache.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.core_tiles1.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles1.l3_router.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.core_tiles1.l3_router.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles1.l3_router.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles1.l3_router.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles1.l3_router.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles1.l3_router.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles1.l3_router.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles1.l3_router.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles1.l3_router.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles1.l3_router.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles1.l3_router.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles1.l3_router.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles1.l3_router.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles1.l3_router.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles1.l3_router.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles1.l3_router.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles1.l3_router.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles1.l3_router.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles1.l3_router.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles1.l3_router.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles1.l3_router.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles1.l3_router.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles1.l3_router.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles1.l3_router.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles1.l3_router.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles1.l3_router.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles1.l3_router.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles1.l3_router.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles1.l3_router.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles1.l3_router.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles1.l3_router.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles1.l3_router.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles1.l3_router.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles1.l3_router.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles1.l3_router.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles1.l3_slice.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles1.l3_slice.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles1.l3_slice.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles1.l3_slice.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles1.l3_slice.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles1.l3_slice.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles1.l3_slice.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles1.l3_slice.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles1.l3_slice.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles1.l3_slice.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles1.l3_slice.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles1.l3_slice.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles1.l3_slice.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles1.l3_slice.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles1.l3_slice.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles1.l3_slice.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles1.l3_slice.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.core_tiles1.l3_slice.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.core_tiles1.l3_slice.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.core_tiles1.l3_slice.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles2.cross_tile_router.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.core_tiles2.cross_tile_router.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle03.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle03.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle03.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle04.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle04.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle04.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle04.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle04.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle04.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles2.cross_tile_router.throttle04.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles2.intra_tile_router.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.core_tiles2.intra_tile_router.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles2.intra_tile_router.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles2.intra_tile_router.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles2.intra_tile_router.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles2.intra_tile_router.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles2.intra_tile_router.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles2.intra_tile_router.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles2.intra_tile_router.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles2.intra_tile_router.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles2.intra_tile_router.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles2.intra_tile_router.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles2.intra_tile_router.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles2.intra_tile_router.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles2.intra_tile_router.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles2.intra_tile_router.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles2.intra_tile_router.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles2.intra_tile_router.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles2.intra_tile_router.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles2.intra_tile_router.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles2.intra_tile_router.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles2.intra_tile_router.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles2.intra_tile_router.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles2.intra_tile_router.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles2.intra_tile_router.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles2.intra_tile_router.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles2.intra_tile_router.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles2.intra_tile_router.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles2.intra_tile_router.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles2.intra_tile_router.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles2.intra_tile_router.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles2.intra_tile_router.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles2.intra_tile_router.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles2.intra_tile_router.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles2.intra_tile_router.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles2.intra_tile_router.throttle03.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles2.intra_tile_router.throttle03.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles2.intra_tile_router.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles2.intra_tile_router.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles2.intra_tile_router.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles2.intra_tile_router.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles2.intra_tile_router.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles2.intra_tile_router.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles2.intra_tile_router.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles2.intra_tile_router.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles2.intra_tile_router.throttle03.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles2.l1d_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles2.l1d_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles2.l1d_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles2.l1d_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles2.l1d_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles2.l1d_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles2.l1d_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles2.l1d_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles2.l1d_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles2.l1d_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles2.l1d_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles2.l1d_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles2.l1d_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles2.l1d_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles2.l1d_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1d_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles2.l1d_cache.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.core_tiles2.l1d_cache.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.core_tiles2.l1d_cache.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.core_tiles2.l1d_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles2.l1d_cache.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles2.l1i_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles2.l1i_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles2.l1i_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles2.l1i_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles2.l1i_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles2.l1i_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles2.l1i_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles2.l1i_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles2.l1i_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles2.l1i_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles2.l1i_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles2.l1i_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles2.l1i_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles2.l1i_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles2.l1i_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles2.l1i_cache.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.core_tiles2.l1i_cache.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.core_tiles2.l1i_cache.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.core_tiles2.l1i_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles2.l1i_cache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.core_tiles2.l1i_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles2.l1i_cache.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles2.l2_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles2.l2_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles2.l2_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles2.l2_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles2.l2_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles2.l2_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles2.l2_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles2.l2_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles2.l2_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles2.l2_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles2.l2_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles2.l2_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles2.l2_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles2.l2_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles2.l2_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l2_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles2.l2_cache.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.core_tiles2.l2_cache.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.core_tiles2.l2_cache.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.core_tiles2.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles2.l3_router.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.core_tiles2.l3_router.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles2.l3_router.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles2.l3_router.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles2.l3_router.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles2.l3_router.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles2.l3_router.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles2.l3_router.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles2.l3_router.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles2.l3_router.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles2.l3_router.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles2.l3_router.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles2.l3_router.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles2.l3_router.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles2.l3_router.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles2.l3_router.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles2.l3_router.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles2.l3_router.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles2.l3_router.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles2.l3_router.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles2.l3_router.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles2.l3_router.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles2.l3_router.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles2.l3_router.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles2.l3_router.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles2.l3_router.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles2.l3_router.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles2.l3_router.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles2.l3_router.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles2.l3_router.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles2.l3_router.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles2.l3_router.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles2.l3_router.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles2.l3_router.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles2.l3_router.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles2.l3_slice.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles2.l3_slice.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles2.l3_slice.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles2.l3_slice.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles2.l3_slice.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles2.l3_slice.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles2.l3_slice.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles2.l3_slice.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles2.l3_slice.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles2.l3_slice.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles2.l3_slice.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles2.l3_slice.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles2.l3_slice.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles2.l3_slice.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles2.l3_slice.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles2.l3_slice.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles2.l3_slice.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.core_tiles2.l3_slice.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.core_tiles2.l3_slice.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.core_tiles2.l3_slice.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles3.cross_tile_router.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.core_tiles3.cross_tile_router.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle03.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle03.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle03.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle04.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle04.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle04.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle04.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle04.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle04.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles3.cross_tile_router.throttle04.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles3.intra_tile_router.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.core_tiles3.intra_tile_router.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles3.intra_tile_router.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles3.intra_tile_router.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles3.intra_tile_router.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles3.intra_tile_router.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles3.intra_tile_router.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles3.intra_tile_router.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles3.intra_tile_router.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles3.intra_tile_router.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles3.intra_tile_router.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles3.intra_tile_router.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles3.intra_tile_router.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles3.intra_tile_router.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles3.intra_tile_router.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles3.intra_tile_router.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles3.intra_tile_router.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles3.intra_tile_router.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles3.intra_tile_router.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles3.intra_tile_router.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles3.intra_tile_router.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles3.intra_tile_router.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles3.intra_tile_router.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles3.intra_tile_router.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles3.intra_tile_router.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles3.intra_tile_router.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles3.intra_tile_router.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles3.intra_tile_router.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles3.intra_tile_router.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles3.intra_tile_router.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles3.intra_tile_router.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles3.intra_tile_router.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles3.intra_tile_router.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles3.intra_tile_router.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles3.intra_tile_router.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles3.intra_tile_router.throttle03.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles3.intra_tile_router.throttle03.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles3.intra_tile_router.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles3.intra_tile_router.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles3.intra_tile_router.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles3.intra_tile_router.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles3.intra_tile_router.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles3.intra_tile_router.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles3.intra_tile_router.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles3.intra_tile_router.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles3.intra_tile_router.throttle03.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles3.l1d_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles3.l1d_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles3.l1d_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles3.l1d_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles3.l1d_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles3.l1d_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles3.l1d_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles3.l1d_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles3.l1d_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles3.l1d_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles3.l1d_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles3.l1d_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles3.l1d_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles3.l1d_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles3.l1d_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1d_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles3.l1d_cache.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.core_tiles3.l1d_cache.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.core_tiles3.l1d_cache.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.core_tiles3.l1d_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles3.l1d_cache.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles3.l1i_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles3.l1i_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles3.l1i_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles3.l1i_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles3.l1i_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles3.l1i_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles3.l1i_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles3.l1i_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles3.l1i_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles3.l1i_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles3.l1i_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles3.l1i_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles3.l1i_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles3.l1i_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles3.l1i_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles3.l1i_cache.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.core_tiles3.l1i_cache.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.core_tiles3.l1i_cache.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.core_tiles3.l1i_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles3.l1i_cache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.core_tiles3.l1i_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles3.l1i_cache.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles3.l2_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles3.l2_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles3.l2_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles3.l2_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles3.l2_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles3.l2_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles3.l2_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles3.l2_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles3.l2_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles3.l2_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles3.l2_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles3.l2_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles3.l2_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles3.l2_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles3.l2_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l2_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles3.l2_cache.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.core_tiles3.l2_cache.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.core_tiles3.l2_cache.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.core_tiles3.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles3.l3_router.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.core_tiles3.l3_router.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles3.l3_router.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles3.l3_router.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles3.l3_router.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles3.l3_router.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles3.l3_router.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles3.l3_router.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles3.l3_router.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles3.l3_router.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles3.l3_router.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles3.l3_router.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles3.l3_router.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles3.l3_router.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles3.l3_router.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles3.l3_router.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles3.l3_router.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles3.l3_router.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles3.l3_router.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles3.l3_router.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles3.l3_router.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles3.l3_router.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles3.l3_router.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles3.l3_router.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles3.l3_router.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles3.l3_router.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles3.l3_router.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles3.l3_router.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles3.l3_router.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles3.l3_router.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles3.l3_router.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles3.l3_router.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles3.l3_router.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles3.l3_router.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles3.l3_router.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles3.l3_slice.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles3.l3_slice.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles3.l3_slice.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles3.l3_slice.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles3.l3_slice.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles3.l3_slice.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles3.l3_slice.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles3.l3_slice.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles3.l3_slice.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles3.l3_slice.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles3.l3_slice.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles3.l3_slice.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles3.l3_slice.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles3.l3_slice.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles3.l3_slice.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles3.l3_slice.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles3.l3_slice.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.core_tiles3.l3_slice.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.core_tiles3.l3_slice.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.core_tiles3.l3_slice.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles4.cross_tile_router.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.core_tiles4.cross_tile_router.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle03.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle03.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle03.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle04.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle04.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle04.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle04.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle04.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle04.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles4.cross_tile_router.throttle04.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles4.intra_tile_router.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.core_tiles4.intra_tile_router.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles4.intra_tile_router.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles4.intra_tile_router.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles4.intra_tile_router.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles4.intra_tile_router.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles4.intra_tile_router.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles4.intra_tile_router.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles4.intra_tile_router.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles4.intra_tile_router.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles4.intra_tile_router.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles4.intra_tile_router.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles4.intra_tile_router.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles4.intra_tile_router.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles4.intra_tile_router.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles4.intra_tile_router.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles4.intra_tile_router.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles4.intra_tile_router.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles4.intra_tile_router.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles4.intra_tile_router.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles4.intra_tile_router.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles4.intra_tile_router.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles4.intra_tile_router.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles4.intra_tile_router.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles4.intra_tile_router.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles4.intra_tile_router.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles4.intra_tile_router.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles4.intra_tile_router.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles4.intra_tile_router.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles4.intra_tile_router.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles4.intra_tile_router.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles4.intra_tile_router.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles4.intra_tile_router.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles4.intra_tile_router.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles4.intra_tile_router.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles4.intra_tile_router.throttle03.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles4.intra_tile_router.throttle03.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles4.intra_tile_router.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles4.intra_tile_router.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles4.intra_tile_router.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles4.intra_tile_router.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles4.intra_tile_router.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles4.intra_tile_router.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles4.intra_tile_router.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles4.intra_tile_router.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles4.intra_tile_router.throttle03.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles4.l1d_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles4.l1d_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles4.l1d_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles4.l1d_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles4.l1d_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles4.l1d_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles4.l1d_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles4.l1d_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles4.l1d_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles4.l1d_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles4.l1d_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles4.l1d_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles4.l1d_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles4.l1d_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles4.l1d_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1d_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles4.l1d_cache.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.core_tiles4.l1d_cache.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.core_tiles4.l1d_cache.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.core_tiles4.l1d_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles4.l1d_cache.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles4.l1i_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles4.l1i_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles4.l1i_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles4.l1i_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles4.l1i_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles4.l1i_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles4.l1i_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles4.l1i_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles4.l1i_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles4.l1i_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles4.l1i_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles4.l1i_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles4.l1i_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles4.l1i_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles4.l1i_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles4.l1i_cache.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.core_tiles4.l1i_cache.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.core_tiles4.l1i_cache.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.core_tiles4.l1i_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles4.l1i_cache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.core_tiles4.l1i_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles4.l1i_cache.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles4.l2_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles4.l2_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles4.l2_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles4.l2_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles4.l2_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles4.l2_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles4.l2_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles4.l2_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles4.l2_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles4.l2_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles4.l2_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles4.l2_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles4.l2_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles4.l2_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles4.l2_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l2_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles4.l2_cache.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.core_tiles4.l2_cache.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.core_tiles4.l2_cache.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.core_tiles4.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles4.l3_router.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.core_tiles4.l3_router.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles4.l3_router.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles4.l3_router.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles4.l3_router.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles4.l3_router.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles4.l3_router.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles4.l3_router.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles4.l3_router.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles4.l3_router.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles4.l3_router.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles4.l3_router.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles4.l3_router.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles4.l3_router.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles4.l3_router.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles4.l3_router.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles4.l3_router.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles4.l3_router.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles4.l3_router.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles4.l3_router.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles4.l3_router.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles4.l3_router.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles4.l3_router.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles4.l3_router.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles4.l3_router.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles4.l3_router.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles4.l3_router.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles4.l3_router.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles4.l3_router.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles4.l3_router.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles4.l3_router.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles4.l3_router.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles4.l3_router.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles4.l3_router.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles4.l3_router.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles4.l3_slice.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles4.l3_slice.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles4.l3_slice.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles4.l3_slice.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles4.l3_slice.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles4.l3_slice.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles4.l3_slice.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles4.l3_slice.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles4.l3_slice.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles4.l3_slice.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles4.l3_slice.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles4.l3_slice.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles4.l3_slice.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles4.l3_slice.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles4.l3_slice.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles4.l3_slice.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles4.l3_slice.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.core_tiles4.l3_slice.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.core_tiles4.l3_slice.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.core_tiles4.l3_slice.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles5.cross_tile_router.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.core_tiles5.cross_tile_router.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle03.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle03.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle03.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle04.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle04.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle04.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle04.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle04.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle04.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles5.cross_tile_router.throttle04.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles5.intra_tile_router.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.core_tiles5.intra_tile_router.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles5.intra_tile_router.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles5.intra_tile_router.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles5.intra_tile_router.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles5.intra_tile_router.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles5.intra_tile_router.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles5.intra_tile_router.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles5.intra_tile_router.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles5.intra_tile_router.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles5.intra_tile_router.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles5.intra_tile_router.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles5.intra_tile_router.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles5.intra_tile_router.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles5.intra_tile_router.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles5.intra_tile_router.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles5.intra_tile_router.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles5.intra_tile_router.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles5.intra_tile_router.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles5.intra_tile_router.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles5.intra_tile_router.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles5.intra_tile_router.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles5.intra_tile_router.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles5.intra_tile_router.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles5.intra_tile_router.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles5.intra_tile_router.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles5.intra_tile_router.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles5.intra_tile_router.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles5.intra_tile_router.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles5.intra_tile_router.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles5.intra_tile_router.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles5.intra_tile_router.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles5.intra_tile_router.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles5.intra_tile_router.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles5.intra_tile_router.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles5.intra_tile_router.throttle03.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles5.intra_tile_router.throttle03.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles5.intra_tile_router.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles5.intra_tile_router.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles5.intra_tile_router.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles5.intra_tile_router.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles5.intra_tile_router.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles5.intra_tile_router.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles5.intra_tile_router.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles5.intra_tile_router.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles5.intra_tile_router.throttle03.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles5.l1d_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles5.l1d_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles5.l1d_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles5.l1d_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles5.l1d_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles5.l1d_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles5.l1d_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles5.l1d_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles5.l1d_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles5.l1d_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles5.l1d_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles5.l1d_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles5.l1d_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles5.l1d_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles5.l1d_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1d_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles5.l1d_cache.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.core_tiles5.l1d_cache.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.core_tiles5.l1d_cache.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.core_tiles5.l1d_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles5.l1d_cache.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles5.l1i_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles5.l1i_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles5.l1i_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles5.l1i_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles5.l1i_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles5.l1i_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles5.l1i_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles5.l1i_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles5.l1i_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles5.l1i_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles5.l1i_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles5.l1i_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles5.l1i_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles5.l1i_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles5.l1i_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles5.l1i_cache.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.core_tiles5.l1i_cache.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.core_tiles5.l1i_cache.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.core_tiles5.l1i_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles5.l1i_cache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.core_tiles5.l1i_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles5.l1i_cache.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles5.l2_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles5.l2_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles5.l2_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles5.l2_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles5.l2_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles5.l2_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles5.l2_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles5.l2_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles5.l2_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles5.l2_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles5.l2_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles5.l2_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles5.l2_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles5.l2_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles5.l2_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l2_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles5.l2_cache.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.core_tiles5.l2_cache.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.core_tiles5.l2_cache.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.core_tiles5.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles5.l3_router.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.core_tiles5.l3_router.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles5.l3_router.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles5.l3_router.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles5.l3_router.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles5.l3_router.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles5.l3_router.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles5.l3_router.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles5.l3_router.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles5.l3_router.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles5.l3_router.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles5.l3_router.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles5.l3_router.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles5.l3_router.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles5.l3_router.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles5.l3_router.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles5.l3_router.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles5.l3_router.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles5.l3_router.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles5.l3_router.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles5.l3_router.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles5.l3_router.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles5.l3_router.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles5.l3_router.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles5.l3_router.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles5.l3_router.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles5.l3_router.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles5.l3_router.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles5.l3_router.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles5.l3_router.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles5.l3_router.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles5.l3_router.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles5.l3_router.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles5.l3_router.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles5.l3_router.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles5.l3_slice.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles5.l3_slice.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles5.l3_slice.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles5.l3_slice.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles5.l3_slice.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles5.l3_slice.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles5.l3_slice.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles5.l3_slice.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles5.l3_slice.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles5.l3_slice.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles5.l3_slice.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles5.l3_slice.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles5.l3_slice.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles5.l3_slice.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles5.l3_slice.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles5.l3_slice.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles5.l3_slice.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.core_tiles5.l3_slice.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.core_tiles5.l3_slice.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.core_tiles5.l3_slice.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles6.cross_tile_router.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.core_tiles6.cross_tile_router.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle03.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle03.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle03.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle04.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle04.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle04.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle04.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle04.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle04.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles6.cross_tile_router.throttle04.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles6.intra_tile_router.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.core_tiles6.intra_tile_router.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles6.intra_tile_router.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles6.intra_tile_router.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles6.intra_tile_router.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles6.intra_tile_router.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles6.intra_tile_router.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles6.intra_tile_router.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles6.intra_tile_router.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles6.intra_tile_router.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles6.intra_tile_router.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles6.intra_tile_router.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles6.intra_tile_router.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles6.intra_tile_router.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles6.intra_tile_router.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles6.intra_tile_router.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles6.intra_tile_router.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles6.intra_tile_router.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles6.intra_tile_router.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles6.intra_tile_router.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles6.intra_tile_router.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles6.intra_tile_router.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles6.intra_tile_router.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles6.intra_tile_router.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles6.intra_tile_router.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles6.intra_tile_router.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles6.intra_tile_router.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles6.intra_tile_router.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles6.intra_tile_router.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles6.intra_tile_router.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles6.intra_tile_router.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles6.intra_tile_router.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles6.intra_tile_router.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles6.intra_tile_router.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles6.intra_tile_router.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles6.intra_tile_router.throttle03.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles6.intra_tile_router.throttle03.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles6.intra_tile_router.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles6.intra_tile_router.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles6.intra_tile_router.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles6.intra_tile_router.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles6.intra_tile_router.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles6.intra_tile_router.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles6.intra_tile_router.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles6.intra_tile_router.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles6.intra_tile_router.throttle03.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles6.l1d_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles6.l1d_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles6.l1d_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles6.l1d_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles6.l1d_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles6.l1d_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles6.l1d_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles6.l1d_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles6.l1d_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles6.l1d_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles6.l1d_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles6.l1d_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles6.l1d_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles6.l1d_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles6.l1d_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1d_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles6.l1d_cache.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.core_tiles6.l1d_cache.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.core_tiles6.l1d_cache.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.core_tiles6.l1d_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles6.l1d_cache.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles6.l1i_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles6.l1i_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles6.l1i_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles6.l1i_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles6.l1i_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles6.l1i_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles6.l1i_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles6.l1i_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles6.l1i_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles6.l1i_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles6.l1i_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles6.l1i_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles6.l1i_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles6.l1i_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles6.l1i_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles6.l1i_cache.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.core_tiles6.l1i_cache.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.core_tiles6.l1i_cache.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.core_tiles6.l1i_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles6.l1i_cache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.core_tiles6.l1i_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles6.l1i_cache.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles6.l2_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles6.l2_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles6.l2_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles6.l2_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles6.l2_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles6.l2_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles6.l2_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles6.l2_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles6.l2_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles6.l2_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles6.l2_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles6.l2_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles6.l2_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles6.l2_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles6.l2_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l2_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles6.l2_cache.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.core_tiles6.l2_cache.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.core_tiles6.l2_cache.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.core_tiles6.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles6.l3_router.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.core_tiles6.l3_router.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles6.l3_router.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles6.l3_router.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles6.l3_router.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles6.l3_router.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles6.l3_router.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles6.l3_router.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles6.l3_router.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles6.l3_router.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles6.l3_router.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles6.l3_router.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles6.l3_router.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles6.l3_router.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles6.l3_router.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles6.l3_router.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles6.l3_router.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles6.l3_router.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles6.l3_router.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles6.l3_router.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles6.l3_router.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles6.l3_router.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles6.l3_router.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles6.l3_router.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles6.l3_router.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles6.l3_router.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles6.l3_router.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles6.l3_router.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles6.l3_router.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles6.l3_router.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles6.l3_router.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles6.l3_router.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles6.l3_router.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles6.l3_router.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles6.l3_router.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles6.l3_slice.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles6.l3_slice.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles6.l3_slice.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles6.l3_slice.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles6.l3_slice.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles6.l3_slice.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles6.l3_slice.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles6.l3_slice.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles6.l3_slice.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles6.l3_slice.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles6.l3_slice.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles6.l3_slice.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles6.l3_slice.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles6.l3_slice.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles6.l3_slice.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles6.l3_slice.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles6.l3_slice.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.core_tiles6.l3_slice.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.core_tiles6.l3_slice.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.core_tiles6.l3_slice.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles7.cross_tile_router.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.core_tiles7.cross_tile_router.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle03.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle03.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle03.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle04.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle04.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle04.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle04.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle04.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle04.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle04.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle04.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle04.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles7.cross_tile_router.throttle04.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles7.intra_tile_router.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.core_tiles7.intra_tile_router.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles7.intra_tile_router.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles7.intra_tile_router.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles7.intra_tile_router.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles7.intra_tile_router.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles7.intra_tile_router.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles7.intra_tile_router.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles7.intra_tile_router.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles7.intra_tile_router.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles7.intra_tile_router.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles7.intra_tile_router.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles7.intra_tile_router.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles7.intra_tile_router.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles7.intra_tile_router.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles7.intra_tile_router.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles7.intra_tile_router.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles7.intra_tile_router.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles7.intra_tile_router.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles7.intra_tile_router.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles7.intra_tile_router.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles7.intra_tile_router.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles7.intra_tile_router.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles7.intra_tile_router.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles7.intra_tile_router.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles7.intra_tile_router.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles7.intra_tile_router.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles7.intra_tile_router.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles7.intra_tile_router.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles7.intra_tile_router.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles7.intra_tile_router.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles7.intra_tile_router.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles7.intra_tile_router.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles7.intra_tile_router.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles7.intra_tile_router.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles7.intra_tile_router.throttle03.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles7.intra_tile_router.throttle03.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles7.intra_tile_router.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles7.intra_tile_router.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles7.intra_tile_router.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles7.intra_tile_router.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles7.intra_tile_router.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles7.intra_tile_router.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles7.intra_tile_router.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles7.intra_tile_router.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles7.intra_tile_router.throttle03.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles7.l1d_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles7.l1d_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles7.l1d_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles7.l1d_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles7.l1d_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles7.l1d_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles7.l1d_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles7.l1d_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles7.l1d_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles7.l1d_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles7.l1d_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles7.l1d_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles7.l1d_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles7.l1d_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles7.l1d_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1d_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles7.l1d_cache.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.core_tiles7.l1d_cache.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.core_tiles7.l1d_cache.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.core_tiles7.l1d_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles7.l1d_cache.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles7.l1i_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles7.l1i_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles7.l1i_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles7.l1i_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles7.l1i_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles7.l1i_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles7.l1i_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles7.l1i_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles7.l1i_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles7.l1i_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles7.l1i_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles7.l1i_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles7.l1i_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles7.l1i_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles7.l1i_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles7.l1i_cache.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.core_tiles7.l1i_cache.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.core_tiles7.l1i_cache.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.core_tiles7.l1i_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles7.l1i_cache.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.core_tiles7.l1i_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles7.l1i_cache.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles7.l2_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles7.l2_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles7.l2_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles7.l2_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles7.l2_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles7.l2_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles7.l2_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles7.l2_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles7.l2_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles7.l2_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles7.l2_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles7.l2_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles7.l2_cache.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles7.l2_cache.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles7.l2_cache.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l2_cache.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles7.l2_cache.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.core_tiles7.l2_cache.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.core_tiles7.l2_cache.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.core_tiles7.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles7.l3_router.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.core_tiles7.l3_router.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.core_tiles7.l3_router.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles7.l3_router.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles7.l3_router.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles7.l3_router.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles7.l3_router.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles7.l3_router.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles7.l3_router.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles7.l3_router.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles7.l3_router.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles7.l3_router.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles7.l3_router.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles7.l3_router.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles7.l3_router.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles7.l3_router.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles7.l3_router.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles7.l3_router.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles7.l3_router.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles7.l3_router.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles7.l3_router.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles7.l3_router.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles7.l3_router.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles7.l3_router.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles7.l3_router.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.core_tiles7.l3_router.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.core_tiles7.l3_router.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.core_tiles7.l3_router.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles7.l3_router.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.core_tiles7.l3_router.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.core_tiles7.l3_router.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.core_tiles7.l3_router.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.core_tiles7.l3_router.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.core_tiles7.l3_router.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles7.l3_router.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.core_tiles7.l3_slice.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles7.l3_slice.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles7.l3_slice.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles7.l3_slice.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles7.l3_slice.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles7.l3_slice.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles7.l3_slice.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles7.l3_slice.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles7.l3_slice.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles7.l3_slice.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles7.l3_slice.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles7.l3_slice.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles7.l3_slice.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.core_tiles7.l3_slice.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.core_tiles7.l3_slice.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.core_tiles7.l3_slice.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.core_tiles7.l3_slice.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.core_tiles7.l3_slice.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.core_tiles7.l3_slice.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.core_tiles7.l3_slice.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dma_tiles.cross_tile_router.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.dma_tiles.cross_tile_router.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dma_tiles.cross_tile_router.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.dma_tiles.cross_tile_router.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.dma_tiles.cross_tile_router.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.dma_tiles.cross_tile_router.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.dma_tiles.cross_tile_router.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.dma_tiles.cross_tile_router.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.dma_tiles.cross_tile_router.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.dma_tiles.cross_tile_router.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.dma_tiles.cross_tile_router.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.dma_tiles.cross_tile_router.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.dma_tiles.cross_tile_router.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.dma_tiles.cross_tile_router.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.dma_tiles.cross_tile_router.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.dma_tiles.cross_tile_router.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.dma_tiles.cross_tile_router.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.dma_tiles.cross_tile_router.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.dma_tiles.cross_tile_router.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.dma_tiles.cross_tile_router.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.dma_tiles.cross_tile_router.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.dma_tiles.cross_tile_router.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.dma_tiles.cross_tile_router.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.dma_tiles.cross_tile_router.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.dma_tiles.dma_controller.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.dma_tiles.dma_controller.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.dma_tiles.dma_controller.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.dma_tiles.dma_controller.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.dma_tiles.dma_controller.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.dma_tiles.dma_controller.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.dma_tiles.dma_controller.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.dma_tiles.dma_controller.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.dma_tiles.dma_controller.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.dma_tiles.dma_controller.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.dma_tiles.dma_controller.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.dma_tiles.dma_controller.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.dma_tiles.dma_controller.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.dma_tiles.dma_controller.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.dma_tiles.dma_controller.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.dma_tiles.dma_controller.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.dma_tiles.dma_controller.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.dma_tiles.dma_controller.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.dma_tiles.dma_controller.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.dma_tiles.dma_controller.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dma_tiles.dma_controller.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dma_tiles.dma_router.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.dma_tiles.dma_router.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dma_tiles.dma_router.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.dma_tiles.dma_router.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.dma_tiles.dma_router.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.dma_tiles.dma_router.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.dma_tiles.dma_router.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.dma_tiles.dma_router.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.dma_tiles.dma_router.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.dma_tiles.dma_router.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.dma_tiles.dma_router.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.dma_tiles.dma_router.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.dma_tiles.dma_router.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.dma_tiles.dma_router.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.dma_tiles.dma_router.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.dma_tiles.dma_router.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.dma_tiles.dma_router.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.dma_tiles.dma_router.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.dma_tiles.dma_router.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.dma_tiles.dma_router.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.dma_tiles.dma_router.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.dma_tiles.dma_router.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.dma_tiles.dma_router.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.dma_tiles.dma_router.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches0.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches1.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches2.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches3.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches4.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches5.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches6.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.llc_prefetch_agent_dummy_caches7.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llc_prefetch_agent_sequencers0.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llc_prefetch_agent_sequencers1.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llc_prefetch_agent_sequencers2.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llc_prefetch_agent_sequencers3.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llc_prefetch_agent_sequencers4.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llc_prefetch_agent_sequencers5.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llc_prefetch_agent_sequencers6.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llc_prefetch_agent_sequencers7.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llc_prefetch_agents0.llc_prefetch_agent.prefetch_request_count            0                       # Number of prefetch requests received by the prefetcher (Count)
board.cache_hierarchy.llc_prefetch_agents0.llc_prefetch_agent.prefetch_request_dropped_due_to_cache_line_presence            0                       # Number of prefetch requests dropped due to the cache line already being present in the cache (Count)
board.cache_hierarchy.llc_prefetch_agents0.llc_prefetch_agent.prefetch_request_sent            0                       # Number of prefetch requests sent to the memory system (Count)
board.cache_hierarchy.llc_prefetch_agents0.llc_prefetch_agent.prefetch_request_not_sent            0                       # Number of prefetch requests not sent to the memory system due to our errors. Should be 0. (Count)
board.cache_hierarchy.llc_prefetch_agents0.llc_prefetch_agent.prefetch_request_queue_length::samples            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents0.llc_prefetch_agent.prefetch_request_queue_length::mean          nan                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents0.llc_prefetch_agent.prefetch_request_queue_length::gmean          nan                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents0.llc_prefetch_agent.prefetch_request_queue_length::stdev          nan                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents0.llc_prefetch_agent.prefetch_request_queue_length::0            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents0.llc_prefetch_agent.prefetch_request_queue_length::1            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents0.llc_prefetch_agent.prefetch_request_queue_length::2            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents0.llc_prefetch_agent.prefetch_request_queue_length::3            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents0.llc_prefetch_agent.prefetch_request_queue_length::4            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents0.llc_prefetch_agent.prefetch_request_queue_length::5            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents0.llc_prefetch_agent.prefetch_request_queue_length::6            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents0.llc_prefetch_agent.prefetch_request_queue_length::7            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents0.llc_prefetch_agent.prefetch_request_queue_length::8            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents0.llc_prefetch_agent.prefetch_request_queue_length::9            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents0.llc_prefetch_agent.prefetch_request_queue_length::10            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents0.llc_prefetch_agent.prefetch_request_queue_length::11            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents0.llc_prefetch_agent.prefetch_request_queue_length::12            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents0.llc_prefetch_agent.prefetch_request_queue_length::13            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents0.llc_prefetch_agent.prefetch_request_queue_length::14            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents0.llc_prefetch_agent.prefetch_request_queue_length::15            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents0.llc_prefetch_agent.prefetch_request_queue_length::total            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents0.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llc_prefetch_agents1.llc_prefetch_agent.prefetch_request_count            0                       # Number of prefetch requests received by the prefetcher (Count)
board.cache_hierarchy.llc_prefetch_agents1.llc_prefetch_agent.prefetch_request_dropped_due_to_cache_line_presence            0                       # Number of prefetch requests dropped due to the cache line already being present in the cache (Count)
board.cache_hierarchy.llc_prefetch_agents1.llc_prefetch_agent.prefetch_request_sent            0                       # Number of prefetch requests sent to the memory system (Count)
board.cache_hierarchy.llc_prefetch_agents1.llc_prefetch_agent.prefetch_request_not_sent            0                       # Number of prefetch requests not sent to the memory system due to our errors. Should be 0. (Count)
board.cache_hierarchy.llc_prefetch_agents1.llc_prefetch_agent.prefetch_request_queue_length::samples            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents1.llc_prefetch_agent.prefetch_request_queue_length::mean          nan                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents1.llc_prefetch_agent.prefetch_request_queue_length::gmean          nan                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents1.llc_prefetch_agent.prefetch_request_queue_length::stdev          nan                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents1.llc_prefetch_agent.prefetch_request_queue_length::0            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents1.llc_prefetch_agent.prefetch_request_queue_length::1            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents1.llc_prefetch_agent.prefetch_request_queue_length::2            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents1.llc_prefetch_agent.prefetch_request_queue_length::3            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents1.llc_prefetch_agent.prefetch_request_queue_length::4            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents1.llc_prefetch_agent.prefetch_request_queue_length::5            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents1.llc_prefetch_agent.prefetch_request_queue_length::6            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents1.llc_prefetch_agent.prefetch_request_queue_length::7            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents1.llc_prefetch_agent.prefetch_request_queue_length::8            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents1.llc_prefetch_agent.prefetch_request_queue_length::9            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents1.llc_prefetch_agent.prefetch_request_queue_length::10            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents1.llc_prefetch_agent.prefetch_request_queue_length::11            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents1.llc_prefetch_agent.prefetch_request_queue_length::12            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents1.llc_prefetch_agent.prefetch_request_queue_length::13            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents1.llc_prefetch_agent.prefetch_request_queue_length::14            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents1.llc_prefetch_agent.prefetch_request_queue_length::15            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents1.llc_prefetch_agent.prefetch_request_queue_length::total            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents1.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llc_prefetch_agents2.llc_prefetch_agent.prefetch_request_count            0                       # Number of prefetch requests received by the prefetcher (Count)
board.cache_hierarchy.llc_prefetch_agents2.llc_prefetch_agent.prefetch_request_dropped_due_to_cache_line_presence            0                       # Number of prefetch requests dropped due to the cache line already being present in the cache (Count)
board.cache_hierarchy.llc_prefetch_agents2.llc_prefetch_agent.prefetch_request_sent            0                       # Number of prefetch requests sent to the memory system (Count)
board.cache_hierarchy.llc_prefetch_agents2.llc_prefetch_agent.prefetch_request_not_sent            0                       # Number of prefetch requests not sent to the memory system due to our errors. Should be 0. (Count)
board.cache_hierarchy.llc_prefetch_agents2.llc_prefetch_agent.prefetch_request_queue_length::samples            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents2.llc_prefetch_agent.prefetch_request_queue_length::mean          nan                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents2.llc_prefetch_agent.prefetch_request_queue_length::gmean          nan                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents2.llc_prefetch_agent.prefetch_request_queue_length::stdev          nan                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents2.llc_prefetch_agent.prefetch_request_queue_length::0            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents2.llc_prefetch_agent.prefetch_request_queue_length::1            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents2.llc_prefetch_agent.prefetch_request_queue_length::2            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents2.llc_prefetch_agent.prefetch_request_queue_length::3            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents2.llc_prefetch_agent.prefetch_request_queue_length::4            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents2.llc_prefetch_agent.prefetch_request_queue_length::5            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents2.llc_prefetch_agent.prefetch_request_queue_length::6            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents2.llc_prefetch_agent.prefetch_request_queue_length::7            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents2.llc_prefetch_agent.prefetch_request_queue_length::8            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents2.llc_prefetch_agent.prefetch_request_queue_length::9            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents2.llc_prefetch_agent.prefetch_request_queue_length::10            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents2.llc_prefetch_agent.prefetch_request_queue_length::11            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents2.llc_prefetch_agent.prefetch_request_queue_length::12            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents2.llc_prefetch_agent.prefetch_request_queue_length::13            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents2.llc_prefetch_agent.prefetch_request_queue_length::14            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents2.llc_prefetch_agent.prefetch_request_queue_length::15            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents2.llc_prefetch_agent.prefetch_request_queue_length::total            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents2.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llc_prefetch_agents3.llc_prefetch_agent.prefetch_request_count            0                       # Number of prefetch requests received by the prefetcher (Count)
board.cache_hierarchy.llc_prefetch_agents3.llc_prefetch_agent.prefetch_request_dropped_due_to_cache_line_presence            0                       # Number of prefetch requests dropped due to the cache line already being present in the cache (Count)
board.cache_hierarchy.llc_prefetch_agents3.llc_prefetch_agent.prefetch_request_sent            0                       # Number of prefetch requests sent to the memory system (Count)
board.cache_hierarchy.llc_prefetch_agents3.llc_prefetch_agent.prefetch_request_not_sent            0                       # Number of prefetch requests not sent to the memory system due to our errors. Should be 0. (Count)
board.cache_hierarchy.llc_prefetch_agents3.llc_prefetch_agent.prefetch_request_queue_length::samples            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents3.llc_prefetch_agent.prefetch_request_queue_length::mean          nan                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents3.llc_prefetch_agent.prefetch_request_queue_length::gmean          nan                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents3.llc_prefetch_agent.prefetch_request_queue_length::stdev          nan                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents3.llc_prefetch_agent.prefetch_request_queue_length::0            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents3.llc_prefetch_agent.prefetch_request_queue_length::1            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents3.llc_prefetch_agent.prefetch_request_queue_length::2            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents3.llc_prefetch_agent.prefetch_request_queue_length::3            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents3.llc_prefetch_agent.prefetch_request_queue_length::4            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents3.llc_prefetch_agent.prefetch_request_queue_length::5            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents3.llc_prefetch_agent.prefetch_request_queue_length::6            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents3.llc_prefetch_agent.prefetch_request_queue_length::7            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents3.llc_prefetch_agent.prefetch_request_queue_length::8            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents3.llc_prefetch_agent.prefetch_request_queue_length::9            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents3.llc_prefetch_agent.prefetch_request_queue_length::10            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents3.llc_prefetch_agent.prefetch_request_queue_length::11            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents3.llc_prefetch_agent.prefetch_request_queue_length::12            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents3.llc_prefetch_agent.prefetch_request_queue_length::13            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents3.llc_prefetch_agent.prefetch_request_queue_length::14            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents3.llc_prefetch_agent.prefetch_request_queue_length::15            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents3.llc_prefetch_agent.prefetch_request_queue_length::total            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents3.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llc_prefetch_agents4.llc_prefetch_agent.prefetch_request_count            0                       # Number of prefetch requests received by the prefetcher (Count)
board.cache_hierarchy.llc_prefetch_agents4.llc_prefetch_agent.prefetch_request_dropped_due_to_cache_line_presence            0                       # Number of prefetch requests dropped due to the cache line already being present in the cache (Count)
board.cache_hierarchy.llc_prefetch_agents4.llc_prefetch_agent.prefetch_request_sent            0                       # Number of prefetch requests sent to the memory system (Count)
board.cache_hierarchy.llc_prefetch_agents4.llc_prefetch_agent.prefetch_request_not_sent            0                       # Number of prefetch requests not sent to the memory system due to our errors. Should be 0. (Count)
board.cache_hierarchy.llc_prefetch_agents4.llc_prefetch_agent.prefetch_request_queue_length::samples            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents4.llc_prefetch_agent.prefetch_request_queue_length::mean          nan                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents4.llc_prefetch_agent.prefetch_request_queue_length::gmean          nan                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents4.llc_prefetch_agent.prefetch_request_queue_length::stdev          nan                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents4.llc_prefetch_agent.prefetch_request_queue_length::0            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents4.llc_prefetch_agent.prefetch_request_queue_length::1            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents4.llc_prefetch_agent.prefetch_request_queue_length::2            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents4.llc_prefetch_agent.prefetch_request_queue_length::3            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents4.llc_prefetch_agent.prefetch_request_queue_length::4            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents4.llc_prefetch_agent.prefetch_request_queue_length::5            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents4.llc_prefetch_agent.prefetch_request_queue_length::6            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents4.llc_prefetch_agent.prefetch_request_queue_length::7            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents4.llc_prefetch_agent.prefetch_request_queue_length::8            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents4.llc_prefetch_agent.prefetch_request_queue_length::9            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents4.llc_prefetch_agent.prefetch_request_queue_length::10            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents4.llc_prefetch_agent.prefetch_request_queue_length::11            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents4.llc_prefetch_agent.prefetch_request_queue_length::12            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents4.llc_prefetch_agent.prefetch_request_queue_length::13            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents4.llc_prefetch_agent.prefetch_request_queue_length::14            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents4.llc_prefetch_agent.prefetch_request_queue_length::15            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents4.llc_prefetch_agent.prefetch_request_queue_length::total            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents4.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llc_prefetch_agents5.llc_prefetch_agent.prefetch_request_count            0                       # Number of prefetch requests received by the prefetcher (Count)
board.cache_hierarchy.llc_prefetch_agents5.llc_prefetch_agent.prefetch_request_dropped_due_to_cache_line_presence            0                       # Number of prefetch requests dropped due to the cache line already being present in the cache (Count)
board.cache_hierarchy.llc_prefetch_agents5.llc_prefetch_agent.prefetch_request_sent            0                       # Number of prefetch requests sent to the memory system (Count)
board.cache_hierarchy.llc_prefetch_agents5.llc_prefetch_agent.prefetch_request_not_sent            0                       # Number of prefetch requests not sent to the memory system due to our errors. Should be 0. (Count)
board.cache_hierarchy.llc_prefetch_agents5.llc_prefetch_agent.prefetch_request_queue_length::samples            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents5.llc_prefetch_agent.prefetch_request_queue_length::mean          nan                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents5.llc_prefetch_agent.prefetch_request_queue_length::gmean          nan                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents5.llc_prefetch_agent.prefetch_request_queue_length::stdev          nan                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents5.llc_prefetch_agent.prefetch_request_queue_length::0            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents5.llc_prefetch_agent.prefetch_request_queue_length::1            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents5.llc_prefetch_agent.prefetch_request_queue_length::2            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents5.llc_prefetch_agent.prefetch_request_queue_length::3            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents5.llc_prefetch_agent.prefetch_request_queue_length::4            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents5.llc_prefetch_agent.prefetch_request_queue_length::5            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents5.llc_prefetch_agent.prefetch_request_queue_length::6            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents5.llc_prefetch_agent.prefetch_request_queue_length::7            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents5.llc_prefetch_agent.prefetch_request_queue_length::8            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents5.llc_prefetch_agent.prefetch_request_queue_length::9            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents5.llc_prefetch_agent.prefetch_request_queue_length::10            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents5.llc_prefetch_agent.prefetch_request_queue_length::11            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents5.llc_prefetch_agent.prefetch_request_queue_length::12            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents5.llc_prefetch_agent.prefetch_request_queue_length::13            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents5.llc_prefetch_agent.prefetch_request_queue_length::14            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents5.llc_prefetch_agent.prefetch_request_queue_length::15            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents5.llc_prefetch_agent.prefetch_request_queue_length::total            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents5.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llc_prefetch_agents6.llc_prefetch_agent.prefetch_request_count            0                       # Number of prefetch requests received by the prefetcher (Count)
board.cache_hierarchy.llc_prefetch_agents6.llc_prefetch_agent.prefetch_request_dropped_due_to_cache_line_presence            0                       # Number of prefetch requests dropped due to the cache line already being present in the cache (Count)
board.cache_hierarchy.llc_prefetch_agents6.llc_prefetch_agent.prefetch_request_sent            0                       # Number of prefetch requests sent to the memory system (Count)
board.cache_hierarchy.llc_prefetch_agents6.llc_prefetch_agent.prefetch_request_not_sent            0                       # Number of prefetch requests not sent to the memory system due to our errors. Should be 0. (Count)
board.cache_hierarchy.llc_prefetch_agents6.llc_prefetch_agent.prefetch_request_queue_length::samples            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents6.llc_prefetch_agent.prefetch_request_queue_length::mean          nan                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents6.llc_prefetch_agent.prefetch_request_queue_length::gmean          nan                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents6.llc_prefetch_agent.prefetch_request_queue_length::stdev          nan                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents6.llc_prefetch_agent.prefetch_request_queue_length::0            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents6.llc_prefetch_agent.prefetch_request_queue_length::1            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents6.llc_prefetch_agent.prefetch_request_queue_length::2            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents6.llc_prefetch_agent.prefetch_request_queue_length::3            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents6.llc_prefetch_agent.prefetch_request_queue_length::4            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents6.llc_prefetch_agent.prefetch_request_queue_length::5            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents6.llc_prefetch_agent.prefetch_request_queue_length::6            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents6.llc_prefetch_agent.prefetch_request_queue_length::7            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents6.llc_prefetch_agent.prefetch_request_queue_length::8            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents6.llc_prefetch_agent.prefetch_request_queue_length::9            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents6.llc_prefetch_agent.prefetch_request_queue_length::10            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents6.llc_prefetch_agent.prefetch_request_queue_length::11            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents6.llc_prefetch_agent.prefetch_request_queue_length::12            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents6.llc_prefetch_agent.prefetch_request_queue_length::13            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents6.llc_prefetch_agent.prefetch_request_queue_length::14            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents6.llc_prefetch_agent.prefetch_request_queue_length::15            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents6.llc_prefetch_agent.prefetch_request_queue_length::total            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents6.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llc_prefetch_agents7.llc_prefetch_agent.prefetch_request_count            0                       # Number of prefetch requests received by the prefetcher (Count)
board.cache_hierarchy.llc_prefetch_agents7.llc_prefetch_agent.prefetch_request_dropped_due_to_cache_line_presence            0                       # Number of prefetch requests dropped due to the cache line already being present in the cache (Count)
board.cache_hierarchy.llc_prefetch_agents7.llc_prefetch_agent.prefetch_request_sent            0                       # Number of prefetch requests sent to the memory system (Count)
board.cache_hierarchy.llc_prefetch_agents7.llc_prefetch_agent.prefetch_request_not_sent            0                       # Number of prefetch requests not sent to the memory system due to our errors. Should be 0. (Count)
board.cache_hierarchy.llc_prefetch_agents7.llc_prefetch_agent.prefetch_request_queue_length::samples            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents7.llc_prefetch_agent.prefetch_request_queue_length::mean          nan                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents7.llc_prefetch_agent.prefetch_request_queue_length::gmean          nan                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents7.llc_prefetch_agent.prefetch_request_queue_length::stdev          nan                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents7.llc_prefetch_agent.prefetch_request_queue_length::0            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents7.llc_prefetch_agent.prefetch_request_queue_length::1            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents7.llc_prefetch_agent.prefetch_request_queue_length::2            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents7.llc_prefetch_agent.prefetch_request_queue_length::3            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents7.llc_prefetch_agent.prefetch_request_queue_length::4            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents7.llc_prefetch_agent.prefetch_request_queue_length::5            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents7.llc_prefetch_agent.prefetch_request_queue_length::6            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents7.llc_prefetch_agent.prefetch_request_queue_length::7            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents7.llc_prefetch_agent.prefetch_request_queue_length::8            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents7.llc_prefetch_agent.prefetch_request_queue_length::9            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents7.llc_prefetch_agent.prefetch_request_queue_length::10            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents7.llc_prefetch_agent.prefetch_request_queue_length::11            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents7.llc_prefetch_agent.prefetch_request_queue_length::12            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents7.llc_prefetch_agent.prefetch_request_queue_length::13            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents7.llc_prefetch_agent.prefetch_request_queue_length::14            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents7.llc_prefetch_agent.prefetch_request_queue_length::15            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents7.llc_prefetch_agent.prefetch_request_queue_length::total            0                       # Histogram of the prefetch request queue length over time (Count)
board.cache_hierarchy.llc_prefetch_agents7.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.memory_tiles0.cross_tile_router.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.memory_tiles0.cross_tile_router.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.memory_tiles0.cross_tile_router.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.memory_tiles0.cross_tile_router.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.memory_tiles0.cross_tile_router.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.memory_tiles0.cross_tile_router.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles0.cross_tile_router.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles0.cross_tile_router.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.memory_tiles0.cross_tile_router.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.memory_tiles0.cross_tile_router.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.memory_tiles0.cross_tile_router.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.memory_tiles0.cross_tile_router.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles0.cross_tile_router.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles0.cross_tile_router.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.memory_tiles0.cross_tile_router.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.memory_tiles0.cross_tile_router.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.memory_tiles0.cross_tile_router.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles0.cross_tile_router.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles0.cross_tile_router.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.memory_tiles0.cross_tile_router.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.memory_tiles0.cross_tile_router.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.memory_tiles0.cross_tile_router.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.memory_tiles0.cross_tile_router.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles0.cross_tile_router.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles0.cross_tile_router.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.memory_tiles0.cross_tile_router.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.memory_tiles0.cross_tile_router.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.memory_tiles0.cross_tile_router.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles0.cross_tile_router.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles0.cross_tile_router.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.memory_tiles0.cross_tile_router.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.memory_tiles0.cross_tile_router.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.memory_tiles0.cross_tile_router.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.memory_tiles0.cross_tile_router.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles0.cross_tile_router.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles0.cross_tile_router.throttle03.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.memory_tiles0.cross_tile_router.throttle03.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.memory_tiles0.cross_tile_router.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.memory_tiles0.cross_tile_router.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles0.cross_tile_router.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles0.cross_tile_router.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.memory_tiles0.cross_tile_router.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.memory_tiles0.cross_tile_router.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.memory_tiles0.cross_tile_router.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.memory_tiles0.cross_tile_router.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles0.cross_tile_router.throttle03.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles0.memory_controller.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.memory_tiles0.memory_controller.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.memory_tiles0.memory_controller.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.memory_tiles0.memory_controller.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles0.memory_controller.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles0.memory_controller.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles0.memory_controller.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles0.memory_controller.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles0.memory_controller.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles0.memory_controller.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles0.memory_controller.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles0.memory_controller.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles0.memory_controller.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles0.memory_controller.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles0.memory_controller.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles0.memory_controller.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles0.memory_controller.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles0.memory_controller.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles0.memory_controller.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles0.memory_controller.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles0.memory_controller.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles0.memory_controller.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles0.memory_controller.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles0.memory_controller.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles0.memory_controller.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.memory_tiles0.memory_controller.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.memory_tiles0.memory_router.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.memory_tiles0.memory_router.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.memory_tiles0.memory_router.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.memory_tiles0.memory_router.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.memory_tiles0.memory_router.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.memory_tiles0.memory_router.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles0.memory_router.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles0.memory_router.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.memory_tiles0.memory_router.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.memory_tiles0.memory_router.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.memory_tiles0.memory_router.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.memory_tiles0.memory_router.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles0.memory_router.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles0.memory_router.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.memory_tiles0.memory_router.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.memory_tiles0.memory_router.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.memory_tiles0.memory_router.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles0.memory_router.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles0.memory_router.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.memory_tiles0.memory_router.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.memory_tiles0.memory_router.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.memory_tiles0.memory_router.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.memory_tiles0.memory_router.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles0.memory_router.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles1.cross_tile_router.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.memory_tiles1.cross_tile_router.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.memory_tiles1.cross_tile_router.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.memory_tiles1.cross_tile_router.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.memory_tiles1.cross_tile_router.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.memory_tiles1.cross_tile_router.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles1.cross_tile_router.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles1.cross_tile_router.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.memory_tiles1.cross_tile_router.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.memory_tiles1.cross_tile_router.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.memory_tiles1.cross_tile_router.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.memory_tiles1.cross_tile_router.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles1.cross_tile_router.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles1.cross_tile_router.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.memory_tiles1.cross_tile_router.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.memory_tiles1.cross_tile_router.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.memory_tiles1.cross_tile_router.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles1.cross_tile_router.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles1.cross_tile_router.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.memory_tiles1.cross_tile_router.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.memory_tiles1.cross_tile_router.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.memory_tiles1.cross_tile_router.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.memory_tiles1.cross_tile_router.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles1.cross_tile_router.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles1.cross_tile_router.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.memory_tiles1.cross_tile_router.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.memory_tiles1.cross_tile_router.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.memory_tiles1.cross_tile_router.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles1.cross_tile_router.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles1.cross_tile_router.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.memory_tiles1.cross_tile_router.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.memory_tiles1.cross_tile_router.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.memory_tiles1.cross_tile_router.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.memory_tiles1.cross_tile_router.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles1.cross_tile_router.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles1.cross_tile_router.throttle03.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.memory_tiles1.cross_tile_router.throttle03.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.memory_tiles1.cross_tile_router.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.memory_tiles1.cross_tile_router.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles1.cross_tile_router.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles1.cross_tile_router.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.memory_tiles1.cross_tile_router.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.memory_tiles1.cross_tile_router.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.memory_tiles1.cross_tile_router.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.memory_tiles1.cross_tile_router.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles1.cross_tile_router.throttle03.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles1.memory_controller.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.memory_tiles1.memory_controller.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.memory_tiles1.memory_controller.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.memory_tiles1.memory_controller.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles1.memory_controller.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles1.memory_controller.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles1.memory_controller.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles1.memory_controller.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles1.memory_controller.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles1.memory_controller.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles1.memory_controller.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles1.memory_controller.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles1.memory_controller.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles1.memory_controller.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles1.memory_controller.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles1.memory_controller.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles1.memory_controller.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles1.memory_controller.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles1.memory_controller.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles1.memory_controller.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles1.memory_controller.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles1.memory_controller.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles1.memory_controller.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles1.memory_controller.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles1.memory_controller.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.memory_tiles1.memory_controller.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.memory_tiles1.memory_router.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.memory_tiles1.memory_router.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.memory_tiles1.memory_router.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.memory_tiles1.memory_router.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.memory_tiles1.memory_router.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.memory_tiles1.memory_router.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles1.memory_router.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles1.memory_router.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.memory_tiles1.memory_router.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.memory_tiles1.memory_router.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.memory_tiles1.memory_router.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.memory_tiles1.memory_router.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles1.memory_router.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles1.memory_router.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.memory_tiles1.memory_router.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.memory_tiles1.memory_router.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.memory_tiles1.memory_router.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles1.memory_router.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles1.memory_router.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.memory_tiles1.memory_router.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.memory_tiles1.memory_router.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.memory_tiles1.memory_router.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.memory_tiles1.memory_router.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles1.memory_router.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles2.cross_tile_router.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.memory_tiles2.cross_tile_router.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.memory_tiles2.cross_tile_router.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.memory_tiles2.cross_tile_router.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.memory_tiles2.cross_tile_router.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.memory_tiles2.cross_tile_router.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles2.cross_tile_router.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles2.cross_tile_router.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.memory_tiles2.cross_tile_router.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.memory_tiles2.cross_tile_router.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.memory_tiles2.cross_tile_router.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.memory_tiles2.cross_tile_router.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles2.cross_tile_router.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles2.cross_tile_router.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.memory_tiles2.cross_tile_router.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.memory_tiles2.cross_tile_router.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.memory_tiles2.cross_tile_router.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles2.cross_tile_router.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles2.cross_tile_router.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.memory_tiles2.cross_tile_router.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.memory_tiles2.cross_tile_router.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.memory_tiles2.cross_tile_router.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.memory_tiles2.cross_tile_router.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles2.cross_tile_router.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles2.cross_tile_router.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.memory_tiles2.cross_tile_router.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.memory_tiles2.cross_tile_router.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.memory_tiles2.cross_tile_router.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles2.cross_tile_router.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles2.cross_tile_router.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.memory_tiles2.cross_tile_router.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.memory_tiles2.cross_tile_router.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.memory_tiles2.cross_tile_router.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.memory_tiles2.cross_tile_router.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles2.cross_tile_router.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles2.cross_tile_router.throttle03.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.memory_tiles2.cross_tile_router.throttle03.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.memory_tiles2.cross_tile_router.throttle03.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.memory_tiles2.cross_tile_router.throttle03.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles2.cross_tile_router.throttle03.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles2.cross_tile_router.throttle03.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.memory_tiles2.cross_tile_router.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.memory_tiles2.cross_tile_router.throttle03.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.memory_tiles2.cross_tile_router.throttle03.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.memory_tiles2.cross_tile_router.throttle03.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles2.cross_tile_router.throttle03.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles2.memory_controller.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.memory_tiles2.memory_controller.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.memory_tiles2.memory_controller.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.memory_tiles2.memory_controller.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles2.memory_controller.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles2.memory_controller.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles2.memory_controller.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles2.memory_controller.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles2.memory_controller.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles2.memory_controller.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles2.memory_controller.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles2.memory_controller.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles2.memory_controller.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles2.memory_controller.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles2.memory_controller.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles2.memory_controller.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles2.memory_controller.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles2.memory_controller.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles2.memory_controller.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles2.memory_controller.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles2.memory_controller.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles2.memory_controller.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles2.memory_controller.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles2.memory_controller.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles2.memory_controller.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.memory_tiles2.memory_controller.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.memory_tiles2.memory_router.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.memory_tiles2.memory_router.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.memory_tiles2.memory_router.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.memory_tiles2.memory_router.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.memory_tiles2.memory_router.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.memory_tiles2.memory_router.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles2.memory_router.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles2.memory_router.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.memory_tiles2.memory_router.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.memory_tiles2.memory_router.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.memory_tiles2.memory_router.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.memory_tiles2.memory_router.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles2.memory_router.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles2.memory_router.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.memory_tiles2.memory_router.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.memory_tiles2.memory_router.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.memory_tiles2.memory_router.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles2.memory_router.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles2.memory_router.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.memory_tiles2.memory_router.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.memory_tiles2.memory_router.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.memory_tiles2.memory_router.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.memory_tiles2.memory_router.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles2.memory_router.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles3.cross_tile_router.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.memory_tiles3.cross_tile_router.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.memory_tiles3.cross_tile_router.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.memory_tiles3.cross_tile_router.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.memory_tiles3.cross_tile_router.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.memory_tiles3.cross_tile_router.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles3.cross_tile_router.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles3.cross_tile_router.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.memory_tiles3.cross_tile_router.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.memory_tiles3.cross_tile_router.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.memory_tiles3.cross_tile_router.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.memory_tiles3.cross_tile_router.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles3.cross_tile_router.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles3.cross_tile_router.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.memory_tiles3.cross_tile_router.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.memory_tiles3.cross_tile_router.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.memory_tiles3.cross_tile_router.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles3.cross_tile_router.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles3.cross_tile_router.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.memory_tiles3.cross_tile_router.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.memory_tiles3.cross_tile_router.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.memory_tiles3.cross_tile_router.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.memory_tiles3.cross_tile_router.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles3.cross_tile_router.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles3.cross_tile_router.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.memory_tiles3.cross_tile_router.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.memory_tiles3.cross_tile_router.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.memory_tiles3.cross_tile_router.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles3.cross_tile_router.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles3.cross_tile_router.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.memory_tiles3.cross_tile_router.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.memory_tiles3.cross_tile_router.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.memory_tiles3.cross_tile_router.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.memory_tiles3.cross_tile_router.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles3.cross_tile_router.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles3.memory_controller.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.memory_tiles3.memory_controller.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.memory_tiles3.memory_controller.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.memory_tiles3.memory_controller.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles3.memory_controller.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles3.memory_controller.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles3.memory_controller.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles3.memory_controller.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles3.memory_controller.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles3.memory_controller.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles3.memory_controller.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles3.memory_controller.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles3.memory_controller.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles3.memory_controller.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles3.memory_controller.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles3.memory_controller.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles3.memory_controller.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles3.memory_controller.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles3.memory_controller.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles3.memory_controller.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles3.memory_controller.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles3.memory_controller.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles3.memory_controller.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles3.memory_controller.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles3.memory_controller.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.memory_tiles3.memory_controller.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.memory_tiles3.memory_router.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.memory_tiles3.memory_router.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.memory_tiles3.memory_router.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.memory_tiles3.memory_router.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.memory_tiles3.memory_router.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.memory_tiles3.memory_router.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles3.memory_router.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles3.memory_router.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.memory_tiles3.memory_router.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.memory_tiles3.memory_router.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.memory_tiles3.memory_router.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.memory_tiles3.memory_router.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles3.memory_router.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles3.memory_router.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.memory_tiles3.memory_router.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.memory_tiles3.memory_router.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.memory_tiles3.memory_router.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles3.memory_router.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles3.memory_router.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.memory_tiles3.memory_router.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.memory_tiles3.memory_router.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.memory_tiles3.memory_router.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.memory_tiles3.memory_router.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles3.memory_router.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles4.cross_tile_router.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.memory_tiles4.cross_tile_router.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.memory_tiles4.cross_tile_router.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.memory_tiles4.cross_tile_router.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.memory_tiles4.cross_tile_router.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.memory_tiles4.cross_tile_router.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles4.cross_tile_router.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles4.cross_tile_router.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.memory_tiles4.cross_tile_router.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.memory_tiles4.cross_tile_router.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.memory_tiles4.cross_tile_router.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.memory_tiles4.cross_tile_router.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles4.cross_tile_router.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles4.cross_tile_router.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.memory_tiles4.cross_tile_router.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.memory_tiles4.cross_tile_router.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.memory_tiles4.cross_tile_router.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles4.cross_tile_router.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles4.cross_tile_router.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.memory_tiles4.cross_tile_router.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.memory_tiles4.cross_tile_router.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.memory_tiles4.cross_tile_router.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.memory_tiles4.cross_tile_router.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles4.cross_tile_router.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles4.cross_tile_router.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.memory_tiles4.cross_tile_router.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.memory_tiles4.cross_tile_router.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.memory_tiles4.cross_tile_router.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles4.cross_tile_router.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles4.cross_tile_router.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.memory_tiles4.cross_tile_router.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.memory_tiles4.cross_tile_router.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.memory_tiles4.cross_tile_router.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.memory_tiles4.cross_tile_router.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles4.cross_tile_router.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles4.memory_controller.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.memory_tiles4.memory_controller.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.memory_tiles4.memory_controller.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.memory_tiles4.memory_controller.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles4.memory_controller.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles4.memory_controller.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles4.memory_controller.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles4.memory_controller.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles4.memory_controller.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles4.memory_controller.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles4.memory_controller.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles4.memory_controller.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles4.memory_controller.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles4.memory_controller.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles4.memory_controller.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles4.memory_controller.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles4.memory_controller.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles4.memory_controller.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles4.memory_controller.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles4.memory_controller.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles4.memory_controller.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles4.memory_controller.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles4.memory_controller.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles4.memory_controller.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.memory_tiles4.memory_controller.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.memory_tiles4.memory_controller.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.memory_tiles4.memory_router.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.memory_tiles4.memory_router.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.memory_tiles4.memory_router.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.memory_tiles4.memory_router.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.memory_tiles4.memory_router.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.memory_tiles4.memory_router.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles4.memory_router.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles4.memory_router.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.memory_tiles4.memory_router.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.memory_tiles4.memory_router.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.memory_tiles4.memory_router.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.memory_tiles4.memory_router.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles4.memory_router.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles4.memory_router.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.memory_tiles4.memory_router.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.memory_tiles4.memory_router.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.memory_tiles4.memory_router.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles4.memory_router.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.memory_tiles4.memory_router.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.memory_tiles4.memory_router.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.memory_tiles4.memory_router.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.memory_tiles4.memory_router.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.memory_tiles4.memory_router.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.memory_tiles4.memory_router.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.pickle_device_component_tiles.controller.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.pickle_device_component_tiles.controller.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.pickle_device_component_tiles.controller.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.pickle_device_component_tiles.controller.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.pickle_device_component_tiles.controller.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.pickle_device_component_tiles.controller.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.pickle_device_component_tiles.controller.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.pickle_device_component_tiles.controller.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.pickle_device_component_tiles.controller.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.pickle_device_component_tiles.controller.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.pickle_device_component_tiles.controller.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.pickle_device_component_tiles.controller.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.pickle_device_component_tiles.controller.avg_size            0                       # Avg. number of slots allocated (Unspecified)
board.cache_hierarchy.pickle_device_component_tiles.controller.avg_util            0                       # Avg. utilization (Unspecified)
board.cache_hierarchy.pickle_device_component_tiles.controller.avg_reserved            0                       # Avg. number of slots reserved (Unspecified)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::samples            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::mean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::gmean          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::stdev          nan                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::0            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::1            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::2            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::3            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::4            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::5            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::6            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::7            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::8            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::9            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::10            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::11            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::12            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::13            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::14            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::15            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.size_hist::total            0                       # Histogram of TBE util (Count)
board.cache_hierarchy.pickle_device_component_tiles.controller.total_full_utilization_ticks            0                       # Total number of ticks with full utilization (Tick)
board.cache_hierarchy.pickle_device_component_tiles.controller.cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.pickle_device_component_tiles.controller.cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.pickle_device_component_tiles.controller.cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.pickle_device_component_tiles.controller.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.pickle_device_component_tiles.controller.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.pickle_device_component_tiles.cross_tile_router.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.pickle_device_component_tiles.cross_tile_router.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.pickle_device_component_tiles.cross_tile_router.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.pickle_device_component_tiles.cross_tile_router.throttle00.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.pickle_device_component_tiles.cross_tile_router.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.pickle_device_component_tiles.cross_tile_router.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.pickle_device_component_tiles.cross_tile_router.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.pickle_device_component_tiles.cross_tile_router.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.pickle_device_component_tiles.cross_tile_router.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.pickle_device_component_tiles.cross_tile_router.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.pickle_device_component_tiles.cross_tile_router.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.pickle_device_component_tiles.cross_tile_router.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.pickle_device_component_tiles.cross_tile_router.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.pickle_device_component_tiles.cross_tile_router.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.pickle_device_component_tiles.cross_tile_router.throttle01.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.pickle_device_component_tiles.cross_tile_router.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.pickle_device_component_tiles.cross_tile_router.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.pickle_device_component_tiles.cross_tile_router.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.pickle_device_component_tiles.cross_tile_router.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.pickle_device_component_tiles.cross_tile_router.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.pickle_device_component_tiles.cross_tile_router.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.pickle_device_component_tiles.cross_tile_router.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.pickle_device_component_tiles.cross_tile_router.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.pickle_device_component_tiles.cross_tile_router.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.pickle_device_component_tiles.cross_tile_router.throttle02.acc_link_utilization            0                       # Accumulated link utilization (Count)
board.cache_hierarchy.pickle_device_component_tiles.cross_tile_router.throttle02.link_utilization            0                       # Average link utilization (Ratio)
board.cache_hierarchy.pickle_device_component_tiles.cross_tile_router.throttle02.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
board.cache_hierarchy.pickle_device_component_tiles.cross_tile_router.throttle02.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
board.cache_hierarchy.pickle_device_component_tiles.cross_tile_router.throttle02.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
board.cache_hierarchy.pickle_device_component_tiles.cross_tile_router.throttle02.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
board.cache_hierarchy.pickle_device_component_tiles.cross_tile_router.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
board.cache_hierarchy.pickle_device_component_tiles.cross_tile_router.throttle02.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
board.cache_hierarchy.pickle_device_component_tiles.cross_tile_router.throttle02.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
board.cache_hierarchy.pickle_device_component_tiles.cross_tile_router.throttle02.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
board.cache_hierarchy.pickle_device_component_tiles.cross_tile_router.throttle02.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
board.cache_hierarchy.ruby_system.network.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.traffic_mux.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.clk_domain.clock                            250                       # Clock period in ticks (Tick)
board.iobus.transDist::ReadReq                2013825                       # Transaction distribution (Count)
board.iobus.transDist::ReadResp               2013825                       # Transaction distribution (Count)
board.iobus.transDist::WriteReq                934290                       # Transaction distribution (Count)
board.iobus.transDist::WriteResp               934290                       # Transaction distribution (Count)
board.iobus.pktCount_board.cache_hierarchy.core_tiles0.l1d_cache.sequencer.mem-request-port::board.realview.generic_timer_mem.pio            6                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.core_tiles0.l1d_cache.sequencer.mem-request-port::board.realview.generic_timer_mem.frames0.pio        53514                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.core_tiles0.l1d_cache.sequencer.mem-request-port::board.realview.gic.pio         5962                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.core_tiles0.l1d_cache.sequencer.mem-request-port::board.realview.realview_io.pio            4                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.core_tiles0.l1d_cache.sequencer.mem-request-port::board.realview.uart0.pio            4                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.core_tiles0.l1d_cache.sequencer.mem-request-port::board.pci_devices.pio          352                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.core_tiles0.l1d_cache.sequencer.mem-request-port::total        59842                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.core_tiles1.l1d_cache.sequencer.mem-request-port::board.realview.generic_timer_mem.frames0.pio      2394854                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.core_tiles1.l1d_cache.sequencer.mem-request-port::board.realview.gic.pio         3072                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.core_tiles1.l1d_cache.sequencer.mem-request-port::board.realview.uart0.pio      3253490                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.core_tiles1.l1d_cache.sequencer.mem-request-port::board.pci_devices.pio          276                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.core_tiles1.l1d_cache.sequencer.mem-request-port::total      5651692                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.core_tiles2.l1d_cache.sequencer.mem-request-port::board.realview.generic_timer_mem.frames0.pio        18032                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.core_tiles2.l1d_cache.sequencer.mem-request-port::board.realview.gic.pio         3304                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.core_tiles2.l1d_cache.sequencer.mem-request-port::board.pci_devices.pio           48                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.core_tiles2.l1d_cache.sequencer.mem-request-port::total        21384                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.core_tiles3.l1d_cache.sequencer.mem-request-port::board.realview.generic_timer_mem.frames0.pio        23882                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.core_tiles3.l1d_cache.sequencer.mem-request-port::board.realview.gic.pio         2628                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.core_tiles3.l1d_cache.sequencer.mem-request-port::board.realview.pci_host.pio          202                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.core_tiles3.l1d_cache.sequencer.mem-request-port::board.realview.vio0.pio            6                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.core_tiles3.l1d_cache.sequencer.mem-request-port::board.realview.vio1.pio            6                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.core_tiles3.l1d_cache.sequencer.mem-request-port::board.pci_devices.pio           12                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.core_tiles3.l1d_cache.sequencer.mem-request-port::total        26736                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.core_tiles4.l1d_cache.sequencer.mem-request-port::board.realview.generic_timer_mem.frames0.pio        14528                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.core_tiles4.l1d_cache.sequencer.mem-request-port::board.realview.gic.pio         2682                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.core_tiles4.l1d_cache.sequencer.mem-request-port::board.pci_devices.pio           56                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.core_tiles4.l1d_cache.sequencer.mem-request-port::total        17266                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.core_tiles5.l1d_cache.sequencer.mem-request-port::board.realview.generic_timer_mem.frames0.pio        13166                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.core_tiles5.l1d_cache.sequencer.mem-request-port::board.realview.gic.pio         2480                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.core_tiles5.l1d_cache.sequencer.mem-request-port::board.realview.uart0.pio         1812                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.core_tiles5.l1d_cache.sequencer.mem-request-port::board.realview.uart2.pio            4                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.core_tiles5.l1d_cache.sequencer.mem-request-port::board.realview.uart3.pio            8                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.core_tiles5.l1d_cache.sequencer.mem-request-port::board.pci_devices.pio           20                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.core_tiles5.l1d_cache.sequencer.mem-request-port::total        17490                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.core_tiles6.l1d_cache.sequencer.mem-request-port::board.realview.generic_timer_mem.frames0.pio        20684                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.core_tiles6.l1d_cache.sequencer.mem-request-port::board.realview.gic.pio         2688                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.core_tiles6.l1d_cache.sequencer.mem-request-port::board.realview.realview_io.pio          132                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.core_tiles6.l1d_cache.sequencer.mem-request-port::board.realview.uart0.pio          200                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.core_tiles6.l1d_cache.sequencer.mem-request-port::board.realview.uart1.pio           16                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.core_tiles6.l1d_cache.sequencer.mem-request-port::board.realview.uart2.pio           16                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.core_tiles6.l1d_cache.sequencer.mem-request-port::board.realview.uart3.pio           16                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.core_tiles6.l1d_cache.sequencer.mem-request-port::board.pci_devices.pio           66                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.core_tiles6.l1d_cache.sequencer.mem-request-port::total        23818                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.core_tiles7.l1d_cache.sequencer.mem-request-port::board.realview.generic_timer_mem.frames0.pio        14384                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.core_tiles7.l1d_cache.sequencer.mem-request-port::board.realview.gic.pio         2564                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.core_tiles7.l1d_cache.sequencer.mem-request-port::board.realview.uart0.pio        61042                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.core_tiles7.l1d_cache.sequencer.mem-request-port::board.realview.uart1.pio            8                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.core_tiles7.l1d_cache.sequencer.mem-request-port::board.realview.uart2.pio            4                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.core_tiles7.l1d_cache.sequencer.mem-request-port::total        78002                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount::total                   5896230                       # Packet count per connected requestor and responder (Count)
board.iobus.pktSize_board.cache_hierarchy.core_tiles0.l1d_cache.sequencer.mem-request-port::board.realview.generic_timer_mem.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.core_tiles0.l1d_cache.sequencer.mem-request-port::board.realview.generic_timer_mem.frames0.pio       108016                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.core_tiles0.l1d_cache.sequencer.mem-request-port::board.realview.gic.pio        11918                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.core_tiles0.l1d_cache.sequencer.mem-request-port::board.realview.realview_io.pio            8                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.core_tiles0.l1d_cache.sequencer.mem-request-port::board.realview.uart0.pio            8                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.core_tiles0.l1d_cache.sequencer.mem-request-port::board.pci_devices.pio          177                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.core_tiles0.l1d_cache.sequencer.mem-request-port::total       120139                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.core_tiles1.l1d_cache.sequencer.mem-request-port::board.realview.generic_timer_mem.frames0.pio      4789712                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.core_tiles1.l1d_cache.sequencer.mem-request-port::board.realview.gic.pio         6141                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.core_tiles1.l1d_cache.sequencer.mem-request-port::board.realview.uart0.pio      3253490                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.core_tiles1.l1d_cache.sequencer.mem-request-port::board.pci_devices.pio          276                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.core_tiles1.l1d_cache.sequencer.mem-request-port::total      8049619                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.core_tiles2.l1d_cache.sequencer.mem-request-port::board.realview.generic_timer_mem.frames0.pio        36068                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.core_tiles2.l1d_cache.sequencer.mem-request-port::board.realview.gic.pio         6608                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.core_tiles2.l1d_cache.sequencer.mem-request-port::board.pci_devices.pio           48                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.core_tiles2.l1d_cache.sequencer.mem-request-port::total        42724                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.core_tiles3.l1d_cache.sequencer.mem-request-port::board.realview.generic_timer_mem.frames0.pio        47768                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.core_tiles3.l1d_cache.sequencer.mem-request-port::board.realview.gic.pio         5256                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.core_tiles3.l1d_cache.sequencer.mem-request-port::board.realview.pci_host.pio          319                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.core_tiles3.l1d_cache.sequencer.mem-request-port::board.realview.vio0.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.core_tiles3.l1d_cache.sequencer.mem-request-port::board.realview.vio1.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.core_tiles3.l1d_cache.sequencer.mem-request-port::board.pci_devices.pio            8                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.core_tiles3.l1d_cache.sequencer.mem-request-port::total        53375                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.core_tiles4.l1d_cache.sequencer.mem-request-port::board.realview.generic_timer_mem.frames0.pio        29060                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.core_tiles4.l1d_cache.sequencer.mem-request-port::board.realview.gic.pio         5364                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.core_tiles4.l1d_cache.sequencer.mem-request-port::board.pci_devices.pio           56                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.core_tiles4.l1d_cache.sequencer.mem-request-port::total        34480                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.core_tiles5.l1d_cache.sequencer.mem-request-port::board.realview.generic_timer_mem.frames0.pio        26336                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.core_tiles5.l1d_cache.sequencer.mem-request-port::board.realview.gic.pio         4960                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.core_tiles5.l1d_cache.sequencer.mem-request-port::board.realview.uart0.pio         1812                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.core_tiles5.l1d_cache.sequencer.mem-request-port::board.realview.uart2.pio            4                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.core_tiles5.l1d_cache.sequencer.mem-request-port::board.realview.uart3.pio            8                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.core_tiles5.l1d_cache.sequencer.mem-request-port::board.pci_devices.pio           20                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.core_tiles5.l1d_cache.sequencer.mem-request-port::total        33140                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.core_tiles6.l1d_cache.sequencer.mem-request-port::board.realview.generic_timer_mem.frames0.pio        41372                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.core_tiles6.l1d_cache.sequencer.mem-request-port::board.realview.gic.pio         5373                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.core_tiles6.l1d_cache.sequencer.mem-request-port::board.realview.realview_io.pio          264                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.core_tiles6.l1d_cache.sequencer.mem-request-port::board.realview.uart0.pio          216                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.core_tiles6.l1d_cache.sequencer.mem-request-port::board.realview.uart1.pio           32                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.core_tiles6.l1d_cache.sequencer.mem-request-port::board.realview.uart2.pio           32                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.core_tiles6.l1d_cache.sequencer.mem-request-port::board.realview.uart3.pio           32                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.core_tiles6.l1d_cache.sequencer.mem-request-port::board.pci_devices.pio           61                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.core_tiles6.l1d_cache.sequencer.mem-request-port::total        47382                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.core_tiles7.l1d_cache.sequencer.mem-request-port::board.realview.generic_timer_mem.frames0.pio        28772                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.core_tiles7.l1d_cache.sequencer.mem-request-port::board.realview.gic.pio         5128                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.core_tiles7.l1d_cache.sequencer.mem-request-port::board.realview.uart0.pio        61042                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.core_tiles7.l1d_cache.sequencer.mem-request-port::board.realview.uart1.pio            8                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.core_tiles7.l1d_cache.sequencer.mem-request-port::board.realview.uart2.pio            4                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.core_tiles7.l1d_cache.sequencer.mem-request-port::total        94954                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize::total                    8475813                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl0.priorityMinLatency 0.000000000000                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl0.priorityMaxLatency 0.000000000000                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl0.numStayReadState             0                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl0.numStayWriteState            0                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl0.readReqs                     0                       # Number of read requests accepted (Count)
board.memory.mem_ctrl0.writeReqs                    0                       # Number of write requests accepted (Count)
board.memory.mem_ctrl0.readBursts                   0                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl0.writeBursts                  0                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl0.servicedByWrQ                0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl0.mergedWrBursts               0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl0.avgRdQLen                 0.00                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl0.avgWrQLen                 0.00                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl0.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl0.numWrRetry                   0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl0.readPktSize::0               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::1               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::2               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::3               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::4               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::5               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::6               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::0              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::1              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::2              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::3              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::4              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::5              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::6              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.rdQLenPdf::0                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::1                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::2                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::3                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::4                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::5                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::6                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::7                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::8                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::9                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::0                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::1                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::2                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::3                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::4                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::5                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::6                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::7                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::8                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::9                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::10                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::11                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::12                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::13                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::14                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::15                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::16                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::17                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::18                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::19                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::20                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::21                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::22                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::23                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::24                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::25                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::26                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::27                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::28                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::29                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::30                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::31                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::32                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::33                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::34                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::35                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::36                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::37                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::38                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::39                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::40                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::41                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::42                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::43                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::44                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::45                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::46                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::47                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::48                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::49                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::50                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::51                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::52                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::53                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::54                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::55                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::56                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::57                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::58                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::59                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::60                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::61                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::62                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::63                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.bytesReadWrQ                 0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl0.bytesReadSys                 0                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl0.bytesWrittenSys              0                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl0.totalReadIdleTicks            0                       # Total number of ticks the memory device does not service any read requests (Tick)
board.memory.mem_ctrl0.avgUtilization               1                       # Ratio of ticks that the memory system serving read requests (Ratio)
board.memory.mem_ctrl0.avgRdBWSys          0.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl0.avgWrBWSys          0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl0.totGap                       0                       # Total gap between requests (Tick)
board.memory.mem_ctrl0.avgGap                     nan                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl0.dram.readBursts              0                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl0.dram.writeBursts             0                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::16            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::17            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::18            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::19            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::20            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::21            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::22            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::23            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::24            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::25            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::26            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::27            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::28            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::29            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::30            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::31            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.totQLat                 0                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl0.dram.totBusLat               0                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl0.dram.totMemAccLat            0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl0.dram.avgQLat               nan                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.avgBusLat             nan                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.avgMemAccLat          nan                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.readRowHits             0                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl0.dram.writeRowHits            0                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl0.dram.readRowHitRate          nan                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl0.dram.writeRowHitRate          nan                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl0.dram.dramBytesRead            0                       # Total bytes read (Byte)
board.memory.mem_ctrl0.dram.dramBytesWritten            0                       # Total bytes written (Byte)
board.memory.mem_ctrl0.dram.avgRdBW                 0                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl0.dram.avgWrBW                 0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl0.dram.peakBW           33613.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl0.dram.busUtil              0.00                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl0.dram.busUtilRead          0.00                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl0.dram.busUtilWrite         0.00                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl0.dram.pageHitRate           nan                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl0.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl0.dram.rank0.actEnergy            0                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.preEnergy            0                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.preBackEnergy 648894423541.548828                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.totalEnergy 648894423541.548828                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.averagePower   404.800000                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::IDLE 1603000058000                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl1.priorityMinLatency 0.000000000000                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl1.priorityMaxLatency 0.000000000000                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl1.numStayReadState             0                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl1.numStayWriteState            0                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl1.readReqs                     0                       # Number of read requests accepted (Count)
board.memory.mem_ctrl1.writeReqs                    0                       # Number of write requests accepted (Count)
board.memory.mem_ctrl1.readBursts                   0                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl1.writeBursts                  0                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl1.servicedByWrQ                0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl1.mergedWrBursts               0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl1.avgRdQLen                 0.00                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl1.avgWrQLen                 0.00                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl1.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl1.numWrRetry                   0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl1.readPktSize::0               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::1               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::2               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::3               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::4               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::5               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::6               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::0              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::1              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::2              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::3              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::4              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::5              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::6              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.rdQLenPdf::0                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::1                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::2                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::3                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::4                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::5                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::6                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::7                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::8                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::9                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::0                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::1                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::2                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::3                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::4                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::5                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::6                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::7                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::8                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::9                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::10                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::11                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::12                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::13                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::14                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::15                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::16                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::17                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::18                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::19                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::20                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::21                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::22                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::23                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::24                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::25                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::26                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::27                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::28                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::29                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::30                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::31                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::32                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::33                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::34                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::35                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::36                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::37                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::38                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::39                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::40                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::41                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::42                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::43                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::44                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::45                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::46                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::47                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::48                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::49                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::50                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::51                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::52                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::53                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::54                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::55                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::56                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::57                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::58                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::59                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::60                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::61                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::62                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::63                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.bytesReadWrQ                 0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl1.bytesReadSys                 0                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl1.bytesWrittenSys              0                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl1.totalReadIdleTicks            0                       # Total number of ticks the memory device does not service any read requests (Tick)
board.memory.mem_ctrl1.avgUtilization               1                       # Ratio of ticks that the memory system serving read requests (Ratio)
board.memory.mem_ctrl1.avgRdBWSys          0.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl1.avgWrBWSys          0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl1.totGap                       0                       # Total gap between requests (Tick)
board.memory.mem_ctrl1.avgGap                     nan                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl1.dram.readBursts              0                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl1.dram.writeBursts             0                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::16            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::17            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::18            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::19            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::20            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::21            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::22            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::23            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::24            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::25            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::26            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::27            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::28            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::29            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::30            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::31            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.totQLat                 0                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl1.dram.totBusLat               0                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl1.dram.totMemAccLat            0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl1.dram.avgQLat               nan                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.avgBusLat             nan                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.avgMemAccLat          nan                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.readRowHits             0                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl1.dram.writeRowHits            0                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl1.dram.readRowHitRate          nan                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl1.dram.writeRowHitRate          nan                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl1.dram.dramBytesRead            0                       # Total bytes read (Byte)
board.memory.mem_ctrl1.dram.dramBytesWritten            0                       # Total bytes written (Byte)
board.memory.mem_ctrl1.dram.avgRdBW                 0                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl1.dram.avgWrBW                 0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl1.dram.peakBW           33613.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl1.dram.busUtil              0.00                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl1.dram.busUtilRead          0.00                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl1.dram.busUtilWrite         0.00                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl1.dram.pageHitRate           nan                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl1.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl1.dram.rank0.actEnergy            0                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.preEnergy            0                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.preBackEnergy 648894423541.548828                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.totalEnergy 648894423541.548828                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.averagePower   404.800000                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::IDLE 1603000058000                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl2.priorityMinLatency 0.000000000000                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl2.priorityMaxLatency 0.000000000000                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl2.numStayReadState             0                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl2.numStayWriteState            0                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl2.readReqs                     0                       # Number of read requests accepted (Count)
board.memory.mem_ctrl2.writeReqs                    0                       # Number of write requests accepted (Count)
board.memory.mem_ctrl2.readBursts                   0                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl2.writeBursts                  0                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl2.servicedByWrQ                0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl2.mergedWrBursts               0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl2.avgRdQLen                 0.00                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl2.avgWrQLen                 0.00                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl2.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl2.numWrRetry                   0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl2.readPktSize::0               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl2.readPktSize::1               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl2.readPktSize::2               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl2.readPktSize::3               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl2.readPktSize::4               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl2.readPktSize::5               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl2.readPktSize::6               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl2.writePktSize::0              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl2.writePktSize::1              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl2.writePktSize::2              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl2.writePktSize::3              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl2.writePktSize::4              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl2.writePktSize::5              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl2.writePktSize::6              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl2.rdQLenPdf::0                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::1                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::2                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::3                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::4                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::5                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::6                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::7                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::8                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::9                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::0                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::1                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::2                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::3                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::4                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::5                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::6                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::7                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::8                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::9                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::10                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::11                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::12                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::13                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::14                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::15                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::16                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::17                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::18                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::19                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::20                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::21                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::22                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::23                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::24                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::25                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::26                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::27                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::28                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::29                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::30                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::31                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::32                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::33                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::34                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::35                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::36                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::37                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::38                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::39                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::40                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::41                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::42                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::43                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::44                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::45                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::46                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::47                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::48                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::49                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::50                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::51                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::52                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::53                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::54                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::55                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::56                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::57                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::58                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::59                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::60                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::61                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::62                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.wrQLenPdf::63                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl2.bytesReadWrQ                 0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl2.bytesReadSys                 0                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl2.bytesWrittenSys              0                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl2.totalReadIdleTicks            0                       # Total number of ticks the memory device does not service any read requests (Tick)
board.memory.mem_ctrl2.avgUtilization               1                       # Ratio of ticks that the memory system serving read requests (Ratio)
board.memory.mem_ctrl2.avgRdBWSys          0.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl2.avgWrBWSys          0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl2.totGap                       0                       # Total gap between requests (Tick)
board.memory.mem_ctrl2.avgGap                     nan                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl2.dram.readBursts              0                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl2.dram.writeBursts             0                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl2.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankRdBursts::16            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankRdBursts::17            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankRdBursts::18            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankRdBursts::19            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankRdBursts::20            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankRdBursts::21            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankRdBursts::22            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankRdBursts::23            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankRdBursts::24            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankRdBursts::25            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankRdBursts::26            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankRdBursts::27            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankRdBursts::28            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankRdBursts::29            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankRdBursts::30            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankRdBursts::31            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl2.dram.totQLat                 0                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl2.dram.totBusLat               0                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl2.dram.totMemAccLat            0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl2.dram.avgQLat               nan                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl2.dram.avgBusLat             nan                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl2.dram.avgMemAccLat          nan                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl2.dram.readRowHits             0                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl2.dram.writeRowHits            0                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl2.dram.readRowHitRate          nan                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl2.dram.writeRowHitRate          nan                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl2.dram.dramBytesRead            0                       # Total bytes read (Byte)
board.memory.mem_ctrl2.dram.dramBytesWritten            0                       # Total bytes written (Byte)
board.memory.mem_ctrl2.dram.avgRdBW                 0                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl2.dram.avgWrBW                 0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl2.dram.peakBW           33613.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl2.dram.busUtil              0.00                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl2.dram.busUtilRead          0.00                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl2.dram.busUtilWrite         0.00                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl2.dram.pageHitRate           nan                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl2.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl2.dram.rank0.actEnergy            0                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl2.dram.rank0.preEnergy            0                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl2.dram.rank0.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl2.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl2.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl2.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl2.dram.rank0.preBackEnergy 648894423541.548828                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl2.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl2.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl2.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl2.dram.rank0.totalEnergy 648894423541.548828                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl2.dram.rank0.averagePower   404.800000                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl2.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl2.dram.rank0.pwrStateTime::IDLE 1603000058000                       # Time in different power states (Tick)
board.memory.mem_ctrl2.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl2.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl2.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl2.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
board.memory.mem_ctrl2.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl2.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl3.priorityMinLatency 0.000000000000                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl3.priorityMaxLatency 0.000000000000                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl3.numStayReadState             0                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl3.numStayWriteState            0                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl3.readReqs                     0                       # Number of read requests accepted (Count)
board.memory.mem_ctrl3.writeReqs                    0                       # Number of write requests accepted (Count)
board.memory.mem_ctrl3.readBursts                   0                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl3.writeBursts                  0                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl3.servicedByWrQ                0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl3.mergedWrBursts               0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl3.avgRdQLen                 0.00                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl3.avgWrQLen                 0.00                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl3.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl3.numWrRetry                   0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl3.readPktSize::0               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl3.readPktSize::1               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl3.readPktSize::2               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl3.readPktSize::3               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl3.readPktSize::4               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl3.readPktSize::5               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl3.readPktSize::6               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl3.writePktSize::0              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl3.writePktSize::1              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl3.writePktSize::2              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl3.writePktSize::3              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl3.writePktSize::4              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl3.writePktSize::5              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl3.writePktSize::6              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl3.rdQLenPdf::0                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::1                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::2                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::3                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::4                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::5                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::6                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::7                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::8                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::9                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::0                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::1                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::2                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::3                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::4                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::5                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::6                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::7                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::8                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::9                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::10                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::11                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::12                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::13                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::14                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::15                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::16                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::17                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::18                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::19                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::20                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::21                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::22                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::23                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::24                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::25                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::26                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::27                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::28                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::29                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::30                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::31                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::32                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::33                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::34                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::35                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::36                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::37                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::38                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::39                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::40                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::41                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::42                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::43                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::44                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::45                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::46                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::47                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::48                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::49                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::50                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::51                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::52                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::53                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::54                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::55                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::56                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::57                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::58                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::59                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::60                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::61                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::62                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.wrQLenPdf::63                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl3.bytesReadWrQ                 0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl3.bytesReadSys                 0                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl3.bytesWrittenSys              0                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl3.totalReadIdleTicks            0                       # Total number of ticks the memory device does not service any read requests (Tick)
board.memory.mem_ctrl3.avgUtilization               1                       # Ratio of ticks that the memory system serving read requests (Ratio)
board.memory.mem_ctrl3.avgRdBWSys          0.00000000                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl3.avgWrBWSys          0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl3.totGap                       0                       # Total gap between requests (Tick)
board.memory.mem_ctrl3.avgGap                     nan                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl3.dram.readBursts              0                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl3.dram.writeBursts             0                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl3.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankRdBursts::16            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankRdBursts::17            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankRdBursts::18            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankRdBursts::19            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankRdBursts::20            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankRdBursts::21            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankRdBursts::22            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankRdBursts::23            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankRdBursts::24            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankRdBursts::25            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankRdBursts::26            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankRdBursts::27            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankRdBursts::28            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankRdBursts::29            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankRdBursts::30            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankRdBursts::31            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl3.dram.totQLat                 0                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl3.dram.totBusLat               0                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl3.dram.totMemAccLat            0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl3.dram.avgQLat               nan                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl3.dram.avgBusLat             nan                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl3.dram.avgMemAccLat          nan                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl3.dram.readRowHits             0                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl3.dram.writeRowHits            0                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl3.dram.readRowHitRate          nan                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl3.dram.writeRowHitRate          nan                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl3.dram.dramBytesRead            0                       # Total bytes read (Byte)
board.memory.mem_ctrl3.dram.dramBytesWritten            0                       # Total bytes written (Byte)
board.memory.mem_ctrl3.dram.avgRdBW                 0                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl3.dram.avgWrBW                 0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl3.dram.peakBW           33613.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl3.dram.busUtil              0.00                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl3.dram.busUtilRead          0.00                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl3.dram.busUtilWrite         0.00                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl3.dram.pageHitRate           nan                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl3.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl3.dram.rank0.actEnergy            0                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl3.dram.rank0.preEnergy            0                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl3.dram.rank0.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl3.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl3.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl3.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl3.dram.rank0.preBackEnergy 648894423541.548828                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl3.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl3.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl3.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl3.dram.rank0.totalEnergy 648894423541.548828                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl3.dram.rank0.averagePower   404.800000                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl3.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl3.dram.rank0.pwrStateTime::IDLE 1603000058000                       # Time in different power states (Tick)
board.memory.mem_ctrl3.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl3.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl3.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl3.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
board.memory.mem_ctrl3.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl3.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.pci_devices.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.pickle_device_mmus.alignFaults                0                       # Number of MMU faults due to alignment restrictions (Count)
board.pickle_device_mmus.prefetchFaults             0                       # Number of MMU faults due to prefetch (Count)
board.pickle_device_mmus.domainFaults               0                       # Number of MMU faults due to domain restrictions (Count)
board.pickle_device_mmus.permsFaults                0                       # Number of MMU faults due to permissions restrictions (Count)
board.pickle_device_mmus.dtb.readHits               0                       # Read hits (Count)
board.pickle_device_mmus.dtb.readMisses             0                       # Read misses (Count)
board.pickle_device_mmus.dtb.writeHits              0                       # Write hits (Count)
board.pickle_device_mmus.dtb.writeMisses            0                       # Write misses (Count)
board.pickle_device_mmus.dtb.inserts                0                       # Number of times an entry is inserted into the TLB (Count)
board.pickle_device_mmus.dtb.flushTlb               0                       # Number of times a TLB invalidation was requested (Count)
board.pickle_device_mmus.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.pickle_device_mmus.dtb.readAccesses            0                       # Read accesses (Count)
board.pickle_device_mmus.dtb.writeAccesses            0                       # Write accesses (Count)
board.pickle_device_mmus.dtb.hits                   0                       # Total TLB (inst and data) hits (Count)
board.pickle_device_mmus.dtb.misses                 0                       # Total TLB (inst and data) misses (Count)
board.pickle_device_mmus.dtb.accesses               0                       # Total TLB (inst and data) accesses (Count)
board.pickle_device_mmus.dtb_walker.walks            0                       # Table walker walks requested (Count)
board.pickle_device_mmus.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.pickle_device_mmus.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.pickle_device_mmus.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
board.pickle_device_mmus.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.pickle_device_mmus.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.pickle_device_mmus.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
board.pickle_device_mmus.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
board.pickle_device_mmus.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.pickle_device_mmus.itb.instHits               0                       # Inst hits (Count)
board.pickle_device_mmus.itb.instMisses             0                       # Inst misses (Count)
board.pickle_device_mmus.itb.inserts                0                       # Number of times an entry is inserted into the TLB (Count)
board.pickle_device_mmus.itb.flushTlb               0                       # Number of times a TLB invalidation was requested (Count)
board.pickle_device_mmus.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.pickle_device_mmus.itb.instAccesses            0                       # Inst accesses (Count)
board.pickle_device_mmus.itb.hits                   0                       # Total TLB (inst and data) hits (Count)
board.pickle_device_mmus.itb.misses                 0                       # Total TLB (inst and data) misses (Count)
board.pickle_device_mmus.itb.accesses               0                       # Total TLB (inst and data) accesses (Count)
board.pickle_device_mmus.itb_walker.walks            0                       # Table walker walks requested (Count)
board.pickle_device_mmus.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.pickle_device_mmus.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.pickle_device_mmus.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
board.pickle_device_mmus.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.pickle_device_mmus.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.pickle_device_mmus.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
board.pickle_device_mmus.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
board.pickle_device_mmus.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.pickle_device_mmus.l2_shared.instHits            0                       # Inst hits (Count)
board.pickle_device_mmus.l2_shared.instMisses            0                       # Inst misses (Count)
board.pickle_device_mmus.l2_shared.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
board.pickle_device_mmus.l2_shared.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
board.pickle_device_mmus.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.pickle_device_mmus.l2_shared.instAccesses            0                       # Inst accesses (Count)
board.pickle_device_mmus.l2_shared.hits             0                       # Total TLB (inst and data) hits (Count)
board.pickle_device_mmus.l2_shared.misses            0                       # Total TLB (inst and data) misses (Count)
board.pickle_device_mmus.l2_shared.accesses            0                       # Total TLB (inst and data) accesses (Count)
board.pickle_device_mmus.stage2_dtb.readHits            0                       # Read hits (Count)
board.pickle_device_mmus.stage2_dtb.readMisses            0                       # Read misses (Count)
board.pickle_device_mmus.stage2_dtb.writeHits            0                       # Write hits (Count)
board.pickle_device_mmus.stage2_dtb.writeMisses            0                       # Write misses (Count)
board.pickle_device_mmus.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
board.pickle_device_mmus.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
board.pickle_device_mmus.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.pickle_device_mmus.stage2_dtb.readAccesses            0                       # Read accesses (Count)
board.pickle_device_mmus.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
board.pickle_device_mmus.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
board.pickle_device_mmus.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
board.pickle_device_mmus.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
board.pickle_device_mmus.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
board.pickle_device_mmus.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.pickle_device_mmus.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.pickle_device_mmus.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
board.pickle_device_mmus.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.pickle_device_mmus.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.pickle_device_mmus.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
board.pickle_device_mmus.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
board.pickle_device_mmus.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.pickle_device_mmus.stage2_itb.instHits            0                       # Inst hits (Count)
board.pickle_device_mmus.stage2_itb.instMisses            0                       # Inst misses (Count)
board.pickle_device_mmus.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
board.pickle_device_mmus.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
board.pickle_device_mmus.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.pickle_device_mmus.stage2_itb.instAccesses            0                       # Inst accesses (Count)
board.pickle_device_mmus.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
board.pickle_device_mmus.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
board.pickle_device_mmus.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
board.pickle_device_mmus.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
board.pickle_device_mmus.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.pickle_device_mmus.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.pickle_device_mmus.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
board.pickle_device_mmus.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.pickle_device_mmus.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.pickle_device_mmus.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
board.pickle_device_mmus.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
board.pickle_device_mmus.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.pickle_device_prefetchers.numReceivedWork            0                       # Number of work sent from software (Count)
board.pickle_device_prefetchers.numActivatedWork            0                       # Number of work activated by the prefetcher (Count)
board.pickle_device_prefetchers.numWorkedDroppedDueToCoreFinished            0                       # Number of work items dropped because the core has already worked on them (Count)
board.pickle_device_prefetchers.numWorkedDroppedDueToCoreTooClose            0                       # Number of work items dropped because the core is too close to the prefetch distance even though the core has not worked on them yet (Count)
board.pickle_device_prefetchers.numPrefetches            0                       # Number of prefetch requests generated (Count)
board.pickle_device_prefetchers.numUnknownPrefetches            0                       # Number of prefetches received that does not fit into any array (Count)
board.pickle_device_prefetchers.histInQueueLength::samples            0                       # Histogram of the in queue length over time (Count)
board.pickle_device_prefetchers.histInQueueLength::mean          nan                       # Histogram of the in queue length over time (Count)
board.pickle_device_prefetchers.histInQueueLength::gmean          nan                       # Histogram of the in queue length over time (Count)
board.pickle_device_prefetchers.histInQueueLength::stdev          nan                       # Histogram of the in queue length over time (Count)
board.pickle_device_prefetchers.histInQueueLength::0            0                       # Histogram of the in queue length over time (Count)
board.pickle_device_prefetchers.histInQueueLength::1            0                       # Histogram of the in queue length over time (Count)
board.pickle_device_prefetchers.histInQueueLength::2            0                       # Histogram of the in queue length over time (Count)
board.pickle_device_prefetchers.histInQueueLength::3            0                       # Histogram of the in queue length over time (Count)
board.pickle_device_prefetchers.histInQueueLength::4            0                       # Histogram of the in queue length over time (Count)
board.pickle_device_prefetchers.histInQueueLength::5            0                       # Histogram of the in queue length over time (Count)
board.pickle_device_prefetchers.histInQueueLength::6            0                       # Histogram of the in queue length over time (Count)
board.pickle_device_prefetchers.histInQueueLength::7            0                       # Histogram of the in queue length over time (Count)
board.pickle_device_prefetchers.histInQueueLength::8            0                       # Histogram of the in queue length over time (Count)
board.pickle_device_prefetchers.histInQueueLength::9            0                       # Histogram of the in queue length over time (Count)
board.pickle_device_prefetchers.histInQueueLength::10            0                       # Histogram of the in queue length over time (Count)
board.pickle_device_prefetchers.histInQueueLength::11            0                       # Histogram of the in queue length over time (Count)
board.pickle_device_prefetchers.histInQueueLength::12            0                       # Histogram of the in queue length over time (Count)
board.pickle_device_prefetchers.histInQueueLength::13            0                       # Histogram of the in queue length over time (Count)
board.pickle_device_prefetchers.histInQueueLength::14            0                       # Histogram of the in queue length over time (Count)
board.pickle_device_prefetchers.histInQueueLength::15            0                       # Histogram of the in queue length over time (Count)
board.pickle_device_prefetchers.histInQueueLength::total            0                       # Histogram of the in queue length over time (Count)
board.pickle_device_prefetchers.histOutQueueLength::samples            0                       # Histogram of the out queue length over time (Count)
board.pickle_device_prefetchers.histOutQueueLength::mean          nan                       # Histogram of the out queue length over time (Count)
board.pickle_device_prefetchers.histOutQueueLength::gmean          nan                       # Histogram of the out queue length over time (Count)
board.pickle_device_prefetchers.histOutQueueLength::stdev          nan                       # Histogram of the out queue length over time (Count)
board.pickle_device_prefetchers.histOutQueueLength::0            0                       # Histogram of the out queue length over time (Count)
board.pickle_device_prefetchers.histOutQueueLength::1            0                       # Histogram of the out queue length over time (Count)
board.pickle_device_prefetchers.histOutQueueLength::2            0                       # Histogram of the out queue length over time (Count)
board.pickle_device_prefetchers.histOutQueueLength::3            0                       # Histogram of the out queue length over time (Count)
board.pickle_device_prefetchers.histOutQueueLength::4            0                       # Histogram of the out queue length over time (Count)
board.pickle_device_prefetchers.histOutQueueLength::5            0                       # Histogram of the out queue length over time (Count)
board.pickle_device_prefetchers.histOutQueueLength::6            0                       # Histogram of the out queue length over time (Count)
board.pickle_device_prefetchers.histOutQueueLength::7            0                       # Histogram of the out queue length over time (Count)
board.pickle_device_prefetchers.histOutQueueLength::8            0                       # Histogram of the out queue length over time (Count)
board.pickle_device_prefetchers.histOutQueueLength::9            0                       # Histogram of the out queue length over time (Count)
board.pickle_device_prefetchers.histOutQueueLength::10            0                       # Histogram of the out queue length over time (Count)
board.pickle_device_prefetchers.histOutQueueLength::11            0                       # Histogram of the out queue length over time (Count)
board.pickle_device_prefetchers.histOutQueueLength::12            0                       # Histogram of the out queue length over time (Count)
board.pickle_device_prefetchers.histOutQueueLength::13            0                       # Histogram of the out queue length over time (Count)
board.pickle_device_prefetchers.histOutQueueLength::14            0                       # Histogram of the out queue length over time (Count)
board.pickle_device_prefetchers.histOutQueueLength::15            0                       # Histogram of the out queue length over time (Count)
board.pickle_device_prefetchers.histOutQueueLength::total            0                       # Histogram of the out queue length over time (Count)
board.pickle_device_prefetchers.cpu_0.job_0.taskCount            0                       # Number of tasks from core 0 (Count)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv0Time::samples            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv0Time::mean          nan                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv0Time::gmean          nan                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv0Time::stdev          nan                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv0Time::0            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv0Time::1            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv0Time::2            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv0Time::3            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv0Time::4            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv0Time::5            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv0Time::6            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv0Time::7            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv0Time::8            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv0Time::9            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv0Time::10            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv0Time::11            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv0Time::12            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv0Time::13            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv0Time::14            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv0Time::15            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv0Time::total            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv1Time::samples            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv1Time::mean          nan                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv1Time::gmean          nan                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv1Time::stdev          nan                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv1Time::0            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv1Time::1            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv1Time::2            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv1Time::3            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv1Time::4            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv1Time::5            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv1Time::6            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv1Time::7            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv1Time::8            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv1Time::9            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv1Time::10            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv1Time::11            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv1Time::12            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv1Time::13            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv1Time::14            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv1Time::15            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv1Time::total            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv2Time::samples            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv2Time::mean          nan                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv2Time::gmean          nan                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv2Time::stdev          nan                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv2Time::0            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv2Time::1            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv2Time::2            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv2Time::3            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv2Time::4            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv2Time::5            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv2Time::6            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv2Time::7            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv2Time::8            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv2Time::9            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv2Time::10            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv2Time::11            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv2Time::12            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv2Time::13            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv2Time::14            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv2Time::15            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv2Time::total            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv3Time::samples            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv3Time::mean          nan                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv3Time::gmean          nan                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv3Time::stdev          nan                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv3Time::0            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv3Time::1            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv3Time::2            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv3Time::3            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv3Time::4            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv3Time::5            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv3Time::6            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv3Time::7            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv3Time::8            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv3Time::9            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv3Time::10            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv3Time::11            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv3Time::12            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv3Time::13            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv3Time::14            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv3Time::15            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchLv3Time::total            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.totalPrefetchTime::samples            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.totalPrefetchTime::mean          nan                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.totalPrefetchTime::gmean          nan                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.totalPrefetchTime::stdev          nan                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.totalPrefetchTime::0            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.totalPrefetchTime::1            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.totalPrefetchTime::2            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.totalPrefetchTime::3            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.totalPrefetchTime::4            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.totalPrefetchTime::5            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.totalPrefetchTime::6            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.totalPrefetchTime::7            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.totalPrefetchTime::8            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.totalPrefetchTime::9            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.totalPrefetchTime::10            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.totalPrefetchTime::11            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.totalPrefetchTime::12            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.totalPrefetchTime::13            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.totalPrefetchTime::14            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.totalPrefetchTime::15            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.totalPrefetchTime::total            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.timelyPrefetchesDistance::samples            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.timelyPrefetchesDistance::mean          nan                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.timelyPrefetchesDistance::gmean          nan                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.timelyPrefetchesDistance::stdev          nan                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.timelyPrefetchesDistance::0            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.timelyPrefetchesDistance::1            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.timelyPrefetchesDistance::2            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.timelyPrefetchesDistance::3            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.timelyPrefetchesDistance::4            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.timelyPrefetchesDistance::5            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.timelyPrefetchesDistance::6            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.timelyPrefetchesDistance::7            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.timelyPrefetchesDistance::8            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.timelyPrefetchesDistance::9            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.timelyPrefetchesDistance::10            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.timelyPrefetchesDistance::11            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.timelyPrefetchesDistance::12            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.timelyPrefetchesDistance::13            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.timelyPrefetchesDistance::14            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.timelyPrefetchesDistance::15            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.timelyPrefetchesDistance::total            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.latePrefetchesDistance::samples            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.latePrefetchesDistance::mean          nan                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.latePrefetchesDistance::gmean          nan                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.latePrefetchesDistance::stdev          nan                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.latePrefetchesDistance::0            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.latePrefetchesDistance::1            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.latePrefetchesDistance::2            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.latePrefetchesDistance::3            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.latePrefetchesDistance::4            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.latePrefetchesDistance::5            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.latePrefetchesDistance::6            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.latePrefetchesDistance::7            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.latePrefetchesDistance::8            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.latePrefetchesDistance::9            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.latePrefetchesDistance::10            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.latePrefetchesDistance::11            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.latePrefetchesDistance::12            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.latePrefetchesDistance::13            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.latePrefetchesDistance::14            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.latePrefetchesDistance::15            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.latePrefetchesDistance::total            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.coreStartedBeforePrefetchStarted::samples            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.coreStartedBeforePrefetchStarted::mean          nan                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.coreStartedBeforePrefetchStarted::gmean          nan                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.coreStartedBeforePrefetchStarted::stdev          nan                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.coreStartedBeforePrefetchStarted::0            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.coreStartedBeforePrefetchStarted::1            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.coreStartedBeforePrefetchStarted::2            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.coreStartedBeforePrefetchStarted::3            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.coreStartedBeforePrefetchStarted::4            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.coreStartedBeforePrefetchStarted::5            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.coreStartedBeforePrefetchStarted::6            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.coreStartedBeforePrefetchStarted::7            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.coreStartedBeforePrefetchStarted::8            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.coreStartedBeforePrefetchStarted::9            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.coreStartedBeforePrefetchStarted::10            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.coreStartedBeforePrefetchStarted::11            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.coreStartedBeforePrefetchStarted::12            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.coreStartedBeforePrefetchStarted::13            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.coreStartedBeforePrefetchStarted::14            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.coreStartedBeforePrefetchStarted::15            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.coreStartedBeforePrefetchStarted::total            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.coreStartedBeforePrefetchComplete::samples            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.coreStartedBeforePrefetchComplete::mean          nan                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.coreStartedBeforePrefetchComplete::gmean          nan                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.coreStartedBeforePrefetchComplete::stdev          nan                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.coreStartedBeforePrefetchComplete::0            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.coreStartedBeforePrefetchComplete::1            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.coreStartedBeforePrefetchComplete::2            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.coreStartedBeforePrefetchComplete::3            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.coreStartedBeforePrefetchComplete::4            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.coreStartedBeforePrefetchComplete::5            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.coreStartedBeforePrefetchComplete::6            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.coreStartedBeforePrefetchComplete::7            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.coreStartedBeforePrefetchComplete::8            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.coreStartedBeforePrefetchComplete::9            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.coreStartedBeforePrefetchComplete::10            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.coreStartedBeforePrefetchComplete::11            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.coreStartedBeforePrefetchComplete::12            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.coreStartedBeforePrefetchComplete::13            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.coreStartedBeforePrefetchComplete::14            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.coreStartedBeforePrefetchComplete::15            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.coreStartedBeforePrefetchComplete::total            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchCompleteBeforeCoreStarted::samples            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchCompleteBeforeCoreStarted::mean          nan                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchCompleteBeforeCoreStarted::gmean          nan                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchCompleteBeforeCoreStarted::stdev          nan                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchCompleteBeforeCoreStarted::0            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchCompleteBeforeCoreStarted::1            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchCompleteBeforeCoreStarted::2            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchCompleteBeforeCoreStarted::3            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchCompleteBeforeCoreStarted::4            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchCompleteBeforeCoreStarted::5            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchCompleteBeforeCoreStarted::6            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchCompleteBeforeCoreStarted::7            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchCompleteBeforeCoreStarted::8            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchCompleteBeforeCoreStarted::9            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchCompleteBeforeCoreStarted::10            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchCompleteBeforeCoreStarted::11            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchCompleteBeforeCoreStarted::12            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchCompleteBeforeCoreStarted::13            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchCompleteBeforeCoreStarted::14            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchCompleteBeforeCoreStarted::15            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_0.job_0.prefetchCompleteBeforeCoreStarted::total            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.taskCount            0                       # Number of tasks from core 0 (Count)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv0Time::samples            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv0Time::mean          nan                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv0Time::gmean          nan                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv0Time::stdev          nan                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv0Time::0            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv0Time::1            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv0Time::2            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv0Time::3            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv0Time::4            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv0Time::5            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv0Time::6            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv0Time::7            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv0Time::8            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv0Time::9            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv0Time::10            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv0Time::11            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv0Time::12            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv0Time::13            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv0Time::14            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv0Time::15            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv0Time::total            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv1Time::samples            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv1Time::mean          nan                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv1Time::gmean          nan                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv1Time::stdev          nan                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv1Time::0            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv1Time::1            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv1Time::2            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv1Time::3            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv1Time::4            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv1Time::5            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv1Time::6            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv1Time::7            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv1Time::8            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv1Time::9            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv1Time::10            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv1Time::11            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv1Time::12            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv1Time::13            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv1Time::14            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv1Time::15            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv1Time::total            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv2Time::samples            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv2Time::mean          nan                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv2Time::gmean          nan                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv2Time::stdev          nan                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv2Time::0            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv2Time::1            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv2Time::2            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv2Time::3            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv2Time::4            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv2Time::5            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv2Time::6            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv2Time::7            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv2Time::8            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv2Time::9            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv2Time::10            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv2Time::11            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv2Time::12            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv2Time::13            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv2Time::14            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv2Time::15            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv2Time::total            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv3Time::samples            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv3Time::mean          nan                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv3Time::gmean          nan                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv3Time::stdev          nan                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv3Time::0            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv3Time::1            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv3Time::2            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv3Time::3            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv3Time::4            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv3Time::5            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv3Time::6            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv3Time::7            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv3Time::8            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv3Time::9            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv3Time::10            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv3Time::11            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv3Time::12            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv3Time::13            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv3Time::14            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv3Time::15            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchLv3Time::total            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.totalPrefetchTime::samples            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.totalPrefetchTime::mean          nan                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.totalPrefetchTime::gmean          nan                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.totalPrefetchTime::stdev          nan                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.totalPrefetchTime::0            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.totalPrefetchTime::1            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.totalPrefetchTime::2            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.totalPrefetchTime::3            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.totalPrefetchTime::4            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.totalPrefetchTime::5            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.totalPrefetchTime::6            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.totalPrefetchTime::7            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.totalPrefetchTime::8            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.totalPrefetchTime::9            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.totalPrefetchTime::10            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.totalPrefetchTime::11            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.totalPrefetchTime::12            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.totalPrefetchTime::13            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.totalPrefetchTime::14            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.totalPrefetchTime::15            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.totalPrefetchTime::total            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.timelyPrefetchesDistance::samples            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.timelyPrefetchesDistance::mean          nan                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.timelyPrefetchesDistance::gmean          nan                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.timelyPrefetchesDistance::stdev          nan                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.timelyPrefetchesDistance::0            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.timelyPrefetchesDistance::1            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.timelyPrefetchesDistance::2            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.timelyPrefetchesDistance::3            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.timelyPrefetchesDistance::4            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.timelyPrefetchesDistance::5            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.timelyPrefetchesDistance::6            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.timelyPrefetchesDistance::7            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.timelyPrefetchesDistance::8            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.timelyPrefetchesDistance::9            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.timelyPrefetchesDistance::10            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.timelyPrefetchesDistance::11            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.timelyPrefetchesDistance::12            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.timelyPrefetchesDistance::13            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.timelyPrefetchesDistance::14            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.timelyPrefetchesDistance::15            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.timelyPrefetchesDistance::total            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.latePrefetchesDistance::samples            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.latePrefetchesDistance::mean          nan                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.latePrefetchesDistance::gmean          nan                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.latePrefetchesDistance::stdev          nan                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.latePrefetchesDistance::0            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.latePrefetchesDistance::1            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.latePrefetchesDistance::2            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.latePrefetchesDistance::3            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.latePrefetchesDistance::4            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.latePrefetchesDistance::5            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.latePrefetchesDistance::6            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.latePrefetchesDistance::7            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.latePrefetchesDistance::8            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.latePrefetchesDistance::9            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.latePrefetchesDistance::10            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.latePrefetchesDistance::11            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.latePrefetchesDistance::12            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.latePrefetchesDistance::13            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.latePrefetchesDistance::14            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.latePrefetchesDistance::15            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.latePrefetchesDistance::total            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.coreStartedBeforePrefetchStarted::samples            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.coreStartedBeforePrefetchStarted::mean          nan                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.coreStartedBeforePrefetchStarted::gmean          nan                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.coreStartedBeforePrefetchStarted::stdev          nan                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.coreStartedBeforePrefetchStarted::0            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.coreStartedBeforePrefetchStarted::1            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.coreStartedBeforePrefetchStarted::2            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.coreStartedBeforePrefetchStarted::3            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.coreStartedBeforePrefetchStarted::4            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.coreStartedBeforePrefetchStarted::5            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.coreStartedBeforePrefetchStarted::6            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.coreStartedBeforePrefetchStarted::7            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.coreStartedBeforePrefetchStarted::8            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.coreStartedBeforePrefetchStarted::9            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.coreStartedBeforePrefetchStarted::10            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.coreStartedBeforePrefetchStarted::11            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.coreStartedBeforePrefetchStarted::12            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.coreStartedBeforePrefetchStarted::13            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.coreStartedBeforePrefetchStarted::14            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.coreStartedBeforePrefetchStarted::15            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.coreStartedBeforePrefetchStarted::total            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.coreStartedBeforePrefetchComplete::samples            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.coreStartedBeforePrefetchComplete::mean          nan                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.coreStartedBeforePrefetchComplete::gmean          nan                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.coreStartedBeforePrefetchComplete::stdev          nan                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.coreStartedBeforePrefetchComplete::0            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.coreStartedBeforePrefetchComplete::1            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.coreStartedBeforePrefetchComplete::2            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.coreStartedBeforePrefetchComplete::3            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.coreStartedBeforePrefetchComplete::4            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.coreStartedBeforePrefetchComplete::5            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.coreStartedBeforePrefetchComplete::6            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.coreStartedBeforePrefetchComplete::7            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.coreStartedBeforePrefetchComplete::8            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.coreStartedBeforePrefetchComplete::9            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.coreStartedBeforePrefetchComplete::10            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.coreStartedBeforePrefetchComplete::11            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.coreStartedBeforePrefetchComplete::12            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.coreStartedBeforePrefetchComplete::13            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.coreStartedBeforePrefetchComplete::14            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.coreStartedBeforePrefetchComplete::15            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.coreStartedBeforePrefetchComplete::total            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchCompleteBeforeCoreStarted::samples            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchCompleteBeforeCoreStarted::mean          nan                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchCompleteBeforeCoreStarted::gmean          nan                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchCompleteBeforeCoreStarted::stdev          nan                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchCompleteBeforeCoreStarted::0            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchCompleteBeforeCoreStarted::1            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchCompleteBeforeCoreStarted::2            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchCompleteBeforeCoreStarted::3            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchCompleteBeforeCoreStarted::4            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchCompleteBeforeCoreStarted::5            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchCompleteBeforeCoreStarted::6            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchCompleteBeforeCoreStarted::7            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchCompleteBeforeCoreStarted::8            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchCompleteBeforeCoreStarted::9            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchCompleteBeforeCoreStarted::10            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchCompleteBeforeCoreStarted::11            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchCompleteBeforeCoreStarted::12            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchCompleteBeforeCoreStarted::13            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchCompleteBeforeCoreStarted::14            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchCompleteBeforeCoreStarted::15            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_0.job_1.prefetchCompleteBeforeCoreStarted::total            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.taskCount            0                       # Number of tasks from core 1 (Count)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv0Time::samples            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv0Time::mean          nan                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv0Time::gmean          nan                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv0Time::stdev          nan                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv0Time::0            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv0Time::1            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv0Time::2            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv0Time::3            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv0Time::4            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv0Time::5            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv0Time::6            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv0Time::7            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv0Time::8            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv0Time::9            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv0Time::10            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv0Time::11            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv0Time::12            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv0Time::13            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv0Time::14            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv0Time::15            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv0Time::total            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv1Time::samples            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv1Time::mean          nan                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv1Time::gmean          nan                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv1Time::stdev          nan                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv1Time::0            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv1Time::1            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv1Time::2            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv1Time::3            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv1Time::4            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv1Time::5            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv1Time::6            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv1Time::7            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv1Time::8            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv1Time::9            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv1Time::10            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv1Time::11            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv1Time::12            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv1Time::13            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv1Time::14            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv1Time::15            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv1Time::total            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv2Time::samples            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv2Time::mean          nan                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv2Time::gmean          nan                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv2Time::stdev          nan                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv2Time::0            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv2Time::1            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv2Time::2            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv2Time::3            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv2Time::4            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv2Time::5            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv2Time::6            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv2Time::7            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv2Time::8            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv2Time::9            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv2Time::10            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv2Time::11            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv2Time::12            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv2Time::13            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv2Time::14            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv2Time::15            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv2Time::total            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv3Time::samples            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv3Time::mean          nan                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv3Time::gmean          nan                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv3Time::stdev          nan                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv3Time::0            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv3Time::1            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv3Time::2            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv3Time::3            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv3Time::4            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv3Time::5            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv3Time::6            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv3Time::7            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv3Time::8            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv3Time::9            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv3Time::10            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv3Time::11            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv3Time::12            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv3Time::13            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv3Time::14            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv3Time::15            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchLv3Time::total            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.totalPrefetchTime::samples            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.totalPrefetchTime::mean          nan                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.totalPrefetchTime::gmean          nan                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.totalPrefetchTime::stdev          nan                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.totalPrefetchTime::0            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.totalPrefetchTime::1            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.totalPrefetchTime::2            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.totalPrefetchTime::3            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.totalPrefetchTime::4            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.totalPrefetchTime::5            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.totalPrefetchTime::6            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.totalPrefetchTime::7            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.totalPrefetchTime::8            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.totalPrefetchTime::9            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.totalPrefetchTime::10            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.totalPrefetchTime::11            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.totalPrefetchTime::12            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.totalPrefetchTime::13            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.totalPrefetchTime::14            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.totalPrefetchTime::15            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.totalPrefetchTime::total            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.timelyPrefetchesDistance::samples            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.timelyPrefetchesDistance::mean          nan                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.timelyPrefetchesDistance::gmean          nan                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.timelyPrefetchesDistance::stdev          nan                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.timelyPrefetchesDistance::0            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.timelyPrefetchesDistance::1            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.timelyPrefetchesDistance::2            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.timelyPrefetchesDistance::3            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.timelyPrefetchesDistance::4            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.timelyPrefetchesDistance::5            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.timelyPrefetchesDistance::6            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.timelyPrefetchesDistance::7            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.timelyPrefetchesDistance::8            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.timelyPrefetchesDistance::9            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.timelyPrefetchesDistance::10            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.timelyPrefetchesDistance::11            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.timelyPrefetchesDistance::12            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.timelyPrefetchesDistance::13            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.timelyPrefetchesDistance::14            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.timelyPrefetchesDistance::15            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.timelyPrefetchesDistance::total            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.latePrefetchesDistance::samples            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.latePrefetchesDistance::mean          nan                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.latePrefetchesDistance::gmean          nan                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.latePrefetchesDistance::stdev          nan                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.latePrefetchesDistance::0            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.latePrefetchesDistance::1            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.latePrefetchesDistance::2            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.latePrefetchesDistance::3            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.latePrefetchesDistance::4            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.latePrefetchesDistance::5            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.latePrefetchesDistance::6            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.latePrefetchesDistance::7            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.latePrefetchesDistance::8            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.latePrefetchesDistance::9            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.latePrefetchesDistance::10            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.latePrefetchesDistance::11            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.latePrefetchesDistance::12            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.latePrefetchesDistance::13            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.latePrefetchesDistance::14            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.latePrefetchesDistance::15            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.latePrefetchesDistance::total            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.coreStartedBeforePrefetchStarted::samples            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.coreStartedBeforePrefetchStarted::mean          nan                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.coreStartedBeforePrefetchStarted::gmean          nan                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.coreStartedBeforePrefetchStarted::stdev          nan                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.coreStartedBeforePrefetchStarted::0            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.coreStartedBeforePrefetchStarted::1            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.coreStartedBeforePrefetchStarted::2            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.coreStartedBeforePrefetchStarted::3            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.coreStartedBeforePrefetchStarted::4            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.coreStartedBeforePrefetchStarted::5            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.coreStartedBeforePrefetchStarted::6            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.coreStartedBeforePrefetchStarted::7            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.coreStartedBeforePrefetchStarted::8            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.coreStartedBeforePrefetchStarted::9            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.coreStartedBeforePrefetchStarted::10            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.coreStartedBeforePrefetchStarted::11            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.coreStartedBeforePrefetchStarted::12            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.coreStartedBeforePrefetchStarted::13            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.coreStartedBeforePrefetchStarted::14            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.coreStartedBeforePrefetchStarted::15            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.coreStartedBeforePrefetchStarted::total            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.coreStartedBeforePrefetchComplete::samples            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.coreStartedBeforePrefetchComplete::mean          nan                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.coreStartedBeforePrefetchComplete::gmean          nan                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.coreStartedBeforePrefetchComplete::stdev          nan                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.coreStartedBeforePrefetchComplete::0            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.coreStartedBeforePrefetchComplete::1            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.coreStartedBeforePrefetchComplete::2            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.coreStartedBeforePrefetchComplete::3            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.coreStartedBeforePrefetchComplete::4            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.coreStartedBeforePrefetchComplete::5            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.coreStartedBeforePrefetchComplete::6            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.coreStartedBeforePrefetchComplete::7            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.coreStartedBeforePrefetchComplete::8            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.coreStartedBeforePrefetchComplete::9            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.coreStartedBeforePrefetchComplete::10            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.coreStartedBeforePrefetchComplete::11            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.coreStartedBeforePrefetchComplete::12            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.coreStartedBeforePrefetchComplete::13            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.coreStartedBeforePrefetchComplete::14            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.coreStartedBeforePrefetchComplete::15            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.coreStartedBeforePrefetchComplete::total            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchCompleteBeforeCoreStarted::samples            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchCompleteBeforeCoreStarted::mean          nan                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchCompleteBeforeCoreStarted::gmean          nan                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchCompleteBeforeCoreStarted::stdev          nan                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchCompleteBeforeCoreStarted::0            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchCompleteBeforeCoreStarted::1            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchCompleteBeforeCoreStarted::2            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchCompleteBeforeCoreStarted::3            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchCompleteBeforeCoreStarted::4            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchCompleteBeforeCoreStarted::5            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchCompleteBeforeCoreStarted::6            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchCompleteBeforeCoreStarted::7            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchCompleteBeforeCoreStarted::8            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchCompleteBeforeCoreStarted::9            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchCompleteBeforeCoreStarted::10            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchCompleteBeforeCoreStarted::11            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchCompleteBeforeCoreStarted::12            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchCompleteBeforeCoreStarted::13            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchCompleteBeforeCoreStarted::14            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchCompleteBeforeCoreStarted::15            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_1.job_0.prefetchCompleteBeforeCoreStarted::total            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.taskCount            0                       # Number of tasks from core 1 (Count)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv0Time::samples            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv0Time::mean          nan                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv0Time::gmean          nan                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv0Time::stdev          nan                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv0Time::0            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv0Time::1            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv0Time::2            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv0Time::3            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv0Time::4            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv0Time::5            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv0Time::6            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv0Time::7            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv0Time::8            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv0Time::9            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv0Time::10            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv0Time::11            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv0Time::12            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv0Time::13            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv0Time::14            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv0Time::15            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv0Time::total            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv1Time::samples            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv1Time::mean          nan                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv1Time::gmean          nan                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv1Time::stdev          nan                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv1Time::0            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv1Time::1            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv1Time::2            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv1Time::3            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv1Time::4            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv1Time::5            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv1Time::6            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv1Time::7            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv1Time::8            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv1Time::9            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv1Time::10            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv1Time::11            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv1Time::12            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv1Time::13            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv1Time::14            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv1Time::15            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv1Time::total            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv2Time::samples            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv2Time::mean          nan                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv2Time::gmean          nan                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv2Time::stdev          nan                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv2Time::0            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv2Time::1            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv2Time::2            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv2Time::3            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv2Time::4            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv2Time::5            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv2Time::6            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv2Time::7            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv2Time::8            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv2Time::9            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv2Time::10            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv2Time::11            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv2Time::12            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv2Time::13            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv2Time::14            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv2Time::15            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv2Time::total            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv3Time::samples            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv3Time::mean          nan                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv3Time::gmean          nan                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv3Time::stdev          nan                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv3Time::0            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv3Time::1            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv3Time::2            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv3Time::3            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv3Time::4            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv3Time::5            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv3Time::6            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv3Time::7            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv3Time::8            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv3Time::9            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv3Time::10            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv3Time::11            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv3Time::12            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv3Time::13            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv3Time::14            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv3Time::15            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchLv3Time::total            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.totalPrefetchTime::samples            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.totalPrefetchTime::mean          nan                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.totalPrefetchTime::gmean          nan                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.totalPrefetchTime::stdev          nan                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.totalPrefetchTime::0            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.totalPrefetchTime::1            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.totalPrefetchTime::2            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.totalPrefetchTime::3            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.totalPrefetchTime::4            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.totalPrefetchTime::5            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.totalPrefetchTime::6            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.totalPrefetchTime::7            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.totalPrefetchTime::8            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.totalPrefetchTime::9            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.totalPrefetchTime::10            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.totalPrefetchTime::11            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.totalPrefetchTime::12            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.totalPrefetchTime::13            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.totalPrefetchTime::14            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.totalPrefetchTime::15            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.totalPrefetchTime::total            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.timelyPrefetchesDistance::samples            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.timelyPrefetchesDistance::mean          nan                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.timelyPrefetchesDistance::gmean          nan                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.timelyPrefetchesDistance::stdev          nan                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.timelyPrefetchesDistance::0            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.timelyPrefetchesDistance::1            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.timelyPrefetchesDistance::2            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.timelyPrefetchesDistance::3            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.timelyPrefetchesDistance::4            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.timelyPrefetchesDistance::5            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.timelyPrefetchesDistance::6            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.timelyPrefetchesDistance::7            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.timelyPrefetchesDistance::8            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.timelyPrefetchesDistance::9            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.timelyPrefetchesDistance::10            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.timelyPrefetchesDistance::11            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.timelyPrefetchesDistance::12            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.timelyPrefetchesDistance::13            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.timelyPrefetchesDistance::14            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.timelyPrefetchesDistance::15            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.timelyPrefetchesDistance::total            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.latePrefetchesDistance::samples            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.latePrefetchesDistance::mean          nan                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.latePrefetchesDistance::gmean          nan                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.latePrefetchesDistance::stdev          nan                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.latePrefetchesDistance::0            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.latePrefetchesDistance::1            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.latePrefetchesDistance::2            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.latePrefetchesDistance::3            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.latePrefetchesDistance::4            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.latePrefetchesDistance::5            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.latePrefetchesDistance::6            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.latePrefetchesDistance::7            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.latePrefetchesDistance::8            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.latePrefetchesDistance::9            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.latePrefetchesDistance::10            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.latePrefetchesDistance::11            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.latePrefetchesDistance::12            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.latePrefetchesDistance::13            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.latePrefetchesDistance::14            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.latePrefetchesDistance::15            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.latePrefetchesDistance::total            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.coreStartedBeforePrefetchStarted::samples            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.coreStartedBeforePrefetchStarted::mean          nan                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.coreStartedBeforePrefetchStarted::gmean          nan                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.coreStartedBeforePrefetchStarted::stdev          nan                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.coreStartedBeforePrefetchStarted::0            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.coreStartedBeforePrefetchStarted::1            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.coreStartedBeforePrefetchStarted::2            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.coreStartedBeforePrefetchStarted::3            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.coreStartedBeforePrefetchStarted::4            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.coreStartedBeforePrefetchStarted::5            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.coreStartedBeforePrefetchStarted::6            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.coreStartedBeforePrefetchStarted::7            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.coreStartedBeforePrefetchStarted::8            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.coreStartedBeforePrefetchStarted::9            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.coreStartedBeforePrefetchStarted::10            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.coreStartedBeforePrefetchStarted::11            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.coreStartedBeforePrefetchStarted::12            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.coreStartedBeforePrefetchStarted::13            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.coreStartedBeforePrefetchStarted::14            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.coreStartedBeforePrefetchStarted::15            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.coreStartedBeforePrefetchStarted::total            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.coreStartedBeforePrefetchComplete::samples            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.coreStartedBeforePrefetchComplete::mean          nan                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.coreStartedBeforePrefetchComplete::gmean          nan                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.coreStartedBeforePrefetchComplete::stdev          nan                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.coreStartedBeforePrefetchComplete::0            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.coreStartedBeforePrefetchComplete::1            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.coreStartedBeforePrefetchComplete::2            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.coreStartedBeforePrefetchComplete::3            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.coreStartedBeforePrefetchComplete::4            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.coreStartedBeforePrefetchComplete::5            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.coreStartedBeforePrefetchComplete::6            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.coreStartedBeforePrefetchComplete::7            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.coreStartedBeforePrefetchComplete::8            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.coreStartedBeforePrefetchComplete::9            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.coreStartedBeforePrefetchComplete::10            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.coreStartedBeforePrefetchComplete::11            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.coreStartedBeforePrefetchComplete::12            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.coreStartedBeforePrefetchComplete::13            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.coreStartedBeforePrefetchComplete::14            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.coreStartedBeforePrefetchComplete::15            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.coreStartedBeforePrefetchComplete::total            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchCompleteBeforeCoreStarted::samples            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchCompleteBeforeCoreStarted::mean          nan                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchCompleteBeforeCoreStarted::gmean          nan                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchCompleteBeforeCoreStarted::stdev          nan                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchCompleteBeforeCoreStarted::0            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchCompleteBeforeCoreStarted::1            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchCompleteBeforeCoreStarted::2            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchCompleteBeforeCoreStarted::3            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchCompleteBeforeCoreStarted::4            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchCompleteBeforeCoreStarted::5            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchCompleteBeforeCoreStarted::6            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchCompleteBeforeCoreStarted::7            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchCompleteBeforeCoreStarted::8            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchCompleteBeforeCoreStarted::9            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchCompleteBeforeCoreStarted::10            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchCompleteBeforeCoreStarted::11            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchCompleteBeforeCoreStarted::12            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchCompleteBeforeCoreStarted::13            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchCompleteBeforeCoreStarted::14            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchCompleteBeforeCoreStarted::15            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_1.job_1.prefetchCompleteBeforeCoreStarted::total            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.taskCount            0                       # Number of tasks from core 2 (Count)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv0Time::samples            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv0Time::mean          nan                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv0Time::gmean          nan                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv0Time::stdev          nan                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv0Time::0            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv0Time::1            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv0Time::2            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv0Time::3            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv0Time::4            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv0Time::5            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv0Time::6            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv0Time::7            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv0Time::8            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv0Time::9            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv0Time::10            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv0Time::11            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv0Time::12            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv0Time::13            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv0Time::14            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv0Time::15            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv0Time::total            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv1Time::samples            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv1Time::mean          nan                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv1Time::gmean          nan                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv1Time::stdev          nan                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv1Time::0            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv1Time::1            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv1Time::2            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv1Time::3            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv1Time::4            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv1Time::5            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv1Time::6            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv1Time::7            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv1Time::8            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv1Time::9            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv1Time::10            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv1Time::11            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv1Time::12            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv1Time::13            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv1Time::14            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv1Time::15            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv1Time::total            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv2Time::samples            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv2Time::mean          nan                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv2Time::gmean          nan                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv2Time::stdev          nan                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv2Time::0            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv2Time::1            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv2Time::2            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv2Time::3            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv2Time::4            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv2Time::5            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv2Time::6            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv2Time::7            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv2Time::8            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv2Time::9            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv2Time::10            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv2Time::11            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv2Time::12            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv2Time::13            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv2Time::14            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv2Time::15            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv2Time::total            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv3Time::samples            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv3Time::mean          nan                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv3Time::gmean          nan                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv3Time::stdev          nan                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv3Time::0            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv3Time::1            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv3Time::2            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv3Time::3            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv3Time::4            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv3Time::5            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv3Time::6            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv3Time::7            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv3Time::8            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv3Time::9            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv3Time::10            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv3Time::11            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv3Time::12            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv3Time::13            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv3Time::14            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv3Time::15            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchLv3Time::total            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.totalPrefetchTime::samples            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.totalPrefetchTime::mean          nan                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.totalPrefetchTime::gmean          nan                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.totalPrefetchTime::stdev          nan                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.totalPrefetchTime::0            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.totalPrefetchTime::1            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.totalPrefetchTime::2            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.totalPrefetchTime::3            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.totalPrefetchTime::4            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.totalPrefetchTime::5            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.totalPrefetchTime::6            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.totalPrefetchTime::7            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.totalPrefetchTime::8            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.totalPrefetchTime::9            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.totalPrefetchTime::10            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.totalPrefetchTime::11            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.totalPrefetchTime::12            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.totalPrefetchTime::13            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.totalPrefetchTime::14            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.totalPrefetchTime::15            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.totalPrefetchTime::total            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.timelyPrefetchesDistance::samples            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.timelyPrefetchesDistance::mean          nan                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.timelyPrefetchesDistance::gmean          nan                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.timelyPrefetchesDistance::stdev          nan                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.timelyPrefetchesDistance::0            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.timelyPrefetchesDistance::1            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.timelyPrefetchesDistance::2            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.timelyPrefetchesDistance::3            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.timelyPrefetchesDistance::4            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.timelyPrefetchesDistance::5            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.timelyPrefetchesDistance::6            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.timelyPrefetchesDistance::7            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.timelyPrefetchesDistance::8            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.timelyPrefetchesDistance::9            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.timelyPrefetchesDistance::10            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.timelyPrefetchesDistance::11            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.timelyPrefetchesDistance::12            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.timelyPrefetchesDistance::13            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.timelyPrefetchesDistance::14            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.timelyPrefetchesDistance::15            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.timelyPrefetchesDistance::total            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.latePrefetchesDistance::samples            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.latePrefetchesDistance::mean          nan                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.latePrefetchesDistance::gmean          nan                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.latePrefetchesDistance::stdev          nan                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.latePrefetchesDistance::0            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.latePrefetchesDistance::1            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.latePrefetchesDistance::2            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.latePrefetchesDistance::3            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.latePrefetchesDistance::4            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.latePrefetchesDistance::5            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.latePrefetchesDistance::6            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.latePrefetchesDistance::7            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.latePrefetchesDistance::8            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.latePrefetchesDistance::9            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.latePrefetchesDistance::10            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.latePrefetchesDistance::11            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.latePrefetchesDistance::12            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.latePrefetchesDistance::13            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.latePrefetchesDistance::14            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.latePrefetchesDistance::15            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.latePrefetchesDistance::total            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.coreStartedBeforePrefetchStarted::samples            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.coreStartedBeforePrefetchStarted::mean          nan                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.coreStartedBeforePrefetchStarted::gmean          nan                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.coreStartedBeforePrefetchStarted::stdev          nan                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.coreStartedBeforePrefetchStarted::0            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.coreStartedBeforePrefetchStarted::1            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.coreStartedBeforePrefetchStarted::2            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.coreStartedBeforePrefetchStarted::3            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.coreStartedBeforePrefetchStarted::4            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.coreStartedBeforePrefetchStarted::5            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.coreStartedBeforePrefetchStarted::6            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.coreStartedBeforePrefetchStarted::7            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.coreStartedBeforePrefetchStarted::8            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.coreStartedBeforePrefetchStarted::9            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.coreStartedBeforePrefetchStarted::10            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.coreStartedBeforePrefetchStarted::11            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.coreStartedBeforePrefetchStarted::12            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.coreStartedBeforePrefetchStarted::13            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.coreStartedBeforePrefetchStarted::14            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.coreStartedBeforePrefetchStarted::15            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.coreStartedBeforePrefetchStarted::total            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.coreStartedBeforePrefetchComplete::samples            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.coreStartedBeforePrefetchComplete::mean          nan                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.coreStartedBeforePrefetchComplete::gmean          nan                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.coreStartedBeforePrefetchComplete::stdev          nan                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.coreStartedBeforePrefetchComplete::0            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.coreStartedBeforePrefetchComplete::1            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.coreStartedBeforePrefetchComplete::2            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.coreStartedBeforePrefetchComplete::3            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.coreStartedBeforePrefetchComplete::4            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.coreStartedBeforePrefetchComplete::5            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.coreStartedBeforePrefetchComplete::6            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.coreStartedBeforePrefetchComplete::7            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.coreStartedBeforePrefetchComplete::8            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.coreStartedBeforePrefetchComplete::9            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.coreStartedBeforePrefetchComplete::10            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.coreStartedBeforePrefetchComplete::11            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.coreStartedBeforePrefetchComplete::12            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.coreStartedBeforePrefetchComplete::13            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.coreStartedBeforePrefetchComplete::14            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.coreStartedBeforePrefetchComplete::15            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.coreStartedBeforePrefetchComplete::total            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchCompleteBeforeCoreStarted::samples            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchCompleteBeforeCoreStarted::mean          nan                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchCompleteBeforeCoreStarted::gmean          nan                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchCompleteBeforeCoreStarted::stdev          nan                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchCompleteBeforeCoreStarted::0            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchCompleteBeforeCoreStarted::1            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchCompleteBeforeCoreStarted::2            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchCompleteBeforeCoreStarted::3            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchCompleteBeforeCoreStarted::4            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchCompleteBeforeCoreStarted::5            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchCompleteBeforeCoreStarted::6            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchCompleteBeforeCoreStarted::7            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchCompleteBeforeCoreStarted::8            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchCompleteBeforeCoreStarted::9            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchCompleteBeforeCoreStarted::10            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchCompleteBeforeCoreStarted::11            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchCompleteBeforeCoreStarted::12            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchCompleteBeforeCoreStarted::13            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchCompleteBeforeCoreStarted::14            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchCompleteBeforeCoreStarted::15            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_2.job_0.prefetchCompleteBeforeCoreStarted::total            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.taskCount            0                       # Number of tasks from core 2 (Count)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv0Time::samples            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv0Time::mean          nan                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv0Time::gmean          nan                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv0Time::stdev          nan                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv0Time::0            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv0Time::1            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv0Time::2            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv0Time::3            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv0Time::4            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv0Time::5            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv0Time::6            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv0Time::7            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv0Time::8            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv0Time::9            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv0Time::10            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv0Time::11            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv0Time::12            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv0Time::13            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv0Time::14            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv0Time::15            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv0Time::total            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv1Time::samples            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv1Time::mean          nan                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv1Time::gmean          nan                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv1Time::stdev          nan                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv1Time::0            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv1Time::1            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv1Time::2            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv1Time::3            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv1Time::4            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv1Time::5            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv1Time::6            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv1Time::7            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv1Time::8            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv1Time::9            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv1Time::10            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv1Time::11            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv1Time::12            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv1Time::13            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv1Time::14            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv1Time::15            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv1Time::total            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv2Time::samples            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv2Time::mean          nan                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv2Time::gmean          nan                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv2Time::stdev          nan                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv2Time::0            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv2Time::1            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv2Time::2            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv2Time::3            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv2Time::4            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv2Time::5            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv2Time::6            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv2Time::7            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv2Time::8            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv2Time::9            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv2Time::10            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv2Time::11            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv2Time::12            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv2Time::13            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv2Time::14            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv2Time::15            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv2Time::total            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv3Time::samples            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv3Time::mean          nan                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv3Time::gmean          nan                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv3Time::stdev          nan                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv3Time::0            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv3Time::1            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv3Time::2            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv3Time::3            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv3Time::4            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv3Time::5            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv3Time::6            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv3Time::7            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv3Time::8            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv3Time::9            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv3Time::10            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv3Time::11            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv3Time::12            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv3Time::13            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv3Time::14            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv3Time::15            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchLv3Time::total            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.totalPrefetchTime::samples            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.totalPrefetchTime::mean          nan                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.totalPrefetchTime::gmean          nan                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.totalPrefetchTime::stdev          nan                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.totalPrefetchTime::0            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.totalPrefetchTime::1            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.totalPrefetchTime::2            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.totalPrefetchTime::3            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.totalPrefetchTime::4            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.totalPrefetchTime::5            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.totalPrefetchTime::6            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.totalPrefetchTime::7            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.totalPrefetchTime::8            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.totalPrefetchTime::9            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.totalPrefetchTime::10            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.totalPrefetchTime::11            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.totalPrefetchTime::12            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.totalPrefetchTime::13            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.totalPrefetchTime::14            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.totalPrefetchTime::15            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.totalPrefetchTime::total            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.timelyPrefetchesDistance::samples            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.timelyPrefetchesDistance::mean          nan                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.timelyPrefetchesDistance::gmean          nan                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.timelyPrefetchesDistance::stdev          nan                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.timelyPrefetchesDistance::0            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.timelyPrefetchesDistance::1            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.timelyPrefetchesDistance::2            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.timelyPrefetchesDistance::3            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.timelyPrefetchesDistance::4            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.timelyPrefetchesDistance::5            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.timelyPrefetchesDistance::6            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.timelyPrefetchesDistance::7            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.timelyPrefetchesDistance::8            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.timelyPrefetchesDistance::9            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.timelyPrefetchesDistance::10            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.timelyPrefetchesDistance::11            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.timelyPrefetchesDistance::12            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.timelyPrefetchesDistance::13            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.timelyPrefetchesDistance::14            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.timelyPrefetchesDistance::15            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.timelyPrefetchesDistance::total            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.latePrefetchesDistance::samples            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.latePrefetchesDistance::mean          nan                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.latePrefetchesDistance::gmean          nan                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.latePrefetchesDistance::stdev          nan                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.latePrefetchesDistance::0            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.latePrefetchesDistance::1            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.latePrefetchesDistance::2            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.latePrefetchesDistance::3            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.latePrefetchesDistance::4            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.latePrefetchesDistance::5            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.latePrefetchesDistance::6            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.latePrefetchesDistance::7            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.latePrefetchesDistance::8            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.latePrefetchesDistance::9            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.latePrefetchesDistance::10            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.latePrefetchesDistance::11            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.latePrefetchesDistance::12            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.latePrefetchesDistance::13            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.latePrefetchesDistance::14            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.latePrefetchesDistance::15            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.latePrefetchesDistance::total            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.coreStartedBeforePrefetchStarted::samples            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.coreStartedBeforePrefetchStarted::mean          nan                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.coreStartedBeforePrefetchStarted::gmean          nan                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.coreStartedBeforePrefetchStarted::stdev          nan                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.coreStartedBeforePrefetchStarted::0            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.coreStartedBeforePrefetchStarted::1            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.coreStartedBeforePrefetchStarted::2            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.coreStartedBeforePrefetchStarted::3            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.coreStartedBeforePrefetchStarted::4            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.coreStartedBeforePrefetchStarted::5            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.coreStartedBeforePrefetchStarted::6            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.coreStartedBeforePrefetchStarted::7            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.coreStartedBeforePrefetchStarted::8            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.coreStartedBeforePrefetchStarted::9            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.coreStartedBeforePrefetchStarted::10            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.coreStartedBeforePrefetchStarted::11            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.coreStartedBeforePrefetchStarted::12            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.coreStartedBeforePrefetchStarted::13            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.coreStartedBeforePrefetchStarted::14            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.coreStartedBeforePrefetchStarted::15            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.coreStartedBeforePrefetchStarted::total            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.coreStartedBeforePrefetchComplete::samples            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.coreStartedBeforePrefetchComplete::mean          nan                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.coreStartedBeforePrefetchComplete::gmean          nan                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.coreStartedBeforePrefetchComplete::stdev          nan                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.coreStartedBeforePrefetchComplete::0            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.coreStartedBeforePrefetchComplete::1            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.coreStartedBeforePrefetchComplete::2            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.coreStartedBeforePrefetchComplete::3            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.coreStartedBeforePrefetchComplete::4            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.coreStartedBeforePrefetchComplete::5            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.coreStartedBeforePrefetchComplete::6            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.coreStartedBeforePrefetchComplete::7            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.coreStartedBeforePrefetchComplete::8            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.coreStartedBeforePrefetchComplete::9            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.coreStartedBeforePrefetchComplete::10            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.coreStartedBeforePrefetchComplete::11            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.coreStartedBeforePrefetchComplete::12            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.coreStartedBeforePrefetchComplete::13            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.coreStartedBeforePrefetchComplete::14            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.coreStartedBeforePrefetchComplete::15            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.coreStartedBeforePrefetchComplete::total            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchCompleteBeforeCoreStarted::samples            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchCompleteBeforeCoreStarted::mean          nan                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchCompleteBeforeCoreStarted::gmean          nan                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchCompleteBeforeCoreStarted::stdev          nan                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchCompleteBeforeCoreStarted::0            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchCompleteBeforeCoreStarted::1            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchCompleteBeforeCoreStarted::2            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchCompleteBeforeCoreStarted::3            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchCompleteBeforeCoreStarted::4            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchCompleteBeforeCoreStarted::5            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchCompleteBeforeCoreStarted::6            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchCompleteBeforeCoreStarted::7            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchCompleteBeforeCoreStarted::8            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchCompleteBeforeCoreStarted::9            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchCompleteBeforeCoreStarted::10            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchCompleteBeforeCoreStarted::11            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchCompleteBeforeCoreStarted::12            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchCompleteBeforeCoreStarted::13            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchCompleteBeforeCoreStarted::14            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchCompleteBeforeCoreStarted::15            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_2.job_1.prefetchCompleteBeforeCoreStarted::total            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.taskCount            0                       # Number of tasks from core 3 (Count)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv0Time::samples            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv0Time::mean          nan                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv0Time::gmean          nan                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv0Time::stdev          nan                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv0Time::0            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv0Time::1            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv0Time::2            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv0Time::3            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv0Time::4            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv0Time::5            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv0Time::6            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv0Time::7            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv0Time::8            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv0Time::9            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv0Time::10            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv0Time::11            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv0Time::12            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv0Time::13            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv0Time::14            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv0Time::15            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv0Time::total            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv1Time::samples            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv1Time::mean          nan                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv1Time::gmean          nan                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv1Time::stdev          nan                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv1Time::0            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv1Time::1            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv1Time::2            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv1Time::3            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv1Time::4            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv1Time::5            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv1Time::6            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv1Time::7            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv1Time::8            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv1Time::9            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv1Time::10            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv1Time::11            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv1Time::12            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv1Time::13            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv1Time::14            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv1Time::15            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv1Time::total            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv2Time::samples            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv2Time::mean          nan                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv2Time::gmean          nan                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv2Time::stdev          nan                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv2Time::0            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv2Time::1            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv2Time::2            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv2Time::3            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv2Time::4            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv2Time::5            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv2Time::6            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv2Time::7            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv2Time::8            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv2Time::9            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv2Time::10            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv2Time::11            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv2Time::12            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv2Time::13            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv2Time::14            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv2Time::15            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv2Time::total            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv3Time::samples            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv3Time::mean          nan                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv3Time::gmean          nan                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv3Time::stdev          nan                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv3Time::0            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv3Time::1            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv3Time::2            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv3Time::3            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv3Time::4            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv3Time::5            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv3Time::6            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv3Time::7            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv3Time::8            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv3Time::9            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv3Time::10            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv3Time::11            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv3Time::12            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv3Time::13            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv3Time::14            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv3Time::15            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchLv3Time::total            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.totalPrefetchTime::samples            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.totalPrefetchTime::mean          nan                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.totalPrefetchTime::gmean          nan                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.totalPrefetchTime::stdev          nan                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.totalPrefetchTime::0            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.totalPrefetchTime::1            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.totalPrefetchTime::2            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.totalPrefetchTime::3            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.totalPrefetchTime::4            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.totalPrefetchTime::5            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.totalPrefetchTime::6            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.totalPrefetchTime::7            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.totalPrefetchTime::8            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.totalPrefetchTime::9            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.totalPrefetchTime::10            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.totalPrefetchTime::11            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.totalPrefetchTime::12            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.totalPrefetchTime::13            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.totalPrefetchTime::14            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.totalPrefetchTime::15            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.totalPrefetchTime::total            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.timelyPrefetchesDistance::samples            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.timelyPrefetchesDistance::mean          nan                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.timelyPrefetchesDistance::gmean          nan                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.timelyPrefetchesDistance::stdev          nan                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.timelyPrefetchesDistance::0            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.timelyPrefetchesDistance::1            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.timelyPrefetchesDistance::2            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.timelyPrefetchesDistance::3            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.timelyPrefetchesDistance::4            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.timelyPrefetchesDistance::5            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.timelyPrefetchesDistance::6            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.timelyPrefetchesDistance::7            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.timelyPrefetchesDistance::8            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.timelyPrefetchesDistance::9            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.timelyPrefetchesDistance::10            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.timelyPrefetchesDistance::11            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.timelyPrefetchesDistance::12            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.timelyPrefetchesDistance::13            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.timelyPrefetchesDistance::14            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.timelyPrefetchesDistance::15            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.timelyPrefetchesDistance::total            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.latePrefetchesDistance::samples            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.latePrefetchesDistance::mean          nan                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.latePrefetchesDistance::gmean          nan                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.latePrefetchesDistance::stdev          nan                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.latePrefetchesDistance::0            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.latePrefetchesDistance::1            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.latePrefetchesDistance::2            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.latePrefetchesDistance::3            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.latePrefetchesDistance::4            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.latePrefetchesDistance::5            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.latePrefetchesDistance::6            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.latePrefetchesDistance::7            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.latePrefetchesDistance::8            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.latePrefetchesDistance::9            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.latePrefetchesDistance::10            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.latePrefetchesDistance::11            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.latePrefetchesDistance::12            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.latePrefetchesDistance::13            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.latePrefetchesDistance::14            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.latePrefetchesDistance::15            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.latePrefetchesDistance::total            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.coreStartedBeforePrefetchStarted::samples            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.coreStartedBeforePrefetchStarted::mean          nan                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.coreStartedBeforePrefetchStarted::gmean          nan                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.coreStartedBeforePrefetchStarted::stdev          nan                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.coreStartedBeforePrefetchStarted::0            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.coreStartedBeforePrefetchStarted::1            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.coreStartedBeforePrefetchStarted::2            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.coreStartedBeforePrefetchStarted::3            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.coreStartedBeforePrefetchStarted::4            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.coreStartedBeforePrefetchStarted::5            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.coreStartedBeforePrefetchStarted::6            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.coreStartedBeforePrefetchStarted::7            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.coreStartedBeforePrefetchStarted::8            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.coreStartedBeforePrefetchStarted::9            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.coreStartedBeforePrefetchStarted::10            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.coreStartedBeforePrefetchStarted::11            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.coreStartedBeforePrefetchStarted::12            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.coreStartedBeforePrefetchStarted::13            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.coreStartedBeforePrefetchStarted::14            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.coreStartedBeforePrefetchStarted::15            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.coreStartedBeforePrefetchStarted::total            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.coreStartedBeforePrefetchComplete::samples            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.coreStartedBeforePrefetchComplete::mean          nan                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.coreStartedBeforePrefetchComplete::gmean          nan                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.coreStartedBeforePrefetchComplete::stdev          nan                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.coreStartedBeforePrefetchComplete::0            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.coreStartedBeforePrefetchComplete::1            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.coreStartedBeforePrefetchComplete::2            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.coreStartedBeforePrefetchComplete::3            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.coreStartedBeforePrefetchComplete::4            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.coreStartedBeforePrefetchComplete::5            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.coreStartedBeforePrefetchComplete::6            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.coreStartedBeforePrefetchComplete::7            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.coreStartedBeforePrefetchComplete::8            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.coreStartedBeforePrefetchComplete::9            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.coreStartedBeforePrefetchComplete::10            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.coreStartedBeforePrefetchComplete::11            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.coreStartedBeforePrefetchComplete::12            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.coreStartedBeforePrefetchComplete::13            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.coreStartedBeforePrefetchComplete::14            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.coreStartedBeforePrefetchComplete::15            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.coreStartedBeforePrefetchComplete::total            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchCompleteBeforeCoreStarted::samples            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchCompleteBeforeCoreStarted::mean          nan                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchCompleteBeforeCoreStarted::gmean          nan                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchCompleteBeforeCoreStarted::stdev          nan                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchCompleteBeforeCoreStarted::0            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchCompleteBeforeCoreStarted::1            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchCompleteBeforeCoreStarted::2            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchCompleteBeforeCoreStarted::3            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchCompleteBeforeCoreStarted::4            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchCompleteBeforeCoreStarted::5            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchCompleteBeforeCoreStarted::6            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchCompleteBeforeCoreStarted::7            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchCompleteBeforeCoreStarted::8            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchCompleteBeforeCoreStarted::9            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchCompleteBeforeCoreStarted::10            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchCompleteBeforeCoreStarted::11            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchCompleteBeforeCoreStarted::12            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchCompleteBeforeCoreStarted::13            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchCompleteBeforeCoreStarted::14            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchCompleteBeforeCoreStarted::15            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_3.job_0.prefetchCompleteBeforeCoreStarted::total            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.taskCount            0                       # Number of tasks from core 3 (Count)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv0Time::samples            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv0Time::mean          nan                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv0Time::gmean          nan                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv0Time::stdev          nan                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv0Time::0            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv0Time::1            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv0Time::2            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv0Time::3            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv0Time::4            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv0Time::5            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv0Time::6            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv0Time::7            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv0Time::8            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv0Time::9            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv0Time::10            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv0Time::11            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv0Time::12            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv0Time::13            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv0Time::14            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv0Time::15            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv0Time::total            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv1Time::samples            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv1Time::mean          nan                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv1Time::gmean          nan                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv1Time::stdev          nan                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv1Time::0            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv1Time::1            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv1Time::2            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv1Time::3            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv1Time::4            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv1Time::5            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv1Time::6            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv1Time::7            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv1Time::8            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv1Time::9            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv1Time::10            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv1Time::11            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv1Time::12            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv1Time::13            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv1Time::14            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv1Time::15            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv1Time::total            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv2Time::samples            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv2Time::mean          nan                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv2Time::gmean          nan                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv2Time::stdev          nan                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv2Time::0            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv2Time::1            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv2Time::2            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv2Time::3            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv2Time::4            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv2Time::5            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv2Time::6            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv2Time::7            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv2Time::8            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv2Time::9            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv2Time::10            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv2Time::11            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv2Time::12            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv2Time::13            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv2Time::14            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv2Time::15            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv2Time::total            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv3Time::samples            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv3Time::mean          nan                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv3Time::gmean          nan                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv3Time::stdev          nan                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv3Time::0            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv3Time::1            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv3Time::2            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv3Time::3            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv3Time::4            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv3Time::5            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv3Time::6            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv3Time::7            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv3Time::8            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv3Time::9            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv3Time::10            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv3Time::11            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv3Time::12            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv3Time::13            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv3Time::14            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv3Time::15            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchLv3Time::total            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.totalPrefetchTime::samples            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.totalPrefetchTime::mean          nan                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.totalPrefetchTime::gmean          nan                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.totalPrefetchTime::stdev          nan                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.totalPrefetchTime::0            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.totalPrefetchTime::1            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.totalPrefetchTime::2            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.totalPrefetchTime::3            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.totalPrefetchTime::4            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.totalPrefetchTime::5            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.totalPrefetchTime::6            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.totalPrefetchTime::7            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.totalPrefetchTime::8            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.totalPrefetchTime::9            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.totalPrefetchTime::10            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.totalPrefetchTime::11            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.totalPrefetchTime::12            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.totalPrefetchTime::13            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.totalPrefetchTime::14            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.totalPrefetchTime::15            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.totalPrefetchTime::total            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.timelyPrefetchesDistance::samples            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.timelyPrefetchesDistance::mean          nan                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.timelyPrefetchesDistance::gmean          nan                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.timelyPrefetchesDistance::stdev          nan                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.timelyPrefetchesDistance::0            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.timelyPrefetchesDistance::1            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.timelyPrefetchesDistance::2            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.timelyPrefetchesDistance::3            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.timelyPrefetchesDistance::4            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.timelyPrefetchesDistance::5            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.timelyPrefetchesDistance::6            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.timelyPrefetchesDistance::7            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.timelyPrefetchesDistance::8            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.timelyPrefetchesDistance::9            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.timelyPrefetchesDistance::10            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.timelyPrefetchesDistance::11            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.timelyPrefetchesDistance::12            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.timelyPrefetchesDistance::13            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.timelyPrefetchesDistance::14            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.timelyPrefetchesDistance::15            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.timelyPrefetchesDistance::total            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.latePrefetchesDistance::samples            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.latePrefetchesDistance::mean          nan                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.latePrefetchesDistance::gmean          nan                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.latePrefetchesDistance::stdev          nan                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.latePrefetchesDistance::0            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.latePrefetchesDistance::1            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.latePrefetchesDistance::2            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.latePrefetchesDistance::3            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.latePrefetchesDistance::4            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.latePrefetchesDistance::5            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.latePrefetchesDistance::6            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.latePrefetchesDistance::7            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.latePrefetchesDistance::8            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.latePrefetchesDistance::9            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.latePrefetchesDistance::10            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.latePrefetchesDistance::11            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.latePrefetchesDistance::12            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.latePrefetchesDistance::13            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.latePrefetchesDistance::14            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.latePrefetchesDistance::15            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.latePrefetchesDistance::total            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.coreStartedBeforePrefetchStarted::samples            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.coreStartedBeforePrefetchStarted::mean          nan                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.coreStartedBeforePrefetchStarted::gmean          nan                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.coreStartedBeforePrefetchStarted::stdev          nan                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.coreStartedBeforePrefetchStarted::0            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.coreStartedBeforePrefetchStarted::1            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.coreStartedBeforePrefetchStarted::2            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.coreStartedBeforePrefetchStarted::3            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.coreStartedBeforePrefetchStarted::4            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.coreStartedBeforePrefetchStarted::5            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.coreStartedBeforePrefetchStarted::6            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.coreStartedBeforePrefetchStarted::7            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.coreStartedBeforePrefetchStarted::8            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.coreStartedBeforePrefetchStarted::9            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.coreStartedBeforePrefetchStarted::10            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.coreStartedBeforePrefetchStarted::11            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.coreStartedBeforePrefetchStarted::12            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.coreStartedBeforePrefetchStarted::13            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.coreStartedBeforePrefetchStarted::14            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.coreStartedBeforePrefetchStarted::15            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.coreStartedBeforePrefetchStarted::total            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.coreStartedBeforePrefetchComplete::samples            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.coreStartedBeforePrefetchComplete::mean          nan                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.coreStartedBeforePrefetchComplete::gmean          nan                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.coreStartedBeforePrefetchComplete::stdev          nan                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.coreStartedBeforePrefetchComplete::0            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.coreStartedBeforePrefetchComplete::1            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.coreStartedBeforePrefetchComplete::2            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.coreStartedBeforePrefetchComplete::3            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.coreStartedBeforePrefetchComplete::4            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.coreStartedBeforePrefetchComplete::5            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.coreStartedBeforePrefetchComplete::6            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.coreStartedBeforePrefetchComplete::7            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.coreStartedBeforePrefetchComplete::8            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.coreStartedBeforePrefetchComplete::9            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.coreStartedBeforePrefetchComplete::10            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.coreStartedBeforePrefetchComplete::11            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.coreStartedBeforePrefetchComplete::12            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.coreStartedBeforePrefetchComplete::13            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.coreStartedBeforePrefetchComplete::14            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.coreStartedBeforePrefetchComplete::15            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.coreStartedBeforePrefetchComplete::total            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchCompleteBeforeCoreStarted::samples            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchCompleteBeforeCoreStarted::mean          nan                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchCompleteBeforeCoreStarted::gmean          nan                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchCompleteBeforeCoreStarted::stdev          nan                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchCompleteBeforeCoreStarted::0            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchCompleteBeforeCoreStarted::1            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchCompleteBeforeCoreStarted::2            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchCompleteBeforeCoreStarted::3            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchCompleteBeforeCoreStarted::4            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchCompleteBeforeCoreStarted::5            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchCompleteBeforeCoreStarted::6            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchCompleteBeforeCoreStarted::7            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchCompleteBeforeCoreStarted::8            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchCompleteBeforeCoreStarted::9            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchCompleteBeforeCoreStarted::10            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchCompleteBeforeCoreStarted::11            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchCompleteBeforeCoreStarted::12            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchCompleteBeforeCoreStarted::13            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchCompleteBeforeCoreStarted::14            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchCompleteBeforeCoreStarted::15            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_3.job_1.prefetchCompleteBeforeCoreStarted::total            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.taskCount            0                       # Number of tasks from core 4 (Count)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv0Time::samples            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv0Time::mean          nan                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv0Time::gmean          nan                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv0Time::stdev          nan                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv0Time::0            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv0Time::1            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv0Time::2            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv0Time::3            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv0Time::4            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv0Time::5            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv0Time::6            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv0Time::7            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv0Time::8            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv0Time::9            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv0Time::10            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv0Time::11            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv0Time::12            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv0Time::13            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv0Time::14            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv0Time::15            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv0Time::total            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv1Time::samples            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv1Time::mean          nan                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv1Time::gmean          nan                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv1Time::stdev          nan                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv1Time::0            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv1Time::1            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv1Time::2            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv1Time::3            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv1Time::4            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv1Time::5            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv1Time::6            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv1Time::7            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv1Time::8            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv1Time::9            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv1Time::10            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv1Time::11            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv1Time::12            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv1Time::13            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv1Time::14            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv1Time::15            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv1Time::total            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv2Time::samples            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv2Time::mean          nan                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv2Time::gmean          nan                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv2Time::stdev          nan                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv2Time::0            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv2Time::1            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv2Time::2            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv2Time::3            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv2Time::4            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv2Time::5            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv2Time::6            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv2Time::7            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv2Time::8            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv2Time::9            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv2Time::10            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv2Time::11            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv2Time::12            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv2Time::13            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv2Time::14            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv2Time::15            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv2Time::total            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv3Time::samples            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv3Time::mean          nan                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv3Time::gmean          nan                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv3Time::stdev          nan                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv3Time::0            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv3Time::1            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv3Time::2            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv3Time::3            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv3Time::4            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv3Time::5            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv3Time::6            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv3Time::7            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv3Time::8            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv3Time::9            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv3Time::10            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv3Time::11            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv3Time::12            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv3Time::13            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv3Time::14            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv3Time::15            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchLv3Time::total            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.totalPrefetchTime::samples            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.totalPrefetchTime::mean          nan                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.totalPrefetchTime::gmean          nan                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.totalPrefetchTime::stdev          nan                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.totalPrefetchTime::0            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.totalPrefetchTime::1            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.totalPrefetchTime::2            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.totalPrefetchTime::3            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.totalPrefetchTime::4            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.totalPrefetchTime::5            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.totalPrefetchTime::6            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.totalPrefetchTime::7            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.totalPrefetchTime::8            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.totalPrefetchTime::9            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.totalPrefetchTime::10            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.totalPrefetchTime::11            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.totalPrefetchTime::12            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.totalPrefetchTime::13            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.totalPrefetchTime::14            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.totalPrefetchTime::15            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.totalPrefetchTime::total            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.timelyPrefetchesDistance::samples            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.timelyPrefetchesDistance::mean          nan                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.timelyPrefetchesDistance::gmean          nan                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.timelyPrefetchesDistance::stdev          nan                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.timelyPrefetchesDistance::0            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.timelyPrefetchesDistance::1            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.timelyPrefetchesDistance::2            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.timelyPrefetchesDistance::3            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.timelyPrefetchesDistance::4            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.timelyPrefetchesDistance::5            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.timelyPrefetchesDistance::6            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.timelyPrefetchesDistance::7            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.timelyPrefetchesDistance::8            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.timelyPrefetchesDistance::9            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.timelyPrefetchesDistance::10            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.timelyPrefetchesDistance::11            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.timelyPrefetchesDistance::12            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.timelyPrefetchesDistance::13            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.timelyPrefetchesDistance::14            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.timelyPrefetchesDistance::15            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.timelyPrefetchesDistance::total            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.latePrefetchesDistance::samples            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.latePrefetchesDistance::mean          nan                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.latePrefetchesDistance::gmean          nan                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.latePrefetchesDistance::stdev          nan                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.latePrefetchesDistance::0            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.latePrefetchesDistance::1            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.latePrefetchesDistance::2            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.latePrefetchesDistance::3            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.latePrefetchesDistance::4            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.latePrefetchesDistance::5            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.latePrefetchesDistance::6            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.latePrefetchesDistance::7            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.latePrefetchesDistance::8            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.latePrefetchesDistance::9            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.latePrefetchesDistance::10            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.latePrefetchesDistance::11            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.latePrefetchesDistance::12            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.latePrefetchesDistance::13            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.latePrefetchesDistance::14            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.latePrefetchesDistance::15            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.latePrefetchesDistance::total            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.coreStartedBeforePrefetchStarted::samples            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.coreStartedBeforePrefetchStarted::mean          nan                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.coreStartedBeforePrefetchStarted::gmean          nan                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.coreStartedBeforePrefetchStarted::stdev          nan                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.coreStartedBeforePrefetchStarted::0            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.coreStartedBeforePrefetchStarted::1            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.coreStartedBeforePrefetchStarted::2            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.coreStartedBeforePrefetchStarted::3            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.coreStartedBeforePrefetchStarted::4            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.coreStartedBeforePrefetchStarted::5            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.coreStartedBeforePrefetchStarted::6            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.coreStartedBeforePrefetchStarted::7            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.coreStartedBeforePrefetchStarted::8            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.coreStartedBeforePrefetchStarted::9            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.coreStartedBeforePrefetchStarted::10            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.coreStartedBeforePrefetchStarted::11            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.coreStartedBeforePrefetchStarted::12            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.coreStartedBeforePrefetchStarted::13            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.coreStartedBeforePrefetchStarted::14            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.coreStartedBeforePrefetchStarted::15            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.coreStartedBeforePrefetchStarted::total            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.coreStartedBeforePrefetchComplete::samples            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.coreStartedBeforePrefetchComplete::mean          nan                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.coreStartedBeforePrefetchComplete::gmean          nan                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.coreStartedBeforePrefetchComplete::stdev          nan                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.coreStartedBeforePrefetchComplete::0            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.coreStartedBeforePrefetchComplete::1            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.coreStartedBeforePrefetchComplete::2            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.coreStartedBeforePrefetchComplete::3            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.coreStartedBeforePrefetchComplete::4            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.coreStartedBeforePrefetchComplete::5            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.coreStartedBeforePrefetchComplete::6            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.coreStartedBeforePrefetchComplete::7            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.coreStartedBeforePrefetchComplete::8            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.coreStartedBeforePrefetchComplete::9            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.coreStartedBeforePrefetchComplete::10            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.coreStartedBeforePrefetchComplete::11            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.coreStartedBeforePrefetchComplete::12            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.coreStartedBeforePrefetchComplete::13            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.coreStartedBeforePrefetchComplete::14            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.coreStartedBeforePrefetchComplete::15            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.coreStartedBeforePrefetchComplete::total            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchCompleteBeforeCoreStarted::samples            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchCompleteBeforeCoreStarted::mean          nan                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchCompleteBeforeCoreStarted::gmean          nan                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchCompleteBeforeCoreStarted::stdev          nan                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchCompleteBeforeCoreStarted::0            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchCompleteBeforeCoreStarted::1            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchCompleteBeforeCoreStarted::2            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchCompleteBeforeCoreStarted::3            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchCompleteBeforeCoreStarted::4            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchCompleteBeforeCoreStarted::5            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchCompleteBeforeCoreStarted::6            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchCompleteBeforeCoreStarted::7            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchCompleteBeforeCoreStarted::8            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchCompleteBeforeCoreStarted::9            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchCompleteBeforeCoreStarted::10            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchCompleteBeforeCoreStarted::11            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchCompleteBeforeCoreStarted::12            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchCompleteBeforeCoreStarted::13            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchCompleteBeforeCoreStarted::14            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchCompleteBeforeCoreStarted::15            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_4.job_0.prefetchCompleteBeforeCoreStarted::total            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.taskCount            0                       # Number of tasks from core 4 (Count)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv0Time::samples            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv0Time::mean          nan                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv0Time::gmean          nan                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv0Time::stdev          nan                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv0Time::0            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv0Time::1            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv0Time::2            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv0Time::3            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv0Time::4            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv0Time::5            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv0Time::6            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv0Time::7            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv0Time::8            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv0Time::9            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv0Time::10            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv0Time::11            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv0Time::12            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv0Time::13            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv0Time::14            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv0Time::15            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv0Time::total            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv1Time::samples            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv1Time::mean          nan                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv1Time::gmean          nan                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv1Time::stdev          nan                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv1Time::0            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv1Time::1            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv1Time::2            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv1Time::3            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv1Time::4            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv1Time::5            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv1Time::6            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv1Time::7            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv1Time::8            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv1Time::9            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv1Time::10            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv1Time::11            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv1Time::12            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv1Time::13            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv1Time::14            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv1Time::15            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv1Time::total            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv2Time::samples            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv2Time::mean          nan                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv2Time::gmean          nan                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv2Time::stdev          nan                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv2Time::0            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv2Time::1            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv2Time::2            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv2Time::3            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv2Time::4            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv2Time::5            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv2Time::6            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv2Time::7            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv2Time::8            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv2Time::9            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv2Time::10            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv2Time::11            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv2Time::12            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv2Time::13            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv2Time::14            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv2Time::15            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv2Time::total            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv3Time::samples            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv3Time::mean          nan                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv3Time::gmean          nan                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv3Time::stdev          nan                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv3Time::0            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv3Time::1            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv3Time::2            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv3Time::3            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv3Time::4            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv3Time::5            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv3Time::6            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv3Time::7            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv3Time::8            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv3Time::9            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv3Time::10            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv3Time::11            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv3Time::12            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv3Time::13            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv3Time::14            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv3Time::15            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchLv3Time::total            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.totalPrefetchTime::samples            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.totalPrefetchTime::mean          nan                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.totalPrefetchTime::gmean          nan                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.totalPrefetchTime::stdev          nan                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.totalPrefetchTime::0            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.totalPrefetchTime::1            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.totalPrefetchTime::2            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.totalPrefetchTime::3            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.totalPrefetchTime::4            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.totalPrefetchTime::5            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.totalPrefetchTime::6            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.totalPrefetchTime::7            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.totalPrefetchTime::8            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.totalPrefetchTime::9            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.totalPrefetchTime::10            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.totalPrefetchTime::11            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.totalPrefetchTime::12            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.totalPrefetchTime::13            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.totalPrefetchTime::14            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.totalPrefetchTime::15            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.totalPrefetchTime::total            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.timelyPrefetchesDistance::samples            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.timelyPrefetchesDistance::mean          nan                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.timelyPrefetchesDistance::gmean          nan                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.timelyPrefetchesDistance::stdev          nan                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.timelyPrefetchesDistance::0            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.timelyPrefetchesDistance::1            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.timelyPrefetchesDistance::2            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.timelyPrefetchesDistance::3            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.timelyPrefetchesDistance::4            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.timelyPrefetchesDistance::5            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.timelyPrefetchesDistance::6            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.timelyPrefetchesDistance::7            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.timelyPrefetchesDistance::8            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.timelyPrefetchesDistance::9            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.timelyPrefetchesDistance::10            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.timelyPrefetchesDistance::11            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.timelyPrefetchesDistance::12            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.timelyPrefetchesDistance::13            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.timelyPrefetchesDistance::14            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.timelyPrefetchesDistance::15            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.timelyPrefetchesDistance::total            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.latePrefetchesDistance::samples            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.latePrefetchesDistance::mean          nan                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.latePrefetchesDistance::gmean          nan                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.latePrefetchesDistance::stdev          nan                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.latePrefetchesDistance::0            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.latePrefetchesDistance::1            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.latePrefetchesDistance::2            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.latePrefetchesDistance::3            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.latePrefetchesDistance::4            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.latePrefetchesDistance::5            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.latePrefetchesDistance::6            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.latePrefetchesDistance::7            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.latePrefetchesDistance::8            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.latePrefetchesDistance::9            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.latePrefetchesDistance::10            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.latePrefetchesDistance::11            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.latePrefetchesDistance::12            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.latePrefetchesDistance::13            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.latePrefetchesDistance::14            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.latePrefetchesDistance::15            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.latePrefetchesDistance::total            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.coreStartedBeforePrefetchStarted::samples            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.coreStartedBeforePrefetchStarted::mean          nan                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.coreStartedBeforePrefetchStarted::gmean          nan                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.coreStartedBeforePrefetchStarted::stdev          nan                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.coreStartedBeforePrefetchStarted::0            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.coreStartedBeforePrefetchStarted::1            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.coreStartedBeforePrefetchStarted::2            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.coreStartedBeforePrefetchStarted::3            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.coreStartedBeforePrefetchStarted::4            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.coreStartedBeforePrefetchStarted::5            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.coreStartedBeforePrefetchStarted::6            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.coreStartedBeforePrefetchStarted::7            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.coreStartedBeforePrefetchStarted::8            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.coreStartedBeforePrefetchStarted::9            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.coreStartedBeforePrefetchStarted::10            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.coreStartedBeforePrefetchStarted::11            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.coreStartedBeforePrefetchStarted::12            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.coreStartedBeforePrefetchStarted::13            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.coreStartedBeforePrefetchStarted::14            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.coreStartedBeforePrefetchStarted::15            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.coreStartedBeforePrefetchStarted::total            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.coreStartedBeforePrefetchComplete::samples            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.coreStartedBeforePrefetchComplete::mean          nan                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.coreStartedBeforePrefetchComplete::gmean          nan                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.coreStartedBeforePrefetchComplete::stdev          nan                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.coreStartedBeforePrefetchComplete::0            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.coreStartedBeforePrefetchComplete::1            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.coreStartedBeforePrefetchComplete::2            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.coreStartedBeforePrefetchComplete::3            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.coreStartedBeforePrefetchComplete::4            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.coreStartedBeforePrefetchComplete::5            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.coreStartedBeforePrefetchComplete::6            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.coreStartedBeforePrefetchComplete::7            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.coreStartedBeforePrefetchComplete::8            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.coreStartedBeforePrefetchComplete::9            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.coreStartedBeforePrefetchComplete::10            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.coreStartedBeforePrefetchComplete::11            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.coreStartedBeforePrefetchComplete::12            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.coreStartedBeforePrefetchComplete::13            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.coreStartedBeforePrefetchComplete::14            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.coreStartedBeforePrefetchComplete::15            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.coreStartedBeforePrefetchComplete::total            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchCompleteBeforeCoreStarted::samples            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchCompleteBeforeCoreStarted::mean          nan                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchCompleteBeforeCoreStarted::gmean          nan                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchCompleteBeforeCoreStarted::stdev          nan                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchCompleteBeforeCoreStarted::0            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchCompleteBeforeCoreStarted::1            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchCompleteBeforeCoreStarted::2            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchCompleteBeforeCoreStarted::3            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchCompleteBeforeCoreStarted::4            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchCompleteBeforeCoreStarted::5            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchCompleteBeforeCoreStarted::6            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchCompleteBeforeCoreStarted::7            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchCompleteBeforeCoreStarted::8            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchCompleteBeforeCoreStarted::9            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchCompleteBeforeCoreStarted::10            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchCompleteBeforeCoreStarted::11            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchCompleteBeforeCoreStarted::12            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchCompleteBeforeCoreStarted::13            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchCompleteBeforeCoreStarted::14            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchCompleteBeforeCoreStarted::15            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_4.job_1.prefetchCompleteBeforeCoreStarted::total            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.taskCount            0                       # Number of tasks from core 5 (Count)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv0Time::samples            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv0Time::mean          nan                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv0Time::gmean          nan                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv0Time::stdev          nan                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv0Time::0            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv0Time::1            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv0Time::2            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv0Time::3            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv0Time::4            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv0Time::5            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv0Time::6            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv0Time::7            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv0Time::8            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv0Time::9            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv0Time::10            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv0Time::11            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv0Time::12            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv0Time::13            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv0Time::14            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv0Time::15            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv0Time::total            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv1Time::samples            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv1Time::mean          nan                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv1Time::gmean          nan                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv1Time::stdev          nan                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv1Time::0            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv1Time::1            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv1Time::2            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv1Time::3            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv1Time::4            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv1Time::5            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv1Time::6            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv1Time::7            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv1Time::8            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv1Time::9            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv1Time::10            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv1Time::11            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv1Time::12            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv1Time::13            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv1Time::14            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv1Time::15            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv1Time::total            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv2Time::samples            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv2Time::mean          nan                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv2Time::gmean          nan                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv2Time::stdev          nan                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv2Time::0            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv2Time::1            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv2Time::2            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv2Time::3            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv2Time::4            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv2Time::5            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv2Time::6            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv2Time::7            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv2Time::8            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv2Time::9            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv2Time::10            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv2Time::11            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv2Time::12            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv2Time::13            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv2Time::14            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv2Time::15            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv2Time::total            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv3Time::samples            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv3Time::mean          nan                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv3Time::gmean          nan                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv3Time::stdev          nan                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv3Time::0            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv3Time::1            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv3Time::2            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv3Time::3            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv3Time::4            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv3Time::5            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv3Time::6            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv3Time::7            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv3Time::8            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv3Time::9            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv3Time::10            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv3Time::11            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv3Time::12            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv3Time::13            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv3Time::14            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv3Time::15            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchLv3Time::total            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.totalPrefetchTime::samples            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.totalPrefetchTime::mean          nan                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.totalPrefetchTime::gmean          nan                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.totalPrefetchTime::stdev          nan                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.totalPrefetchTime::0            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.totalPrefetchTime::1            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.totalPrefetchTime::2            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.totalPrefetchTime::3            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.totalPrefetchTime::4            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.totalPrefetchTime::5            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.totalPrefetchTime::6            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.totalPrefetchTime::7            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.totalPrefetchTime::8            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.totalPrefetchTime::9            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.totalPrefetchTime::10            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.totalPrefetchTime::11            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.totalPrefetchTime::12            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.totalPrefetchTime::13            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.totalPrefetchTime::14            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.totalPrefetchTime::15            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.totalPrefetchTime::total            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.timelyPrefetchesDistance::samples            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.timelyPrefetchesDistance::mean          nan                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.timelyPrefetchesDistance::gmean          nan                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.timelyPrefetchesDistance::stdev          nan                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.timelyPrefetchesDistance::0            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.timelyPrefetchesDistance::1            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.timelyPrefetchesDistance::2            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.timelyPrefetchesDistance::3            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.timelyPrefetchesDistance::4            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.timelyPrefetchesDistance::5            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.timelyPrefetchesDistance::6            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.timelyPrefetchesDistance::7            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.timelyPrefetchesDistance::8            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.timelyPrefetchesDistance::9            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.timelyPrefetchesDistance::10            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.timelyPrefetchesDistance::11            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.timelyPrefetchesDistance::12            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.timelyPrefetchesDistance::13            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.timelyPrefetchesDistance::14            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.timelyPrefetchesDistance::15            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.timelyPrefetchesDistance::total            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.latePrefetchesDistance::samples            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.latePrefetchesDistance::mean          nan                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.latePrefetchesDistance::gmean          nan                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.latePrefetchesDistance::stdev          nan                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.latePrefetchesDistance::0            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.latePrefetchesDistance::1            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.latePrefetchesDistance::2            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.latePrefetchesDistance::3            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.latePrefetchesDistance::4            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.latePrefetchesDistance::5            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.latePrefetchesDistance::6            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.latePrefetchesDistance::7            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.latePrefetchesDistance::8            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.latePrefetchesDistance::9            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.latePrefetchesDistance::10            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.latePrefetchesDistance::11            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.latePrefetchesDistance::12            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.latePrefetchesDistance::13            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.latePrefetchesDistance::14            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.latePrefetchesDistance::15            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.latePrefetchesDistance::total            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.coreStartedBeforePrefetchStarted::samples            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.coreStartedBeforePrefetchStarted::mean          nan                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.coreStartedBeforePrefetchStarted::gmean          nan                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.coreStartedBeforePrefetchStarted::stdev          nan                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.coreStartedBeforePrefetchStarted::0            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.coreStartedBeforePrefetchStarted::1            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.coreStartedBeforePrefetchStarted::2            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.coreStartedBeforePrefetchStarted::3            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.coreStartedBeforePrefetchStarted::4            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.coreStartedBeforePrefetchStarted::5            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.coreStartedBeforePrefetchStarted::6            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.coreStartedBeforePrefetchStarted::7            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.coreStartedBeforePrefetchStarted::8            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.coreStartedBeforePrefetchStarted::9            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.coreStartedBeforePrefetchStarted::10            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.coreStartedBeforePrefetchStarted::11            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.coreStartedBeforePrefetchStarted::12            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.coreStartedBeforePrefetchStarted::13            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.coreStartedBeforePrefetchStarted::14            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.coreStartedBeforePrefetchStarted::15            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.coreStartedBeforePrefetchStarted::total            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.coreStartedBeforePrefetchComplete::samples            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.coreStartedBeforePrefetchComplete::mean          nan                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.coreStartedBeforePrefetchComplete::gmean          nan                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.coreStartedBeforePrefetchComplete::stdev          nan                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.coreStartedBeforePrefetchComplete::0            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.coreStartedBeforePrefetchComplete::1            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.coreStartedBeforePrefetchComplete::2            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.coreStartedBeforePrefetchComplete::3            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.coreStartedBeforePrefetchComplete::4            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.coreStartedBeforePrefetchComplete::5            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.coreStartedBeforePrefetchComplete::6            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.coreStartedBeforePrefetchComplete::7            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.coreStartedBeforePrefetchComplete::8            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.coreStartedBeforePrefetchComplete::9            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.coreStartedBeforePrefetchComplete::10            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.coreStartedBeforePrefetchComplete::11            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.coreStartedBeforePrefetchComplete::12            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.coreStartedBeforePrefetchComplete::13            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.coreStartedBeforePrefetchComplete::14            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.coreStartedBeforePrefetchComplete::15            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.coreStartedBeforePrefetchComplete::total            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchCompleteBeforeCoreStarted::samples            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchCompleteBeforeCoreStarted::mean          nan                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchCompleteBeforeCoreStarted::gmean          nan                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchCompleteBeforeCoreStarted::stdev          nan                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchCompleteBeforeCoreStarted::0            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchCompleteBeforeCoreStarted::1            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchCompleteBeforeCoreStarted::2            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchCompleteBeforeCoreStarted::3            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchCompleteBeforeCoreStarted::4            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchCompleteBeforeCoreStarted::5            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchCompleteBeforeCoreStarted::6            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchCompleteBeforeCoreStarted::7            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchCompleteBeforeCoreStarted::8            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchCompleteBeforeCoreStarted::9            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchCompleteBeforeCoreStarted::10            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchCompleteBeforeCoreStarted::11            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchCompleteBeforeCoreStarted::12            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchCompleteBeforeCoreStarted::13            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchCompleteBeforeCoreStarted::14            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchCompleteBeforeCoreStarted::15            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_5.job_0.prefetchCompleteBeforeCoreStarted::total            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.taskCount            0                       # Number of tasks from core 5 (Count)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv0Time::samples            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv0Time::mean          nan                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv0Time::gmean          nan                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv0Time::stdev          nan                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv0Time::0            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv0Time::1            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv0Time::2            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv0Time::3            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv0Time::4            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv0Time::5            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv0Time::6            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv0Time::7            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv0Time::8            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv0Time::9            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv0Time::10            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv0Time::11            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv0Time::12            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv0Time::13            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv0Time::14            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv0Time::15            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv0Time::total            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv1Time::samples            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv1Time::mean          nan                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv1Time::gmean          nan                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv1Time::stdev          nan                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv1Time::0            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv1Time::1            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv1Time::2            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv1Time::3            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv1Time::4            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv1Time::5            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv1Time::6            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv1Time::7            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv1Time::8            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv1Time::9            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv1Time::10            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv1Time::11            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv1Time::12            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv1Time::13            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv1Time::14            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv1Time::15            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv1Time::total            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv2Time::samples            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv2Time::mean          nan                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv2Time::gmean          nan                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv2Time::stdev          nan                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv2Time::0            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv2Time::1            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv2Time::2            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv2Time::3            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv2Time::4            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv2Time::5            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv2Time::6            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv2Time::7            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv2Time::8            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv2Time::9            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv2Time::10            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv2Time::11            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv2Time::12            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv2Time::13            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv2Time::14            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv2Time::15            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv2Time::total            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv3Time::samples            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv3Time::mean          nan                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv3Time::gmean          nan                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv3Time::stdev          nan                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv3Time::0            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv3Time::1            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv3Time::2            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv3Time::3            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv3Time::4            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv3Time::5            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv3Time::6            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv3Time::7            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv3Time::8            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv3Time::9            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv3Time::10            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv3Time::11            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv3Time::12            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv3Time::13            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv3Time::14            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv3Time::15            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchLv3Time::total            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.totalPrefetchTime::samples            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.totalPrefetchTime::mean          nan                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.totalPrefetchTime::gmean          nan                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.totalPrefetchTime::stdev          nan                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.totalPrefetchTime::0            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.totalPrefetchTime::1            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.totalPrefetchTime::2            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.totalPrefetchTime::3            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.totalPrefetchTime::4            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.totalPrefetchTime::5            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.totalPrefetchTime::6            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.totalPrefetchTime::7            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.totalPrefetchTime::8            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.totalPrefetchTime::9            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.totalPrefetchTime::10            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.totalPrefetchTime::11            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.totalPrefetchTime::12            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.totalPrefetchTime::13            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.totalPrefetchTime::14            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.totalPrefetchTime::15            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.totalPrefetchTime::total            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.timelyPrefetchesDistance::samples            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.timelyPrefetchesDistance::mean          nan                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.timelyPrefetchesDistance::gmean          nan                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.timelyPrefetchesDistance::stdev          nan                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.timelyPrefetchesDistance::0            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.timelyPrefetchesDistance::1            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.timelyPrefetchesDistance::2            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.timelyPrefetchesDistance::3            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.timelyPrefetchesDistance::4            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.timelyPrefetchesDistance::5            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.timelyPrefetchesDistance::6            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.timelyPrefetchesDistance::7            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.timelyPrefetchesDistance::8            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.timelyPrefetchesDistance::9            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.timelyPrefetchesDistance::10            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.timelyPrefetchesDistance::11            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.timelyPrefetchesDistance::12            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.timelyPrefetchesDistance::13            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.timelyPrefetchesDistance::14            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.timelyPrefetchesDistance::15            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.timelyPrefetchesDistance::total            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.latePrefetchesDistance::samples            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.latePrefetchesDistance::mean          nan                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.latePrefetchesDistance::gmean          nan                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.latePrefetchesDistance::stdev          nan                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.latePrefetchesDistance::0            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.latePrefetchesDistance::1            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.latePrefetchesDistance::2            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.latePrefetchesDistance::3            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.latePrefetchesDistance::4            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.latePrefetchesDistance::5            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.latePrefetchesDistance::6            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.latePrefetchesDistance::7            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.latePrefetchesDistance::8            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.latePrefetchesDistance::9            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.latePrefetchesDistance::10            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.latePrefetchesDistance::11            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.latePrefetchesDistance::12            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.latePrefetchesDistance::13            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.latePrefetchesDistance::14            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.latePrefetchesDistance::15            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.latePrefetchesDistance::total            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.coreStartedBeforePrefetchStarted::samples            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.coreStartedBeforePrefetchStarted::mean          nan                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.coreStartedBeforePrefetchStarted::gmean          nan                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.coreStartedBeforePrefetchStarted::stdev          nan                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.coreStartedBeforePrefetchStarted::0            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.coreStartedBeforePrefetchStarted::1            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.coreStartedBeforePrefetchStarted::2            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.coreStartedBeforePrefetchStarted::3            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.coreStartedBeforePrefetchStarted::4            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.coreStartedBeforePrefetchStarted::5            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.coreStartedBeforePrefetchStarted::6            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.coreStartedBeforePrefetchStarted::7            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.coreStartedBeforePrefetchStarted::8            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.coreStartedBeforePrefetchStarted::9            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.coreStartedBeforePrefetchStarted::10            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.coreStartedBeforePrefetchStarted::11            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.coreStartedBeforePrefetchStarted::12            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.coreStartedBeforePrefetchStarted::13            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.coreStartedBeforePrefetchStarted::14            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.coreStartedBeforePrefetchStarted::15            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.coreStartedBeforePrefetchStarted::total            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.coreStartedBeforePrefetchComplete::samples            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.coreStartedBeforePrefetchComplete::mean          nan                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.coreStartedBeforePrefetchComplete::gmean          nan                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.coreStartedBeforePrefetchComplete::stdev          nan                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.coreStartedBeforePrefetchComplete::0            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.coreStartedBeforePrefetchComplete::1            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.coreStartedBeforePrefetchComplete::2            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.coreStartedBeforePrefetchComplete::3            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.coreStartedBeforePrefetchComplete::4            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.coreStartedBeforePrefetchComplete::5            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.coreStartedBeforePrefetchComplete::6            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.coreStartedBeforePrefetchComplete::7            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.coreStartedBeforePrefetchComplete::8            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.coreStartedBeforePrefetchComplete::9            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.coreStartedBeforePrefetchComplete::10            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.coreStartedBeforePrefetchComplete::11            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.coreStartedBeforePrefetchComplete::12            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.coreStartedBeforePrefetchComplete::13            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.coreStartedBeforePrefetchComplete::14            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.coreStartedBeforePrefetchComplete::15            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.coreStartedBeforePrefetchComplete::total            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchCompleteBeforeCoreStarted::samples            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchCompleteBeforeCoreStarted::mean          nan                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchCompleteBeforeCoreStarted::gmean          nan                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchCompleteBeforeCoreStarted::stdev          nan                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchCompleteBeforeCoreStarted::0            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchCompleteBeforeCoreStarted::1            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchCompleteBeforeCoreStarted::2            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchCompleteBeforeCoreStarted::3            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchCompleteBeforeCoreStarted::4            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchCompleteBeforeCoreStarted::5            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchCompleteBeforeCoreStarted::6            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchCompleteBeforeCoreStarted::7            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchCompleteBeforeCoreStarted::8            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchCompleteBeforeCoreStarted::9            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchCompleteBeforeCoreStarted::10            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchCompleteBeforeCoreStarted::11            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchCompleteBeforeCoreStarted::12            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchCompleteBeforeCoreStarted::13            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchCompleteBeforeCoreStarted::14            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchCompleteBeforeCoreStarted::15            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_5.job_1.prefetchCompleteBeforeCoreStarted::total            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.taskCount            0                       # Number of tasks from core 6 (Count)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv0Time::samples            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv0Time::mean          nan                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv0Time::gmean          nan                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv0Time::stdev          nan                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv0Time::0            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv0Time::1            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv0Time::2            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv0Time::3            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv0Time::4            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv0Time::5            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv0Time::6            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv0Time::7            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv0Time::8            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv0Time::9            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv0Time::10            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv0Time::11            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv0Time::12            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv0Time::13            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv0Time::14            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv0Time::15            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv0Time::total            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv1Time::samples            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv1Time::mean          nan                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv1Time::gmean          nan                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv1Time::stdev          nan                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv1Time::0            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv1Time::1            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv1Time::2            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv1Time::3            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv1Time::4            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv1Time::5            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv1Time::6            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv1Time::7            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv1Time::8            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv1Time::9            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv1Time::10            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv1Time::11            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv1Time::12            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv1Time::13            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv1Time::14            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv1Time::15            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv1Time::total            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv2Time::samples            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv2Time::mean          nan                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv2Time::gmean          nan                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv2Time::stdev          nan                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv2Time::0            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv2Time::1            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv2Time::2            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv2Time::3            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv2Time::4            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv2Time::5            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv2Time::6            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv2Time::7            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv2Time::8            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv2Time::9            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv2Time::10            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv2Time::11            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv2Time::12            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv2Time::13            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv2Time::14            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv2Time::15            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv2Time::total            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv3Time::samples            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv3Time::mean          nan                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv3Time::gmean          nan                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv3Time::stdev          nan                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv3Time::0            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv3Time::1            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv3Time::2            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv3Time::3            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv3Time::4            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv3Time::5            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv3Time::6            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv3Time::7            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv3Time::8            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv3Time::9            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv3Time::10            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv3Time::11            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv3Time::12            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv3Time::13            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv3Time::14            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv3Time::15            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchLv3Time::total            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.totalPrefetchTime::samples            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.totalPrefetchTime::mean          nan                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.totalPrefetchTime::gmean          nan                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.totalPrefetchTime::stdev          nan                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.totalPrefetchTime::0            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.totalPrefetchTime::1            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.totalPrefetchTime::2            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.totalPrefetchTime::3            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.totalPrefetchTime::4            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.totalPrefetchTime::5            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.totalPrefetchTime::6            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.totalPrefetchTime::7            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.totalPrefetchTime::8            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.totalPrefetchTime::9            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.totalPrefetchTime::10            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.totalPrefetchTime::11            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.totalPrefetchTime::12            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.totalPrefetchTime::13            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.totalPrefetchTime::14            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.totalPrefetchTime::15            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.totalPrefetchTime::total            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.timelyPrefetchesDistance::samples            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.timelyPrefetchesDistance::mean          nan                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.timelyPrefetchesDistance::gmean          nan                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.timelyPrefetchesDistance::stdev          nan                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.timelyPrefetchesDistance::0            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.timelyPrefetchesDistance::1            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.timelyPrefetchesDistance::2            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.timelyPrefetchesDistance::3            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.timelyPrefetchesDistance::4            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.timelyPrefetchesDistance::5            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.timelyPrefetchesDistance::6            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.timelyPrefetchesDistance::7            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.timelyPrefetchesDistance::8            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.timelyPrefetchesDistance::9            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.timelyPrefetchesDistance::10            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.timelyPrefetchesDistance::11            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.timelyPrefetchesDistance::12            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.timelyPrefetchesDistance::13            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.timelyPrefetchesDistance::14            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.timelyPrefetchesDistance::15            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.timelyPrefetchesDistance::total            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.latePrefetchesDistance::samples            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.latePrefetchesDistance::mean          nan                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.latePrefetchesDistance::gmean          nan                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.latePrefetchesDistance::stdev          nan                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.latePrefetchesDistance::0            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.latePrefetchesDistance::1            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.latePrefetchesDistance::2            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.latePrefetchesDistance::3            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.latePrefetchesDistance::4            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.latePrefetchesDistance::5            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.latePrefetchesDistance::6            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.latePrefetchesDistance::7            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.latePrefetchesDistance::8            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.latePrefetchesDistance::9            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.latePrefetchesDistance::10            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.latePrefetchesDistance::11            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.latePrefetchesDistance::12            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.latePrefetchesDistance::13            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.latePrefetchesDistance::14            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.latePrefetchesDistance::15            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.latePrefetchesDistance::total            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.coreStartedBeforePrefetchStarted::samples            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.coreStartedBeforePrefetchStarted::mean          nan                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.coreStartedBeforePrefetchStarted::gmean          nan                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.coreStartedBeforePrefetchStarted::stdev          nan                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.coreStartedBeforePrefetchStarted::0            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.coreStartedBeforePrefetchStarted::1            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.coreStartedBeforePrefetchStarted::2            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.coreStartedBeforePrefetchStarted::3            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.coreStartedBeforePrefetchStarted::4            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.coreStartedBeforePrefetchStarted::5            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.coreStartedBeforePrefetchStarted::6            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.coreStartedBeforePrefetchStarted::7            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.coreStartedBeforePrefetchStarted::8            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.coreStartedBeforePrefetchStarted::9            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.coreStartedBeforePrefetchStarted::10            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.coreStartedBeforePrefetchStarted::11            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.coreStartedBeforePrefetchStarted::12            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.coreStartedBeforePrefetchStarted::13            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.coreStartedBeforePrefetchStarted::14            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.coreStartedBeforePrefetchStarted::15            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.coreStartedBeforePrefetchStarted::total            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.coreStartedBeforePrefetchComplete::samples            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.coreStartedBeforePrefetchComplete::mean          nan                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.coreStartedBeforePrefetchComplete::gmean          nan                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.coreStartedBeforePrefetchComplete::stdev          nan                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.coreStartedBeforePrefetchComplete::0            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.coreStartedBeforePrefetchComplete::1            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.coreStartedBeforePrefetchComplete::2            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.coreStartedBeforePrefetchComplete::3            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.coreStartedBeforePrefetchComplete::4            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.coreStartedBeforePrefetchComplete::5            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.coreStartedBeforePrefetchComplete::6            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.coreStartedBeforePrefetchComplete::7            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.coreStartedBeforePrefetchComplete::8            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.coreStartedBeforePrefetchComplete::9            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.coreStartedBeforePrefetchComplete::10            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.coreStartedBeforePrefetchComplete::11            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.coreStartedBeforePrefetchComplete::12            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.coreStartedBeforePrefetchComplete::13            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.coreStartedBeforePrefetchComplete::14            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.coreStartedBeforePrefetchComplete::15            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.coreStartedBeforePrefetchComplete::total            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchCompleteBeforeCoreStarted::samples            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchCompleteBeforeCoreStarted::mean          nan                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchCompleteBeforeCoreStarted::gmean          nan                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchCompleteBeforeCoreStarted::stdev          nan                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchCompleteBeforeCoreStarted::0            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchCompleteBeforeCoreStarted::1            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchCompleteBeforeCoreStarted::2            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchCompleteBeforeCoreStarted::3            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchCompleteBeforeCoreStarted::4            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchCompleteBeforeCoreStarted::5            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchCompleteBeforeCoreStarted::6            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchCompleteBeforeCoreStarted::7            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchCompleteBeforeCoreStarted::8            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchCompleteBeforeCoreStarted::9            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchCompleteBeforeCoreStarted::10            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchCompleteBeforeCoreStarted::11            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchCompleteBeforeCoreStarted::12            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchCompleteBeforeCoreStarted::13            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchCompleteBeforeCoreStarted::14            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchCompleteBeforeCoreStarted::15            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_6.job_0.prefetchCompleteBeforeCoreStarted::total            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.taskCount            0                       # Number of tasks from core 6 (Count)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv0Time::samples            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv0Time::mean          nan                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv0Time::gmean          nan                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv0Time::stdev          nan                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv0Time::0            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv0Time::1            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv0Time::2            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv0Time::3            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv0Time::4            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv0Time::5            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv0Time::6            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv0Time::7            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv0Time::8            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv0Time::9            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv0Time::10            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv0Time::11            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv0Time::12            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv0Time::13            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv0Time::14            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv0Time::15            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv0Time::total            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv1Time::samples            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv1Time::mean          nan                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv1Time::gmean          nan                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv1Time::stdev          nan                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv1Time::0            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv1Time::1            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv1Time::2            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv1Time::3            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv1Time::4            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv1Time::5            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv1Time::6            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv1Time::7            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv1Time::8            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv1Time::9            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv1Time::10            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv1Time::11            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv1Time::12            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv1Time::13            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv1Time::14            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv1Time::15            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv1Time::total            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv2Time::samples            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv2Time::mean          nan                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv2Time::gmean          nan                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv2Time::stdev          nan                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv2Time::0            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv2Time::1            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv2Time::2            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv2Time::3            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv2Time::4            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv2Time::5            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv2Time::6            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv2Time::7            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv2Time::8            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv2Time::9            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv2Time::10            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv2Time::11            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv2Time::12            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv2Time::13            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv2Time::14            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv2Time::15            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv2Time::total            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv3Time::samples            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv3Time::mean          nan                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv3Time::gmean          nan                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv3Time::stdev          nan                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv3Time::0            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv3Time::1            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv3Time::2            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv3Time::3            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv3Time::4            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv3Time::5            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv3Time::6            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv3Time::7            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv3Time::8            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv3Time::9            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv3Time::10            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv3Time::11            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv3Time::12            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv3Time::13            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv3Time::14            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv3Time::15            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchLv3Time::total            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.totalPrefetchTime::samples            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.totalPrefetchTime::mean          nan                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.totalPrefetchTime::gmean          nan                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.totalPrefetchTime::stdev          nan                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.totalPrefetchTime::0            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.totalPrefetchTime::1            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.totalPrefetchTime::2            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.totalPrefetchTime::3            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.totalPrefetchTime::4            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.totalPrefetchTime::5            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.totalPrefetchTime::6            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.totalPrefetchTime::7            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.totalPrefetchTime::8            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.totalPrefetchTime::9            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.totalPrefetchTime::10            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.totalPrefetchTime::11            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.totalPrefetchTime::12            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.totalPrefetchTime::13            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.totalPrefetchTime::14            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.totalPrefetchTime::15            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.totalPrefetchTime::total            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.timelyPrefetchesDistance::samples            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.timelyPrefetchesDistance::mean          nan                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.timelyPrefetchesDistance::gmean          nan                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.timelyPrefetchesDistance::stdev          nan                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.timelyPrefetchesDistance::0            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.timelyPrefetchesDistance::1            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.timelyPrefetchesDistance::2            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.timelyPrefetchesDistance::3            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.timelyPrefetchesDistance::4            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.timelyPrefetchesDistance::5            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.timelyPrefetchesDistance::6            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.timelyPrefetchesDistance::7            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.timelyPrefetchesDistance::8            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.timelyPrefetchesDistance::9            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.timelyPrefetchesDistance::10            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.timelyPrefetchesDistance::11            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.timelyPrefetchesDistance::12            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.timelyPrefetchesDistance::13            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.timelyPrefetchesDistance::14            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.timelyPrefetchesDistance::15            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.timelyPrefetchesDistance::total            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.latePrefetchesDistance::samples            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.latePrefetchesDistance::mean          nan                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.latePrefetchesDistance::gmean          nan                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.latePrefetchesDistance::stdev          nan                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.latePrefetchesDistance::0            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.latePrefetchesDistance::1            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.latePrefetchesDistance::2            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.latePrefetchesDistance::3            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.latePrefetchesDistance::4            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.latePrefetchesDistance::5            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.latePrefetchesDistance::6            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.latePrefetchesDistance::7            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.latePrefetchesDistance::8            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.latePrefetchesDistance::9            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.latePrefetchesDistance::10            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.latePrefetchesDistance::11            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.latePrefetchesDistance::12            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.latePrefetchesDistance::13            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.latePrefetchesDistance::14            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.latePrefetchesDistance::15            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.latePrefetchesDistance::total            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.coreStartedBeforePrefetchStarted::samples            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.coreStartedBeforePrefetchStarted::mean          nan                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.coreStartedBeforePrefetchStarted::gmean          nan                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.coreStartedBeforePrefetchStarted::stdev          nan                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.coreStartedBeforePrefetchStarted::0            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.coreStartedBeforePrefetchStarted::1            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.coreStartedBeforePrefetchStarted::2            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.coreStartedBeforePrefetchStarted::3            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.coreStartedBeforePrefetchStarted::4            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.coreStartedBeforePrefetchStarted::5            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.coreStartedBeforePrefetchStarted::6            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.coreStartedBeforePrefetchStarted::7            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.coreStartedBeforePrefetchStarted::8            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.coreStartedBeforePrefetchStarted::9            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.coreStartedBeforePrefetchStarted::10            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.coreStartedBeforePrefetchStarted::11            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.coreStartedBeforePrefetchStarted::12            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.coreStartedBeforePrefetchStarted::13            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.coreStartedBeforePrefetchStarted::14            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.coreStartedBeforePrefetchStarted::15            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.coreStartedBeforePrefetchStarted::total            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.coreStartedBeforePrefetchComplete::samples            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.coreStartedBeforePrefetchComplete::mean          nan                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.coreStartedBeforePrefetchComplete::gmean          nan                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.coreStartedBeforePrefetchComplete::stdev          nan                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.coreStartedBeforePrefetchComplete::0            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.coreStartedBeforePrefetchComplete::1            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.coreStartedBeforePrefetchComplete::2            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.coreStartedBeforePrefetchComplete::3            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.coreStartedBeforePrefetchComplete::4            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.coreStartedBeforePrefetchComplete::5            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.coreStartedBeforePrefetchComplete::6            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.coreStartedBeforePrefetchComplete::7            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.coreStartedBeforePrefetchComplete::8            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.coreStartedBeforePrefetchComplete::9            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.coreStartedBeforePrefetchComplete::10            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.coreStartedBeforePrefetchComplete::11            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.coreStartedBeforePrefetchComplete::12            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.coreStartedBeforePrefetchComplete::13            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.coreStartedBeforePrefetchComplete::14            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.coreStartedBeforePrefetchComplete::15            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.coreStartedBeforePrefetchComplete::total            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchCompleteBeforeCoreStarted::samples            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchCompleteBeforeCoreStarted::mean          nan                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchCompleteBeforeCoreStarted::gmean          nan                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchCompleteBeforeCoreStarted::stdev          nan                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchCompleteBeforeCoreStarted::0            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchCompleteBeforeCoreStarted::1            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchCompleteBeforeCoreStarted::2            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchCompleteBeforeCoreStarted::3            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchCompleteBeforeCoreStarted::4            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchCompleteBeforeCoreStarted::5            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchCompleteBeforeCoreStarted::6            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchCompleteBeforeCoreStarted::7            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchCompleteBeforeCoreStarted::8            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchCompleteBeforeCoreStarted::9            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchCompleteBeforeCoreStarted::10            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchCompleteBeforeCoreStarted::11            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchCompleteBeforeCoreStarted::12            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchCompleteBeforeCoreStarted::13            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchCompleteBeforeCoreStarted::14            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchCompleteBeforeCoreStarted::15            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_6.job_1.prefetchCompleteBeforeCoreStarted::total            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.taskCount            0                       # Number of tasks from core 7 (Count)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv0Time::samples            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv0Time::mean          nan                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv0Time::gmean          nan                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv0Time::stdev          nan                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv0Time::0            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv0Time::1            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv0Time::2            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv0Time::3            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv0Time::4            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv0Time::5            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv0Time::6            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv0Time::7            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv0Time::8            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv0Time::9            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv0Time::10            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv0Time::11            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv0Time::12            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv0Time::13            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv0Time::14            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv0Time::15            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv0Time::total            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv1Time::samples            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv1Time::mean          nan                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv1Time::gmean          nan                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv1Time::stdev          nan                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv1Time::0            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv1Time::1            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv1Time::2            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv1Time::3            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv1Time::4            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv1Time::5            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv1Time::6            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv1Time::7            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv1Time::8            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv1Time::9            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv1Time::10            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv1Time::11            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv1Time::12            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv1Time::13            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv1Time::14            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv1Time::15            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv1Time::total            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv2Time::samples            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv2Time::mean          nan                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv2Time::gmean          nan                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv2Time::stdev          nan                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv2Time::0            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv2Time::1            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv2Time::2            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv2Time::3            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv2Time::4            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv2Time::5            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv2Time::6            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv2Time::7            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv2Time::8            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv2Time::9            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv2Time::10            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv2Time::11            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv2Time::12            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv2Time::13            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv2Time::14            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv2Time::15            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv2Time::total            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv3Time::samples            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv3Time::mean          nan                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv3Time::gmean          nan                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv3Time::stdev          nan                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv3Time::0            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv3Time::1            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv3Time::2            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv3Time::3            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv3Time::4            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv3Time::5            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv3Time::6            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv3Time::7            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv3Time::8            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv3Time::9            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv3Time::10            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv3Time::11            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv3Time::12            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv3Time::13            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv3Time::14            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv3Time::15            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchLv3Time::total            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.totalPrefetchTime::samples            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.totalPrefetchTime::mean          nan                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.totalPrefetchTime::gmean          nan                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.totalPrefetchTime::stdev          nan                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.totalPrefetchTime::0            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.totalPrefetchTime::1            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.totalPrefetchTime::2            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.totalPrefetchTime::3            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.totalPrefetchTime::4            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.totalPrefetchTime::5            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.totalPrefetchTime::6            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.totalPrefetchTime::7            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.totalPrefetchTime::8            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.totalPrefetchTime::9            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.totalPrefetchTime::10            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.totalPrefetchTime::11            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.totalPrefetchTime::12            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.totalPrefetchTime::13            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.totalPrefetchTime::14            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.totalPrefetchTime::15            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.totalPrefetchTime::total            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.timelyPrefetchesDistance::samples            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.timelyPrefetchesDistance::mean          nan                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.timelyPrefetchesDistance::gmean          nan                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.timelyPrefetchesDistance::stdev          nan                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.timelyPrefetchesDistance::0            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.timelyPrefetchesDistance::1            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.timelyPrefetchesDistance::2            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.timelyPrefetchesDistance::3            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.timelyPrefetchesDistance::4            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.timelyPrefetchesDistance::5            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.timelyPrefetchesDistance::6            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.timelyPrefetchesDistance::7            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.timelyPrefetchesDistance::8            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.timelyPrefetchesDistance::9            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.timelyPrefetchesDistance::10            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.timelyPrefetchesDistance::11            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.timelyPrefetchesDistance::12            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.timelyPrefetchesDistance::13            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.timelyPrefetchesDistance::14            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.timelyPrefetchesDistance::15            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.timelyPrefetchesDistance::total            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.latePrefetchesDistance::samples            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.latePrefetchesDistance::mean          nan                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.latePrefetchesDistance::gmean          nan                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.latePrefetchesDistance::stdev          nan                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.latePrefetchesDistance::0            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.latePrefetchesDistance::1            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.latePrefetchesDistance::2            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.latePrefetchesDistance::3            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.latePrefetchesDistance::4            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.latePrefetchesDistance::5            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.latePrefetchesDistance::6            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.latePrefetchesDistance::7            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.latePrefetchesDistance::8            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.latePrefetchesDistance::9            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.latePrefetchesDistance::10            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.latePrefetchesDistance::11            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.latePrefetchesDistance::12            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.latePrefetchesDistance::13            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.latePrefetchesDistance::14            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.latePrefetchesDistance::15            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.latePrefetchesDistance::total            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.coreStartedBeforePrefetchStarted::samples            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.coreStartedBeforePrefetchStarted::mean          nan                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.coreStartedBeforePrefetchStarted::gmean          nan                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.coreStartedBeforePrefetchStarted::stdev          nan                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.coreStartedBeforePrefetchStarted::0            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.coreStartedBeforePrefetchStarted::1            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.coreStartedBeforePrefetchStarted::2            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.coreStartedBeforePrefetchStarted::3            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.coreStartedBeforePrefetchStarted::4            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.coreStartedBeforePrefetchStarted::5            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.coreStartedBeforePrefetchStarted::6            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.coreStartedBeforePrefetchStarted::7            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.coreStartedBeforePrefetchStarted::8            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.coreStartedBeforePrefetchStarted::9            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.coreStartedBeforePrefetchStarted::10            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.coreStartedBeforePrefetchStarted::11            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.coreStartedBeforePrefetchStarted::12            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.coreStartedBeforePrefetchStarted::13            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.coreStartedBeforePrefetchStarted::14            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.coreStartedBeforePrefetchStarted::15            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.coreStartedBeforePrefetchStarted::total            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.coreStartedBeforePrefetchComplete::samples            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.coreStartedBeforePrefetchComplete::mean          nan                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.coreStartedBeforePrefetchComplete::gmean          nan                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.coreStartedBeforePrefetchComplete::stdev          nan                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.coreStartedBeforePrefetchComplete::0            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.coreStartedBeforePrefetchComplete::1            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.coreStartedBeforePrefetchComplete::2            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.coreStartedBeforePrefetchComplete::3            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.coreStartedBeforePrefetchComplete::4            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.coreStartedBeforePrefetchComplete::5            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.coreStartedBeforePrefetchComplete::6            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.coreStartedBeforePrefetchComplete::7            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.coreStartedBeforePrefetchComplete::8            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.coreStartedBeforePrefetchComplete::9            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.coreStartedBeforePrefetchComplete::10            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.coreStartedBeforePrefetchComplete::11            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.coreStartedBeforePrefetchComplete::12            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.coreStartedBeforePrefetchComplete::13            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.coreStartedBeforePrefetchComplete::14            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.coreStartedBeforePrefetchComplete::15            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.coreStartedBeforePrefetchComplete::total            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchCompleteBeforeCoreStarted::samples            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchCompleteBeforeCoreStarted::mean          nan                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchCompleteBeforeCoreStarted::gmean          nan                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchCompleteBeforeCoreStarted::stdev          nan                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchCompleteBeforeCoreStarted::0            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchCompleteBeforeCoreStarted::1            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchCompleteBeforeCoreStarted::2            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchCompleteBeforeCoreStarted::3            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchCompleteBeforeCoreStarted::4            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchCompleteBeforeCoreStarted::5            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchCompleteBeforeCoreStarted::6            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchCompleteBeforeCoreStarted::7            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchCompleteBeforeCoreStarted::8            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchCompleteBeforeCoreStarted::9            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchCompleteBeforeCoreStarted::10            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchCompleteBeforeCoreStarted::11            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchCompleteBeforeCoreStarted::12            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchCompleteBeforeCoreStarted::13            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchCompleteBeforeCoreStarted::14            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchCompleteBeforeCoreStarted::15            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_7.job_0.prefetchCompleteBeforeCoreStarted::total            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.taskCount            0                       # Number of tasks from core 7 (Count)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv0Time::samples            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv0Time::mean          nan                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv0Time::gmean          nan                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv0Time::stdev          nan                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv0Time::0            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv0Time::1            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv0Time::2            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv0Time::3            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv0Time::4            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv0Time::5            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv0Time::6            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv0Time::7            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv0Time::8            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv0Time::9            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv0Time::10            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv0Time::11            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv0Time::12            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv0Time::13            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv0Time::14            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv0Time::15            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv0Time::total            0                       # From first prefetch to final prefetch of array 0 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv1Time::samples            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv1Time::mean          nan                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv1Time::gmean          nan                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv1Time::stdev          nan                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv1Time::0            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv1Time::1            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv1Time::2            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv1Time::3            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv1Time::4            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv1Time::5            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv1Time::6            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv1Time::7            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv1Time::8            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv1Time::9            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv1Time::10            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv1Time::11            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv1Time::12            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv1Time::13            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv1Time::14            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv1Time::15            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv1Time::total            0                       # From first prefetch to final prefetch of array 1 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv2Time::samples            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv2Time::mean          nan                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv2Time::gmean          nan                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv2Time::stdev          nan                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv2Time::0            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv2Time::1            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv2Time::2            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv2Time::3            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv2Time::4            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv2Time::5            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv2Time::6            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv2Time::7            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv2Time::8            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv2Time::9            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv2Time::10            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv2Time::11            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv2Time::12            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv2Time::13            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv2Time::14            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv2Time::15            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv2Time::total            0                       # From first prefetch to final prefetch of array 2 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv3Time::samples            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv3Time::mean          nan                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv3Time::gmean          nan                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv3Time::stdev          nan                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv3Time::0            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv3Time::1            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv3Time::2            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv3Time::3            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv3Time::4            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv3Time::5            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv3Time::6            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv3Time::7            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv3Time::8            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv3Time::9            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv3Time::10            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv3Time::11            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv3Time::12            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv3Time::13            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv3Time::14            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv3Time::15            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchLv3Time::total            0                       # From first prefetch to final prefetch of array 3 (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.totalPrefetchTime::samples            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.totalPrefetchTime::mean          nan                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.totalPrefetchTime::gmean          nan                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.totalPrefetchTime::stdev          nan                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.totalPrefetchTime::0            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.totalPrefetchTime::1            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.totalPrefetchTime::2            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.totalPrefetchTime::3            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.totalPrefetchTime::4            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.totalPrefetchTime::5            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.totalPrefetchTime::6            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.totalPrefetchTime::7            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.totalPrefetchTime::8            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.totalPrefetchTime::9            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.totalPrefetchTime::10            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.totalPrefetchTime::11            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.totalPrefetchTime::12            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.totalPrefetchTime::13            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.totalPrefetchTime::14            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.totalPrefetchTime::15            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.totalPrefetchTime::total            0                       # From the first prefetch to final prefetch (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.timelyPrefetchesDistance::samples            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.timelyPrefetchesDistance::mean          nan                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.timelyPrefetchesDistance::gmean          nan                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.timelyPrefetchesDistance::stdev          nan                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.timelyPrefetchesDistance::0            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.timelyPrefetchesDistance::1            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.timelyPrefetchesDistance::2            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.timelyPrefetchesDistance::3            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.timelyPrefetchesDistance::4            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.timelyPrefetchesDistance::5            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.timelyPrefetchesDistance::6            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.timelyPrefetchesDistance::7            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.timelyPrefetchesDistance::8            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.timelyPrefetchesDistance::9            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.timelyPrefetchesDistance::10            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.timelyPrefetchesDistance::11            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.timelyPrefetchesDistance::12            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.timelyPrefetchesDistance::13            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.timelyPrefetchesDistance::14            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.timelyPrefetchesDistance::15            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.timelyPrefetchesDistance::total            0                       # Time from prefetch complete to core consumption for timely prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.latePrefetchesDistance::samples            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.latePrefetchesDistance::mean          nan                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.latePrefetchesDistance::gmean          nan                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.latePrefetchesDistance::stdev          nan                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.latePrefetchesDistance::0            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.latePrefetchesDistance::1            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.latePrefetchesDistance::2            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.latePrefetchesDistance::3            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.latePrefetchesDistance::4            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.latePrefetchesDistance::5            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.latePrefetchesDistance::6            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.latePrefetchesDistance::7            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.latePrefetchesDistance::8            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.latePrefetchesDistance::9            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.latePrefetchesDistance::10            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.latePrefetchesDistance::11            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.latePrefetchesDistance::12            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.latePrefetchesDistance::13            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.latePrefetchesDistance::14            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.latePrefetchesDistance::15            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.latePrefetchesDistance::total            0                       # Time from core consumption to prefetch complete for late prefetches (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.coreStartedBeforePrefetchStarted::samples            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.coreStartedBeforePrefetchStarted::mean          nan                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.coreStartedBeforePrefetchStarted::gmean          nan                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.coreStartedBeforePrefetchStarted::stdev          nan                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.coreStartedBeforePrefetchStarted::0            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.coreStartedBeforePrefetchStarted::1            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.coreStartedBeforePrefetchStarted::2            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.coreStartedBeforePrefetchStarted::3            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.coreStartedBeforePrefetchStarted::4            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.coreStartedBeforePrefetchStarted::5            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.coreStartedBeforePrefetchStarted::6            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.coreStartedBeforePrefetchStarted::7            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.coreStartedBeforePrefetchStarted::8            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.coreStartedBeforePrefetchStarted::9            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.coreStartedBeforePrefetchStarted::10            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.coreStartedBeforePrefetchStarted::11            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.coreStartedBeforePrefetchStarted::12            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.coreStartedBeforePrefetchStarted::13            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.coreStartedBeforePrefetchStarted::14            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.coreStartedBeforePrefetchStarted::15            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.coreStartedBeforePrefetchStarted::total            0                       # Time from samples that the core started before the prefetch started (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.coreStartedBeforePrefetchComplete::samples            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.coreStartedBeforePrefetchComplete::mean          nan                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.coreStartedBeforePrefetchComplete::gmean          nan                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.coreStartedBeforePrefetchComplete::stdev          nan                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.coreStartedBeforePrefetchComplete::0            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.coreStartedBeforePrefetchComplete::1            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.coreStartedBeforePrefetchComplete::2            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.coreStartedBeforePrefetchComplete::3            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.coreStartedBeforePrefetchComplete::4            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.coreStartedBeforePrefetchComplete::5            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.coreStartedBeforePrefetchComplete::6            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.coreStartedBeforePrefetchComplete::7            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.coreStartedBeforePrefetchComplete::8            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.coreStartedBeforePrefetchComplete::9            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.coreStartedBeforePrefetchComplete::10            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.coreStartedBeforePrefetchComplete::11            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.coreStartedBeforePrefetchComplete::12            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.coreStartedBeforePrefetchComplete::13            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.coreStartedBeforePrefetchComplete::14            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.coreStartedBeforePrefetchComplete::15            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.coreStartedBeforePrefetchComplete::total            0                       # Time from samples that the core started after the prefetch startedand before the prefetch complete (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchCompleteBeforeCoreStarted::samples            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchCompleteBeforeCoreStarted::mean          nan                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchCompleteBeforeCoreStarted::gmean          nan                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchCompleteBeforeCoreStarted::stdev          nan                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchCompleteBeforeCoreStarted::0            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchCompleteBeforeCoreStarted::1            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchCompleteBeforeCoreStarted::2            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchCompleteBeforeCoreStarted::3            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchCompleteBeforeCoreStarted::4            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchCompleteBeforeCoreStarted::5            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchCompleteBeforeCoreStarted::6            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchCompleteBeforeCoreStarted::7            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchCompleteBeforeCoreStarted::8            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchCompleteBeforeCoreStarted::9            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchCompleteBeforeCoreStarted::10            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchCompleteBeforeCoreStarted::11            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchCompleteBeforeCoreStarted::12            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchCompleteBeforeCoreStarted::13            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchCompleteBeforeCoreStarted::14            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchCompleteBeforeCoreStarted::15            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.cpu_7.job_1.prefetchCompleteBeforeCoreStarted::total            0                       # Time from samples that the prefetch complete before the core started (Tick)
board.pickle_device_prefetchers.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.pickle_device_request_manager.numRequestsReceivedFromOwner            0                       # Number of requests received from the owner (Count)
board.pickle_device_request_manager.numRequestInitiatedAfterTranslation            0                       # Number of requests initiated (Count)
board.pickle_device_request_manager.numRequestsCompleted            0                       # Number of requests completed (Count)
board.pickle_device_request_manager.numTranslationFaults            0                       # Number of translation faults (Count)
board.pickle_device_request_manager.requestQueueLength::samples            0                       # Histogram of the request queue length over time (Count)
board.pickle_device_request_manager.requestQueueLength::mean          nan                       # Histogram of the request queue length over time (Count)
board.pickle_device_request_manager.requestQueueLength::gmean          nan                       # Histogram of the request queue length over time (Count)
board.pickle_device_request_manager.requestQueueLength::stdev          nan                       # Histogram of the request queue length over time (Count)
board.pickle_device_request_manager.requestQueueLength::0            0                       # Histogram of the request queue length over time (Count)
board.pickle_device_request_manager.requestQueueLength::1            0                       # Histogram of the request queue length over time (Count)
board.pickle_device_request_manager.requestQueueLength::2            0                       # Histogram of the request queue length over time (Count)
board.pickle_device_request_manager.requestQueueLength::3            0                       # Histogram of the request queue length over time (Count)
board.pickle_device_request_manager.requestQueueLength::4            0                       # Histogram of the request queue length over time (Count)
board.pickle_device_request_manager.requestQueueLength::5            0                       # Histogram of the request queue length over time (Count)
board.pickle_device_request_manager.requestQueueLength::6            0                       # Histogram of the request queue length over time (Count)
board.pickle_device_request_manager.requestQueueLength::7            0                       # Histogram of the request queue length over time (Count)
board.pickle_device_request_manager.requestQueueLength::8            0                       # Histogram of the request queue length over time (Count)
board.pickle_device_request_manager.requestQueueLength::9            0                       # Histogram of the request queue length over time (Count)
board.pickle_device_request_manager.requestQueueLength::10            0                       # Histogram of the request queue length over time (Count)
board.pickle_device_request_manager.requestQueueLength::11            0                       # Histogram of the request queue length over time (Count)
board.pickle_device_request_manager.requestQueueLength::12            0                       # Histogram of the request queue length over time (Count)
board.pickle_device_request_manager.requestQueueLength::13            0                       # Histogram of the request queue length over time (Count)
board.pickle_device_request_manager.requestQueueLength::14            0                       # Histogram of the request queue length over time (Count)
board.pickle_device_request_manager.requestQueueLength::15            0                       # Histogram of the request queue length over time (Count)
board.pickle_device_request_manager.requestQueueLength::total            0                       # Histogram of the request queue length over time (Count)
board.pickle_device_request_manager.requestsCount            0                       # Number of requests (Count)
board.pickle_device_request_manager.requestsCountAfterCoalescing            0                       # Number of requests after coalescing (Count)
board.pickle_devices.numTranslationFaults            0                       # The number of faults produced by address translations (Count)
board.pickle_devices.ticksPerThread::0              0                       # How many ticks the program spent on each ROI thread (Tick)
board.pickle_devices.ticksPerThread::1              0                       # How many ticks the program spent on each ROI thread (Tick)
board.pickle_devices.ticksPerThread::2              0                       # How many ticks the program spent on each ROI thread (Tick)
board.pickle_devices.ticksPerThread::3              0                       # How many ticks the program spent on each ROI thread (Tick)
board.pickle_devices.ticksPerThread::4              0                       # How many ticks the program spent on each ROI thread (Tick)
board.pickle_devices.ticksPerThread::5              0                       # How many ticks the program spent on each ROI thread (Tick)
board.pickle_devices.ticksPerThread::6              0                       # How many ticks the program spent on each ROI thread (Tick)
board.pickle_devices.ticksPerThread::7              0                       # How many ticks the program spent on each ROI thread (Tick)
board.pickle_devices.totalVCPUTicks                 0                       # How many ticks the program spent on all ROIs (Tick)
board.pickle_devices.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores0.core.cpi                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores0.core.ipc                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores0.core.numVMExits          32353                       # total number of KVM exits (Count)
board.processor.cores0.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores0.core.numExitSignal         2432                       # exits due to signal delivery (Count)
board.processor.cores0.core.numMMIO             29921                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores0.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores0.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores0.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores0.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores0.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores0.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores0.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores0.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores0.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores0.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores0.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores0.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores0.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores0.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores0.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores0.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores0.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.cores0.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores0.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores0.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores0.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores0.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores0.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.cores0.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores0.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores0.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores0.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores0.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores0.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores0.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.cores0.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores0.core.mmu.alignFaults            0                       # Number of MMU faults due to alignment restrictions (Count)
board.processor.cores0.core.mmu.prefetchFaults            0                       # Number of MMU faults due to prefetch (Count)
board.processor.cores0.core.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
board.processor.cores0.core.mmu.permsFaults            0                       # Number of MMU faults due to permissions restrictions (Count)
board.processor.cores0.core.mmu.dtb.readHits            0                       # Read hits (Count)
board.processor.cores0.core.mmu.dtb.readMisses            0                       # Read misses (Count)
board.processor.cores0.core.mmu.dtb.writeHits            0                       # Write hits (Count)
board.processor.cores0.core.mmu.dtb.writeMisses            0                       # Write misses (Count)
board.processor.cores0.core.mmu.dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
board.processor.cores0.core.mmu.dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
board.processor.cores0.core.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.processor.cores0.core.mmu.dtb.readAccesses            0                       # Read accesses (Count)
board.processor.cores0.core.mmu.dtb.writeAccesses            0                       # Write accesses (Count)
board.processor.cores0.core.mmu.dtb.hits            0                       # Total TLB (inst and data) hits (Count)
board.processor.cores0.core.mmu.dtb.misses            0                       # Total TLB (inst and data) misses (Count)
board.processor.cores0.core.mmu.dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
board.processor.cores0.core.mmu.dtb_walker.walks            0                       # Table walker walks requested (Count)
board.processor.cores0.core.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores0.core.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores0.core.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores0.core.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores0.core.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores0.core.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores0.core.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores0.core.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.mmu.itb.instHits            0                       # Inst hits (Count)
board.processor.cores0.core.mmu.itb.instMisses            0                       # Inst misses (Count)
board.processor.cores0.core.mmu.itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
board.processor.cores0.core.mmu.itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
board.processor.cores0.core.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.processor.cores0.core.mmu.itb.instAccesses            0                       # Inst accesses (Count)
board.processor.cores0.core.mmu.itb.hits            0                       # Total TLB (inst and data) hits (Count)
board.processor.cores0.core.mmu.itb.misses            0                       # Total TLB (inst and data) misses (Count)
board.processor.cores0.core.mmu.itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
board.processor.cores0.core.mmu.itb_walker.walks            0                       # Table walker walks requested (Count)
board.processor.cores0.core.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores0.core.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores0.core.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores0.core.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores0.core.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores0.core.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores0.core.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores0.core.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.mmu.l2_shared.instHits            0                       # Inst hits (Count)
board.processor.cores0.core.mmu.l2_shared.instMisses            0                       # Inst misses (Count)
board.processor.cores0.core.mmu.l2_shared.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
board.processor.cores0.core.mmu.l2_shared.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
board.processor.cores0.core.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.processor.cores0.core.mmu.l2_shared.instAccesses            0                       # Inst accesses (Count)
board.processor.cores0.core.mmu.l2_shared.hits            0                       # Total TLB (inst and data) hits (Count)
board.processor.cores0.core.mmu.l2_shared.misses            0                       # Total TLB (inst and data) misses (Count)
board.processor.cores0.core.mmu.l2_shared.accesses            0                       # Total TLB (inst and data) accesses (Count)
board.processor.cores0.core.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
board.processor.cores0.core.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
board.processor.cores0.core.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
board.processor.cores0.core.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
board.processor.cores0.core.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
board.processor.cores0.core.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
board.processor.cores0.core.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.processor.cores0.core.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
board.processor.cores0.core.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
board.processor.cores0.core.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
board.processor.cores0.core.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
board.processor.cores0.core.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
board.processor.cores0.core.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
board.processor.cores0.core.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores0.core.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores0.core.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores0.core.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores0.core.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores0.core.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores0.core.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores0.core.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
board.processor.cores0.core.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
board.processor.cores0.core.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
board.processor.cores0.core.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
board.processor.cores0.core.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.processor.cores0.core.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
board.processor.cores0.core.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
board.processor.cores0.core.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
board.processor.cores0.core.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
board.processor.cores0.core.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
board.processor.cores0.core.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores0.core.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores0.core.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores0.core.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores0.core.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores0.core.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores0.core.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores0.core.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::ON 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores0.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores1.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores1.core.cpi                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores1.core.ipc                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores1.core.numVMExits        2828054                       # total number of KVM exits (Count)
board.processor.cores1.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores1.core.numExitSignal         2207                       # exits due to signal delivery (Count)
board.processor.cores1.core.numMMIO           2825847                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores1.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores1.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores1.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores1.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores1.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores1.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores1.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores1.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores1.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores1.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores1.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores1.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores1.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores1.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores1.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores1.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores1.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.cores1.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores1.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores1.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores1.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores1.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores1.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.cores1.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores1.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores1.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores1.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores1.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores1.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.cores1.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores1.core.mmu.alignFaults            0                       # Number of MMU faults due to alignment restrictions (Count)
board.processor.cores1.core.mmu.prefetchFaults            0                       # Number of MMU faults due to prefetch (Count)
board.processor.cores1.core.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
board.processor.cores1.core.mmu.permsFaults            0                       # Number of MMU faults due to permissions restrictions (Count)
board.processor.cores1.core.mmu.dtb.readHits            0                       # Read hits (Count)
board.processor.cores1.core.mmu.dtb.readMisses            0                       # Read misses (Count)
board.processor.cores1.core.mmu.dtb.writeHits            0                       # Write hits (Count)
board.processor.cores1.core.mmu.dtb.writeMisses            0                       # Write misses (Count)
board.processor.cores1.core.mmu.dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
board.processor.cores1.core.mmu.dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
board.processor.cores1.core.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.processor.cores1.core.mmu.dtb.readAccesses            0                       # Read accesses (Count)
board.processor.cores1.core.mmu.dtb.writeAccesses            0                       # Write accesses (Count)
board.processor.cores1.core.mmu.dtb.hits            0                       # Total TLB (inst and data) hits (Count)
board.processor.cores1.core.mmu.dtb.misses            0                       # Total TLB (inst and data) misses (Count)
board.processor.cores1.core.mmu.dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
board.processor.cores1.core.mmu.dtb_walker.walks            0                       # Table walker walks requested (Count)
board.processor.cores1.core.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores1.core.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores1.core.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores1.core.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores1.core.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores1.core.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores1.core.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores1.core.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.mmu.itb.instHits            0                       # Inst hits (Count)
board.processor.cores1.core.mmu.itb.instMisses            0                       # Inst misses (Count)
board.processor.cores1.core.mmu.itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
board.processor.cores1.core.mmu.itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
board.processor.cores1.core.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.processor.cores1.core.mmu.itb.instAccesses            0                       # Inst accesses (Count)
board.processor.cores1.core.mmu.itb.hits            0                       # Total TLB (inst and data) hits (Count)
board.processor.cores1.core.mmu.itb.misses            0                       # Total TLB (inst and data) misses (Count)
board.processor.cores1.core.mmu.itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
board.processor.cores1.core.mmu.itb_walker.walks            0                       # Table walker walks requested (Count)
board.processor.cores1.core.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores1.core.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores1.core.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores1.core.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores1.core.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores1.core.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores1.core.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores1.core.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.mmu.l2_shared.instHits            0                       # Inst hits (Count)
board.processor.cores1.core.mmu.l2_shared.instMisses            0                       # Inst misses (Count)
board.processor.cores1.core.mmu.l2_shared.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
board.processor.cores1.core.mmu.l2_shared.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
board.processor.cores1.core.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.processor.cores1.core.mmu.l2_shared.instAccesses            0                       # Inst accesses (Count)
board.processor.cores1.core.mmu.l2_shared.hits            0                       # Total TLB (inst and data) hits (Count)
board.processor.cores1.core.mmu.l2_shared.misses            0                       # Total TLB (inst and data) misses (Count)
board.processor.cores1.core.mmu.l2_shared.accesses            0                       # Total TLB (inst and data) accesses (Count)
board.processor.cores1.core.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
board.processor.cores1.core.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
board.processor.cores1.core.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
board.processor.cores1.core.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
board.processor.cores1.core.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
board.processor.cores1.core.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
board.processor.cores1.core.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.processor.cores1.core.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
board.processor.cores1.core.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
board.processor.cores1.core.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
board.processor.cores1.core.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
board.processor.cores1.core.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
board.processor.cores1.core.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
board.processor.cores1.core.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores1.core.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores1.core.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores1.core.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores1.core.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores1.core.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores1.core.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores1.core.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
board.processor.cores1.core.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
board.processor.cores1.core.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
board.processor.cores1.core.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
board.processor.cores1.core.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.processor.cores1.core.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
board.processor.cores1.core.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
board.processor.cores1.core.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
board.processor.cores1.core.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
board.processor.cores1.core.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
board.processor.cores1.core.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores1.core.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores1.core.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores1.core.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores1.core.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores1.core.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores1.core.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores1.core.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.power_state.pwrStateResidencyTicks::ON 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores1.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores2.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores2.core.cpi                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores2.core.ipc                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores2.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores2.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores2.core.numVMExits          12920                       # total number of KVM exits (Count)
board.processor.cores2.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores2.core.numExitSignal         2226                       # exits due to signal delivery (Count)
board.processor.cores2.core.numMMIO             10694                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores2.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores2.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores2.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores2.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores2.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores2.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores2.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores2.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores2.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores2.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores2.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores2.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores2.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores2.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores2.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores2.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores2.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.cores2.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores2.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores2.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores2.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores2.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores2.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.cores2.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores2.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores2.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores2.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores2.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores2.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores2.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores2.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.cores2.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores2.core.mmu.alignFaults            0                       # Number of MMU faults due to alignment restrictions (Count)
board.processor.cores2.core.mmu.prefetchFaults            0                       # Number of MMU faults due to prefetch (Count)
board.processor.cores2.core.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
board.processor.cores2.core.mmu.permsFaults            0                       # Number of MMU faults due to permissions restrictions (Count)
board.processor.cores2.core.mmu.dtb.readHits            0                       # Read hits (Count)
board.processor.cores2.core.mmu.dtb.readMisses            0                       # Read misses (Count)
board.processor.cores2.core.mmu.dtb.writeHits            0                       # Write hits (Count)
board.processor.cores2.core.mmu.dtb.writeMisses            1                       # Write misses (Count)
board.processor.cores2.core.mmu.dtb.inserts            1                       # Number of times an entry is inserted into the TLB (Count)
board.processor.cores2.core.mmu.dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
board.processor.cores2.core.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.processor.cores2.core.mmu.dtb.readAccesses            0                       # Read accesses (Count)
board.processor.cores2.core.mmu.dtb.writeAccesses            1                       # Write accesses (Count)
board.processor.cores2.core.mmu.dtb.hits            0                       # Total TLB (inst and data) hits (Count)
board.processor.cores2.core.mmu.dtb.misses            1                       # Total TLB (inst and data) misses (Count)
board.processor.cores2.core.mmu.dtb.accesses            1                       # Total TLB (inst and data) accesses (Count)
board.processor.cores2.core.mmu.dtb_walker.walks            1                       # Table walker walks requested (Count)
board.processor.cores2.core.mmu.dtb_walker.walksLongDescriptor            1                       # Table walker walks initiated with long descriptors (Count)
board.processor.cores2.core.mmu.dtb_walker.walkWaitTime::samples            1                       # Table walker wait (enqueue to first request) latency (Tick)
board.processor.cores2.core.mmu.dtb_walker.walkWaitTime::0            1    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
board.processor.cores2.core.mmu.dtb_walker.walkWaitTime::total            1                       # Table walker wait (enqueue to first request) latency (Tick)
board.processor.cores2.core.mmu.dtb_walker.pendingWalks::samples   1581578716                       # Table walker pending requests distribution (Tick)
board.processor.cores2.core.mmu.dtb_walker.pendingWalks::0   1581578716    100.00%    100.00% # Table walker pending requests distribution (Tick)
board.processor.cores2.core.mmu.dtb_walker.pendingWalks::total   1581578716                       # Table walker pending requests distribution (Tick)
board.processor.cores2.core.mmu.dtb_walker.pageSizes::4KiB            1    100.00%    100.00% # Table walker page sizes translated (Count)
board.processor.cores2.core.mmu.dtb_walker.pageSizes::total            1                       # Table walker page sizes translated (Count)
board.processor.cores2.core.mmu.dtb_walker.requestOrigin_Requested::Data            1                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores2.core.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores2.core.mmu.dtb_walker.requestOrigin_Requested::total            1                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores2.core.mmu.dtb_walker.requestOrigin_Completed::Data            1                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores2.core.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores2.core.mmu.dtb_walker.requestOrigin_Completed::total            1                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores2.core.mmu.dtb_walker.requestOrigin::total            2                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores2.core.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.mmu.itb.instHits            0                       # Inst hits (Count)
board.processor.cores2.core.mmu.itb.instMisses            0                       # Inst misses (Count)
board.processor.cores2.core.mmu.itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
board.processor.cores2.core.mmu.itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
board.processor.cores2.core.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.processor.cores2.core.mmu.itb.instAccesses            0                       # Inst accesses (Count)
board.processor.cores2.core.mmu.itb.hits            0                       # Total TLB (inst and data) hits (Count)
board.processor.cores2.core.mmu.itb.misses            0                       # Total TLB (inst and data) misses (Count)
board.processor.cores2.core.mmu.itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
board.processor.cores2.core.mmu.itb_walker.walks            0                       # Table walker walks requested (Count)
board.processor.cores2.core.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores2.core.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores2.core.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores2.core.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores2.core.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores2.core.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores2.core.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores2.core.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.mmu.l2_shared.instHits            0                       # Inst hits (Count)
board.processor.cores2.core.mmu.l2_shared.instMisses            0                       # Inst misses (Count)
board.processor.cores2.core.mmu.l2_shared.writeMisses            1                       # Write misses (Count)
board.processor.cores2.core.mmu.l2_shared.inserts            2                       # Number of times an entry is inserted into the TLB (Count)
board.processor.cores2.core.mmu.l2_shared.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
board.processor.cores2.core.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.processor.cores2.core.mmu.l2_shared.writeAccesses            1                       # Write accesses (Count)
board.processor.cores2.core.mmu.l2_shared.instAccesses            0                       # Inst accesses (Count)
board.processor.cores2.core.mmu.l2_shared.hits            0                       # Total TLB (inst and data) hits (Count)
board.processor.cores2.core.mmu.l2_shared.misses            1                       # Total TLB (inst and data) misses (Count)
board.processor.cores2.core.mmu.l2_shared.accesses            1                       # Total TLB (inst and data) accesses (Count)
board.processor.cores2.core.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
board.processor.cores2.core.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
board.processor.cores2.core.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
board.processor.cores2.core.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
board.processor.cores2.core.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
board.processor.cores2.core.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
board.processor.cores2.core.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.processor.cores2.core.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
board.processor.cores2.core.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
board.processor.cores2.core.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
board.processor.cores2.core.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
board.processor.cores2.core.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
board.processor.cores2.core.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
board.processor.cores2.core.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores2.core.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores2.core.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores2.core.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores2.core.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores2.core.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores2.core.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores2.core.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
board.processor.cores2.core.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
board.processor.cores2.core.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
board.processor.cores2.core.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
board.processor.cores2.core.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.processor.cores2.core.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
board.processor.cores2.core.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
board.processor.cores2.core.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
board.processor.cores2.core.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
board.processor.cores2.core.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
board.processor.cores2.core.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores2.core.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores2.core.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores2.core.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores2.core.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores2.core.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores2.core.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores2.core.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.power_state.pwrStateResidencyTicks::ON 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores2.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores2.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores2.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores3.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores3.core.cpi                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores3.core.ipc                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores3.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores3.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores3.core.numVMExits          15532                       # total number of KVM exits (Count)
board.processor.cores3.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores3.core.numExitSignal         2164                       # exits due to signal delivery (Count)
board.processor.cores3.core.numMMIO             13368                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores3.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores3.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores3.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores3.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores3.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores3.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores3.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores3.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores3.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores3.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores3.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores3.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores3.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores3.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores3.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores3.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores3.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.cores3.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores3.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores3.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores3.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores3.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores3.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.cores3.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores3.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores3.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores3.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores3.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores3.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores3.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores3.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.cores3.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores3.core.mmu.alignFaults            0                       # Number of MMU faults due to alignment restrictions (Count)
board.processor.cores3.core.mmu.prefetchFaults            0                       # Number of MMU faults due to prefetch (Count)
board.processor.cores3.core.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
board.processor.cores3.core.mmu.permsFaults            0                       # Number of MMU faults due to permissions restrictions (Count)
board.processor.cores3.core.mmu.dtb.readHits            0                       # Read hits (Count)
board.processor.cores3.core.mmu.dtb.readMisses            0                       # Read misses (Count)
board.processor.cores3.core.mmu.dtb.writeHits            0                       # Write hits (Count)
board.processor.cores3.core.mmu.dtb.writeMisses            0                       # Write misses (Count)
board.processor.cores3.core.mmu.dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
board.processor.cores3.core.mmu.dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
board.processor.cores3.core.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.processor.cores3.core.mmu.dtb.readAccesses            0                       # Read accesses (Count)
board.processor.cores3.core.mmu.dtb.writeAccesses            0                       # Write accesses (Count)
board.processor.cores3.core.mmu.dtb.hits            0                       # Total TLB (inst and data) hits (Count)
board.processor.cores3.core.mmu.dtb.misses            0                       # Total TLB (inst and data) misses (Count)
board.processor.cores3.core.mmu.dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
board.processor.cores3.core.mmu.dtb_walker.walks            0                       # Table walker walks requested (Count)
board.processor.cores3.core.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores3.core.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores3.core.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores3.core.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores3.core.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores3.core.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores3.core.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores3.core.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.mmu.itb.instHits            0                       # Inst hits (Count)
board.processor.cores3.core.mmu.itb.instMisses            0                       # Inst misses (Count)
board.processor.cores3.core.mmu.itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
board.processor.cores3.core.mmu.itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
board.processor.cores3.core.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.processor.cores3.core.mmu.itb.instAccesses            0                       # Inst accesses (Count)
board.processor.cores3.core.mmu.itb.hits            0                       # Total TLB (inst and data) hits (Count)
board.processor.cores3.core.mmu.itb.misses            0                       # Total TLB (inst and data) misses (Count)
board.processor.cores3.core.mmu.itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
board.processor.cores3.core.mmu.itb_walker.walks            0                       # Table walker walks requested (Count)
board.processor.cores3.core.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores3.core.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores3.core.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores3.core.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores3.core.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores3.core.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores3.core.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores3.core.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.mmu.l2_shared.instHits            0                       # Inst hits (Count)
board.processor.cores3.core.mmu.l2_shared.instMisses            0                       # Inst misses (Count)
board.processor.cores3.core.mmu.l2_shared.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
board.processor.cores3.core.mmu.l2_shared.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
board.processor.cores3.core.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.processor.cores3.core.mmu.l2_shared.instAccesses            0                       # Inst accesses (Count)
board.processor.cores3.core.mmu.l2_shared.hits            0                       # Total TLB (inst and data) hits (Count)
board.processor.cores3.core.mmu.l2_shared.misses            0                       # Total TLB (inst and data) misses (Count)
board.processor.cores3.core.mmu.l2_shared.accesses            0                       # Total TLB (inst and data) accesses (Count)
board.processor.cores3.core.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
board.processor.cores3.core.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
board.processor.cores3.core.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
board.processor.cores3.core.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
board.processor.cores3.core.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
board.processor.cores3.core.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
board.processor.cores3.core.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.processor.cores3.core.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
board.processor.cores3.core.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
board.processor.cores3.core.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
board.processor.cores3.core.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
board.processor.cores3.core.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
board.processor.cores3.core.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
board.processor.cores3.core.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores3.core.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores3.core.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores3.core.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores3.core.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores3.core.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores3.core.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores3.core.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
board.processor.cores3.core.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
board.processor.cores3.core.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
board.processor.cores3.core.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
board.processor.cores3.core.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.processor.cores3.core.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
board.processor.cores3.core.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
board.processor.cores3.core.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
board.processor.cores3.core.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
board.processor.cores3.core.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
board.processor.cores3.core.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores3.core.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores3.core.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores3.core.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores3.core.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores3.core.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores3.core.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores3.core.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.power_state.pwrStateResidencyTicks::ON 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores3.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores3.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores3.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores4.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores4.core.cpi                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores4.core.ipc                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores4.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores4.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores4.core.numVMExits          10788                       # total number of KVM exits (Count)
board.processor.cores4.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores4.core.numExitSignal         2155                       # exits due to signal delivery (Count)
board.processor.cores4.core.numMMIO              8633                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores4.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores4.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores4.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores4.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores4.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores4.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores4.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores4.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores4.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores4.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores4.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores4.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores4.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores4.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores4.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores4.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores4.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.cores4.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores4.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores4.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores4.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores4.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores4.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.cores4.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores4.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores4.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores4.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores4.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores4.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores4.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores4.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.cores4.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores4.core.mmu.alignFaults            0                       # Number of MMU faults due to alignment restrictions (Count)
board.processor.cores4.core.mmu.prefetchFaults            0                       # Number of MMU faults due to prefetch (Count)
board.processor.cores4.core.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
board.processor.cores4.core.mmu.permsFaults            0                       # Number of MMU faults due to permissions restrictions (Count)
board.processor.cores4.core.mmu.dtb.readHits            0                       # Read hits (Count)
board.processor.cores4.core.mmu.dtb.readMisses            0                       # Read misses (Count)
board.processor.cores4.core.mmu.dtb.writeHits            0                       # Write hits (Count)
board.processor.cores4.core.mmu.dtb.writeMisses            0                       # Write misses (Count)
board.processor.cores4.core.mmu.dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
board.processor.cores4.core.mmu.dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
board.processor.cores4.core.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.processor.cores4.core.mmu.dtb.readAccesses            0                       # Read accesses (Count)
board.processor.cores4.core.mmu.dtb.writeAccesses            0                       # Write accesses (Count)
board.processor.cores4.core.mmu.dtb.hits            0                       # Total TLB (inst and data) hits (Count)
board.processor.cores4.core.mmu.dtb.misses            0                       # Total TLB (inst and data) misses (Count)
board.processor.cores4.core.mmu.dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
board.processor.cores4.core.mmu.dtb_walker.walks            0                       # Table walker walks requested (Count)
board.processor.cores4.core.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores4.core.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores4.core.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores4.core.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores4.core.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores4.core.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores4.core.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores4.core.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.mmu.itb.instHits            0                       # Inst hits (Count)
board.processor.cores4.core.mmu.itb.instMisses            0                       # Inst misses (Count)
board.processor.cores4.core.mmu.itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
board.processor.cores4.core.mmu.itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
board.processor.cores4.core.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.processor.cores4.core.mmu.itb.instAccesses            0                       # Inst accesses (Count)
board.processor.cores4.core.mmu.itb.hits            0                       # Total TLB (inst and data) hits (Count)
board.processor.cores4.core.mmu.itb.misses            0                       # Total TLB (inst and data) misses (Count)
board.processor.cores4.core.mmu.itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
board.processor.cores4.core.mmu.itb_walker.walks            0                       # Table walker walks requested (Count)
board.processor.cores4.core.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores4.core.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores4.core.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores4.core.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores4.core.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores4.core.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores4.core.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores4.core.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.mmu.l2_shared.instHits            0                       # Inst hits (Count)
board.processor.cores4.core.mmu.l2_shared.instMisses            0                       # Inst misses (Count)
board.processor.cores4.core.mmu.l2_shared.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
board.processor.cores4.core.mmu.l2_shared.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
board.processor.cores4.core.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.processor.cores4.core.mmu.l2_shared.instAccesses            0                       # Inst accesses (Count)
board.processor.cores4.core.mmu.l2_shared.hits            0                       # Total TLB (inst and data) hits (Count)
board.processor.cores4.core.mmu.l2_shared.misses            0                       # Total TLB (inst and data) misses (Count)
board.processor.cores4.core.mmu.l2_shared.accesses            0                       # Total TLB (inst and data) accesses (Count)
board.processor.cores4.core.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
board.processor.cores4.core.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
board.processor.cores4.core.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
board.processor.cores4.core.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
board.processor.cores4.core.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
board.processor.cores4.core.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
board.processor.cores4.core.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.processor.cores4.core.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
board.processor.cores4.core.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
board.processor.cores4.core.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
board.processor.cores4.core.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
board.processor.cores4.core.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
board.processor.cores4.core.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
board.processor.cores4.core.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores4.core.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores4.core.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores4.core.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores4.core.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores4.core.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores4.core.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores4.core.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
board.processor.cores4.core.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
board.processor.cores4.core.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
board.processor.cores4.core.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
board.processor.cores4.core.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.processor.cores4.core.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
board.processor.cores4.core.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
board.processor.cores4.core.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
board.processor.cores4.core.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
board.processor.cores4.core.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
board.processor.cores4.core.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores4.core.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores4.core.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores4.core.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores4.core.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores4.core.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores4.core.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores4.core.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.power_state.pwrStateResidencyTicks::ON 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores4.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores4.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores4.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores5.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores5.core.cpi                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores5.core.ipc                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores5.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores5.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores5.core.numVMExits          10862                       # total number of KVM exits (Count)
board.processor.cores5.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores5.core.numExitSignal         2117                       # exits due to signal delivery (Count)
board.processor.cores5.core.numMMIO              8745                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores5.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores5.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores5.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores5.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores5.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores5.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores5.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores5.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores5.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores5.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores5.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores5.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores5.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores5.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores5.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores5.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores5.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.cores5.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores5.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores5.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores5.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores5.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores5.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.cores5.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores5.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores5.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores5.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores5.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores5.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores5.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores5.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.cores5.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores5.core.mmu.alignFaults            0                       # Number of MMU faults due to alignment restrictions (Count)
board.processor.cores5.core.mmu.prefetchFaults            0                       # Number of MMU faults due to prefetch (Count)
board.processor.cores5.core.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
board.processor.cores5.core.mmu.permsFaults            0                       # Number of MMU faults due to permissions restrictions (Count)
board.processor.cores5.core.mmu.dtb.readHits            0                       # Read hits (Count)
board.processor.cores5.core.mmu.dtb.readMisses            0                       # Read misses (Count)
board.processor.cores5.core.mmu.dtb.writeHits            0                       # Write hits (Count)
board.processor.cores5.core.mmu.dtb.writeMisses            0                       # Write misses (Count)
board.processor.cores5.core.mmu.dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
board.processor.cores5.core.mmu.dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
board.processor.cores5.core.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.processor.cores5.core.mmu.dtb.readAccesses            0                       # Read accesses (Count)
board.processor.cores5.core.mmu.dtb.writeAccesses            0                       # Write accesses (Count)
board.processor.cores5.core.mmu.dtb.hits            0                       # Total TLB (inst and data) hits (Count)
board.processor.cores5.core.mmu.dtb.misses            0                       # Total TLB (inst and data) misses (Count)
board.processor.cores5.core.mmu.dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
board.processor.cores5.core.mmu.dtb_walker.walks            0                       # Table walker walks requested (Count)
board.processor.cores5.core.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores5.core.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores5.core.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores5.core.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores5.core.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores5.core.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores5.core.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores5.core.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.mmu.itb.instHits            0                       # Inst hits (Count)
board.processor.cores5.core.mmu.itb.instMisses            0                       # Inst misses (Count)
board.processor.cores5.core.mmu.itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
board.processor.cores5.core.mmu.itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
board.processor.cores5.core.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.processor.cores5.core.mmu.itb.instAccesses            0                       # Inst accesses (Count)
board.processor.cores5.core.mmu.itb.hits            0                       # Total TLB (inst and data) hits (Count)
board.processor.cores5.core.mmu.itb.misses            0                       # Total TLB (inst and data) misses (Count)
board.processor.cores5.core.mmu.itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
board.processor.cores5.core.mmu.itb_walker.walks            0                       # Table walker walks requested (Count)
board.processor.cores5.core.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores5.core.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores5.core.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores5.core.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores5.core.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores5.core.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores5.core.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores5.core.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.mmu.l2_shared.instHits            0                       # Inst hits (Count)
board.processor.cores5.core.mmu.l2_shared.instMisses            0                       # Inst misses (Count)
board.processor.cores5.core.mmu.l2_shared.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
board.processor.cores5.core.mmu.l2_shared.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
board.processor.cores5.core.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.processor.cores5.core.mmu.l2_shared.instAccesses            0                       # Inst accesses (Count)
board.processor.cores5.core.mmu.l2_shared.hits            0                       # Total TLB (inst and data) hits (Count)
board.processor.cores5.core.mmu.l2_shared.misses            0                       # Total TLB (inst and data) misses (Count)
board.processor.cores5.core.mmu.l2_shared.accesses            0                       # Total TLB (inst and data) accesses (Count)
board.processor.cores5.core.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
board.processor.cores5.core.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
board.processor.cores5.core.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
board.processor.cores5.core.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
board.processor.cores5.core.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
board.processor.cores5.core.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
board.processor.cores5.core.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.processor.cores5.core.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
board.processor.cores5.core.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
board.processor.cores5.core.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
board.processor.cores5.core.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
board.processor.cores5.core.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
board.processor.cores5.core.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
board.processor.cores5.core.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores5.core.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores5.core.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores5.core.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores5.core.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores5.core.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores5.core.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores5.core.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
board.processor.cores5.core.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
board.processor.cores5.core.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
board.processor.cores5.core.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
board.processor.cores5.core.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.processor.cores5.core.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
board.processor.cores5.core.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
board.processor.cores5.core.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
board.processor.cores5.core.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
board.processor.cores5.core.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
board.processor.cores5.core.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores5.core.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores5.core.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores5.core.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores5.core.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores5.core.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores5.core.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores5.core.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.power_state.pwrStateResidencyTicks::ON 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores5.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores5.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores5.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores6.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores6.core.cpi                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores6.core.ipc                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores6.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores6.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores6.core.numVMExits          13997                       # total number of KVM exits (Count)
board.processor.cores6.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores6.core.numExitSignal         2088                       # exits due to signal delivery (Count)
board.processor.cores6.core.numMMIO             11909                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores6.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores6.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores6.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores6.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores6.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores6.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores6.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores6.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores6.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores6.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores6.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores6.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores6.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores6.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores6.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores6.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores6.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.cores6.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores6.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores6.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores6.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores6.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores6.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.cores6.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores6.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores6.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores6.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores6.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores6.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores6.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores6.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.cores6.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores6.core.mmu.alignFaults            0                       # Number of MMU faults due to alignment restrictions (Count)
board.processor.cores6.core.mmu.prefetchFaults            0                       # Number of MMU faults due to prefetch (Count)
board.processor.cores6.core.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
board.processor.cores6.core.mmu.permsFaults            0                       # Number of MMU faults due to permissions restrictions (Count)
board.processor.cores6.core.mmu.dtb.readHits            0                       # Read hits (Count)
board.processor.cores6.core.mmu.dtb.readMisses            0                       # Read misses (Count)
board.processor.cores6.core.mmu.dtb.writeHits            0                       # Write hits (Count)
board.processor.cores6.core.mmu.dtb.writeMisses            0                       # Write misses (Count)
board.processor.cores6.core.mmu.dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
board.processor.cores6.core.mmu.dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
board.processor.cores6.core.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.processor.cores6.core.mmu.dtb.readAccesses            0                       # Read accesses (Count)
board.processor.cores6.core.mmu.dtb.writeAccesses            0                       # Write accesses (Count)
board.processor.cores6.core.mmu.dtb.hits            0                       # Total TLB (inst and data) hits (Count)
board.processor.cores6.core.mmu.dtb.misses            0                       # Total TLB (inst and data) misses (Count)
board.processor.cores6.core.mmu.dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
board.processor.cores6.core.mmu.dtb_walker.walks            0                       # Table walker walks requested (Count)
board.processor.cores6.core.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores6.core.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores6.core.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores6.core.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores6.core.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores6.core.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores6.core.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores6.core.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.mmu.itb.instHits            0                       # Inst hits (Count)
board.processor.cores6.core.mmu.itb.instMisses            0                       # Inst misses (Count)
board.processor.cores6.core.mmu.itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
board.processor.cores6.core.mmu.itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
board.processor.cores6.core.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.processor.cores6.core.mmu.itb.instAccesses            0                       # Inst accesses (Count)
board.processor.cores6.core.mmu.itb.hits            0                       # Total TLB (inst and data) hits (Count)
board.processor.cores6.core.mmu.itb.misses            0                       # Total TLB (inst and data) misses (Count)
board.processor.cores6.core.mmu.itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
board.processor.cores6.core.mmu.itb_walker.walks            0                       # Table walker walks requested (Count)
board.processor.cores6.core.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores6.core.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores6.core.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores6.core.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores6.core.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores6.core.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores6.core.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores6.core.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.mmu.l2_shared.instHits            0                       # Inst hits (Count)
board.processor.cores6.core.mmu.l2_shared.instMisses            0                       # Inst misses (Count)
board.processor.cores6.core.mmu.l2_shared.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
board.processor.cores6.core.mmu.l2_shared.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
board.processor.cores6.core.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.processor.cores6.core.mmu.l2_shared.instAccesses            0                       # Inst accesses (Count)
board.processor.cores6.core.mmu.l2_shared.hits            0                       # Total TLB (inst and data) hits (Count)
board.processor.cores6.core.mmu.l2_shared.misses            0                       # Total TLB (inst and data) misses (Count)
board.processor.cores6.core.mmu.l2_shared.accesses            0                       # Total TLB (inst and data) accesses (Count)
board.processor.cores6.core.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
board.processor.cores6.core.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
board.processor.cores6.core.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
board.processor.cores6.core.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
board.processor.cores6.core.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
board.processor.cores6.core.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
board.processor.cores6.core.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.processor.cores6.core.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
board.processor.cores6.core.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
board.processor.cores6.core.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
board.processor.cores6.core.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
board.processor.cores6.core.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
board.processor.cores6.core.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
board.processor.cores6.core.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores6.core.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores6.core.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores6.core.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores6.core.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores6.core.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores6.core.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores6.core.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
board.processor.cores6.core.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
board.processor.cores6.core.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
board.processor.cores6.core.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
board.processor.cores6.core.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.processor.cores6.core.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
board.processor.cores6.core.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
board.processor.cores6.core.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
board.processor.cores6.core.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
board.processor.cores6.core.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
board.processor.cores6.core.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores6.core.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores6.core.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores6.core.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores6.core.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores6.core.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores6.core.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores6.core.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.power_state.pwrStateResidencyTicks::ON 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores6.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores6.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores6.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores7.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores7.core.cpi                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores7.core.ipc                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores7.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores7.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores7.core.numVMExits          41122                       # total number of KVM exits (Count)
board.processor.cores7.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores7.core.numExitSignal         2121                       # exits due to signal delivery (Count)
board.processor.cores7.core.numMMIO             39001                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores7.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores7.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores7.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores7.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores7.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores7.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores7.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores7.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores7.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores7.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores7.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores7.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores7.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.cores7.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.cores7.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.cores7.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores7.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.cores7.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores7.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores7.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores7.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores7.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.cores7.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.cores7.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores7.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.cores7.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores7.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores7.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.cores7.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores7.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores7.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.cores7.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores7.core.mmu.alignFaults            0                       # Number of MMU faults due to alignment restrictions (Count)
board.processor.cores7.core.mmu.prefetchFaults            0                       # Number of MMU faults due to prefetch (Count)
board.processor.cores7.core.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
board.processor.cores7.core.mmu.permsFaults            0                       # Number of MMU faults due to permissions restrictions (Count)
board.processor.cores7.core.mmu.dtb.readHits            0                       # Read hits (Count)
board.processor.cores7.core.mmu.dtb.readMisses            0                       # Read misses (Count)
board.processor.cores7.core.mmu.dtb.writeHits            0                       # Write hits (Count)
board.processor.cores7.core.mmu.dtb.writeMisses            0                       # Write misses (Count)
board.processor.cores7.core.mmu.dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
board.processor.cores7.core.mmu.dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
board.processor.cores7.core.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.processor.cores7.core.mmu.dtb.readAccesses            0                       # Read accesses (Count)
board.processor.cores7.core.mmu.dtb.writeAccesses            0                       # Write accesses (Count)
board.processor.cores7.core.mmu.dtb.hits            0                       # Total TLB (inst and data) hits (Count)
board.processor.cores7.core.mmu.dtb.misses            0                       # Total TLB (inst and data) misses (Count)
board.processor.cores7.core.mmu.dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
board.processor.cores7.core.mmu.dtb_walker.walks            0                       # Table walker walks requested (Count)
board.processor.cores7.core.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores7.core.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores7.core.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores7.core.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores7.core.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores7.core.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores7.core.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores7.core.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.mmu.itb.instHits            0                       # Inst hits (Count)
board.processor.cores7.core.mmu.itb.instMisses            0                       # Inst misses (Count)
board.processor.cores7.core.mmu.itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
board.processor.cores7.core.mmu.itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
board.processor.cores7.core.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.processor.cores7.core.mmu.itb.instAccesses            0                       # Inst accesses (Count)
board.processor.cores7.core.mmu.itb.hits            0                       # Total TLB (inst and data) hits (Count)
board.processor.cores7.core.mmu.itb.misses            0                       # Total TLB (inst and data) misses (Count)
board.processor.cores7.core.mmu.itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
board.processor.cores7.core.mmu.itb_walker.walks            0                       # Table walker walks requested (Count)
board.processor.cores7.core.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores7.core.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores7.core.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores7.core.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores7.core.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores7.core.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores7.core.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores7.core.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.mmu.l2_shared.instHits            0                       # Inst hits (Count)
board.processor.cores7.core.mmu.l2_shared.instMisses            0                       # Inst misses (Count)
board.processor.cores7.core.mmu.l2_shared.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
board.processor.cores7.core.mmu.l2_shared.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
board.processor.cores7.core.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.processor.cores7.core.mmu.l2_shared.instAccesses            0                       # Inst accesses (Count)
board.processor.cores7.core.mmu.l2_shared.hits            0                       # Total TLB (inst and data) hits (Count)
board.processor.cores7.core.mmu.l2_shared.misses            0                       # Total TLB (inst and data) misses (Count)
board.processor.cores7.core.mmu.l2_shared.accesses            0                       # Total TLB (inst and data) accesses (Count)
board.processor.cores7.core.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
board.processor.cores7.core.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
board.processor.cores7.core.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
board.processor.cores7.core.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
board.processor.cores7.core.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
board.processor.cores7.core.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
board.processor.cores7.core.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.processor.cores7.core.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
board.processor.cores7.core.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
board.processor.cores7.core.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
board.processor.cores7.core.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
board.processor.cores7.core.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
board.processor.cores7.core.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
board.processor.cores7.core.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores7.core.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores7.core.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores7.core.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores7.core.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores7.core.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores7.core.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores7.core.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
board.processor.cores7.core.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
board.processor.cores7.core.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
board.processor.cores7.core.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
board.processor.cores7.core.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.processor.cores7.core.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
board.processor.cores7.core.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
board.processor.cores7.core.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
board.processor.cores7.core.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
board.processor.cores7.core.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
board.processor.cores7.core.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores7.core.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores7.core.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores7.core.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores7.core.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores7.core.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores7.core.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores7.core.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.power_state.pwrStateResidencyTicks::ON 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores7.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores7.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores7.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.realview.clock24MHz.clock                 41667                       # Clock period in ticks (Tick)
board.realview.clock32KHz.clock              31250000                       # Clock period in ticks (Tick)
board.realview.dcc.osc_cpu.clock                16667                       # Clock period in ticks (Tick)
board.realview.dcc.osc_ddr.clock                25000                       # Clock period in ticks (Tick)
board.realview.dcc.osc_hsbm.clock               25000                       # Clock period in ticks (Tick)
board.realview.dcc.osc_pxl.clock                42105                       # Clock period in ticks (Tick)
board.realview.dcc.osc_smb.clock                20000                       # Clock period in ticks (Tick)
board.realview.dcc.osc_sys.clock                16667                       # Clock period in ticks (Tick)
board.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.realview.io_voltage.voltage            3.300000                       # Voltage in Volts (Volt)
board.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.realview.mcc.osc_clcd.clock               42105                       # Clock period in ticks (Tick)
board.realview.mcc.osc_mcc.clock                20000                       # Clock period in ticks (Tick)
board.realview.mcc.osc_peripheral.clock         41667                       # Clock period in ticks (Tick)
board.realview.mcc.osc_system_bus.clock         41667                       # Clock period in ticks (Tick)
board.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.traffic_snoopers0.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.traffic_snoopers1.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.traffic_snoopers2.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.traffic_snoopers3.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.traffic_snoopers4.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.traffic_snoopers5.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.traffic_snoopers6.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.traffic_snoopers7.power_state.pwrStateResidencyTicks::UNDEFINED 1603000058000                       # Cumulative time (in ticks) in various power states (Tick)
board.voltage_domain.voltage                        1                       # Voltage in Volts (Volt)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
