INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/FPGA/chess_project/chess_project.srcs/sources_1/new/display_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display_interface
ERROR: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/Downloads/FPGA/chess_project/chess_project.srcs/sources_1/new/display_interface.v:88]
ERROR: [VRFC 10-3623] parameter 'pawnArt' with unpacked dimension should have a data type [D:/Downloads/FPGA/chess_project/chess_project.srcs/sources_1/new/display_interface.v:88]
ERROR: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/Downloads/FPGA/chess_project/chess_project.srcs/sources_1/new/display_interface.v:99]
ERROR: [VRFC 10-3623] parameter 'bishopArt' with unpacked dimension should have a data type [D:/Downloads/FPGA/chess_project/chess_project.srcs/sources_1/new/display_interface.v:99]
ERROR: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/Downloads/FPGA/chess_project/chess_project.srcs/sources_1/new/display_interface.v:110]
ERROR: [VRFC 10-3623] parameter 'knightArt' with unpacked dimension should have a data type [D:/Downloads/FPGA/chess_project/chess_project.srcs/sources_1/new/display_interface.v:110]
ERROR: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/Downloads/FPGA/chess_project/chess_project.srcs/sources_1/new/display_interface.v:121]
ERROR: [VRFC 10-3623] parameter 'queenArt' with unpacked dimension should have a data type [D:/Downloads/FPGA/chess_project/chess_project.srcs/sources_1/new/display_interface.v:121]
ERROR: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/Downloads/FPGA/chess_project/chess_project.srcs/sources_1/new/display_interface.v:132]
ERROR: [VRFC 10-3623] parameter 'kingArt' with unpacked dimension should have a data type [D:/Downloads/FPGA/chess_project/chess_project.srcs/sources_1/new/display_interface.v:132]
ERROR: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [D:/Downloads/FPGA/chess_project/chess_project.srcs/sources_1/new/display_interface.v:143]
ERROR: [VRFC 10-3623] parameter 'rookArt' with unpacked dimension should have a data type [D:/Downloads/FPGA/chess_project/chess_project.srcs/sources_1/new/display_interface.v:143]
ERROR: [VRFC 10-8530] module 'display_interface' is ignored due to previous errors [D:/Downloads/FPGA/chess_project/chess_project.srcs/sources_1/new/display_interface.v:21]
