Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Jun 18 00:45:09 2019
| Host         : BERAT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file I2CTopModule_timing_summary_routed.rpt -pb I2CTopModule_timing_summary_routed.pb -rpx I2CTopModule_timing_summary_routed.rpx -warn_on_violation
| Design       : I2CTopModule
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.640        0.000                      0                   86        0.191        0.000                      0                   86        3.500        0.000                       0                    59  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
sys_clock  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock           3.640        0.000                      0                   86        0.191        0.000                      0                   86        3.500        0.000                       0                    59  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :            0  Failing Endpoints,  Worst Slack        3.640ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.640ns  (required time - arrival time)
  Source:                 I2C_Component/txDataIterator_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            I2C_Component/sda_tristate_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 1.741ns (40.198%)  route 2.590ns (59.802%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 12.960 - 8.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.743     5.412    I2C_Component/sys_clock_IBUF_BUFG
    SLICE_X42Y28         FDRE                                         r  I2C_Component/txDataIterator_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.478     5.890 r  I2C_Component/txDataIterator_reg[2]/Q
                         net (fo=5, routed)           0.848     6.737    I2C_Component/txDataIterator[2]
    SLICE_X41Y29         LUT5 (Prop_lut5_I3_O)        0.323     7.060 r  I2C_Component/sda_tristate_oe_i_11/O
                         net (fo=1, routed)           0.266     7.326    I2C_Component/sda_tristate_oe_i_11_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I0_O)        0.332     7.658 r  I2C_Component/sda_tristate_oe_i_9/O
                         net (fo=1, routed)           0.403     8.061    I2C_Component/sda_tristate_oe_i_9_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I3_O)        0.124     8.185 r  I2C_Component/sda_tristate_oe_i_6/O
                         net (fo=1, routed)           0.667     8.852    I2C_Component/sda_tristate_oe_i_6_n_0
    SLICE_X41Y28         LUT5 (Prop_lut5_I1_O)        0.152     9.004 r  I2C_Component/sda_tristate_oe_i_3/O
                         net (fo=1, routed)           0.407     9.411    I2C_Component/sda_tristate_oe_i_3_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I4_O)        0.332     9.743 r  I2C_Component/sda_tristate_oe_i_1/O
                         net (fo=1, routed)           0.000     9.743    I2C_Component/sda_tristate_oe_i_1_n_0
    SLICE_X41Y28         FDRE                                         r  I2C_Component/sda_tristate_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.567    12.959    I2C_Component/sys_clock_IBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  I2C_Component/sda_tristate_oe_reg/C
                         clock pessimism              0.429    13.389    
                         clock uncertainty           -0.035    13.353    
    SLICE_X41Y28         FDRE (Setup_fdre_C_D)        0.029    13.382    I2C_Component/sda_tristate_oe_reg
  -------------------------------------------------------------------
                         required time                         13.382    
                         arrival time                          -9.743    
  -------------------------------------------------------------------
                         slack                                  3.640    

Slack (MET) :             3.661ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 1.076ns (26.371%)  route 3.004ns (73.629%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 12.961 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.737     5.406    sys_clock_IBUF_BUFG
    SLICE_X39Y26         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.456     5.862 f  counter_reg[5]/Q
                         net (fo=2, routed)           0.881     6.742    counter_reg[5]
    SLICE_X38Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.866 r  beforeSwitches[3]_i_7/O
                         net (fo=1, routed)           0.417     7.284    beforeSwitches[3]_i_7_n_0
    SLICE_X38Y26         LUT6 (Prop_lut6_I3_O)        0.124     7.408 r  beforeSwitches[3]_i_5/O
                         net (fo=1, routed)           0.560     7.967    beforeSwitches[3]_i_5_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I2_O)        0.124     8.091 f  beforeSwitches[3]_i_2/O
                         net (fo=29, routed)          0.604     8.695    clear
    SLICE_X43Y29         LUT5 (Prop_lut5_I4_O)        0.124     8.819 r  led[1]_i_3/O
                         net (fo=2, routed)           0.164     8.983    I2C_Component/led_reg[0]_1
    SLICE_X43Y29         LUT6 (Prop_lut6_I1_O)        0.124     9.107 r  I2C_Component/led[1]_i_1/O
                         net (fo=1, routed)           0.379     9.486    I2C_Component_n_3
    SLICE_X42Y29         FDSE                                         r  led_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.568    12.960    sys_clock_IBUF_BUFG
    SLICE_X42Y29         FDSE                                         r  led_reg[1]/C
                         clock pessimism              0.391    13.352    
                         clock uncertainty           -0.035    13.316    
    SLICE_X42Y29         FDSE (Setup_fdse_C_CE)      -0.169    13.147    led_reg[1]
  -------------------------------------------------------------------
                         required time                         13.147    
                         arrival time                          -9.486    
  -------------------------------------------------------------------
                         slack                                  3.661    

Slack (MET) :             3.836ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 1.076ns (26.230%)  route 3.026ns (73.770%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 12.960 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.737     5.406    sys_clock_IBUF_BUFG
    SLICE_X39Y26         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.456     5.862 f  counter_reg[5]/Q
                         net (fo=2, routed)           0.881     6.742    counter_reg[5]
    SLICE_X38Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.866 r  beforeSwitches[3]_i_7/O
                         net (fo=1, routed)           0.417     7.284    beforeSwitches[3]_i_7_n_0
    SLICE_X38Y26         LUT6 (Prop_lut6_I3_O)        0.124     7.408 r  beforeSwitches[3]_i_5/O
                         net (fo=1, routed)           0.560     7.967    beforeSwitches[3]_i_5_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I2_O)        0.124     8.091 f  beforeSwitches[3]_i_2/O
                         net (fo=29, routed)          0.604     8.695    clear
    SLICE_X43Y29         LUT5 (Prop_lut5_I4_O)        0.124     8.819 r  led[1]_i_3/O
                         net (fo=2, routed)           0.565     9.384    I2C_Component/led_reg[0]_1
    SLICE_X43Y28         LUT6 (Prop_lut6_I2_O)        0.124     9.508 r  I2C_Component/led[0]_i_1/O
                         net (fo=1, routed)           0.000     9.508    I2C_Component_n_4
    SLICE_X43Y28         FDRE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.567    12.959    sys_clock_IBUF_BUFG
    SLICE_X43Y28         FDRE                                         r  led_reg[0]/C
                         clock pessimism              0.391    13.351    
                         clock uncertainty           -0.035    13.315    
    SLICE_X43Y28         FDRE (Setup_fdre_C_D)        0.029    13.344    led_reg[0]
  -------------------------------------------------------------------
                         required time                         13.344    
                         arrival time                          -9.508    
  -------------------------------------------------------------------
                         slack                                  3.836    

Slack (MET) :             4.018ns  (required time - arrival time)
  Source:                 I2C_Component/scl_clock_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            I2C_Component/firstSend_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 1.320ns (33.414%)  route 2.630ns (66.586%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 12.958 - 8.000 ) 
    Source Clock Delay      (SCD):    5.412ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.743     5.412    I2C_Component/sys_clock_IBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  I2C_Component/scl_clock_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.419     5.831 f  I2C_Component/scl_clock_prev_reg/Q
                         net (fo=10, routed)          0.903     6.734    I2C_Component/scl_clock_prev
    SLICE_X38Y28         LUT2 (Prop_lut2_I0_O)        0.325     7.059 f  I2C_Component/FSM_sequential_state[3]_i_4/O
                         net (fo=5, routed)           0.634     7.693    I2C_Component/FSM_sequential_state[3]_i_4_n_0
    SLICE_X40Y27         LUT2 (Prop_lut2_I1_O)        0.328     8.021 f  I2C_Component/sda_tristate_oe_i_5/O
                         net (fo=2, routed)           0.649     8.670    I2C_Component/sda8_out__0
    SLICE_X40Y27         LUT6 (Prop_lut6_I5_O)        0.124     8.794 r  I2C_Component/firstSend_i_3/O
                         net (fo=1, routed)           0.444     9.238    I2C_Component/firstSend_i_3_n_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I4_O)        0.124     9.362 r  I2C_Component/firstSend_i_1/O
                         net (fo=1, routed)           0.000     9.362    I2C_Component/firstSend_i_1_n_0
    SLICE_X40Y27         FDRE                                         r  I2C_Component/firstSend_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.565    12.957    I2C_Component/sys_clock_IBUF_BUFG
    SLICE_X40Y27         FDRE                                         r  I2C_Component/firstSend_reg/C
                         clock pessimism              0.429    13.387    
                         clock uncertainty           -0.035    13.351    
    SLICE_X40Y27         FDRE (Setup_fdre_C_D)        0.029    13.380    I2C_Component/firstSend_reg
  -------------------------------------------------------------------
                         required time                         13.380    
                         arrival time                          -9.362    
  -------------------------------------------------------------------
                         slack                                  4.018    

Slack (MET) :             4.040ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.828ns (23.807%)  route 2.650ns (76.193%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 12.960 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.737     5.406    sys_clock_IBUF_BUFG
    SLICE_X39Y26         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.456     5.862 r  counter_reg[5]/Q
                         net (fo=2, routed)           0.881     6.742    counter_reg[5]
    SLICE_X38Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.866 f  beforeSwitches[3]_i_7/O
                         net (fo=1, routed)           0.417     7.284    beforeSwitches[3]_i_7_n_0
    SLICE_X38Y26         LUT6 (Prop_lut6_I3_O)        0.124     7.408 f  beforeSwitches[3]_i_5/O
                         net (fo=1, routed)           0.560     7.967    beforeSwitches[3]_i_5_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I2_O)        0.124     8.091 r  beforeSwitches[3]_i_2/O
                         net (fo=29, routed)          0.792     8.884    clear
    SLICE_X39Y29         FDRE                                         r  counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.567    12.959    sys_clock_IBUF_BUFG
    SLICE_X39Y29         FDRE                                         r  counter_reg[16]/C
                         clock pessimism              0.428    13.388    
                         clock uncertainty           -0.035    13.352    
    SLICE_X39Y29         FDRE (Setup_fdre_C_R)       -0.429    12.923    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         12.923    
                         arrival time                          -8.884    
  -------------------------------------------------------------------
                         slack                                  4.040    

Slack (MET) :             4.040ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.828ns (23.807%)  route 2.650ns (76.193%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 12.960 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.737     5.406    sys_clock_IBUF_BUFG
    SLICE_X39Y26         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.456     5.862 r  counter_reg[5]/Q
                         net (fo=2, routed)           0.881     6.742    counter_reg[5]
    SLICE_X38Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.866 f  beforeSwitches[3]_i_7/O
                         net (fo=1, routed)           0.417     7.284    beforeSwitches[3]_i_7_n_0
    SLICE_X38Y26         LUT6 (Prop_lut6_I3_O)        0.124     7.408 f  beforeSwitches[3]_i_5/O
                         net (fo=1, routed)           0.560     7.967    beforeSwitches[3]_i_5_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I2_O)        0.124     8.091 r  beforeSwitches[3]_i_2/O
                         net (fo=29, routed)          0.792     8.884    clear
    SLICE_X39Y29         FDRE                                         r  counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.567    12.959    sys_clock_IBUF_BUFG
    SLICE_X39Y29         FDRE                                         r  counter_reg[17]/C
                         clock pessimism              0.428    13.388    
                         clock uncertainty           -0.035    13.352    
    SLICE_X39Y29         FDRE (Setup_fdre_C_R)       -0.429    12.923    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         12.923    
                         arrival time                          -8.884    
  -------------------------------------------------------------------
                         slack                                  4.040    

Slack (MET) :             4.040ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.828ns (23.807%)  route 2.650ns (76.193%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 12.960 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.737     5.406    sys_clock_IBUF_BUFG
    SLICE_X39Y26         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.456     5.862 r  counter_reg[5]/Q
                         net (fo=2, routed)           0.881     6.742    counter_reg[5]
    SLICE_X38Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.866 f  beforeSwitches[3]_i_7/O
                         net (fo=1, routed)           0.417     7.284    beforeSwitches[3]_i_7_n_0
    SLICE_X38Y26         LUT6 (Prop_lut6_I3_O)        0.124     7.408 f  beforeSwitches[3]_i_5/O
                         net (fo=1, routed)           0.560     7.967    beforeSwitches[3]_i_5_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I2_O)        0.124     8.091 r  beforeSwitches[3]_i_2/O
                         net (fo=29, routed)          0.792     8.884    clear
    SLICE_X39Y29         FDRE                                         r  counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.567    12.959    sys_clock_IBUF_BUFG
    SLICE_X39Y29         FDRE                                         r  counter_reg[18]/C
                         clock pessimism              0.428    13.388    
                         clock uncertainty           -0.035    13.352    
    SLICE_X39Y29         FDRE (Setup_fdre_C_R)       -0.429    12.923    counter_reg[18]
  -------------------------------------------------------------------
                         required time                         12.923    
                         arrival time                          -8.884    
  -------------------------------------------------------------------
                         slack                                  4.040    

Slack (MET) :             4.040ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.828ns (23.807%)  route 2.650ns (76.193%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 12.960 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.737     5.406    sys_clock_IBUF_BUFG
    SLICE_X39Y26         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.456     5.862 r  counter_reg[5]/Q
                         net (fo=2, routed)           0.881     6.742    counter_reg[5]
    SLICE_X38Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.866 f  beforeSwitches[3]_i_7/O
                         net (fo=1, routed)           0.417     7.284    beforeSwitches[3]_i_7_n_0
    SLICE_X38Y26         LUT6 (Prop_lut6_I3_O)        0.124     7.408 f  beforeSwitches[3]_i_5/O
                         net (fo=1, routed)           0.560     7.967    beforeSwitches[3]_i_5_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I2_O)        0.124     8.091 r  beforeSwitches[3]_i_2/O
                         net (fo=29, routed)          0.792     8.884    clear
    SLICE_X39Y29         FDRE                                         r  counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.567    12.959    sys_clock_IBUF_BUFG
    SLICE_X39Y29         FDRE                                         r  counter_reg[19]/C
                         clock pessimism              0.428    13.388    
                         clock uncertainty           -0.035    13.352    
    SLICE_X39Y29         FDRE (Setup_fdre_C_R)       -0.429    12.923    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         12.923    
                         arrival time                          -8.884    
  -------------------------------------------------------------------
                         slack                                  4.040    

Slack (MET) :             4.134ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 0.828ns (24.514%)  route 2.550ns (75.486%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.737     5.406    sys_clock_IBUF_BUFG
    SLICE_X39Y26         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.456     5.862 r  counter_reg[5]/Q
                         net (fo=2, routed)           0.881     6.742    counter_reg[5]
    SLICE_X38Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.866 f  beforeSwitches[3]_i_7/O
                         net (fo=1, routed)           0.417     7.284    beforeSwitches[3]_i_7_n_0
    SLICE_X38Y26         LUT6 (Prop_lut6_I3_O)        0.124     7.408 f  beforeSwitches[3]_i_5/O
                         net (fo=1, routed)           0.560     7.967    beforeSwitches[3]_i_5_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I2_O)        0.124     8.091 r  beforeSwitches[3]_i_2/O
                         net (fo=29, routed)          0.692     8.783    clear
    SLICE_X39Y25         FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.561    12.953    sys_clock_IBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  counter_reg[0]/C
                         clock pessimism              0.428    13.382    
                         clock uncertainty           -0.035    13.346    
    SLICE_X39Y25         FDRE (Setup_fdre_C_R)       -0.429    12.917    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.917    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                  4.134    

Slack (MET) :             4.134ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clock rise@8.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 0.828ns (24.514%)  route 2.550ns (75.486%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.737     5.406    sys_clock_IBUF_BUFG
    SLICE_X39Y26         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.456     5.862 r  counter_reg[5]/Q
                         net (fo=2, routed)           0.881     6.742    counter_reg[5]
    SLICE_X38Y25         LUT6 (Prop_lut6_I4_O)        0.124     6.866 f  beforeSwitches[3]_i_7/O
                         net (fo=1, routed)           0.417     7.284    beforeSwitches[3]_i_7_n_0
    SLICE_X38Y26         LUT6 (Prop_lut6_I3_O)        0.124     7.408 f  beforeSwitches[3]_i_5/O
                         net (fo=1, routed)           0.560     7.967    beforeSwitches[3]_i_5_n_0
    SLICE_X38Y29         LUT6 (Prop_lut6_I2_O)        0.124     8.091 r  beforeSwitches[3]_i_2/O
                         net (fo=29, routed)          0.692     8.783    clear
    SLICE_X39Y25         FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.561    12.953    sys_clock_IBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.428    13.382    
                         clock uncertainty           -0.035    13.346    
    SLICE_X39Y25         FDRE (Setup_fdre_C_R)       -0.429    12.917    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.917    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                  4.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 I2C_Component/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            I2C_Component/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.055%)  route 0.109ns (36.945%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.579     1.491    I2C_Component/sys_clock_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  I2C_Component/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  I2C_Component/counter_reg[0]/Q
                         net (fo=10, routed)          0.109     1.741    I2C_Component/counter[0]
    SLICE_X37Y25         LUT3 (Prop_lut3_I1_O)        0.045     1.786 r  I2C_Component/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.786    I2C_Component/counter_2[2]
    SLICE_X37Y25         FDRE                                         r  I2C_Component/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.845     2.004    I2C_Component/sys_clock_IBUF_BUFG
    SLICE_X37Y25         FDRE                                         r  I2C_Component/counter_reg[2]/C
                         clock pessimism             -0.500     1.504    
    SLICE_X37Y25         FDRE (Hold_fdre_C_D)         0.091     1.595    I2C_Component/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 I2C_Component/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            I2C_Component/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.190ns (61.072%)  route 0.121ns (38.927%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.579     1.491    I2C_Component/sys_clock_IBUF_BUFG
    SLICE_X37Y25         FDRE                                         r  I2C_Component/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  I2C_Component/counter_reg[2]/Q
                         net (fo=8, routed)           0.121     1.753    I2C_Component/counter[2]
    SLICE_X36Y25         LUT4 (Prop_lut4_I0_O)        0.049     1.802 r  I2C_Component/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.802    I2C_Component/counter_2[3]
    SLICE_X36Y25         FDRE                                         r  I2C_Component/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.845     2.004    I2C_Component/sys_clock_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  I2C_Component/counter_reg[3]/C
                         clock pessimism             -0.500     1.504    
    SLICE_X36Y25         FDRE (Hold_fdre_C_D)         0.104     1.608    I2C_Component/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 I2C_Component/data_clock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            I2C_Component/data_clock_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.734%)  route 0.167ns (54.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.580     1.492    I2C_Component/sys_clock_IBUF_BUFG
    SLICE_X37Y26         FDRE                                         r  I2C_Component/data_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  I2C_Component/data_clock_reg/Q
                         net (fo=9, routed)           0.167     1.801    I2C_Component/data_clock
    SLICE_X38Y28         FDRE                                         r  I2C_Component/data_clock_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.849     2.008    I2C_Component/sys_clock_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  I2C_Component/data_clock_prev_reg/C
                         clock pessimism             -0.500     1.508    
    SLICE_X38Y28         FDRE (Hold_fdre_C_D)         0.059     1.567    I2C_Component/data_clock_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 I2C_Component/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            I2C_Component/data_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.587%)  route 0.155ns (45.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.582     1.494    I2C_Component/sys_clock_IBUF_BUFG
    SLICE_X36Y27         FDRE                                         r  I2C_Component/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  I2C_Component/counter_reg[9]/Q
                         net (fo=8, routed)           0.155     1.790    I2C_Component/counter[9]
    SLICE_X37Y26         LUT6 (Prop_lut6_I0_O)        0.045     1.835 r  I2C_Component/data_clock_i_1/O
                         net (fo=1, routed)           0.000     1.835    I2C_Component/data_clock_i_1_n_0
    SLICE_X37Y26         FDRE                                         r  I2C_Component/data_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.846     2.005    I2C_Component/sys_clock_IBUF_BUFG
    SLICE_X37Y26         FDRE                                         r  I2C_Component/data_clock_reg/C
                         clock pessimism             -0.500     1.505    
    SLICE_X37Y26         FDRE (Hold_fdre_C_D)         0.092     1.597    I2C_Component/data_clock_reg
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 I2C_Component/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            I2C_Component/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.189ns (51.435%)  route 0.178ns (48.565%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.579     1.491    I2C_Component/sys_clock_IBUF_BUFG
    SLICE_X37Y25         FDRE                                         r  I2C_Component/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  I2C_Component/counter_reg[2]/Q
                         net (fo=8, routed)           0.178     1.811    I2C_Component/counter[2]
    SLICE_X37Y26         LUT5 (Prop_lut5_I3_O)        0.048     1.859 r  I2C_Component/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.859    I2C_Component/counter_2[4]
    SLICE_X37Y26         FDRE                                         r  I2C_Component/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.846     2.005    I2C_Component/sys_clock_IBUF_BUFG
    SLICE_X37Y26         FDRE                                         r  I2C_Component/counter_reg[4]/C
                         clock pessimism             -0.500     1.505    
    SLICE_X37Y26         FDRE (Hold_fdre_C_D)         0.105     1.610    I2C_Component/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.583     1.495    sys_clock_IBUF_BUFG
    SLICE_X39Y29         FDRE                                         r  counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  counter_reg[19]/Q
                         net (fo=2, routed)           0.117     1.753    counter_reg[19]
    SLICE_X39Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.861 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.861    counter_reg[16]_i_1_n_4
    SLICE_X39Y29         FDRE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.850     2.009    sys_clock_IBUF_BUFG
    SLICE_X39Y29         FDRE                                         r  counter_reg[19]/C
                         clock pessimism             -0.514     1.495    
    SLICE_X39Y29         FDRE (Hold_fdre_C_D)         0.105     1.600    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.579     1.491    sys_clock_IBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.117     1.749    counter_reg[3]
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.857 r  counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.857    counter_reg[0]_i_1_n_4
    SLICE_X39Y25         FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.845     2.004    sys_clock_IBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.513     1.491    
    SLICE_X39Y25         FDRE (Hold_fdre_C_D)         0.105     1.596    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.580     1.492    sys_clock_IBUF_BUFG
    SLICE_X39Y26         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.752    counter_reg[7]
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.860 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.860    counter_reg[4]_i_1_n_4
    SLICE_X39Y26         FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.846     2.005    sys_clock_IBUF_BUFG
    SLICE_X39Y26         FDRE                                         r  counter_reg[7]/C
                         clock pessimism             -0.513     1.492    
    SLICE_X39Y26         FDRE (Hold_fdre_C_D)         0.105     1.597    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 sdaPin_IOBUF_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sdaPin_IOBUF_inst_i_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.585     1.497    sys_clock_IBUF_BUFG
    SLICE_X41Y29         FDRE                                         r  sdaPin_IOBUF_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  sdaPin_IOBUF_inst_i_1/Q
                         net (fo=2, routed)           0.168     1.806    I2C_Component/sdaPin_IOBUF_inst_i_1
    SLICE_X41Y29         LUT6 (Prop_lut6_I5_O)        0.045     1.851 r  I2C_Component/sdaPin_IOBUF_inst_i_3/O
                         net (fo=1, routed)           0.000     1.851    I2C_Component_n_5
    SLICE_X41Y29         FDRE                                         r  sdaPin_IOBUF_inst_i_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.852     2.011    sys_clock_IBUF_BUFG
    SLICE_X41Y29         FDRE                                         r  sdaPin_IOBUF_inst_i_1/C
                         clock pessimism             -0.514     1.497    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.091     1.588    sdaPin_IOBUF_inst_i_1
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock rise@0.000ns - sys_clock rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.582     1.494    sys_clock_IBUF_BUFG
    SLICE_X39Y28         FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.754    counter_reg[15]
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.862 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.862    counter_reg[12]_i_1_n_4
    SLICE_X39Y28         FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.849     2.008    sys_clock_IBUF_BUFG
    SLICE_X39Y28         FDRE                                         r  counter_reg[15]/C
                         clock pessimism             -0.514     1.494    
    SLICE_X39Y28         FDRE (Hold_fdre_C_D)         0.105     1.599    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sys_clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y27    I2C_Component/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y27    I2C_Component/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y27    I2C_Component/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y27    I2C_Component/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y25    I2C_Component/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y26    I2C_Component/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y25    I2C_Component/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y25    I2C_Component/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y25    I2C_Component/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y27    I2C_Component/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y27    I2C_Component/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y27    I2C_Component/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y27    I2C_Component/FSM_sequential_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y27    I2C_Component/firstSend_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y28    I2C_Component/scl_clock_prev_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X40Y28    I2C_Component/scl_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y28    I2C_Component/sda_tristate_oe_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y28    I2C_Component/txDataIterator_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y28    I2C_Component/txDataIterator_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y27    I2C_Component/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y27    I2C_Component/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y27    I2C_Component/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y27    I2C_Component/FSM_sequential_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y25    I2C_Component/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y26    I2C_Component/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y26    I2C_Component/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y25    I2C_Component/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y25    I2C_Component/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y25    I2C_Component/counter_reg[3]/C



