Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=/home/intelligenttoasters/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10 --output-directory=/home/intelligenttoasters/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/mmio_if/synthesis --file-set=QUARTUS_SYNTH --report-file=html:/home/intelligenttoasters/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/mmio_if/mmio_if.html --report-file=sopcinfo:/home/intelligenttoasters/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/mmio_if.sopcinfo --report-file=cmp:/home/intelligenttoasters/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/mmio_if/mmio_if.cmp --report-file=qip:/home/intelligenttoasters/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/mmio_if/synthesis/mmio_if.qip --report-file=svd:/home/intelligenttoasters/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/mmio_if/synthesis/mmio_if.svd --report-file=regmap:/home/intelligenttoasters/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/mmio_if/synthesis/mmio_if.regmap --report-file=xml:/home/intelligenttoasters/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/mmio_if/mmio_if.xml --report-file=debuginfo:/home/intelligenttoasters/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/mmio_if/synthesis/mmio_if.debuginfo --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSEBA6U23I7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=/home/intelligenttoasters/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/mmio_if.qsys --language=VERILOG
Progress: Loading DE10/mmio_if.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 14.0]
Progress: Parameterizing module clk_0
Progress: Adding mmio_0 [mmio 1.0]
Progress: Parameterizing module mmio_0
Progress: Adding hps_0 [altera_hps 14.0]
Progress: Parameterizing module hps_0
Progress: Adding Fake_UART_0 [Fake_UART 1.0]
Progress: Parameterizing module Fake_UART_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: mmio_if.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: mmio_if: Generating mmio_if "mmio_if" for QUARTUS_SYNTH
Info: mmio_0: "mmio_if" instantiated mmio "mmio_0"
Info: hps_0: "Running  for module: hps_0"
Warning: hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: hps_0: "mmio_if" instantiated altera_hps "hps_0"
Info: Fake_UART_0: "mmio_if" instantiated Fake_UART "Fake_UART_0"
Info: mm_interconnect_0: "mmio_if" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "mmio_if" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: mmio_0_avalon_slave_0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "mmio_0_avalon_slave_0_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: mmio_0_avalon_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "mmio_0_avalon_slave_0_agent"
Info: mmio_0_avalon_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "mmio_0_avalon_slave_0_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: Reusing file /home/intelligenttoasters/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/mmio_if/synthesis/submodules/altera_avalon_sc_fifo.v
Info: mmio_0_avalon_slave_0_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "mmio_0_avalon_slave_0_burst_adapter"
Info: Reusing file /home/intelligenttoasters/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/mmio_if/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/intelligenttoasters/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/mmio_if/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/intelligenttoasters/Desktop/Ongoing_Projects/CPC2/Quartus/Quartus/DE10/mmio_if/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: mmio_if: Done "mmio_if" with 21 modules, 74 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
