--JB02_sload_path[14] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[14] at LC5_12_B3
--operation mode is normal

JB02_sload_path[14]_lut_out = JB02L92 $ !JB02_sload_path[14];
JB02_sload_path[14]_reg_input = !PC32_aeb_out & JB02_sload_path[14]_lut_out;
JB02_sload_path[14] = DFFE(JB02_sload_path[14]_reg_input, GLOBAL(KE1_outclock0), KB1L011Q, , );


--JB02_sload_path[13] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[13] at LC4_12_B3
--operation mode is counter

JB02_sload_path[13]_lut_out = JB02_sload_path[13] $ JB02L72;
JB02_sload_path[13]_reg_input = !PC32_aeb_out & JB02_sload_path[13]_lut_out;
JB02_sload_path[13] = DFFE(JB02_sload_path[13]_reg_input, GLOBAL(KE1_outclock0), KB1L011Q, , );

--JB02L92 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_12_B3
--operation mode is counter

JB02L92 = CARRY(!JB02L72 # !JB02_sload_path[13]);


--JB02_sload_path[12] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[12] at LC3_12_B3
--operation mode is counter

JB02_sload_path[12]_lut_out = JB02_sload_path[12] $ !JB02L52;
JB02_sload_path[12]_reg_input = !PC32_aeb_out & JB02_sload_path[12]_lut_out;
JB02_sload_path[12] = DFFE(JB02_sload_path[12]_reg_input, GLOBAL(KE1_outclock0), KB1L011Q, , );

--JB02L72 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_12_B3
--operation mode is counter

JB02L72 = CARRY(JB02_sload_path[12] & !JB02L52);


--JB02_sload_path[11] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[11] at LC2_12_B3
--operation mode is counter

JB02_sload_path[11]_lut_out = JB02_sload_path[11] $ JB02L32;
JB02_sload_path[11]_reg_input = !PC32_aeb_out & JB02_sload_path[11]_lut_out;
JB02_sload_path[11] = DFFE(JB02_sload_path[11]_reg_input, GLOBAL(KE1_outclock0), KB1L011Q, , );

--JB02L52 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_12_B3
--operation mode is counter

JB02L52 = CARRY(!JB02L32 # !JB02_sload_path[11]);


--JB02_sload_path[10] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[10] at LC1_12_B3
--operation mode is counter

JB02_sload_path[10]_lut_out = JB02_sload_path[10] $ !JB02L12;
JB02_sload_path[10]_reg_input = !PC32_aeb_out & JB02_sload_path[10]_lut_out;
JB02_sload_path[10] = DFFE(JB02_sload_path[10]_reg_input, GLOBAL(KE1_outclock0), KB1L011Q, , );

--JB02L32 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_12_B3
--operation mode is counter

JB02L32 = CARRY(JB02_sload_path[10] & !JB02L12);


--JB02_sload_path[9] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[9] at LC10_10_B3
--operation mode is counter

JB02_sload_path[9]_lut_out = JB02_sload_path[9] $ JB02L91;
JB02_sload_path[9]_reg_input = !PC32_aeb_out & JB02_sload_path[9]_lut_out;
JB02_sload_path[9] = DFFE(JB02_sload_path[9]_reg_input, GLOBAL(KE1_outclock0), KB1L011Q, , );

--JB02L12 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_10_B3
--operation mode is counter

JB02L12 = CARRY(!JB02L91 # !JB02_sload_path[9]);


--JB02_sload_path[8] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[8] at LC9_10_B3
--operation mode is counter

JB02_sload_path[8]_lut_out = JB02_sload_path[8] $ !JB02L71;
JB02_sload_path[8]_reg_input = !PC32_aeb_out & JB02_sload_path[8]_lut_out;
JB02_sload_path[8] = DFFE(JB02_sload_path[8]_reg_input, GLOBAL(KE1_outclock0), KB1L011Q, , );

--JB02L91 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_10_B3
--operation mode is counter

JB02L91 = CARRY(JB02_sload_path[8] & !JB02L71);


--JB02_sload_path[7] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7] at LC8_10_B3
--operation mode is counter

JB02_sload_path[7]_lut_out = JB02_sload_path[7] $ JB02L51;
JB02_sload_path[7]_reg_input = !PC32_aeb_out & JB02_sload_path[7]_lut_out;
JB02_sload_path[7] = DFFE(JB02_sload_path[7]_reg_input, GLOBAL(KE1_outclock0), KB1L011Q, , );

--JB02L71 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_10_B3
--operation mode is counter

JB02L71 = CARRY(!JB02L51 # !JB02_sload_path[7]);


--JB02_sload_path[6] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6] at LC7_10_B3
--operation mode is counter

JB02_sload_path[6]_lut_out = JB02_sload_path[6] $ !JB02L31;
JB02_sload_path[6]_reg_input = !PC32_aeb_out & JB02_sload_path[6]_lut_out;
JB02_sload_path[6] = DFFE(JB02_sload_path[6]_reg_input, GLOBAL(KE1_outclock0), KB1L011Q, , );

--JB02L51 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_10_B3
--operation mode is counter

JB02L51 = CARRY(JB02_sload_path[6] & !JB02L31);


--JB02_sload_path[5] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5] at LC6_10_B3
--operation mode is counter

JB02_sload_path[5]_lut_out = JB02_sload_path[5] $ JB02L11;
JB02_sload_path[5]_reg_input = !PC32_aeb_out & JB02_sload_path[5]_lut_out;
JB02_sload_path[5] = DFFE(JB02_sload_path[5]_reg_input, GLOBAL(KE1_outclock0), KB1L011Q, , );

--JB02L31 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_10_B3
--operation mode is counter

JB02L31 = CARRY(!JB02L11 # !JB02_sload_path[5]);


--JB02_sload_path[4] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] at LC5_10_B3
--operation mode is counter

JB02_sload_path[4]_lut_out = JB02_sload_path[4] $ !JB02L9;
JB02_sload_path[4]_reg_input = !PC32_aeb_out & JB02_sload_path[4]_lut_out;
JB02_sload_path[4] = DFFE(JB02_sload_path[4]_reg_input, GLOBAL(KE1_outclock0), KB1L011Q, , );

--JB02L11 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_10_B3
--operation mode is counter

JB02L11 = CARRY(JB02_sload_path[4] & !JB02L9);


--JB02_sload_path[3] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_10_B3
--operation mode is counter

JB02_sload_path[3]_lut_out = JB02_sload_path[3] $ JB02L7;
JB02_sload_path[3]_reg_input = !PC32_aeb_out & JB02_sload_path[3]_lut_out;
JB02_sload_path[3] = DFFE(JB02_sload_path[3]_reg_input, GLOBAL(KE1_outclock0), KB1L011Q, , );

--JB02L9 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_10_B3
--operation mode is counter

JB02L9 = CARRY(!JB02L7 # !JB02_sload_path[3]);


--JB02_sload_path[2] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_10_B3
--operation mode is counter

JB02_sload_path[2]_lut_out = JB02_sload_path[2] $ !JB02L5;
JB02_sload_path[2]_reg_input = !PC32_aeb_out & JB02_sload_path[2]_lut_out;
JB02_sload_path[2] = DFFE(JB02_sload_path[2]_reg_input, GLOBAL(KE1_outclock0), KB1L011Q, , );

--JB02L7 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_10_B3
--operation mode is counter

JB02L7 = CARRY(JB02_sload_path[2] & !JB02L5);


--JB02_sload_path[1] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_10_B3
--operation mode is counter

JB02_sload_path[1]_lut_out = JB02_sload_path[1] $ JB02L3;
JB02_sload_path[1]_reg_input = !PC32_aeb_out & JB02_sload_path[1]_lut_out;
JB02_sload_path[1] = DFFE(JB02_sload_path[1]_reg_input, GLOBAL(KE1_outclock0), KB1L011Q, , );

--JB02L5 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_10_B3
--operation mode is counter

JB02L5 = CARRY(!JB02L3 # !JB02_sload_path[1]);


--JB02_sload_path[0] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_10_B3
--operation mode is qfbk_counter

JB02_sload_path[0]_lut_out = !JB02_sload_path[0];
JB02_sload_path[0]_reg_input = !PC32_aeb_out & JB02_sload_path[0]_lut_out;
JB02_sload_path[0] = DFFE(JB02_sload_path[0]_reg_input, GLOBAL(KE1_outclock0), KB1L011Q, , );

--JB02L3 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_10_B3
--operation mode is qfbk_counter

JB02L3 = CARRY(JB02_sload_path[0]);


--JB4_sload_path[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[15] at LC6_15_A4
--operation mode is arithmetic

JB4_sload_path[15]_lut_out = JB4_sload_path[15] $ JB4L13;
JB4_sload_path[15] = DFFE(JB4_sload_path[15]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , LB1_inst39);

--JB4_cout is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC6_15_A4
--operation mode is arithmetic

JB4_cout = CARRY(!JB4L13 # !JB4_sload_path[15]);


--JB4_sload_path[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[14] at LC5_15_A4
--operation mode is arithmetic

JB4_sload_path[14]_lut_out = JB4_sload_path[14] $ !JB4L92;
JB4_sload_path[14] = DFFE(JB4_sload_path[14]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , LB1_inst39);

--JB4L13 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_15_A4
--operation mode is arithmetic

JB4L13 = CARRY(JB4_sload_path[14] & !JB4L92);


--JB4_sload_path[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[13] at LC4_15_A4
--operation mode is arithmetic

JB4_sload_path[13]_lut_out = JB4_sload_path[13] $ JB4L72;
JB4_sload_path[13] = DFFE(JB4_sload_path[13]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , LB1_inst39);

--JB4L92 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_15_A4
--operation mode is arithmetic

JB4L92 = CARRY(!JB4L72 # !JB4_sload_path[13]);


--JB4_sload_path[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[12] at LC3_15_A4
--operation mode is arithmetic

JB4_sload_path[12]_lut_out = JB4_sload_path[12] $ !JB4L52;
JB4_sload_path[12] = DFFE(JB4_sload_path[12]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , LB1_inst39);

--JB4L72 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_15_A4
--operation mode is arithmetic

JB4L72 = CARRY(JB4_sload_path[12] & !JB4L52);


--JB4_sload_path[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[11] at LC2_15_A4
--operation mode is arithmetic

JB4_sload_path[11]_lut_out = JB4_sload_path[11] $ JB4L32;
JB4_sload_path[11] = DFFE(JB4_sload_path[11]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , LB1_inst39);

--JB4L52 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_15_A4
--operation mode is arithmetic

JB4L52 = CARRY(!JB4L32 # !JB4_sload_path[11]);


--JB4_sload_path[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[10] at LC1_15_A4
--operation mode is arithmetic

JB4_sload_path[10]_lut_out = JB4_sload_path[10] $ !JB4L12;
JB4_sload_path[10] = DFFE(JB4_sload_path[10]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , LB1_inst39);

--JB4L32 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_15_A4
--operation mode is arithmetic

JB4L32 = CARRY(JB4_sload_path[10] & !JB4L12);


--JB4_sload_path[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[9] at LC10_13_A4
--operation mode is arithmetic

JB4_sload_path[9]_lut_out = JB4_sload_path[9] $ JB4L91;
JB4_sload_path[9] = DFFE(JB4_sload_path[9]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , LB1_inst39);

--JB4L12 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_13_A4
--operation mode is arithmetic

JB4L12 = CARRY(!JB4L91 # !JB4_sload_path[9]);


--JB4_sload_path[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[8] at LC9_13_A4
--operation mode is arithmetic

JB4_sload_path[8]_lut_out = JB4_sload_path[8] $ !JB4L71;
JB4_sload_path[8] = DFFE(JB4_sload_path[8]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , LB1_inst39);

--JB4L91 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_13_A4
--operation mode is arithmetic

JB4L91 = CARRY(JB4_sload_path[8] & !JB4L71);


--JB4_sload_path[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7] at LC8_13_A4
--operation mode is arithmetic

JB4_sload_path[7]_lut_out = JB4_sload_path[7] $ JB4L51;
JB4_sload_path[7] = DFFE(JB4_sload_path[7]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , LB1_inst39);

--JB4L71 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_13_A4
--operation mode is arithmetic

JB4L71 = CARRY(!JB4L51 # !JB4_sload_path[7]);


--JB4_sload_path[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6] at LC7_13_A4
--operation mode is arithmetic

JB4_sload_path[6]_lut_out = JB4_sload_path[6] $ !JB4L31;
JB4_sload_path[6] = DFFE(JB4_sload_path[6]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , LB1_inst39);

--JB4L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_13_A4
--operation mode is arithmetic

JB4L51 = CARRY(JB4_sload_path[6] & !JB4L31);


--JB4_sload_path[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5] at LC6_13_A4
--operation mode is arithmetic

JB4_sload_path[5]_lut_out = JB4_sload_path[5] $ JB4L11;
JB4_sload_path[5] = DFFE(JB4_sload_path[5]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , LB1_inst39);

--JB4L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_13_A4
--operation mode is arithmetic

JB4L31 = CARRY(!JB4L11 # !JB4_sload_path[5]);


--JB4_sload_path[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] at LC5_13_A4
--operation mode is arithmetic

JB4_sload_path[4]_lut_out = JB4_sload_path[4] $ !JB4L9;
JB4_sload_path[4] = DFFE(JB4_sload_path[4]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , LB1_inst39);

--JB4L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_13_A4
--operation mode is arithmetic

JB4L11 = CARRY(JB4_sload_path[4] & !JB4L9);


--JB4_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_13_A4
--operation mode is arithmetic

JB4_sload_path[3]_lut_out = JB4_sload_path[3] $ JB4L7;
JB4_sload_path[3] = DFFE(JB4_sload_path[3]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , LB1_inst39);

--JB4L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_13_A4
--operation mode is arithmetic

JB4L9 = CARRY(!JB4L7 # !JB4_sload_path[3]);


--JB4_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_13_A4
--operation mode is arithmetic

JB4_sload_path[2]_lut_out = JB4_sload_path[2] $ !JB4L5;
JB4_sload_path[2] = DFFE(JB4_sload_path[2]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , LB1_inst39);

--JB4L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_13_A4
--operation mode is arithmetic

JB4L7 = CARRY(JB4_sload_path[2] & !JB4L5);


--JB4_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_13_A4
--operation mode is arithmetic

JB4_sload_path[1]_lut_out = JB4_sload_path[1] $ JB4L3;
JB4_sload_path[1] = DFFE(JB4_sload_path[1]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , LB1_inst39);

--JB4L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_13_A4
--operation mode is arithmetic

JB4L5 = CARRY(!JB4L3 # !JB4_sload_path[1]);


--JB4_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_13_A4
--operation mode is qfbk_counter

JB4_sload_path[0]_lut_out = !JB4_sload_path[0];
JB4_sload_path[0] = DFFE(JB4_sload_path[0]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , LB1_inst39);

--JB4L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_13_A4
--operation mode is qfbk_counter

JB4L3 = CARRY(JB4_sload_path[0]);


--JB7_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_8_X4
--operation mode is qfbk_counter

JB7_sload_path[0]_lut_out = !JB7_sload_path[0];
JB7_sload_path[0] = DFFE(JB7_sload_path[0]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , LB1_inst22);

--JB7_the_carries[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1] at LC1_8_X4
--operation mode is qfbk_counter

JB7_the_carries[1] = CARRY(LB1L3 $ !JB7_sload_path[0]);


--JB7_pre_out[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1] at LC2_8_X4
--operation mode is arithmetic

JB7_pre_out[1]_lut_out = JB7_pre_out[1] $ JB7_the_carries[1];
JB7_pre_out[1] = DFFE(JB7_pre_out[1]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , LB1_inst22);

--JB7_the_carries[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2] at LC2_8_X4
--operation mode is arithmetic

JB7_the_carries[2] = CARRY(JB7_pre_out[1] $ LB1L3 # !JB7_the_carries[1]);


--JB7_pre_out[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2] at LC3_8_X4
--operation mode is arithmetic

JB7_pre_out[2]_lut_out = JB7_pre_out[2] $ !JB7_the_carries[2];
JB7_pre_out[2] = DFFE(JB7_pre_out[2]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , LB1_inst22);

--JB7_the_carries[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3] at LC3_8_X4
--operation mode is arithmetic

JB7_the_carries[3] = CARRY(!JB7_the_carries[2] & (JB7_pre_out[2] $ !LB1L3));


--JB7_pre_out[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3] at LC4_8_X4
--operation mode is arithmetic

JB7_pre_out[3]_lut_out = JB7_pre_out[3] $ JB7_the_carries[3];
JB7_pre_out[3] = DFFE(JB7_pre_out[3]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , LB1_inst22);

--JB7_the_carries[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4] at LC4_8_X4
--operation mode is arithmetic

JB7_the_carries[4] = CARRY(JB7_pre_out[3] $ LB1L3 # !JB7_the_carries[3]);


--JB7_pre_out[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4] at LC5_8_X4
--operation mode is arithmetic

JB7_pre_out[4]_lut_out = JB7_pre_out[4] $ !JB7_the_carries[4];
JB7_pre_out[4] = DFFE(JB7_pre_out[4]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , LB1_inst22);

--JB7_the_carries[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5] at LC5_8_X4
--operation mode is arithmetic

JB7_the_carries[5] = CARRY(!JB7_the_carries[4] & (JB7_pre_out[4] $ !LB1L3));


--JB7_pre_out[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5] at LC6_8_X4
--operation mode is arithmetic

JB7_pre_out[5]_lut_out = JB7_pre_out[5] $ JB7_the_carries[5];
JB7_pre_out[5] = DFFE(JB7_pre_out[5]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , LB1_inst22);

--JB7_the_carries[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6] at LC6_8_X4
--operation mode is arithmetic

JB7_the_carries[6] = CARRY(JB7_pre_out[5] $ LB1L3 # !JB7_the_carries[5]);


--JB7_pre_out[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6] at LC7_8_X4
--operation mode is arithmetic

JB7_pre_out[6]_lut_out = JB7_pre_out[6] $ !JB7_the_carries[6];
JB7_pre_out[6] = DFFE(JB7_pre_out[6]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , LB1_inst22);

--JB7_the_carries[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7] at LC7_8_X4
--operation mode is arithmetic

JB7_the_carries[7] = CARRY(!JB7_the_carries[6] & (JB7_pre_out[6] $ !LB1L3));


--JB7_pre_out[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7] at LC8_8_X4
--operation mode is arithmetic

JB7_pre_out[7]_lut_out = JB7_pre_out[7] $ JB7_the_carries[7];
JB7_pre_out[7] = DFFE(JB7_pre_out[7]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , LB1_inst22);

--JB7_the_carries[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[8] at LC8_8_X4
--operation mode is arithmetic

JB7_the_carries[8] = CARRY(JB7_pre_out[7] $ LB1L3 # !JB7_the_carries[7]);


--JB7_pre_out[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[8] at LC9_8_X4
--operation mode is arithmetic

JB7_pre_out[8]_lut_out = JB7_pre_out[8] $ !JB7_the_carries[8];
JB7_pre_out[8] = DFFE(JB7_pre_out[8]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , LB1_inst22);

--JB7_the_carries[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[9] at LC9_8_X4
--operation mode is arithmetic

JB7_the_carries[9] = CARRY(!JB7_the_carries[8] & (JB7_pre_out[8] $ !LB1L3));


--JB7_pre_out[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[9] at LC10_8_X4
--operation mode is arithmetic

JB7_pre_out[9]_lut_out = JB7_pre_out[9] $ JB7_the_carries[9];
JB7_pre_out[9] = DFFE(JB7_pre_out[9]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , LB1_inst22);

--JB7_the_carries[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10] at LC10_8_X4
--operation mode is arithmetic

JB7_the_carries[10] = CARRY(JB7_pre_out[9] $ LB1L3 # !JB7_the_carries[9]);


--JB7_pre_out[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[10] at LC1_10_X4
--operation mode is arithmetic

JB7_pre_out[10]_lut_out = JB7_pre_out[10] $ !JB7_the_carries[10];
JB7_pre_out[10] = DFFE(JB7_pre_out[10]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , LB1_inst22);

--JB7_the_carries[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[11] at LC1_10_X4
--operation mode is arithmetic

JB7_the_carries[11] = CARRY(!JB7_the_carries[10] & (JB7_pre_out[10] $ !LB1L3));


--JB7_pre_out[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[11] at LC2_10_X4
--operation mode is arithmetic

JB7_pre_out[11]_lut_out = JB7_pre_out[11] $ JB7_the_carries[11];
JB7_pre_out[11] = DFFE(JB7_pre_out[11]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , LB1_inst22);

--JB7_the_carries[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[12] at LC2_10_X4
--operation mode is arithmetic

JB7_the_carries[12] = CARRY(JB7_pre_out[11] $ LB1L3 # !JB7_the_carries[11]);


--JB7_pre_out[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[12] at LC3_10_X4
--operation mode is arithmetic

JB7_pre_out[12]_lut_out = JB7_pre_out[12] $ !JB7_the_carries[12];
JB7_pre_out[12] = DFFE(JB7_pre_out[12]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , LB1_inst22);

--JB7_the_carries[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[13] at LC3_10_X4
--operation mode is arithmetic

JB7_the_carries[13] = CARRY(!JB7_the_carries[12] & (JB7_pre_out[12] $ !LB1L3));


--JB7_pre_out[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[13] at LC4_10_X4
--operation mode is arithmetic

JB7_pre_out[13]_lut_out = JB7_pre_out[13] $ JB7_the_carries[13];
JB7_pre_out[13] = DFFE(JB7_pre_out[13]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , LB1_inst22);

--JB7_the_carries[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[14] at LC4_10_X4
--operation mode is arithmetic

JB7_the_carries[14] = CARRY(JB7_pre_out[13] $ LB1L3 # !JB7_the_carries[13]);


--JB7_pre_out[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[14] at LC5_10_X4
--operation mode is arithmetic

JB7_pre_out[14]_lut_out = JB7_pre_out[14] $ !JB7_the_carries[14];
JB7_pre_out[14] = DFFE(JB7_pre_out[14]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , LB1_inst22);

--JB7_the_carries[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[15] at LC5_10_X4
--operation mode is arithmetic

JB7_the_carries[15] = CARRY(!JB7_the_carries[14] & (JB7_pre_out[14] $ !LB1L3));


--JB7_pre_out[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[15] at LC6_10_X4
--operation mode is normal

JB7_pre_out[15]_lut_out = JB7_the_carries[15] $ JB7_pre_out[15];
JB7_pre_out[15] = DFFE(JB7_pre_out[15]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , LB1_inst22);


--JB8_q[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[15] at LC6_3_A4
--operation mode is normal

JB8_q[15]_lut_out = JB8L13 $ JB8_q[15];
JB8_q[15]_sload_eqn = (VB1L4Q & LB1_inst40[15]) # (!VB1L4Q & JB8_q[15]_lut_out);
JB8_q[15] = DFFE(JB8_q[15]_sload_eqn, GLOBAL(KE1_outclock0), !KB1L42Q, , LB1_inst5);


--JB8_q[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[14] at LC5_3_A4
--operation mode is counter

JB8_q[14]_lut_out = JB8_q[14] $ !JB8L92;
JB8_q[14]_sload_eqn = (VB1L4Q & LB1_inst40[14]) # (!VB1L4Q & JB8_q[14]_lut_out);
JB8_q[14] = DFFE(JB8_q[14]_sload_eqn, GLOBAL(KE1_outclock0), !KB1L42Q, , LB1_inst5);

--JB8L13 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_3_A4
--operation mode is counter

JB8L13 = CARRY(JB8_q[14] & !JB8L92);


--JB8_q[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[13] at LC4_3_A4
--operation mode is counter

JB8_q[13]_lut_out = JB8_q[13] $ JB8L72;
JB8_q[13]_sload_eqn = (VB1L4Q & LB1_inst40[13]) # (!VB1L4Q & JB8_q[13]_lut_out);
JB8_q[13] = DFFE(JB8_q[13]_sload_eqn, GLOBAL(KE1_outclock0), !KB1L42Q, , LB1_inst5);

--JB8L92 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_3_A4
--operation mode is counter

JB8L92 = CARRY(!JB8L72 # !JB8_q[13]);


--JB8_q[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[12] at LC3_3_A4
--operation mode is counter

JB8_q[12]_lut_out = JB8_q[12] $ !JB8L52;
JB8_q[12]_sload_eqn = (VB1L4Q & LB1_inst40[12]) # (!VB1L4Q & JB8_q[12]_lut_out);
JB8_q[12] = DFFE(JB8_q[12]_sload_eqn, GLOBAL(KE1_outclock0), !KB1L42Q, , LB1_inst5);

--JB8L72 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_3_A4
--operation mode is counter

JB8L72 = CARRY(JB8_q[12] & !JB8L52);


--JB8_q[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[11] at LC2_3_A4
--operation mode is counter

JB8_q[11]_lut_out = JB8_q[11] $ JB8L32;
JB8_q[11]_sload_eqn = (VB1L4Q & LB1_inst40[11]) # (!VB1L4Q & JB8_q[11]_lut_out);
JB8_q[11] = DFFE(JB8_q[11]_sload_eqn, GLOBAL(KE1_outclock0), !KB1L42Q, , LB1_inst5);

--JB8L52 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_3_A4
--operation mode is counter

JB8L52 = CARRY(!JB8L32 # !JB8_q[11]);


--JB8_q[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[10] at LC1_3_A4
--operation mode is counter

JB8_q[10]_lut_out = JB8_q[10] $ !JB8L12;
JB8_q[10]_sload_eqn = (VB1L4Q & LB1_inst40[10]) # (!VB1L4Q & JB8_q[10]_lut_out);
JB8_q[10] = DFFE(JB8_q[10]_sload_eqn, GLOBAL(KE1_outclock0), !KB1L42Q, , LB1_inst5);

--JB8L32 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_3_A4
--operation mode is counter

JB8L32 = CARRY(JB8_q[10] & !JB8L12);


--JB8_q[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[9] at LC10_1_A4
--operation mode is counter

JB8_q[9]_lut_out = JB8_q[9] $ JB8L91;
JB8_q[9]_sload_eqn = (VB1L4Q & LB1_inst40[9]) # (!VB1L4Q & JB8_q[9]_lut_out);
JB8_q[9] = DFFE(JB8_q[9]_sload_eqn, GLOBAL(KE1_outclock0), !KB1L42Q, , LB1_inst5);

--JB8L12 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_1_A4
--operation mode is counter

JB8L12 = CARRY(!JB8L91 # !JB8_q[9]);


--JB8_q[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[8] at LC9_1_A4
--operation mode is counter

JB8_q[8]_lut_out = JB8_q[8] $ !JB8L71;
JB8_q[8]_sload_eqn = (VB1L4Q & LB1_inst40[8]) # (!VB1L4Q & JB8_q[8]_lut_out);
JB8_q[8] = DFFE(JB8_q[8]_sload_eqn, GLOBAL(KE1_outclock0), !KB1L42Q, , LB1_inst5);

--JB8L91 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_1_A4
--operation mode is counter

JB8L91 = CARRY(JB8_q[8] & !JB8L71);


--JB8_q[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7] at LC8_1_A4
--operation mode is counter

JB8_q[7]_lut_out = JB8_q[7] $ JB8L51;
JB8_q[7]_sload_eqn = (VB1L4Q & LB1_inst40[7]) # (!VB1L4Q & JB8_q[7]_lut_out);
JB8_q[7] = DFFE(JB8_q[7]_sload_eqn, GLOBAL(KE1_outclock0), !KB1L42Q, , LB1_inst5);

--JB8L71 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_1_A4
--operation mode is counter

JB8L71 = CARRY(!JB8L51 # !JB8_q[7]);


--JB8_q[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6] at LC7_1_A4
--operation mode is counter

JB8_q[6]_lut_out = JB8_q[6] $ !JB8L31;
JB8_q[6]_sload_eqn = (VB1L4Q & LB1_inst40[6]) # (!VB1L4Q & JB8_q[6]_lut_out);
JB8_q[6] = DFFE(JB8_q[6]_sload_eqn, GLOBAL(KE1_outclock0), !KB1L42Q, , LB1_inst5);

--JB8L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_1_A4
--operation mode is counter

JB8L51 = CARRY(JB8_q[6] & !JB8L31);


--JB8_q[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5] at LC6_1_A4
--operation mode is counter

JB8_q[5]_lut_out = JB8_q[5] $ JB8L11;
JB8_q[5]_sload_eqn = (VB1L4Q & LB1_inst40[5]) # (!VB1L4Q & JB8_q[5]_lut_out);
JB8_q[5] = DFFE(JB8_q[5]_sload_eqn, GLOBAL(KE1_outclock0), !KB1L42Q, , LB1_inst5);

--JB8L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_1_A4
--operation mode is counter

JB8L31 = CARRY(!JB8L11 # !JB8_q[5]);


--JB8_q[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4] at LC5_1_A4
--operation mode is counter

JB8_q[4]_lut_out = JB8_q[4] $ !JB8L9;
JB8_q[4]_sload_eqn = (VB1L4Q & LB1_inst40[4]) # (!VB1L4Q & JB8_q[4]_lut_out);
JB8_q[4] = DFFE(JB8_q[4]_sload_eqn, GLOBAL(KE1_outclock0), !KB1L42Q, , LB1_inst5);

--JB8L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_1_A4
--operation mode is counter

JB8L11 = CARRY(JB8_q[4] & !JB8L9);


--JB8_q[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3] at LC4_1_A4
--operation mode is counter

JB8_q[3]_lut_out = JB8_q[3] $ JB8L7;
JB8_q[3]_sload_eqn = (VB1L4Q & LB1_inst40[3]) # (!VB1L4Q & JB8_q[3]_lut_out);
JB8_q[3] = DFFE(JB8_q[3]_sload_eqn, GLOBAL(KE1_outclock0), !KB1L42Q, , LB1_inst5);

--JB8L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_1_A4
--operation mode is counter

JB8L9 = CARRY(!JB8L7 # !JB8_q[3]);


--JB8_q[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2] at LC3_1_A4
--operation mode is counter

JB8_q[2]_lut_out = JB8_q[2] $ !JB8L5;
JB8_q[2]_sload_eqn = (VB1L4Q & LB1_inst40[2]) # (!VB1L4Q & JB8_q[2]_lut_out);
JB8_q[2] = DFFE(JB8_q[2]_sload_eqn, GLOBAL(KE1_outclock0), !KB1L42Q, , LB1_inst5);

--JB8L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_1_A4
--operation mode is counter

JB8L7 = CARRY(JB8_q[2] & !JB8L5);


--JB8_q[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1] at LC2_1_A4
--operation mode is counter

JB8_q[1]_lut_out = JB8_q[1] $ JB8L3;
JB8_q[1]_sload_eqn = (VB1L4Q & LB1_inst40[1]) # (!VB1L4Q & JB8_q[1]_lut_out);
JB8_q[1] = DFFE(JB8_q[1]_sload_eqn, GLOBAL(KE1_outclock0), !KB1L42Q, , LB1_inst5);

--JB8L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_1_A4
--operation mode is counter

JB8L5 = CARRY(!JB8L3 # !JB8_q[1]);


--JB8_q[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0] at LC1_1_A4
--operation mode is qfbk_counter

JB8_q[0]_lut_out = !JB8_q[0];
JB8_q[0]_sload_eqn = (VB1L4Q & LB1_inst40[0]) # (!VB1L4Q & JB8_q[0]_lut_out);
JB8_q[0] = DFFE(JB8_q[0]_sload_eqn, GLOBAL(KE1_outclock0), !KB1L42Q, , LB1_inst5);

--JB8L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_1_A4
--operation mode is qfbk_counter

JB8L3 = CARRY(JB8_q[0]);


--JB21_sload_path[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[5] at LC6_4_G1
--operation mode is normal

JB21_sload_path[5]_lut_out = JB21_sload_path[5] $ (RD1_valid_wreq & JB21L11);
JB21_sload_path[5] = DFFE(JB21_sload_path[5]_lut_out, GLOBAL(KE1_outclock0), HD1L21Q, , );


--JB21_sload_path[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[4] at LC5_4_G1
--operation mode is arithmetic

JB21_sload_path[4]_lut_out = JB21_sload_path[4] $ (RD1_valid_wreq & !JB21L9);
JB21_sload_path[4] = DFFE(JB21_sload_path[4]_lut_out, GLOBAL(KE1_outclock0), HD1L21Q, , );

--JB21L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_4_G1
--operation mode is arithmetic

JB21L11 = CARRY(JB21_sload_path[4] & !JB21L9);


--JB21_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[3] at LC4_4_G1
--operation mode is arithmetic

JB21_sload_path[3]_lut_out = JB21_sload_path[3] $ (RD1_valid_wreq & JB21L7);
JB21_sload_path[3] = DFFE(JB21_sload_path[3]_lut_out, GLOBAL(KE1_outclock0), HD1L21Q, , );

--JB21L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_4_G1
--operation mode is arithmetic

JB21L9 = CARRY(!JB21L7 # !JB21_sload_path[3]);


--JB21_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[2] at LC3_4_G1
--operation mode is arithmetic

JB21_sload_path[2]_lut_out = JB21_sload_path[2] $ (RD1_valid_wreq & !JB21L5);
JB21_sload_path[2] = DFFE(JB21_sload_path[2]_lut_out, GLOBAL(KE1_outclock0), HD1L21Q, , );

--JB21L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_4_G1
--operation mode is arithmetic

JB21L7 = CARRY(JB21_sload_path[2] & !JB21L5);


--JB21_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[1] at LC2_4_G1
--operation mode is arithmetic

JB21_sload_path[1]_lut_out = JB21_sload_path[1] $ (RD1_valid_wreq & JB21L3);
JB21_sload_path[1] = DFFE(JB21_sload_path[1]_lut_out, GLOBAL(KE1_outclock0), HD1L21Q, , );

--JB21L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_4_G1
--operation mode is arithmetic

JB21L5 = CARRY(!JB21L3 # !JB21_sload_path[1]);


--JB21_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[0] at LC1_4_G1
--operation mode is qfbk_counter

JB21_sload_path[0]_lut_out = RD1_valid_wreq $ JB21_sload_path[0];
JB21_sload_path[0] = DFFE(JB21_sload_path[0]_lut_out, GLOBAL(KE1_outclock0), HD1L21Q, , );

--JB21L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_4_G1
--operation mode is qfbk_counter

JB21L3 = CARRY(JB21_sload_path[0]);


--JB11_sload_path[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[4] at LC5_16_G1
--operation mode is normal

JB11_sload_path[4]_lut_out = JB11_sload_path[4] $ (QD1L1 & !JB11L9);
JB11_sload_path[4] = DFFE(JB11_sload_path[4]_lut_out, GLOBAL(KE1_outclock0), HD1L21Q, , );


--JB11_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[3] at LC4_16_G1
--operation mode is arithmetic

JB11_sload_path[3]_lut_out = JB11_sload_path[3] $ (QD1L1 & JB11L7);
JB11_sload_path[3] = DFFE(JB11_sload_path[3]_lut_out, GLOBAL(KE1_outclock0), HD1L21Q, , );

--JB11L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_16_G1
--operation mode is arithmetic

JB11L9 = CARRY(!JB11L7 # !JB11_sload_path[3]);


--JB11_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[2] at LC3_16_G1
--operation mode is arithmetic

JB11_sload_path[2]_lut_out = JB11_sload_path[2] $ (QD1L1 & !JB11L5);
JB11_sload_path[2] = DFFE(JB11_sload_path[2]_lut_out, GLOBAL(KE1_outclock0), HD1L21Q, , );

--JB11L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_16_G1
--operation mode is arithmetic

JB11L7 = CARRY(JB11_sload_path[2] & !JB11L5);


--JB11_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[1] at LC2_16_G1
--operation mode is arithmetic

JB11_sload_path[1]_lut_out = JB11_sload_path[1] $ (QD1L1 & JB11L3);
JB11_sload_path[1] = DFFE(JB11_sload_path[1]_lut_out, GLOBAL(KE1_outclock0), HD1L21Q, , );

--JB11L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_16_G1
--operation mode is arithmetic

JB11L5 = CARRY(!JB11L3 # !JB11_sload_path[1]);


--JB11_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[0] at LC1_16_G1
--operation mode is qfbk_counter

JB11_sload_path[0]_lut_out = QD1L1 $ JB11_sload_path[0];
JB11_sload_path[0] = DFFE(JB11_sload_path[0]_lut_out, GLOBAL(KE1_outclock0), HD1L21Q, , );

--JB11L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_16_G1
--operation mode is qfbk_counter

JB11L3 = CARRY(JB11_sload_path[0]);


--JB01_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|sload_path[0] at LC1_4_G3
--operation mode is qfbk_counter

JB01_sload_path[0]_lut_out = !JB01_sload_path[0];
JB01_sload_path[0]_sload_eqn = (RD1L1 & JB01_sload_path[0]) # (!RD1L1 & JB01_sload_path[0]_lut_out);
JB01_sload_path[0] = DFFE(JB01_sload_path[0]_sload_eqn, GLOBAL(KE1_outclock0), HD1L21Q, , );

--JB01_the_carries[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[1] at LC1_4_G3
--operation mode is qfbk_counter

JB01_the_carries[1] = CARRY(RD1_valid_wreq $ !JB01_sload_path[0]);


--JB01_pre_out[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[1] at LC2_4_G3
--operation mode is counter

JB01_pre_out[1]_lut_out = JB01_pre_out[1] $ JB01_the_carries[1];
JB01_pre_out[1]_sload_eqn = (RD1L1 & JB01_pre_out[1]) # (!RD1L1 & JB01_pre_out[1]_lut_out);
JB01_pre_out[1] = DFFE(JB01_pre_out[1]_sload_eqn, GLOBAL(KE1_outclock0), HD1L21Q, , );

--JB01_the_carries[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[2] at LC2_4_G3
--operation mode is counter

JB01_the_carries[2] = CARRY(JB01_pre_out[1] $ RD1_valid_wreq # !JB01_the_carries[1]);


--JB01_pre_out[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[2] at LC3_4_G3
--operation mode is counter

JB01_pre_out[2]_lut_out = JB01_pre_out[2] $ !JB01_the_carries[2];
JB01_pre_out[2]_sload_eqn = (RD1L1 & JB01_pre_out[2]) # (!RD1L1 & JB01_pre_out[2]_lut_out);
JB01_pre_out[2] = DFFE(JB01_pre_out[2]_sload_eqn, GLOBAL(KE1_outclock0), HD1L21Q, , );

--JB01_the_carries[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[3] at LC3_4_G3
--operation mode is counter

JB01_the_carries[3] = CARRY(!JB01_the_carries[2] & (JB01_pre_out[2] $ !RD1_valid_wreq));


--JB01_pre_out[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[3] at LC4_4_G3
--operation mode is counter

JB01_pre_out[3]_lut_out = JB01_pre_out[3] $ JB01_the_carries[3];
JB01_pre_out[3]_sload_eqn = (RD1L1 & JB01_pre_out[3]) # (!RD1L1 & JB01_pre_out[3]_lut_out);
JB01_pre_out[3] = DFFE(JB01_pre_out[3]_sload_eqn, GLOBAL(KE1_outclock0), HD1L21Q, , );

--JB01_the_carries[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[4] at LC4_4_G3
--operation mode is counter

JB01_the_carries[4] = CARRY(JB01_pre_out[3] $ RD1_valid_wreq # !JB01_the_carries[3]);


--JB01_pre_out[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[4] at LC5_4_G3
--operation mode is counter

JB01_pre_out[4]_lut_out = JB01_pre_out[4] $ !JB01_the_carries[4];
JB01_pre_out[4]_sload_eqn = (RD1L1 & JB01_pre_out[4]) # (!RD1L1 & JB01_pre_out[4]_lut_out);
JB01_pre_out[4] = DFFE(JB01_pre_out[4]_sload_eqn, GLOBAL(KE1_outclock0), HD1L21Q, , );

--JB01_the_carries[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[5] at LC5_4_G3
--operation mode is counter

JB01_the_carries[5] = CARRY(!JB01_the_carries[4] & (JB01_pre_out[4] $ !RD1_valid_wreq));


--JB01_pre_out[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[5] at LC6_4_G3
--operation mode is normal

JB01_pre_out[5]_lut_out = JB01_the_carries[5] $ JB01_pre_out[5];
JB01_pre_out[5]_sload_eqn = (RD1L1 & JB01_pre_out[5]) # (!RD1L1 & JB01_pre_out[5]_lut_out);
JB01_pre_out[5] = DFFE(JB01_pre_out[5]_sload_eqn, GLOBAL(KE1_outclock0), HD1L21Q, , );


--JB9_q[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5] at LC6_3_G3
--operation mode is counter

JB9_q[5]_lut_out = JB9_q[5] $ JB9L11;
JB9_q[5]_sload_eqn = (HD1L9Q & VCC) # (!HD1L9Q & JB9_q[5]_lut_out);
JB9_q[5] = DFFE(JB9_q[5]_sload_eqn, GLOBAL(KE1_outclock0), HD1L61Q, , );

--JB9_cout is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC6_3_G3
--operation mode is counter

JB9_cout = CARRY(JB9_q[5] # !JB9L11);


--JB9_q[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4] at LC5_3_G3
--operation mode is counter

JB9_q[4]_lut_out = JB9_q[4] $ !JB9L9;
JB9_q[4]_sload_eqn = (HD1L9Q & ~GND) # (!HD1L9Q & JB9_q[4]_lut_out);
JB9_q[4] = DFFE(JB9_q[4]_sload_eqn, GLOBAL(KE1_outclock0), HD1L61Q, , );

--JB9L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_3_G3
--operation mode is counter

JB9L11 = CARRY(!JB9_q[4] & !JB9L9);


--JB9_q[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3] at LC4_3_G3
--operation mode is counter

JB9_q[3]_lut_out = JB9_q[3] $ JB9L7;
JB9_q[3]_sload_eqn = (HD1L9Q & VCC) # (!HD1L9Q & JB9_q[3]_lut_out);
JB9_q[3] = DFFE(JB9_q[3]_sload_eqn, GLOBAL(KE1_outclock0), HD1L61Q, , );

--JB9L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_3_G3
--operation mode is counter

JB9L9 = CARRY(JB9_q[3] # !JB9L7);


--JB9_q[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2] at LC3_3_G3
--operation mode is counter

JB9_q[2]_lut_out = JB9_q[2] $ !JB9L5;
JB9_q[2]_sload_eqn = (HD1L9Q & VCC) # (!HD1L9Q & JB9_q[2]_lut_out);
JB9_q[2] = DFFE(JB9_q[2]_sload_eqn, GLOBAL(KE1_outclock0), HD1L61Q, , );

--JB9L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_3_G3
--operation mode is counter

JB9L7 = CARRY(!JB9_q[2] & !JB9L5);


--JB9_q[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1] at LC2_3_G3
--operation mode is counter

JB9_q[1]_lut_out = JB9_q[1] $ JB9L3;
JB9_q[1]_sload_eqn = (HD1L9Q & VCC) # (!HD1L9Q & JB9_q[1]_lut_out);
JB9_q[1] = DFFE(JB9_q[1]_sload_eqn, GLOBAL(KE1_outclock0), HD1L61Q, , );

--JB9L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_3_G3
--operation mode is counter

JB9L5 = CARRY(JB9_q[1] # !JB9L3);


--JB9_q[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0] at LC1_3_G3
--operation mode is qfbk_counter

JB9_q[0]_lut_out = !JB9_q[0];
JB9_q[0]_sload_eqn = (HD1L9Q & VCC) # (!HD1L9Q & JB9_q[0]_lut_out);
JB9_q[0] = DFFE(JB9_q[0]_sload_eqn, GLOBAL(KE1_outclock0), HD1L61Q, , );

--JB9L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_3_G3
--operation mode is qfbk_counter

JB9L3 = CARRY(!JB9_q[0]);


--JB6_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_16_N2
--operation mode is arithmetic

JB6_sload_path[1]_lut_out = JB6_sload_path[1] $ JB6L3;
JB6_sload_path[1] = DFFE(JB6_sload_path[1]_lut_out, GLOBAL(KE1_outclock0), KB1L55Q, , );

--JB6_cout is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC2_16_N2
--operation mode is arithmetic

JB6_cout = CARRY(!JB6L3 # !JB6_sload_path[1]);


--JB6_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_16_N2
--operation mode is qfbk_counter

JB6_sload_path[0]_lut_out = !JB6_sload_path[0];
JB6_sload_path[0] = DFFE(JB6_sload_path[0]_lut_out, GLOBAL(KE1_outclock0), KB1L55Q, , );

--JB6L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_16_N2
--operation mode is qfbk_counter

JB6L3 = CARRY(JB6_sload_path[0]);


--JB5_sload_path[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] at LC5_14_N3
--operation mode is normal

JB5_sload_path[4]_lut_out = JB5_sload_path[4] $ !JB5L9;
JB5_sload_path[4] = DFFE(JB5_sload_path[4]_lut_out, GLOBAL(KE1_outclock0), TC1L5Q, , );


--JB5_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_14_N3
--operation mode is arithmetic

JB5_sload_path[3]_lut_out = JB5_sload_path[3] $ JB5L7;
JB5_sload_path[3] = DFFE(JB5_sload_path[3]_lut_out, GLOBAL(KE1_outclock0), TC1L5Q, , );

--JB5L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_14_N3
--operation mode is arithmetic

JB5L9 = CARRY(!JB5L7 # !JB5_sload_path[3]);


--JB5_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_14_N3
--operation mode is arithmetic

JB5_sload_path[2]_lut_out = JB5_sload_path[2] $ !JB5L5;
JB5_sload_path[2] = DFFE(JB5_sload_path[2]_lut_out, GLOBAL(KE1_outclock0), TC1L5Q, , );

--JB5L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_14_N3
--operation mode is arithmetic

JB5L7 = CARRY(JB5_sload_path[2] & !JB5L5);


--JB5_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_14_N3
--operation mode is arithmetic

JB5_sload_path[1]_lut_out = JB5_sload_path[1] $ JB5L3;
JB5_sload_path[1] = DFFE(JB5_sload_path[1]_lut_out, GLOBAL(KE1_outclock0), TC1L5Q, , );

--JB5L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_14_N3
--operation mode is arithmetic

JB5L5 = CARRY(!JB5L3 # !JB5_sload_path[1]);


--JB5_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_14_N3
--operation mode is qfbk_counter

JB5_sload_path[0]_lut_out = !JB5_sload_path[0];
JB5_sload_path[0] = DFFE(JB5_sload_path[0]_lut_out, GLOBAL(KE1_outclock0), TC1L5Q, , );

--JB5L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_14_N3
--operation mode is qfbk_counter

JB5L3 = CARRY(JB5_sload_path[0]);


--JB2_sload_path[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] at LC5_1_Q4
--operation mode is counter

JB2_sload_path[4]_lut_out = JB2_sload_path[4] $ !JB2L9;
JB2_sload_path[4]_reg_input = !PC5_aeb_out & JB2_sload_path[4]_lut_out;
JB2_sload_path[4] = DFFE(JB2_sload_path[4]_reg_input, GLOBAL(KE1_outclock0), FC1L8Q, , );

--JB2L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_1_Q4
--operation mode is counter

JB2L11 = CARRY(JB2_sload_path[4] & !JB2L9);


--JB2_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_1_Q4
--operation mode is counter

JB2_sload_path[3]_lut_out = JB2_sload_path[3] $ JB2L7;
JB2_sload_path[3]_reg_input = !PC5_aeb_out & JB2_sload_path[3]_lut_out;
JB2_sload_path[3] = DFFE(JB2_sload_path[3]_reg_input, GLOBAL(KE1_outclock0), FC1L8Q, , );

--JB2L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_1_Q4
--operation mode is counter

JB2L9 = CARRY(!JB2L7 # !JB2_sload_path[3]);


--JB2_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_1_Q4
--operation mode is counter

JB2_sload_path[2]_lut_out = JB2_sload_path[2] $ !JB2L5;
JB2_sload_path[2]_reg_input = !PC5_aeb_out & JB2_sload_path[2]_lut_out;
JB2_sload_path[2] = DFFE(JB2_sload_path[2]_reg_input, GLOBAL(KE1_outclock0), FC1L8Q, , );

--JB2L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_1_Q4
--operation mode is counter

JB2L7 = CARRY(JB2_sload_path[2] & !JB2L5);


--JB2_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_1_Q4
--operation mode is counter

JB2_sload_path[1]_lut_out = JB2_sload_path[1] $ JB2L3;
JB2_sload_path[1]_reg_input = !PC5_aeb_out & JB2_sload_path[1]_lut_out;
JB2_sload_path[1] = DFFE(JB2_sload_path[1]_reg_input, GLOBAL(KE1_outclock0), FC1L8Q, , );

--JB2L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_1_Q4
--operation mode is counter

JB2L5 = CARRY(!JB2L3 # !JB2_sload_path[1]);


--JB2_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_1_Q4
--operation mode is qfbk_counter

JB2_sload_path[0]_lut_out = !JB2_sload_path[0];
JB2_sload_path[0]_reg_input = !PC5_aeb_out & JB2_sload_path[0]_lut_out;
JB2_sload_path[0] = DFFE(JB2_sload_path[0]_reg_input, GLOBAL(KE1_outclock0), FC1L8Q, , );

--JB2L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_1_Q4
--operation mode is qfbk_counter

JB2L3 = CARRY(JB2_sload_path[0]);


--JB2L12 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT at LC6_1_Q4
--operation mode is arithmetic

JB2L12 = PC5_aeb_out # JB2L11;

--JB2_cout is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC6_1_Q4
--operation mode is arithmetic

JB2_cout = CARRY(!PC5_aeb_out & !JB2L11);


--JB3_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_13_Q4
--operation mode is normal

JB3_sload_path[3]_lut_out = JB3L7 $ JB3_sload_path[3];
JB3_sload_path[3] = DFFE(JB3_sload_path[3]_lut_out, GLOBAL(KE1_outclock0), FC1L8Q, , JB2L31);


--JB3_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_13_Q4
--operation mode is arithmetic

JB3_sload_path[2]_lut_out = JB3_sload_path[2] $ !JB3L5;
JB3_sload_path[2] = DFFE(JB3_sload_path[2]_lut_out, GLOBAL(KE1_outclock0), FC1L8Q, , JB2L31);

--JB3L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_13_Q4
--operation mode is arithmetic

JB3L7 = CARRY(JB3_sload_path[2] & !JB3L5);


--JB3_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_13_Q4
--operation mode is arithmetic

JB3_sload_path[1]_lut_out = JB3_sload_path[1] $ JB3L3;
JB3_sload_path[1] = DFFE(JB3_sload_path[1]_lut_out, GLOBAL(KE1_outclock0), FC1L8Q, , JB2L31);

--JB3L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_13_Q4
--operation mode is arithmetic

JB3L5 = CARRY(!JB3L3 # !JB3_sload_path[1]);


--JB3_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_13_Q4
--operation mode is qfbk_counter

JB3_sload_path[0]_lut_out = !JB3_sload_path[0];
JB3_sload_path[0] = DFFE(JB3_sload_path[0]_lut_out, GLOBAL(KE1_outclock0), FC1L8Q, , JB2L31);

--JB3L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_13_Q4
--operation mode is qfbk_counter

JB3L3 = CARRY(JB3_sload_path[0]);


--JB31_q[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[15] at LC6_13_H2
--operation mode is normal

JB31_q[15]_lut_out = JB31_q[15] $ JB31L13;
JB31_q[15] = DFFE(JB31_q[15]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , ZD1L95Q);


--JB31_q[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[14] at LC5_13_H2
--operation mode is arithmetic

JB31_q[14]_lut_out = JB31_q[14] $ !JB31L92;
JB31_q[14] = DFFE(JB31_q[14]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , ZD1L95Q);

--JB31L13 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_13_H2
--operation mode is arithmetic

JB31L13 = CARRY(JB31_q[14] & !JB31L92);


--JB31_q[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[13] at LC4_13_H2
--operation mode is arithmetic

JB31_q[13]_lut_out = JB31_q[13] $ JB31L72;
JB31_q[13] = DFFE(JB31_q[13]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , ZD1L95Q);

--JB31L92 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_13_H2
--operation mode is arithmetic

JB31L92 = CARRY(!JB31L72 # !JB31_q[13]);


--JB31_q[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[12] at LC3_13_H2
--operation mode is arithmetic

JB31_q[12]_lut_out = JB31_q[12] $ !JB31L52;
JB31_q[12] = DFFE(JB31_q[12]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , ZD1L95Q);

--JB31L72 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_13_H2
--operation mode is arithmetic

JB31L72 = CARRY(JB31_q[12] & !JB31L52);


--JB31_q[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[11] at LC2_13_H2
--operation mode is arithmetic

JB31_q[11]_lut_out = JB31_q[11] $ JB31L32;
JB31_q[11] = DFFE(JB31_q[11]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , ZD1L95Q);

--JB31L52 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_13_H2
--operation mode is arithmetic

JB31L52 = CARRY(!JB31L32 # !JB31_q[11]);


--JB31_q[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[10] at LC1_13_H2
--operation mode is arithmetic

JB31_q[10]_lut_out = JB31_q[10] $ !JB31L12;
JB31_q[10] = DFFE(JB31_q[10]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , ZD1L95Q);

--JB31L32 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_13_H2
--operation mode is arithmetic

JB31L32 = CARRY(JB31_q[10] & !JB31L12);


--JB31_q[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[9] at LC10_11_H2
--operation mode is arithmetic

JB31_q[9]_lut_out = JB31_q[9] $ JB31L91;
JB31_q[9] = DFFE(JB31_q[9]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , ZD1L95Q);

--JB31L12 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_11_H2
--operation mode is arithmetic

JB31L12 = CARRY(!JB31L91 # !JB31_q[9]);


--JB31_q[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[8] at LC9_11_H2
--operation mode is arithmetic

JB31_q[8]_lut_out = JB31_q[8] $ !JB31L71;
JB31_q[8] = DFFE(JB31_q[8]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , ZD1L95Q);

--JB31L91 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_11_H2
--operation mode is arithmetic

JB31L91 = CARRY(JB31_q[8] & !JB31L71);


--JB31_q[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7] at LC8_11_H2
--operation mode is arithmetic

JB31_q[7]_lut_out = JB31_q[7] $ JB31L51;
JB31_q[7] = DFFE(JB31_q[7]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , ZD1L95Q);

--JB31L71 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_11_H2
--operation mode is arithmetic

JB31L71 = CARRY(!JB31L51 # !JB31_q[7]);


--JB31_q[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6] at LC7_11_H2
--operation mode is arithmetic

JB31_q[6]_lut_out = JB31_q[6] $ !JB31L31;
JB31_q[6] = DFFE(JB31_q[6]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , ZD1L95Q);

--JB31L51 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_11_H2
--operation mode is arithmetic

JB31L51 = CARRY(JB31_q[6] & !JB31L31);


--JB31_q[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5] at LC6_11_H2
--operation mode is arithmetic

JB31_q[5]_lut_out = JB31_q[5] $ JB31L11;
JB31_q[5] = DFFE(JB31_q[5]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , ZD1L95Q);

--JB31L31 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_11_H2
--operation mode is arithmetic

JB31L31 = CARRY(!JB31L11 # !JB31_q[5]);


--JB31_q[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4] at LC5_11_H2
--operation mode is arithmetic

JB31_q[4]_lut_out = JB31_q[4] $ !JB31L9;
JB31_q[4] = DFFE(JB31_q[4]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , ZD1L95Q);

--JB31L11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_11_H2
--operation mode is arithmetic

JB31L11 = CARRY(JB31_q[4] & !JB31L9);


--JB31_q[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3] at LC4_11_H2
--operation mode is arithmetic

JB31_q[3]_lut_out = JB31_q[3] $ JB31L7;
JB31_q[3] = DFFE(JB31_q[3]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , ZD1L95Q);

--JB31L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_11_H2
--operation mode is arithmetic

JB31L9 = CARRY(!JB31L7 # !JB31_q[3]);


--JB31_q[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2] at LC3_11_H2
--operation mode is arithmetic

JB31_q[2]_lut_out = JB31_q[2] $ !JB31L5;
JB31_q[2] = DFFE(JB31_q[2]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , ZD1L95Q);

--JB31L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_11_H2
--operation mode is arithmetic

JB31L7 = CARRY(JB31_q[2] & !JB31L5);


--JB31_q[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1] at LC2_11_H2
--operation mode is arithmetic

JB31_q[1]_lut_out = JB31_q[1] $ JB31L3;
JB31_q[1] = DFFE(JB31_q[1]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , ZD1L95Q);

--JB31L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_11_H2
--operation mode is arithmetic

JB31L5 = CARRY(!JB31L3 # !JB31_q[1]);


--JB31_q[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0] at LC1_11_H2
--operation mode is qfbk_counter

JB31_q[0]_lut_out = !JB31_q[0];
JB31_q[0] = DFFE(JB31_q[0]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , ZD1L95Q);

--JB31L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_11_H2
--operation mode is qfbk_counter

JB31L3 = CARRY(JB31_q[0]);


--JB91_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_10_G3
--operation mode is qfbk_counter

JB91_sload_path[0]_lut_out = !JB91_sload_path[0];
JB91_sload_path[0] = DFFE(JB91_sload_path[0]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , MB1_inst48);

--JB91_the_carries[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1] at LC1_10_G3
--operation mode is qfbk_counter

JB91_the_carries[1] = CARRY(MB1_inst46 $ !JB91_sload_path[0]);


--JB91_pre_out[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1] at LC2_10_G3
--operation mode is arithmetic

JB91_pre_out[1]_lut_out = JB91_pre_out[1] $ JB91_the_carries[1];
JB91_pre_out[1] = DFFE(JB91_pre_out[1]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , MB1_inst48);

--JB91_the_carries[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2] at LC2_10_G3
--operation mode is arithmetic

JB91_the_carries[2] = CARRY(JB91_pre_out[1] $ MB1_inst46 # !JB91_the_carries[1]);


--JB91_pre_out[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2] at LC3_10_G3
--operation mode is arithmetic

JB91_pre_out[2]_lut_out = JB91_pre_out[2] $ !JB91_the_carries[2];
JB91_pre_out[2] = DFFE(JB91_pre_out[2]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , MB1_inst48);

--JB91_the_carries[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3] at LC3_10_G3
--operation mode is arithmetic

JB91_the_carries[3] = CARRY(!JB91_the_carries[2] & (JB91_pre_out[2] $ !MB1_inst46));


--JB91_pre_out[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3] at LC4_10_G3
--operation mode is arithmetic

JB91_pre_out[3]_lut_out = JB91_pre_out[3] $ JB91_the_carries[3];
JB91_pre_out[3] = DFFE(JB91_pre_out[3]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , MB1_inst48);

--JB91_the_carries[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4] at LC4_10_G3
--operation mode is arithmetic

JB91_the_carries[4] = CARRY(JB91_pre_out[3] $ MB1_inst46 # !JB91_the_carries[3]);


--JB91_pre_out[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4] at LC5_10_G3
--operation mode is arithmetic

JB91_pre_out[4]_lut_out = JB91_pre_out[4] $ !JB91_the_carries[4];
JB91_pre_out[4] = DFFE(JB91_pre_out[4]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , MB1_inst48);

--JB91_the_carries[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5] at LC5_10_G3
--operation mode is arithmetic

JB91_the_carries[5] = CARRY(!JB91_the_carries[4] & (JB91_pre_out[4] $ !MB1_inst46));


--JB91_pre_out[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5] at LC6_10_G3
--operation mode is arithmetic

JB91_pre_out[5]_lut_out = JB91_pre_out[5] $ JB91_the_carries[5];
JB91_pre_out[5] = DFFE(JB91_pre_out[5]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , MB1_inst48);

--JB91_the_carries[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6] at LC6_10_G3
--operation mode is arithmetic

JB91_the_carries[6] = CARRY(JB91_pre_out[5] $ MB1_inst46 # !JB91_the_carries[5]);


--JB91_pre_out[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6] at LC7_10_G3
--operation mode is arithmetic

JB91_pre_out[6]_lut_out = JB91_pre_out[6] $ !JB91_the_carries[6];
JB91_pre_out[6] = DFFE(JB91_pre_out[6]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , MB1_inst48);

--JB91_the_carries[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7] at LC7_10_G3
--operation mode is arithmetic

JB91_the_carries[7] = CARRY(!JB91_the_carries[6] & (JB91_pre_out[6] $ !MB1_inst46));


--JB91_pre_out[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7] at LC8_10_G3
--operation mode is arithmetic

JB91_pre_out[7]_lut_out = JB91_pre_out[7] $ JB91_the_carries[7];
JB91_pre_out[7] = DFFE(JB91_pre_out[7]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , MB1_inst48);

--JB91_the_carries[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[8] at LC8_10_G3
--operation mode is arithmetic

JB91_the_carries[8] = CARRY(JB91_pre_out[7] $ MB1_inst46 # !JB91_the_carries[7]);


--JB91_pre_out[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[8] at LC9_10_G3
--operation mode is arithmetic

JB91_pre_out[8]_lut_out = JB91_pre_out[8] $ !JB91_the_carries[8];
JB91_pre_out[8] = DFFE(JB91_pre_out[8]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , MB1_inst48);

--JB91_the_carries[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[9] at LC9_10_G3
--operation mode is arithmetic

JB91_the_carries[9] = CARRY(!JB91_the_carries[8] & (JB91_pre_out[8] $ !MB1_inst46));


--JB91_pre_out[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[9] at LC10_10_G3
--operation mode is arithmetic

JB91_pre_out[9]_lut_out = JB91_pre_out[9] $ JB91_the_carries[9];
JB91_pre_out[9] = DFFE(JB91_pre_out[9]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , MB1_inst48);

--JB91_the_carries[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10] at LC10_10_G3
--operation mode is arithmetic

JB91_the_carries[10] = CARRY(JB91_pre_out[9] $ MB1_inst46 # !JB91_the_carries[9]);


--JB91_pre_out[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[10] at LC1_12_G3
--operation mode is arithmetic

JB91_pre_out[10]_lut_out = JB91_pre_out[10] $ !JB91_the_carries[10];
JB91_pre_out[10] = DFFE(JB91_pre_out[10]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , MB1_inst48);

--JB91_the_carries[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[11] at LC1_12_G3
--operation mode is arithmetic

JB91_the_carries[11] = CARRY(!JB91_the_carries[10] & (MB1_inst46 $ !JB91_pre_out[10]));


--JB91_pre_out[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[11] at LC2_12_G3
--operation mode is arithmetic

JB91_pre_out[11]_lut_out = JB91_pre_out[11] $ JB91_the_carries[11];
JB91_pre_out[11] = DFFE(JB91_pre_out[11]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , MB1_inst48);

--JB91_the_carries[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[12] at LC2_12_G3
--operation mode is arithmetic

JB91_the_carries[12] = CARRY(MB1_inst46 $ JB91_pre_out[11] # !JB91_the_carries[11]);


--JB91_pre_out[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[12] at LC3_12_G3
--operation mode is arithmetic

JB91_pre_out[12]_lut_out = JB91_pre_out[12] $ !JB91_the_carries[12];
JB91_pre_out[12] = DFFE(JB91_pre_out[12]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , MB1_inst48);

--JB91_the_carries[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[13] at LC3_12_G3
--operation mode is arithmetic

JB91_the_carries[13] = CARRY(!JB91_the_carries[12] & (MB1_inst46 $ !JB91_pre_out[12]));


--JB91_pre_out[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[13] at LC4_12_G3
--operation mode is arithmetic

JB91_pre_out[13]_lut_out = JB91_pre_out[13] $ JB91_the_carries[13];
JB91_pre_out[13] = DFFE(JB91_pre_out[13]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , MB1_inst48);

--JB91_the_carries[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[14] at LC4_12_G3
--operation mode is arithmetic

JB91_the_carries[14] = CARRY(MB1_inst46 $ JB91_pre_out[13] # !JB91_the_carries[13]);


--JB91_pre_out[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[14] at LC5_12_G3
--operation mode is arithmetic

JB91_pre_out[14]_lut_out = JB91_pre_out[14] $ !JB91_the_carries[14];
JB91_pre_out[14] = DFFE(JB91_pre_out[14]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , MB1_inst48);

--JB91_the_carries[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[15] at LC5_12_G3
--operation mode is arithmetic

JB91_the_carries[15] = CARRY(!JB91_the_carries[14] & (JB91_pre_out[14] $ !MB1_inst46));


--JB91_pre_out[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[15] at LC6_12_G3
--operation mode is normal

JB91_pre_out[15]_lut_out = JB91_pre_out[15] $ JB91_the_carries[15];
JB91_pre_out[15] = DFFE(JB91_pre_out[15]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , MB1_inst48);


--JB71_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_6_G3
--operation mode is arithmetic

JB71_sload_path[2]_lut_out = JB71_sload_path[2] $ !JB71L5;
JB71_sload_path[2] = DFFE(JB71_sload_path[2]_lut_out, GLOBAL(KE1_outclock0), !ZD1L621Q, , ZD1L401Q);

--JB71_cout is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC3_6_G3
--operation mode is arithmetic

JB71_cout = CARRY(JB71_sload_path[2] & !JB71L5);


--JB71_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_6_G3
--operation mode is arithmetic

JB71_sload_path[1]_lut_out = JB71_sload_path[1] $ JB71L3;
JB71_sload_path[1] = DFFE(JB71_sload_path[1]_lut_out, GLOBAL(KE1_outclock0), !ZD1L621Q, , ZD1L401Q);

--JB71L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_6_G3
--operation mode is arithmetic

JB71L5 = CARRY(!JB71L3 # !JB71_sload_path[1]);


--JB71_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_6_G3
--operation mode is arithmetic

JB71_sload_path[0]_lut_out = !JB71_sload_path[0];
JB71_sload_path[0] = DFFE(JB71_sload_path[0]_lut_out, GLOBAL(KE1_outclock0), !ZD1L621Q, , ZD1L401Q);

--JB71L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_6_G3
--operation mode is arithmetic

JB71L3 = CARRY(JB71_sload_path[0]);


--JB81_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC8_6_G3
--operation mode is arithmetic

JB81_sload_path[2]_lut_out = JB81_sload_path[2] $ JB81L6;
JB81_sload_path[2] = DFFE(JB81_sload_path[2]_lut_out, GLOBAL(KE1_outclock0), !ZD1L621Q, , ZD1L401Q);

--JB81_cout is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC8_6_G3
--operation mode is arithmetic

JB81_cout = CARRY(!JB81L6 # !JB81_sload_path[2]);


--JB81_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC7_6_G3
--operation mode is arithmetic

JB81_sload_path[1]_lut_out = JB81_sload_path[1] $ !JB81L4;
JB81_sload_path[1] = DFFE(JB81_sload_path[1]_lut_out, GLOBAL(KE1_outclock0), !ZD1L621Q, , ZD1L401Q);

--JB81L6 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC7_6_G3
--operation mode is arithmetic

JB81L6 = CARRY(JB81_sload_path[1] & !JB81L4);


--JB81_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC6_6_G3
--operation mode is arithmetic

JB81_sload_path[0]_lut_out = JB81_sload_path[0] $ JB81L3;
JB81_sload_path[0] = DFFE(JB81_sload_path[0]_lut_out, GLOBAL(KE1_outclock0), !ZD1L621Q, , ZD1L401Q);

--JB81L4 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC6_6_G3
--operation mode is arithmetic

JB81L4 = CARRY(!JB81L3 # !JB81_sload_path[0]);


--JB61_q[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0] at LC1_1_A3
--operation mode is qfbk_counter

JB61_q[0]_lut_out = !JB61_q[0];
JB61_q[0]_sload_eqn = (ZD1L621Q & RE1_portadataout[2]) # (!ZD1L621Q & JB61_q[0]_lut_out);
JB61_q[0] = DFFE(JB61_q[0]_sload_eqn, GLOBAL(KE1_outclock0), , , ZD1L99Q);

--JB61_the_carries[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1] at LC1_1_A3
--operation mode is qfbk_counter

JB61_the_carries[1] = CARRY(ZD1L321Q $ !JB61_q[0]);


--JB61_pre_out[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1] at LC2_1_A3
--operation mode is counter

JB61_pre_out[1]_lut_out = JB61_pre_out[1] $ JB61_the_carries[1];
JB61_pre_out[1]_sload_eqn = (ZD1L621Q & RE1_portadataout[3]) # (!ZD1L621Q & JB61_pre_out[1]_lut_out);
JB61_pre_out[1] = DFFE(JB61_pre_out[1]_sload_eqn, GLOBAL(KE1_outclock0), , , ZD1L99Q);

--JB61_the_carries[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2] at LC2_1_A3
--operation mode is counter

JB61_the_carries[2] = CARRY(JB61_pre_out[1] $ ZD1L321Q # !JB61_the_carries[1]);


--JB61_pre_out[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2] at LC3_1_A3
--operation mode is counter

JB61_pre_out[2]_lut_out = JB61_pre_out[2] $ !JB61_the_carries[2];
JB61_pre_out[2]_sload_eqn = (ZD1L621Q & RE1_portadataout[4]) # (!ZD1L621Q & JB61_pre_out[2]_lut_out);
JB61_pre_out[2] = DFFE(JB61_pre_out[2]_sload_eqn, GLOBAL(KE1_outclock0), , , ZD1L99Q);

--JB61_the_carries[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3] at LC3_1_A3
--operation mode is counter

JB61_the_carries[3] = CARRY(!JB61_the_carries[2] & (JB61_pre_out[2] $ !ZD1L321Q));


--JB61_pre_out[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3] at LC4_1_A3
--operation mode is counter

JB61_pre_out[3]_lut_out = JB61_pre_out[3] $ JB61_the_carries[3];
JB61_pre_out[3]_sload_eqn = (ZD1L621Q & RE1_portadataout[5]) # (!ZD1L621Q & JB61_pre_out[3]_lut_out);
JB61_pre_out[3] = DFFE(JB61_pre_out[3]_sload_eqn, GLOBAL(KE1_outclock0), , , ZD1L99Q);

--JB61_the_carries[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4] at LC4_1_A3
--operation mode is counter

JB61_the_carries[4] = CARRY(JB61_pre_out[3] $ ZD1L321Q # !JB61_the_carries[3]);


--JB61_pre_out[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4] at LC5_1_A3
--operation mode is counter

JB61_pre_out[4]_lut_out = JB61_pre_out[4] $ !JB61_the_carries[4];
JB61_pre_out[4]_sload_eqn = (ZD1L621Q & RE1_portadataout[6]) # (!ZD1L621Q & JB61_pre_out[4]_lut_out);
JB61_pre_out[4] = DFFE(JB61_pre_out[4]_sload_eqn, GLOBAL(KE1_outclock0), , , ZD1L99Q);

--JB61_the_carries[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5] at LC5_1_A3
--operation mode is counter

JB61_the_carries[5] = CARRY(!JB61_the_carries[4] & (JB61_pre_out[4] $ !ZD1L321Q));


--JB61_pre_out[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5] at LC6_1_A3
--operation mode is counter

JB61_pre_out[5]_lut_out = JB61_pre_out[5] $ JB61_the_carries[5];
JB61_pre_out[5]_sload_eqn = (ZD1L621Q & RE1_portadataout[7]) # (!ZD1L621Q & JB61_pre_out[5]_lut_out);
JB61_pre_out[5] = DFFE(JB61_pre_out[5]_sload_eqn, GLOBAL(KE1_outclock0), , , ZD1L99Q);

--JB61_the_carries[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6] at LC6_1_A3
--operation mode is counter

JB61_the_carries[6] = CARRY(JB61_pre_out[5] $ ZD1L321Q # !JB61_the_carries[5]);


--JB61_pre_out[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6] at LC7_1_A3
--operation mode is counter

JB61_pre_out[6]_lut_out = JB61_pre_out[6] $ !JB61_the_carries[6];
JB61_pre_out[6]_sload_eqn = (ZD1L621Q & RE1_portadataout[8]) # (!ZD1L621Q & JB61_pre_out[6]_lut_out);
JB61_pre_out[6] = DFFE(JB61_pre_out[6]_sload_eqn, GLOBAL(KE1_outclock0), , , ZD1L99Q);

--JB61_the_carries[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7] at LC7_1_A3
--operation mode is counter

JB61_the_carries[7] = CARRY(!JB61_the_carries[6] & (JB61_pre_out[6] $ !ZD1L321Q));


--JB61_pre_out[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7] at LC8_1_A3
--operation mode is counter

JB61_pre_out[7]_lut_out = JB61_pre_out[7] $ JB61_the_carries[7];
JB61_pre_out[7]_sload_eqn = (ZD1L621Q & RE1_portadataout[9]) # (!ZD1L621Q & JB61_pre_out[7]_lut_out);
JB61_pre_out[7] = DFFE(JB61_pre_out[7]_sload_eqn, GLOBAL(KE1_outclock0), , , ZD1L99Q);

--JB61_the_carries[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[8] at LC8_1_A3
--operation mode is counter

JB61_the_carries[8] = CARRY(JB61_pre_out[7] $ ZD1L321Q # !JB61_the_carries[7]);


--JB61_pre_out[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[8] at LC9_1_A3
--operation mode is counter

JB61_pre_out[8]_lut_out = JB61_pre_out[8] $ !JB61_the_carries[8];
JB61_pre_out[8]_sload_eqn = (ZD1L621Q & RE1_portadataout[10]) # (!ZD1L621Q & JB61_pre_out[8]_lut_out);
JB61_pre_out[8] = DFFE(JB61_pre_out[8]_sload_eqn, GLOBAL(KE1_outclock0), , , ZD1L99Q);

--JB61_the_carries[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[9] at LC9_1_A3
--operation mode is counter

JB61_the_carries[9] = CARRY(!JB61_the_carries[8] & (JB61_pre_out[8] $ !ZD1L321Q));


--JB61_pre_out[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[9] at LC10_1_A3
--operation mode is counter

JB61_pre_out[9]_lut_out = JB61_pre_out[9] $ JB61_the_carries[9];
JB61_pre_out[9]_sload_eqn = (ZD1L621Q & RE1_portadataout[11]) # (!ZD1L621Q & JB61_pre_out[9]_lut_out);
JB61_pre_out[9] = DFFE(JB61_pre_out[9]_sload_eqn, GLOBAL(KE1_outclock0), , , ZD1L99Q);

--JB61_the_carries[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10] at LC10_1_A3
--operation mode is counter

JB61_the_carries[10] = CARRY(JB61_pre_out[9] $ ZD1L321Q # !JB61_the_carries[9]);


--JB41_sload_path[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] at LC5_2_B3
--operation mode is counter

JB41_sload_path[4]_lut_out = JB41_sload_path[4] $ !JB41L9;
JB41_sload_path[4]_reg_input = !PC51_aeb_out & JB41_sload_path[4]_lut_out;
JB41_sload_path[4] = DFFE(JB41_sload_path[4]_reg_input, GLOBAL(KE1_outclock0), FE1L01Q, , );

--JB41L11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_2_B3
--operation mode is counter

JB41L11 = CARRY(JB41_sload_path[4] & !JB41L9);


--JB41_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_2_B3
--operation mode is counter

JB41_sload_path[3]_lut_out = JB41_sload_path[3] $ JB41L7;
JB41_sload_path[3]_reg_input = !PC51_aeb_out & JB41_sload_path[3]_lut_out;
JB41_sload_path[3] = DFFE(JB41_sload_path[3]_reg_input, GLOBAL(KE1_outclock0), FE1L01Q, , );

--JB41L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_2_B3
--operation mode is counter

JB41L9 = CARRY(!JB41L7 # !JB41_sload_path[3]);


--JB41_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_2_B3
--operation mode is counter

JB41_sload_path[2]_lut_out = JB41_sload_path[2] $ !JB41L5;
JB41_sload_path[2]_reg_input = !PC51_aeb_out & JB41_sload_path[2]_lut_out;
JB41_sload_path[2] = DFFE(JB41_sload_path[2]_reg_input, GLOBAL(KE1_outclock0), FE1L01Q, , );

--JB41L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_2_B3
--operation mode is counter

JB41L7 = CARRY(JB41_sload_path[2] & !JB41L5);


--JB41_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_2_B3
--operation mode is counter

JB41_sload_path[1]_lut_out = JB41_sload_path[1] $ JB41L3;
JB41_sload_path[1]_reg_input = !PC51_aeb_out & JB41_sload_path[1]_lut_out;
JB41_sload_path[1] = DFFE(JB41_sload_path[1]_reg_input, GLOBAL(KE1_outclock0), FE1L01Q, , );

--JB41L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_2_B3
--operation mode is counter

JB41L5 = CARRY(!JB41L3 # !JB41_sload_path[1]);


--JB41_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_2_B3
--operation mode is qfbk_counter

JB41_sload_path[0]_lut_out = !JB41_sload_path[0];
JB41_sload_path[0]_reg_input = !PC51_aeb_out & JB41_sload_path[0]_lut_out;
JB41_sload_path[0] = DFFE(JB41_sload_path[0]_reg_input, GLOBAL(KE1_outclock0), FE1L01Q, , );

--JB41L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_2_B3
--operation mode is qfbk_counter

JB41L3 = CARRY(JB41_sload_path[0]);


--JB41L12 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT at LC6_2_B3
--operation mode is arithmetic

JB41L12 = PC51_aeb_out # JB41L11;

--JB41_cout is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC6_2_B3
--operation mode is arithmetic

JB41_cout = CARRY(!PC51_aeb_out & !JB41L11);


--JB51_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_8_B3
--operation mode is counter

JB51_sload_path[3]_lut_out = JB51_sload_path[3] $ JB51L7;
JB51_sload_path[3]_reg_input = !PC61_aeb_out & JB51_sload_path[3]_lut_out;
JB51_sload_path[3] = DFFE(JB51_sload_path[3]_reg_input, GLOBAL(KE1_outclock0), FE1L01Q, , JB41L31);

--JB51L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_8_B3
--operation mode is counter

JB51L9 = CARRY(!JB51L7 # !JB51_sload_path[3]);


--JB51_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_8_B3
--operation mode is counter

JB51_sload_path[2]_lut_out = JB51_sload_path[2] $ !JB51L5;
JB51_sload_path[2]_reg_input = !PC61_aeb_out & JB51_sload_path[2]_lut_out;
JB51_sload_path[2] = DFFE(JB51_sload_path[2]_reg_input, GLOBAL(KE1_outclock0), FE1L01Q, , JB41L31);

--JB51L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_8_B3
--operation mode is counter

JB51L7 = CARRY(JB51_sload_path[2] & !JB51L5);


--JB51_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_8_B3
--operation mode is counter

JB51_sload_path[1]_lut_out = JB51_sload_path[1] $ JB51L3;
JB51_sload_path[1]_reg_input = !PC61_aeb_out & JB51_sload_path[1]_lut_out;
JB51_sload_path[1] = DFFE(JB51_sload_path[1]_reg_input, GLOBAL(KE1_outclock0), FE1L01Q, , JB41L31);

--JB51L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_8_B3
--operation mode is counter

JB51L5 = CARRY(!JB51L3 # !JB51_sload_path[1]);


--JB51_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_8_B3
--operation mode is qfbk_counter

JB51_sload_path[0]_lut_out = !JB51_sload_path[0];
JB51_sload_path[0]_reg_input = !PC61_aeb_out & JB51_sload_path[0]_lut_out;
JB51_sload_path[0] = DFFE(JB51_sload_path[0]_reg_input, GLOBAL(KE1_outclock0), FE1L01Q, , JB41L31);

--JB51L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_8_B3
--operation mode is qfbk_counter

JB51L3 = CARRY(JB51_sload_path[0]);


--JB51L81 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT at LC5_8_B3
--operation mode is arithmetic

JB51L81 = PC61_aeb_out # !JB51L9;

--JB51_cout is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC5_8_B3
--operation mode is arithmetic

JB51_cout = CARRY(PC61_aeb_out # !JB51L9);


--PE1_lcell_hgrant is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hgrant at LC4_9_A1
--operation mode is normal

PE1_lcell_hgrant = GND;


--PE1_lcell_hresp0 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hresp0 at LC4_10_F1
--operation mode is normal

PE1_lcell_hresp0 = !B1L43Q;


--PE1_lcell_hresp1 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hresp1 at LC6_8_A1
--operation mode is normal

PE1_lcell_hresp1 = VCC;


--KE2_outclock1 is pll4x:inst_pll4x|altclklock:altclklock_component|outclock1 at PLL_3
KE2_outclock1 = PLL(CLK1p, , );


--KE1_outclock0 is pll2x:inst_pll2x|altclklock:altclklock_component|outclock0 at PLL_2
KE1_outclock0 = PLL(CLK2p, , );

--KE1_outclock1 is pll2x:inst_pll2x|altclklock:altclklock_component|outclock1 at PLL_2
KE1_outclock1 = PLL(CLK2p, , );


--XB1L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|a_greater_d~0COMBOUT at LC1_7_N3
--operation mode is arithmetic

XB1L4 = !XB1_ind[0] & XB1_ina[0];

--XB1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|a_greater_d~0 at LC1_7_N3
--operation mode is arithmetic

XB1L3 = CARRY(!XB1_ind[0] & XB1_ina[0]);


--XB1L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|a_greater_d~1COMBOUT at LC2_7_N3
--operation mode is arithmetic

XB1L6 = XB1_ina[1] & (XB1L3 # !XB1_ind[1]) # !XB1_ina[1] & !XB1_ind[1] & XB1L3;

--XB1L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|a_greater_d~1 at LC2_7_N3
--operation mode is arithmetic

XB1L5 = CARRY(XB1_ina[1] & XB1_ind[1] & !XB1L3 # !XB1_ina[1] & (XB1_ind[1] # !XB1L3));


--XB1L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|a_greater_d~2COMBOUT at LC3_7_N3
--operation mode is arithmetic

XB1L8 = XB1_ina[2] & (!XB1L5 # !XB1_ind[2]) # !XB1_ina[2] & !XB1_ind[2] & !XB1L5;

--XB1L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|a_greater_d~2 at LC3_7_N3
--operation mode is arithmetic

XB1L7 = CARRY(XB1_ina[2] & (!XB1L5 # !XB1_ind[2]) # !XB1_ina[2] & !XB1_ind[2] & !XB1L5);


--XB1L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|a_greater_d~3COMBOUT at LC4_7_N3
--operation mode is arithmetic

XB1L01 = XB1_ina[3] & (XB1L7 # !XB1_ind[3]) # !XB1_ina[3] & !XB1_ind[3] & XB1L7;

--XB1L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|a_greater_d~3 at LC4_7_N3
--operation mode is arithmetic

XB1L9 = CARRY(XB1_ina[3] & XB1_ind[3] & !XB1L7 # !XB1_ina[3] & (XB1_ind[3] # !XB1L7));


--XB1L21 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|a_greater_d~4COMBOUT at LC5_7_N3
--operation mode is arithmetic

XB1L21 = XB1_ina[4] & (!XB1L9 # !XB1_ind[4]) # !XB1_ina[4] & !XB1_ind[4] & !XB1L9;

--XB1L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|a_greater_d~4 at LC5_7_N3
--operation mode is arithmetic

XB1L11 = CARRY(XB1_ina[4] & (!XB1L9 # !XB1_ind[4]) # !XB1_ina[4] & !XB1_ind[4] & !XB1L9);


--XB1L41 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|a_greater_d~5COMBOUT at LC6_7_N3
--operation mode is arithmetic

XB1L41 = XB1_ind[5] & XB1_ina[5] & XB1L11 # !XB1_ind[5] & (XB1_ina[5] # XB1L11);

--XB1L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|a_greater_d~5 at LC6_7_N3
--operation mode is arithmetic

XB1L31 = CARRY(XB1_ind[5] & (!XB1L11 # !XB1_ina[5]) # !XB1_ind[5] & !XB1_ina[5] & !XB1L11);


--XB1L61 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|a_greater_d~6COMBOUT at LC7_7_N3
--operation mode is arithmetic

XB1L61 = XB1_ind[6] & XB1_ina[6] & !XB1L31 # !XB1_ind[6] & (XB1_ina[6] # !XB1L31);

--XB1L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|a_greater_d~6 at LC7_7_N3
--operation mode is arithmetic

XB1L51 = CARRY(XB1_ind[6] & XB1_ina[6] & !XB1L31 # !XB1_ind[6] & (XB1_ina[6] # !XB1L31));


--XB1L81 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|a_greater_d~7COMBOUT at LC8_7_N3
--operation mode is arithmetic

XB1L81 = XB1_ind[7] & XB1_ina[7] & XB1L51 # !XB1_ind[7] & (XB1_ina[7] # XB1L51);

--XB1L71 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|a_greater_d~7 at LC8_7_N3
--operation mode is arithmetic

XB1L71 = CARRY(XB1_ind[7] & (!XB1L51 # !XB1_ina[7]) # !XB1_ind[7] & !XB1_ina[7] & !XB1L51);


--XB1L02 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|a_greater_d~8COMBOUT at LC9_7_N3
--operation mode is arithmetic

XB1L02 = XB1_ind[8] & XB1_ina[8] & !XB1L71 # !XB1_ind[8] & (XB1_ina[8] # !XB1L71);

--XB1L91 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|a_greater_d~8 at LC9_7_N3
--operation mode is arithmetic

XB1L91 = CARRY(XB1_ind[8] & XB1_ina[8] & !XB1L71 # !XB1_ind[8] & (XB1_ina[8] # !XB1L71));


--XB1L12 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|a_greater_d~9 at LC10_7_N3
--operation mode is normal

XB1L12 = XB1_ind[9] & XB1L91 & XB1_ina[9] # !XB1_ind[9] & (XB1L91 # XB1_ina[9]);


--XB1L32 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|d_greater_a~0COMBOUT at LC1_3_N3
--operation mode is arithmetic

XB1L32 = !XB1_ina[0] & XB1_ind[0];

--XB1L22 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|d_greater_a~0 at LC1_3_N3
--operation mode is arithmetic

XB1L22 = CARRY(!XB1_ina[0] & XB1_ind[0]);


--XB1L52 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|d_greater_a~1COMBOUT at LC2_3_N3
--operation mode is arithmetic

XB1L52 = XB1_ina[1] & XB1_ind[1] & XB1L22 # !XB1_ina[1] & (XB1_ind[1] # XB1L22);

--XB1L42 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|d_greater_a~1 at LC2_3_N3
--operation mode is arithmetic

XB1L42 = CARRY(XB1_ina[1] & (!XB1L22 # !XB1_ind[1]) # !XB1_ina[1] & !XB1_ind[1] & !XB1L22);


--XB1L72 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|d_greater_a~2COMBOUT at LC3_3_N3
--operation mode is arithmetic

XB1L72 = XB1_ind[2] & (!XB1L42 # !XB1_ina[2]) # !XB1_ind[2] & !XB1_ina[2] & !XB1L42;

--XB1L62 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|d_greater_a~2 at LC3_3_N3
--operation mode is arithmetic

XB1L62 = CARRY(XB1_ind[2] & (!XB1L42 # !XB1_ina[2]) # !XB1_ind[2] & !XB1_ina[2] & !XB1L42);


--XB1L92 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|d_greater_a~3COMBOUT at LC4_3_N3
--operation mode is arithmetic

XB1L92 = XB1_ind[3] & (XB1L62 # !XB1_ina[3]) # !XB1_ind[3] & !XB1_ina[3] & XB1L62;

--XB1L82 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|d_greater_a~3 at LC4_3_N3
--operation mode is arithmetic

XB1L82 = CARRY(XB1_ind[3] & XB1_ina[3] & !XB1L62 # !XB1_ind[3] & (XB1_ina[3] # !XB1L62));


--XB1L13 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|d_greater_a~4COMBOUT at LC5_3_N3
--operation mode is arithmetic

XB1L13 = XB1_ina[4] & XB1_ind[4] & !XB1L82 # !XB1_ina[4] & (XB1_ind[4] # !XB1L82);

--XB1L03 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|d_greater_a~4 at LC5_3_N3
--operation mode is arithmetic

XB1L03 = CARRY(XB1_ina[4] & XB1_ind[4] & !XB1L82 # !XB1_ina[4] & (XB1_ind[4] # !XB1L82));


--XB1L33 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|d_greater_a~5COMBOUT at LC6_3_N3
--operation mode is arithmetic

XB1L33 = XB1_ina[5] & XB1_ind[5] & XB1L03 # !XB1_ina[5] & (XB1_ind[5] # XB1L03);

--XB1L23 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|d_greater_a~5 at LC6_3_N3
--operation mode is arithmetic

XB1L23 = CARRY(XB1_ina[5] & (!XB1L03 # !XB1_ind[5]) # !XB1_ina[5] & !XB1_ind[5] & !XB1L03);


--XB1L53 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|d_greater_a~6COMBOUT at LC7_3_N3
--operation mode is arithmetic

XB1L53 = XB1_ina[6] & XB1_ind[6] & !XB1L23 # !XB1_ina[6] & (XB1_ind[6] # !XB1L23);

--XB1L43 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|d_greater_a~6 at LC7_3_N3
--operation mode is arithmetic

XB1L43 = CARRY(XB1_ina[6] & XB1_ind[6] & !XB1L23 # !XB1_ina[6] & (XB1_ind[6] # !XB1L23));


--XB1L73 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|d_greater_a~7COMBOUT at LC8_3_N3
--operation mode is arithmetic

XB1L73 = XB1_ina[7] & XB1_ind[7] & XB1L43 # !XB1_ina[7] & (XB1_ind[7] # XB1L43);

--XB1L63 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|d_greater_a~7 at LC8_3_N3
--operation mode is arithmetic

XB1L63 = CARRY(XB1_ina[7] & (!XB1L43 # !XB1_ind[7]) # !XB1_ina[7] & !XB1_ind[7] & !XB1L43);


--XB1L93 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|d_greater_a~8COMBOUT at LC9_3_N3
--operation mode is arithmetic

XB1L93 = XB1_ina[8] & XB1_ind[8] & !XB1L63 # !XB1_ina[8] & (XB1_ind[8] # !XB1L63);

--XB1L83 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|d_greater_a~8 at LC9_3_N3
--operation mode is arithmetic

XB1L83 = CARRY(XB1_ina[8] & XB1_ind[8] & !XB1L63 # !XB1_ina[8] & (XB1_ind[8] # !XB1L63));


--XB1L04 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|d_greater_a~9 at LC10_3_N3
--operation mode is normal

XB1L04 = XB1_ina[9] & XB1L83 & XB1_ind[9] # !XB1_ina[9] & (XB1L83 # XB1_ind[9]);


--BC1L93 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~1 at LC4_12_K4
--operation mode is arithmetic

BC1L93 = BC1_dpr_wadr[0] $ BC1_dpr_radr[0];

--BC1L04 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~1COUT at LC4_12_K4
--operation mode is arithmetic

BC1L04 = CARRY(BC1_dpr_wadr[0] # !BC1_dpr_radr[0]);


--BC1L14 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~2 at LC5_12_K4
--operation mode is arithmetic

BC1L14 = BC1_dpr_wadr[1] $ BC1_dpr_radr[1] $ !BC1L04;

--BC1L24 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~2COUT at LC5_12_K4
--operation mode is arithmetic

BC1L24 = CARRY(BC1_dpr_wadr[1] & BC1_dpr_radr[1] & !BC1L04 # !BC1_dpr_wadr[1] & (BC1_dpr_radr[1] # !BC1L04));


--BC1L34 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~3 at LC6_12_K4
--operation mode is arithmetic

BC1L34 = BC1_dpr_radr[2] $ BC1_dpr_wadr[2] $ BC1L24;

--BC1L44 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~3COUT at LC6_12_K4
--operation mode is arithmetic

BC1L44 = CARRY(BC1_dpr_radr[2] & BC1_dpr_wadr[2] & !BC1L24 # !BC1_dpr_radr[2] & (BC1_dpr_wadr[2] # !BC1L24));


--BC1L54 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~4 at LC7_12_K4
--operation mode is arithmetic

BC1L54 = BC1_dpr_radr[3] $ BC1_dpr_wadr[3] $ !BC1L44;

--BC1L64 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~4COUT at LC7_12_K4
--operation mode is arithmetic

BC1L64 = CARRY(BC1_dpr_radr[3] & (!BC1L44 # !BC1_dpr_wadr[3]) # !BC1_dpr_radr[3] & !BC1_dpr_wadr[3] & !BC1L44);


--BC1L74 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~5 at LC8_12_K4
--operation mode is arithmetic

BC1L74 = BC1_dpr_wadr[4] $ BC1_dpr_radr[4] $ BC1L64;

--BC1L84 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~5COUT at LC8_12_K4
--operation mode is arithmetic

BC1L84 = CARRY(BC1_dpr_wadr[4] & (!BC1L64 # !BC1_dpr_radr[4]) # !BC1_dpr_wadr[4] & !BC1_dpr_radr[4] & !BC1L64);


--BC1L94 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~6 at LC9_12_K4
--operation mode is arithmetic

BC1L94 = BC1_dpr_radr[5] $ BC1_dpr_wadr[5] $ !BC1L84;

--BC1L05 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~6COUT at LC9_12_K4
--operation mode is arithmetic

BC1L05 = CARRY(BC1_dpr_radr[5] & (!BC1L84 # !BC1_dpr_wadr[5]) # !BC1_dpr_radr[5] & !BC1_dpr_wadr[5] & !BC1L84);


--BC1L15 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~7 at LC10_12_K4
--operation mode is arithmetic

BC1L15 = BC1_dpr_radr[6] $ BC1_dpr_wadr[6] $ BC1L05;

--BC1L25 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~7COUT at LC10_12_K4
--operation mode is arithmetic

BC1L25 = CARRY(BC1_dpr_radr[6] & BC1_dpr_wadr[6] & !BC1L05 # !BC1_dpr_radr[6] & (BC1_dpr_wadr[6] # !BC1L05));


--BC1L35 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~8 at LC1_14_K4
--operation mode is arithmetic

BC1L35 = BC1_dpr_wadr[7] $ BC1_dpr_radr[7] $ !BC1L25;

--BC1L45 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~8COUT at LC1_14_K4
--operation mode is arithmetic

BC1L45 = CARRY(BC1_dpr_wadr[7] & BC1_dpr_radr[7] & !BC1L25 # !BC1_dpr_wadr[7] & (BC1_dpr_radr[7] # !BC1L25));


--BC1L55 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~9 at LC2_14_K4
--operation mode is arithmetic

BC1L55 = BC1_dpr_wadr[8] $ BC1_dpr_radr[8] $ BC1L45;

--BC1L65 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~9COUT at LC2_14_K4
--operation mode is arithmetic

BC1L65 = CARRY(BC1_dpr_wadr[8] & (!BC1L45 # !BC1_dpr_radr[8]) # !BC1_dpr_wadr[8] & !BC1_dpr_radr[8] & !BC1L45);


--BC1L75 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~10 at LC3_14_K4
--operation mode is arithmetic

BC1L75 = BC1_dpr_wadr[9] $ BC1_dpr_radr[9] $ !BC1L65;

--BC1L85 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~10COUT at LC3_14_K4
--operation mode is arithmetic

BC1L85 = CARRY(BC1_dpr_wadr[9] & BC1_dpr_radr[9] & !BC1L65 # !BC1_dpr_wadr[9] & (BC1_dpr_radr[9] # !BC1L65));


--BC1L95 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~11 at LC4_14_K4
--operation mode is arithmetic

BC1L95 = BC1_dpr_wadr[10] $ BC1_dpr_radr[10] $ BC1L85;

--BC1L06 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~11COUT at LC4_14_K4
--operation mode is arithmetic

BC1L06 = CARRY(BC1_dpr_wadr[10] & (!BC1L85 # !BC1_dpr_radr[10]) # !BC1_dpr_wadr[10] & !BC1_dpr_radr[10] & !BC1L85);


--BC1L16 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~12 at LC5_14_K4
--operation mode is arithmetic

BC1L16 = BC1_dpr_wadr[11] $ BC1_dpr_radr[11] $ !BC1L06;

--BC1L26 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~12COUT at LC5_14_K4
--operation mode is arithmetic

BC1L26 = CARRY(BC1_dpr_wadr[11] & BC1_dpr_radr[11] & !BC1L06 # !BC1_dpr_wadr[11] & (BC1_dpr_radr[11] # !BC1L06));


--BC1L36 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~13 at LC6_14_K4
--operation mode is arithmetic

BC1L36 = BC1_dpr_radr[12] $ BC1_dpr_wadr[12] $ BC1L26;

--BC1L46 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~13COUT at LC6_14_K4
--operation mode is arithmetic

BC1L46 = CARRY(BC1_dpr_radr[12] & BC1_dpr_wadr[12] & !BC1L26 # !BC1_dpr_radr[12] & (BC1_dpr_wadr[12] # !BC1L26));


--BC1L56 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_2~14 at LC7_14_K4
--operation mode is normal

BC1L56 = BC1_dpr_wadr[13] $ BC1_dpr_radr[13] $ !BC1L46;


--BC1L49 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_5~1COMBOUT at LC5_7_K4
--operation mode is arithmetic

BC1L49 = VCC;

--BC1L39 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_5~1 at LC5_7_K4
--operation mode is arithmetic

BC1L39 = CARRY(BC1_dpr_radr[0] # !BC1_dpr_wadr[0]);


--BC1L59 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_5~2 at LC6_7_K4
--operation mode is arithmetic

BC1L59 = BC1_dpr_wadr[1] $ BC1_dpr_radr[1] $ !BC1L39;

--BC1L69 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_5~2COUT at LC6_7_K4
--operation mode is arithmetic

BC1L69 = CARRY(BC1_dpr_wadr[1] & (!BC1L39 # !BC1_dpr_radr[1]) # !BC1_dpr_wadr[1] & !BC1_dpr_radr[1] & !BC1L39);


--BC1L79 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_5~3 at LC7_7_K4
--operation mode is arithmetic

BC1L79 = BC1_dpr_wadr[2] $ BC1_dpr_radr[2] $ BC1L69;

--BC1L89 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_5~3COUT at LC7_7_K4
--operation mode is arithmetic

BC1L89 = CARRY(BC1_dpr_wadr[2] & BC1_dpr_radr[2] & !BC1L69 # !BC1_dpr_wadr[2] & (BC1_dpr_radr[2] # !BC1L69));


--BC1L99 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_5~4 at LC8_7_K4
--operation mode is arithmetic

BC1L99 = BC1_dpr_wadr[3] $ BC1_dpr_radr[3] $ !BC1L89;

--BC1L001 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_5~4COUT at LC8_7_K4
--operation mode is arithmetic

BC1L001 = CARRY(BC1_dpr_wadr[3] & (!BC1L89 # !BC1_dpr_radr[3]) # !BC1_dpr_wadr[3] & !BC1_dpr_radr[3] & !BC1L89);


--BC1L101 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_5~5 at LC9_7_K4
--operation mode is arithmetic

BC1L101 = BC1_dpr_radr[4] $ BC1_dpr_wadr[4] $ BC1L001;

--BC1L201 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_5~5COUT at LC9_7_K4
--operation mode is arithmetic

BC1L201 = CARRY(BC1_dpr_radr[4] & (!BC1L001 # !BC1_dpr_wadr[4]) # !BC1_dpr_radr[4] & !BC1_dpr_wadr[4] & !BC1L001);


--BC1L301 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_5~6 at LC10_7_K4
--operation mode is arithmetic

BC1L301 = BC1_dpr_radr[5] $ BC1_dpr_wadr[5] $ !BC1L201;

--BC1L401 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_5~6COUT at LC10_7_K4
--operation mode is arithmetic

BC1L401 = CARRY(BC1_dpr_radr[5] & BC1_dpr_wadr[5] & !BC1L201 # !BC1_dpr_radr[5] & (BC1_dpr_wadr[5] # !BC1L201));


--BC1L501 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_5~7 at LC1_9_K4
--operation mode is arithmetic

BC1L501 = BC1_dpr_wadr[6] $ BC1_dpr_radr[6] $ BC1L401;

--BC1L601 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_5~7COUT at LC1_9_K4
--operation mode is arithmetic

BC1L601 = CARRY(BC1_dpr_wadr[6] & BC1_dpr_radr[6] & !BC1L401 # !BC1_dpr_wadr[6] & (BC1_dpr_radr[6] # !BC1L401));


--BC1L701 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_5~8 at LC2_9_K4
--operation mode is arithmetic

BC1L701 = BC1_dpr_wadr[7] $ BC1_dpr_radr[7] $ !BC1L601;

--BC1L801 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_5~8COUT at LC2_9_K4
--operation mode is arithmetic

BC1L801 = CARRY(BC1_dpr_wadr[7] & (!BC1L601 # !BC1_dpr_radr[7]) # !BC1_dpr_wadr[7] & !BC1_dpr_radr[7] & !BC1L601);


--BC1L901 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_5~9 at LC3_9_K4
--operation mode is arithmetic

BC1L901 = BC1_dpr_wadr[8] $ BC1_dpr_radr[8] $ BC1L801;

--BC1L011 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_5~9COUT at LC3_9_K4
--operation mode is arithmetic

BC1L011 = CARRY(BC1_dpr_wadr[8] & BC1_dpr_radr[8] & !BC1L801 # !BC1_dpr_wadr[8] & (BC1_dpr_radr[8] # !BC1L801));


--BC1L111 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_5~10 at LC4_9_K4
--operation mode is arithmetic

BC1L111 = BC1_dpr_wadr[9] $ BC1_dpr_radr[9] $ !BC1L011;

--BC1L211 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_5~10COUT at LC4_9_K4
--operation mode is arithmetic

BC1L211 = CARRY(BC1_dpr_wadr[9] & (!BC1L011 # !BC1_dpr_radr[9]) # !BC1_dpr_wadr[9] & !BC1_dpr_radr[9] & !BC1L011);


--BC1L311 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_5~11 at LC5_9_K4
--operation mode is arithmetic

BC1L311 = BC1_dpr_wadr[10] $ BC1_dpr_radr[10] $ BC1L211;

--BC1L411 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_5~11COUT at LC5_9_K4
--operation mode is arithmetic

BC1L411 = CARRY(BC1_dpr_wadr[10] & BC1_dpr_radr[10] & !BC1L211 # !BC1_dpr_wadr[10] & (BC1_dpr_radr[10] # !BC1L211));


--BC1L511 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_5~12 at LC6_9_K4
--operation mode is arithmetic

BC1L511 = BC1_dpr_wadr[11] $ BC1_dpr_radr[11] $ !BC1L411;

--BC1L611 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_5~12COUT at LC6_9_K4
--operation mode is arithmetic

BC1L611 = CARRY(BC1_dpr_wadr[11] & (!BC1L411 # !BC1_dpr_radr[11]) # !BC1_dpr_wadr[11] & !BC1_dpr_radr[11] & !BC1L411);


--BC1L711 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_5~13 at LC7_9_K4
--operation mode is normal

BC1L711 = BC1_dpr_radr[12] $ BC1L611 $ BC1_dpr_wadr[12];


--XB1L29 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_1~1 at LC1_6_N3
--operation mode is arithmetic

XB1L29 = XB1_ina[0] $ XB1_ind[0];

--XB1L39 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_1~1COUT at LC1_6_N3
--operation mode is arithmetic

XB1L39 = CARRY(XB1_ina[0] # !XB1_ind[0]);


--XB1L49 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_1~2 at LC2_6_N3
--operation mode is arithmetic

XB1L49 = XB1_ind[1] $ XB1_ina[1] $ !XB1L39;

--XB1L59 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_1~2COUT at LC2_6_N3
--operation mode is arithmetic

XB1L59 = CARRY(XB1_ind[1] & (!XB1L39 # !XB1_ina[1]) # !XB1_ind[1] & !XB1_ina[1] & !XB1L39);


--XB1L69 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_1~3 at LC3_6_N3
--operation mode is arithmetic

XB1L69 = XB1_ind[2] $ XB1_ina[2] $ XB1L59;

--XB1L79 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_1~3COUT at LC3_6_N3
--operation mode is arithmetic

XB1L79 = CARRY(XB1_ind[2] & XB1_ina[2] & !XB1L59 # !XB1_ind[2] & (XB1_ina[2] # !XB1L59));


--XB1L89 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_1~4 at LC4_6_N3
--operation mode is arithmetic

XB1L89 = XB1_ind[3] $ XB1_ina[3] $ !XB1L79;

--XB1L99 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_1~4COUT at LC4_6_N3
--operation mode is arithmetic

XB1L99 = CARRY(XB1_ind[3] & (!XB1L79 # !XB1_ina[3]) # !XB1_ind[3] & !XB1_ina[3] & !XB1L79);


--XB1L001 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_1~5 at LC5_6_N3
--operation mode is arithmetic

XB1L001 = XB1_ind[4] $ XB1_ina[4] $ XB1L99;

--XB1L101 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_1~5COUT at LC5_6_N3
--operation mode is arithmetic

XB1L101 = CARRY(XB1_ind[4] & XB1_ina[4] & !XB1L99 # !XB1_ind[4] & (XB1_ina[4] # !XB1L99));


--XB1L201 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_1~6 at LC6_6_N3
--operation mode is arithmetic

XB1L201 = XB1_ina[5] $ XB1_ind[5] $ !XB1L101;

--XB1L301 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_1~6COUT at LC6_6_N3
--operation mode is arithmetic

XB1L301 = CARRY(XB1_ina[5] & XB1_ind[5] & !XB1L101 # !XB1_ina[5] & (XB1_ind[5] # !XB1L101));


--XB1L401 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_1~7 at LC7_6_N3
--operation mode is arithmetic

XB1L401 = XB1_ina[6] $ XB1_ind[6] $ XB1L301;

--XB1L501 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_1~7COUT at LC7_6_N3
--operation mode is arithmetic

XB1L501 = CARRY(XB1_ina[6] & (!XB1L301 # !XB1_ind[6]) # !XB1_ina[6] & !XB1_ind[6] & !XB1L301);


--XB1L601 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_1~8 at LC8_6_N3
--operation mode is arithmetic

XB1L601 = XB1_ina[7] $ XB1_ind[7] $ !XB1L501;

--XB1L701 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_1~8COUT at LC8_6_N3
--operation mode is arithmetic

XB1L701 = CARRY(XB1_ina[7] & XB1_ind[7] & !XB1L501 # !XB1_ina[7] & (XB1_ind[7] # !XB1L501));


--XB1L801 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_1~9 at LC9_6_N3
--operation mode is arithmetic

XB1L801 = XB1_ina[8] $ XB1_ind[8] $ XB1L701;

--XB1L901 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_1~9COUT at LC9_6_N3
--operation mode is arithmetic

XB1L901 = CARRY(XB1_ina[8] & (!XB1L701 # !XB1_ind[8]) # !XB1_ina[8] & !XB1_ind[8] & !XB1L701);


--XB1L011 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_1~10 at LC10_6_N3
--operation mode is normal

XB1L011 = XB1_ina[9] $ XB1L901 $ !XB1_ind[9];


--XB1L511 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_5~1 at LC1_8_N3
--operation mode is arithmetic

XB1L511 = XB1_ina[0] $ XB1_ind[0];

--XB1L611 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_5~1COUT at LC1_8_N3
--operation mode is arithmetic

XB1L611 = CARRY(XB1_ind[0] # !XB1_ina[0]);


--XB1L711 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_5~2 at LC2_8_N3
--operation mode is arithmetic

XB1L711 = XB1_ind[1] $ XB1_ina[1] $ !XB1L611;

--XB1L811 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_5~2COUT at LC2_8_N3
--operation mode is arithmetic

XB1L811 = CARRY(XB1_ind[1] & XB1_ina[1] & !XB1L611 # !XB1_ind[1] & (XB1_ina[1] # !XB1L611));


--XB1L911 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_5~3 at LC3_8_N3
--operation mode is arithmetic

XB1L911 = XB1_ind[2] $ XB1_ina[2] $ XB1L811;

--XB1L021 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_5~3COUT at LC3_8_N3
--operation mode is arithmetic

XB1L021 = CARRY(XB1_ind[2] & (!XB1L811 # !XB1_ina[2]) # !XB1_ind[2] & !XB1_ina[2] & !XB1L811);


--XB1L121 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_5~4 at LC4_8_N3
--operation mode is arithmetic

XB1L121 = XB1_ind[3] $ XB1_ina[3] $ !XB1L021;

--XB1L221 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_5~4COUT at LC4_8_N3
--operation mode is arithmetic

XB1L221 = CARRY(XB1_ind[3] & XB1_ina[3] & !XB1L021 # !XB1_ind[3] & (XB1_ina[3] # !XB1L021));


--XB1L321 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_5~5 at LC5_8_N3
--operation mode is arithmetic

XB1L321 = XB1_ind[4] $ XB1_ina[4] $ XB1L221;

--XB1L421 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_5~5COUT at LC5_8_N3
--operation mode is arithmetic

XB1L421 = CARRY(XB1_ind[4] & (!XB1L221 # !XB1_ina[4]) # !XB1_ind[4] & !XB1_ina[4] & !XB1L221);


--XB1L521 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_5~6 at LC6_8_N3
--operation mode is arithmetic

XB1L521 = XB1_ina[5] $ XB1_ind[5] $ !XB1L421;

--XB1L621 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_5~6COUT at LC6_8_N3
--operation mode is arithmetic

XB1L621 = CARRY(XB1_ina[5] & (!XB1L421 # !XB1_ind[5]) # !XB1_ina[5] & !XB1_ind[5] & !XB1L421);


--XB1L721 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_5~7 at LC7_8_N3
--operation mode is arithmetic

XB1L721 = XB1_ina[6] $ XB1_ind[6] $ XB1L621;

--XB1L821 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_5~7COUT at LC7_8_N3
--operation mode is arithmetic

XB1L821 = CARRY(XB1_ina[6] & XB1_ind[6] & !XB1L621 # !XB1_ina[6] & (XB1_ind[6] # !XB1L621));


--XB1L921 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_5~8 at LC8_8_N3
--operation mode is arithmetic

XB1L921 = XB1_ina[7] $ XB1_ind[7] $ !XB1L821;

--XB1L031 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_5~8COUT at LC8_8_N3
--operation mode is arithmetic

XB1L031 = CARRY(XB1_ina[7] & (!XB1L821 # !XB1_ind[7]) # !XB1_ina[7] & !XB1_ind[7] & !XB1L821);


--XB1L131 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_5~9 at LC9_8_N3
--operation mode is arithmetic

XB1L131 = XB1_ina[8] $ XB1_ind[8] $ XB1L031;

--XB1L231 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_5~9COUT at LC9_8_N3
--operation mode is arithmetic

XB1L231 = CARRY(XB1_ina[8] & XB1_ind[8] & !XB1L031 # !XB1_ina[8] & (XB1_ind[8] # !XB1L031));


--XB1L331 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_5~10 at LC10_8_N3
--operation mode is normal

XB1L331 = XB1_ina[9] $ XB1L231 $ !XB1_ind[9];


--WD1L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~1 at LC4_10_H2
--operation mode is arithmetic

WD1L5 = WD1_tx_dpr_waddr[0] $ JB31_q[0];

--WD1L6 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~1COUT at LC4_10_H2
--operation mode is arithmetic

WD1L6 = CARRY(WD1_tx_dpr_waddr[0] # !JB31_q[0]);


--WD1L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~2 at LC5_10_H2
--operation mode is arithmetic

WD1L7 = WD1_tx_dpr_waddr[1] $ JB31_q[1] $ !WD1L6;

--WD1L8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~2COUT at LC5_10_H2
--operation mode is arithmetic

WD1L8 = CARRY(WD1_tx_dpr_waddr[1] & JB31_q[1] & !WD1L6 # !WD1_tx_dpr_waddr[1] & (JB31_q[1] # !WD1L6));


--WD1L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~3 at LC6_10_H2
--operation mode is arithmetic

WD1L9 = WD1_tx_dpr_waddr[2] $ JB31_q[2] $ WD1L8;

--WD1L01 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~3COUT at LC6_10_H2
--operation mode is arithmetic

WD1L01 = CARRY(WD1_tx_dpr_waddr[2] & (!WD1L8 # !JB31_q[2]) # !WD1_tx_dpr_waddr[2] & !JB31_q[2] & !WD1L8);


--WD1L11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~4 at LC7_10_H2
--operation mode is arithmetic

WD1L11 = WD1_tx_dpr_waddr[3] $ JB31_q[3] $ !WD1L01;

--WD1L21 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~4COUT at LC7_10_H2
--operation mode is arithmetic

WD1L21 = CARRY(WD1_tx_dpr_waddr[3] & JB31_q[3] & !WD1L01 # !WD1_tx_dpr_waddr[3] & (JB31_q[3] # !WD1L01));


--WD1L31 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~5 at LC8_10_H2
--operation mode is arithmetic

WD1L31 = WD1_tx_dpr_waddr[4] $ JB31_q[4] $ WD1L21;

--WD1L41 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~5COUT at LC8_10_H2
--operation mode is arithmetic

WD1L41 = CARRY(WD1_tx_dpr_waddr[4] & (!WD1L21 # !JB31_q[4]) # !WD1_tx_dpr_waddr[4] & !JB31_q[4] & !WD1L21);


--WD1L51 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~6 at LC9_10_H2
--operation mode is arithmetic

WD1L51 = WD1_tx_dpr_waddr[5] $ JB31_q[5] $ !WD1L41;

--WD1L61 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~6COUT at LC9_10_H2
--operation mode is arithmetic

WD1L61 = CARRY(WD1_tx_dpr_waddr[5] & JB31_q[5] & !WD1L41 # !WD1_tx_dpr_waddr[5] & (JB31_q[5] # !WD1L41));


--WD1L71 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~7 at LC10_10_H2
--operation mode is arithmetic

WD1L71 = WD1_tx_dpr_waddr[6] $ JB31_q[6] $ WD1L61;

--WD1L81 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~7COUT at LC10_10_H2
--operation mode is arithmetic

WD1L81 = CARRY(WD1_tx_dpr_waddr[6] & (!WD1L61 # !JB31_q[6]) # !WD1_tx_dpr_waddr[6] & !JB31_q[6] & !WD1L61);


--WD1L91 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~8 at LC1_12_H2
--operation mode is arithmetic

WD1L91 = JB31_q[7] $ WD1_tx_dpr_waddr[7] $ !WD1L81;

--WD1L02 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~8COUT at LC1_12_H2
--operation mode is arithmetic

WD1L02 = CARRY(JB31_q[7] & (!WD1L81 # !WD1_tx_dpr_waddr[7]) # !JB31_q[7] & !WD1_tx_dpr_waddr[7] & !WD1L81);


--WD1L12 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~9 at LC2_12_H2
--operation mode is arithmetic

WD1L12 = JB31_q[8] $ WD1_tx_dpr_waddr[8] $ WD1L02;

--WD1L22 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~9COUT at LC2_12_H2
--operation mode is arithmetic

WD1L22 = CARRY(JB31_q[8] & WD1_tx_dpr_waddr[8] & !WD1L02 # !JB31_q[8] & (WD1_tx_dpr_waddr[8] # !WD1L02));


--WD1L32 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~10 at LC3_12_H2
--operation mode is arithmetic

WD1L32 = WD1_tx_dpr_waddr[9] $ JB31_q[9] $ !WD1L22;

--WD1L42 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~10COUT at LC3_12_H2
--operation mode is arithmetic

WD1L42 = CARRY(WD1_tx_dpr_waddr[9] & JB31_q[9] & !WD1L22 # !WD1_tx_dpr_waddr[9] & (JB31_q[9] # !WD1L22));


--WD1L52 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~11 at LC4_12_H2
--operation mode is arithmetic

WD1L52 = WD1_tx_dpr_waddr[10] $ JB31_q[10] $ WD1L42;

--WD1L62 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~11COUT at LC4_12_H2
--operation mode is arithmetic

WD1L62 = CARRY(WD1_tx_dpr_waddr[10] & (!WD1L42 # !JB31_q[10]) # !WD1_tx_dpr_waddr[10] & !JB31_q[10] & !WD1L42);


--WD1L72 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~12 at LC5_12_H2
--operation mode is arithmetic

WD1L72 = JB31_q[11] $ WD1_tx_dpr_waddr[11] $ !WD1L62;

--WD1L82 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~12COUT at LC5_12_H2
--operation mode is arithmetic

WD1L82 = CARRY(JB31_q[11] & (!WD1L62 # !WD1_tx_dpr_waddr[11]) # !JB31_q[11] & !WD1_tx_dpr_waddr[11] & !WD1L62);


--WD1L92 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~13 at LC6_12_H2
--operation mode is arithmetic

WD1L92 = WD1_tx_dpr_waddr[12] $ JB31_q[12] $ WD1L82;

--WD1L03 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~13COUT at LC6_12_H2
--operation mode is arithmetic

WD1L03 = CARRY(WD1_tx_dpr_waddr[12] & (!WD1L82 # !JB31_q[12]) # !WD1_tx_dpr_waddr[12] & !JB31_q[12] & !WD1L82);


--WD1L13 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_2~14 at LC7_12_H2
--operation mode is normal

WD1L13 = WD1_tx_dpr_waddr[13] $ JB31_q[13] $ !WD1L03;


--WD1L95 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_5~1 at LC5_2_H2
--operation mode is arithmetic

WD1L95 = JB31_q[0] $ WD1_tx_dpr_waddr[0];

--WD1L06 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_5~1COUT at LC5_2_H2
--operation mode is arithmetic

WD1L06 = CARRY(JB31_q[0] # !WD1_tx_dpr_waddr[0]);


--WD1L16 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_5~2 at LC6_2_H2
--operation mode is arithmetic

WD1L16 = JB31_q[1] $ WD1_tx_dpr_waddr[1] $ !WD1L06;

--WD1L26 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_5~2COUT at LC6_2_H2
--operation mode is arithmetic

WD1L26 = CARRY(JB31_q[1] & WD1_tx_dpr_waddr[1] & !WD1L06 # !JB31_q[1] & (WD1_tx_dpr_waddr[1] # !WD1L06));


--WD1L36 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_5~3 at LC7_2_H2
--operation mode is arithmetic

WD1L36 = JB31_q[2] $ WD1_tx_dpr_waddr[2] $ WD1L26;

--WD1L46 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_5~3COUT at LC7_2_H2
--operation mode is arithmetic

WD1L46 = CARRY(JB31_q[2] & (!WD1L26 # !WD1_tx_dpr_waddr[2]) # !JB31_q[2] & !WD1_tx_dpr_waddr[2] & !WD1L26);


--WD1L56 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_5~4 at LC8_2_H2
--operation mode is arithmetic

WD1L56 = JB31_q[3] $ WD1_tx_dpr_waddr[3] $ !WD1L46;

--WD1L66 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_5~4COUT at LC8_2_H2
--operation mode is arithmetic

WD1L66 = CARRY(JB31_q[3] & WD1_tx_dpr_waddr[3] & !WD1L46 # !JB31_q[3] & (WD1_tx_dpr_waddr[3] # !WD1L46));


--WD1L76 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_5~5 at LC9_2_H2
--operation mode is arithmetic

WD1L76 = JB31_q[4] $ WD1_tx_dpr_waddr[4] $ WD1L66;

--WD1L86 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_5~5COUT at LC9_2_H2
--operation mode is arithmetic

WD1L86 = CARRY(JB31_q[4] & (!WD1L66 # !WD1_tx_dpr_waddr[4]) # !JB31_q[4] & !WD1_tx_dpr_waddr[4] & !WD1L66);


--WD1L96 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_5~6 at LC10_2_H2
--operation mode is arithmetic

WD1L96 = WD1_tx_dpr_waddr[5] $ JB31_q[5] $ !WD1L86;

--WD1L07 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_5~6COUT at LC10_2_H2
--operation mode is arithmetic

WD1L07 = CARRY(WD1_tx_dpr_waddr[5] & (!WD1L86 # !JB31_q[5]) # !WD1_tx_dpr_waddr[5] & !JB31_q[5] & !WD1L86);


--WD1L17 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_5~7 at LC1_4_H2
--operation mode is arithmetic

WD1L17 = JB31_q[6] $ WD1_tx_dpr_waddr[6] $ WD1L07;

--WD1L27 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_5~7COUT at LC1_4_H2
--operation mode is arithmetic

WD1L27 = CARRY(JB31_q[6] & (!WD1L07 # !WD1_tx_dpr_waddr[6]) # !JB31_q[6] & !WD1_tx_dpr_waddr[6] & !WD1L07);


--WD1L37 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_5~8 at LC2_4_H2
--operation mode is arithmetic

WD1L37 = WD1_tx_dpr_waddr[7] $ JB31_q[7] $ !WD1L27;

--WD1L47 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_5~8COUT at LC2_4_H2
--operation mode is arithmetic

WD1L47 = CARRY(WD1_tx_dpr_waddr[7] & (!WD1L27 # !JB31_q[7]) # !WD1_tx_dpr_waddr[7] & !JB31_q[7] & !WD1L27);


--WD1L57 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_5~9 at LC3_4_H2
--operation mode is arithmetic

WD1L57 = JB31_q[8] $ WD1_tx_dpr_waddr[8] $ WD1L47;

--WD1L67 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_5~9COUT at LC3_4_H2
--operation mode is arithmetic

WD1L67 = CARRY(JB31_q[8] & (!WD1L47 # !WD1_tx_dpr_waddr[8]) # !JB31_q[8] & !WD1_tx_dpr_waddr[8] & !WD1L47);


--WD1L77 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_5~10 at LC4_4_H2
--operation mode is arithmetic

WD1L77 = JB31_q[9] $ WD1_tx_dpr_waddr[9] $ !WD1L67;

--WD1L87 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_5~10COUT at LC4_4_H2
--operation mode is arithmetic

WD1L87 = CARRY(JB31_q[9] & WD1_tx_dpr_waddr[9] & !WD1L67 # !JB31_q[9] & (WD1_tx_dpr_waddr[9] # !WD1L67));


--WD1L97 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_5~11 at LC5_4_H2
--operation mode is arithmetic

WD1L97 = JB31_q[10] $ WD1_tx_dpr_waddr[10] $ WD1L87;

--WD1L08 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_5~11COUT at LC5_4_H2
--operation mode is arithmetic

WD1L08 = CARRY(JB31_q[10] & (!WD1L87 # !WD1_tx_dpr_waddr[10]) # !JB31_q[10] & !WD1_tx_dpr_waddr[10] & !WD1L87);


--WD1L18 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_5~12 at LC6_4_H2
--operation mode is arithmetic

WD1L18 = WD1_tx_dpr_waddr[11] $ JB31_q[11] $ !WD1L08;

--WD1L28 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_5~12COUT at LC6_4_H2
--operation mode is arithmetic

WD1L28 = CARRY(WD1_tx_dpr_waddr[11] & (!WD1L08 # !JB31_q[11]) # !WD1_tx_dpr_waddr[11] & !JB31_q[11] & !WD1L08);


--WD1L38 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_5~13 at LC7_4_H2
--operation mode is normal

WD1L38 = WD1_tx_dpr_waddr[12] $ WD1L28 $ JB31_q[12];


--GD63_sout_node[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0] at LC5_3_N1
--operation mode is arithmetic

GD63_sout_node[0]_lut_out = COM_AD_D[7] $ GD33L1;
GD63_sout_node[0] = DFFE(GD63_sout_node[0]_lut_out, GLOBAL(KE1_outclock0), !ZB1_inst9, , );

--GD63L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0]~COUT at LC5_3_N1
--operation mode is arithmetic

GD63L3 = CARRY(COM_AD_D[7] & GD33L1);


--GD63_sout_node[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1] at LC6_3_N1
--operation mode is arithmetic

GD63_sout_node[1]_lut_out = GD33L3 $ COM_AD_D[8] $ GD63L3;
GD63_sout_node[1] = DFFE(GD63_sout_node[1]_lut_out, GLOBAL(KE1_outclock0), !ZB1_inst9, , );

--GD63L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1]~COUT at LC6_3_N1
--operation mode is arithmetic

GD63L5 = CARRY(GD33L3 & !COM_AD_D[8] & !GD63L3 # !GD33L3 & (!GD63L3 # !COM_AD_D[8]));


--GD63_sout_node[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2] at LC7_3_N1
--operation mode is arithmetic

GD63_sout_node[2]_lut_out = COM_AD_D[9] $ GD33L4 $ !GD63L5;
GD63_sout_node[2] = DFFE(GD63_sout_node[2]_lut_out, GLOBAL(KE1_outclock0), !ZB1_inst9, , );

--GD63L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2]~COUT at LC7_3_N1
--operation mode is arithmetic

GD63L7 = CARRY(COM_AD_D[9] & (GD33L4 # !GD63L5) # !COM_AD_D[9] & GD33L4 & !GD63L5);


--GD63_sout_node[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3] at LC8_3_N1
--operation mode is arithmetic

GD63_sout_node[3]_lut_out = GD33L5 $ GD63_sout_node[3] $ GD63L7;
GD63_sout_node[3] = DFFE(GD63_sout_node[3]_lut_out, GLOBAL(KE1_outclock0), !ZB1_inst9, , );

--GD63L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3]~COUT at LC8_3_N1
--operation mode is arithmetic

GD63L9 = CARRY(GD33L5 $ !GD63_sout_node[3] # !GD63L7);


--GD63_sout_node[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[4] at LC9_3_N1
--operation mode is normal

GD63_sout_node[4]_lut_out = GD63_sout_node[4] $ GD63L9 $ !GD33L6;
GD63_sout_node[4] = DFFE(GD63_sout_node[4]_lut_out, GLOBAL(KE1_outclock0), !ZB1_inst9, , );


--GD03_sout_node[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0] at LC1_10_N1
--operation mode is arithmetic

GD03_sout_node[0]_lut_out = COM_AD_D[2] $ GD03_sout_node[0];
GD03_sout_node[0] = DFFE(GD03_sout_node[0]_lut_out, GLOBAL(KE1_outclock0), !ZB1_inst9, , );

--GD03L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0]~COUT at LC1_10_N1
--operation mode is arithmetic

GD03L3 = CARRY(COM_AD_D[2] & GD03_sout_node[0]);


--GD03_sout_node[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1] at LC2_10_N1
--operation mode is arithmetic

GD03_sout_node[1]_lut_out = GD03_sout_node[1] $ COM_AD_D[3] $ GD03L3;
GD03_sout_node[1] = DFFE(GD03_sout_node[1]_lut_out, GLOBAL(KE1_outclock0), !ZB1_inst9, , );

--GD03L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1]~COUT at LC2_10_N1
--operation mode is arithmetic

GD03L5 = CARRY(GD03_sout_node[1] & !COM_AD_D[3] & !GD03L3 # !GD03_sout_node[1] & (!GD03L3 # !COM_AD_D[3]));


--GD03_sout_node[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2] at LC3_10_N1
--operation mode is arithmetic

GD03_sout_node[2]_lut_out = COM_AD_D[4] $ GD03_sout_node[2] $ !GD03L5;
GD03_sout_node[2] = DFFE(GD03_sout_node[2]_lut_out, GLOBAL(KE1_outclock0), !ZB1_inst9, , );

--GD03L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2]~COUT at LC3_10_N1
--operation mode is arithmetic

GD03L7 = CARRY(COM_AD_D[4] & (GD03_sout_node[2] # !GD03L5) # !COM_AD_D[4] & GD03_sout_node[2] & !GD03L5);


--GD03_sout_node[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3] at LC4_10_N1
--operation mode is arithmetic

GD03_sout_node[3]_lut_out = GD03_sout_node[3] $ COM_AD_D[5] $ GD03L7;
GD03_sout_node[3] = DFFE(GD03_sout_node[3]_lut_out, GLOBAL(KE1_outclock0), !ZB1_inst9, , );

--GD03L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3]~COUT at LC4_10_N1
--operation mode is arithmetic

GD03L9 = CARRY(GD03_sout_node[3] & !COM_AD_D[5] & !GD03L7 # !GD03_sout_node[3] & (!GD03L7 # !COM_AD_D[5]));


--GD03_sout_node[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4] at LC5_10_N1
--operation mode is arithmetic

GD03_sout_node[4]_lut_out = GD03_sout_node[4] $ COM_AD_D[6] $ !GD03L9;
GD03_sout_node[4] = DFFE(GD03_sout_node[4]_lut_out, GLOBAL(KE1_outclock0), !ZB1_inst9, , );

--GD03L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4]~COUT at LC5_10_N1
--operation mode is arithmetic

GD03L11 = CARRY(GD03_sout_node[4] & (COM_AD_D[6] # !GD03L9) # !GD03_sout_node[4] & COM_AD_D[6] & !GD03L9);


--GD03_sout_node[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[5] at LC6_10_N1
--operation mode is normal

GD03_sout_node[5]_lut_out = GD03L11;
GD03_sout_node[5] = DFFE(GD03_sout_node[5]_lut_out, GLOBAL(KE1_outclock0), !ZB1_inst9, , );


--GD72_sout_node[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0] at LC5_5_N1
--operation mode is arithmetic

GD72_sout_node[0]_lut_out = COM_AD_D[7] $ GD42L1;
GD72_sout_node[0] = DFFE(GD72_sout_node[0]_lut_out, GLOBAL(KE1_outclock0), !ZB1_inst6, , );

--GD72L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0]~COUT at LC5_5_N1
--operation mode is arithmetic

GD72L3 = CARRY(COM_AD_D[7] & GD42L1);


--GD72_sout_node[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1] at LC6_5_N1
--operation mode is arithmetic

GD72_sout_node[1]_lut_out = COM_AD_D[8] $ GD42L3 $ GD72L3;
GD72_sout_node[1] = DFFE(GD72_sout_node[1]_lut_out, GLOBAL(KE1_outclock0), !ZB1_inst6, , );

--GD72L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1]~COUT at LC6_5_N1
--operation mode is arithmetic

GD72L5 = CARRY(COM_AD_D[8] & !GD42L3 & !GD72L3 # !COM_AD_D[8] & (!GD72L3 # !GD42L3));


--GD72_sout_node[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2] at LC7_5_N1
--operation mode is arithmetic

GD72_sout_node[2]_lut_out = GD42L4 $ COM_AD_D[9] $ !GD72L5;
GD72_sout_node[2] = DFFE(GD72_sout_node[2]_lut_out, GLOBAL(KE1_outclock0), !ZB1_inst6, , );

--GD72L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2]~COUT at LC7_5_N1
--operation mode is arithmetic

GD72L7 = CARRY(GD42L4 & (COM_AD_D[9] # !GD72L5) # !GD42L4 & COM_AD_D[9] & !GD72L5);


--GD72_sout_node[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3] at LC8_5_N1
--operation mode is arithmetic

GD72_sout_node[3]_lut_out = GD72_sout_node[3] $ GD42L5 $ GD72L7;
GD72_sout_node[3] = DFFE(GD72_sout_node[3]_lut_out, GLOBAL(KE1_outclock0), !ZB1_inst6, , );

--GD72L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3]~COUT at LC8_5_N1
--operation mode is arithmetic

GD72L9 = CARRY(GD72_sout_node[3] $ !GD42L5 # !GD72L7);


--GD72_sout_node[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[4] at LC9_5_N1
--operation mode is normal

GD72_sout_node[4]_lut_out = GD42L6 $ GD72L9 $ !GD72_sout_node[4];
GD72_sout_node[4] = DFFE(GD72_sout_node[4]_lut_out, GLOBAL(KE1_outclock0), !ZB1_inst6, , );


--GD12_sout_node[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0] at LC5_14_N1
--operation mode is arithmetic

GD12_sout_node[0]_lut_out = COM_AD_D[2] $ GD12_sout_node[0];
GD12_sout_node[0] = DFFE(GD12_sout_node[0]_lut_out, GLOBAL(KE1_outclock0), !ZB1_inst6, , );

--GD12L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0]~COUT at LC5_14_N1
--operation mode is arithmetic

GD12L3 = CARRY(COM_AD_D[2] & GD12_sout_node[0]);


--GD12_sout_node[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1] at LC6_14_N1
--operation mode is arithmetic

GD12_sout_node[1]_lut_out = GD12_sout_node[1] $ COM_AD_D[3] $ GD12L3;
GD12_sout_node[1] = DFFE(GD12_sout_node[1]_lut_out, GLOBAL(KE1_outclock0), !ZB1_inst6, , );

--GD12L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1]~COUT at LC6_14_N1
--operation mode is arithmetic

GD12L5 = CARRY(GD12_sout_node[1] & !COM_AD_D[3] & !GD12L3 # !GD12_sout_node[1] & (!GD12L3 # !COM_AD_D[3]));


--GD12_sout_node[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2] at LC7_14_N1
--operation mode is arithmetic

GD12_sout_node[2]_lut_out = COM_AD_D[4] $ GD12_sout_node[2] $ !GD12L5;
GD12_sout_node[2] = DFFE(GD12_sout_node[2]_lut_out, GLOBAL(KE1_outclock0), !ZB1_inst6, , );

--GD12L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2]~COUT at LC7_14_N1
--operation mode is arithmetic

GD12L7 = CARRY(COM_AD_D[4] & (GD12_sout_node[2] # !GD12L5) # !COM_AD_D[4] & GD12_sout_node[2] & !GD12L5);


--GD12_sout_node[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3] at LC8_14_N1
--operation mode is arithmetic

GD12_sout_node[3]_lut_out = COM_AD_D[5] $ GD12_sout_node[3] $ GD12L7;
GD12_sout_node[3] = DFFE(GD12_sout_node[3]_lut_out, GLOBAL(KE1_outclock0), !ZB1_inst6, , );

--GD12L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3]~COUT at LC8_14_N1
--operation mode is arithmetic

GD12L9 = CARRY(COM_AD_D[5] & !GD12_sout_node[3] & !GD12L7 # !COM_AD_D[5] & (!GD12L7 # !GD12_sout_node[3]));


--GD12_sout_node[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4] at LC9_14_N1
--operation mode is arithmetic

GD12_sout_node[4]_lut_out = COM_AD_D[6] $ GD12_sout_node[4] $ !GD12L9;
GD12_sout_node[4] = DFFE(GD12_sout_node[4]_lut_out, GLOBAL(KE1_outclock0), !ZB1_inst6, , );

--GD12L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4]~COUT at LC9_14_N1
--operation mode is arithmetic

GD12L11 = CARRY(COM_AD_D[6] & (GD12_sout_node[4] # !GD12L9) # !COM_AD_D[6] & GD12_sout_node[4] & !GD12L9);


--GD12_sout_node[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[5] at LC10_14_N1
--operation mode is normal

GD12_sout_node[5]_lut_out = GD12L11;
GD12_sout_node[5] = DFFE(GD12_sout_node[5]_lut_out, GLOBAL(KE1_outclock0), !ZB1_inst6, , );


--GD81_sout_node[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0] at LC6_7_N1
--operation mode is arithmetic

GD81_sout_node[0]_lut_out = COM_AD_D[7] $ GD51L1;
GD81_sout_node[0] = DFFE(GD81_sout_node[0]_lut_out, GLOBAL(KE1_outclock0), !ZB1_inst8, , );

--GD81L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0]~COUT at LC6_7_N1
--operation mode is arithmetic

GD81L3 = CARRY(COM_AD_D[7] & GD51L1);


--GD81_sout_node[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1] at LC7_7_N1
--operation mode is arithmetic

GD81_sout_node[1]_lut_out = GD51L3 $ COM_AD_D[8] $ GD81L3;
GD81_sout_node[1] = DFFE(GD81_sout_node[1]_lut_out, GLOBAL(KE1_outclock0), !ZB1_inst8, , );

--GD81L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1]~COUT at LC7_7_N1
--operation mode is arithmetic

GD81L5 = CARRY(GD51L3 & !COM_AD_D[8] & !GD81L3 # !GD51L3 & (!GD81L3 # !COM_AD_D[8]));


--GD81_sout_node[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2] at LC8_7_N1
--operation mode is arithmetic

GD81_sout_node[2]_lut_out = COM_AD_D[9] $ GD51L4 $ !GD81L5;
GD81_sout_node[2] = DFFE(GD81_sout_node[2]_lut_out, GLOBAL(KE1_outclock0), !ZB1_inst8, , );

--GD81L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2]~COUT at LC8_7_N1
--operation mode is arithmetic

GD81L7 = CARRY(COM_AD_D[9] & (GD51L4 # !GD81L5) # !COM_AD_D[9] & GD51L4 & !GD81L5);


--GD81_sout_node[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3] at LC9_7_N1
--operation mode is arithmetic

GD81_sout_node[3]_lut_out = GD81_sout_node[3] $ GD51L5 $ GD81L7;
GD81_sout_node[3] = DFFE(GD81_sout_node[3]_lut_out, GLOBAL(KE1_outclock0), !ZB1_inst8, , );

--GD81L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3]~COUT at LC9_7_N1
--operation mode is arithmetic

GD81L9 = CARRY(GD81_sout_node[3] $ !GD51L5 # !GD81L7);


--GD81_sout_node[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[4] at LC10_7_N1
--operation mode is normal

GD81_sout_node[4]_lut_out = GD81_sout_node[4] $ GD81L9 $ !GD51L6;
GD81_sout_node[4] = DFFE(GD81_sout_node[4]_lut_out, GLOBAL(KE1_outclock0), !ZB1_inst8, , );


--GD21_sout_node[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0] at LC1_13_N1
--operation mode is arithmetic

GD21_sout_node[0]_lut_out = COM_AD_D[2] $ GD21_sout_node[0];
GD21_sout_node[0] = DFFE(GD21_sout_node[0]_lut_out, GLOBAL(KE1_outclock0), !ZB1_inst8, , );

--GD21L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0]~COUT at LC1_13_N1
--operation mode is arithmetic

GD21L3 = CARRY(COM_AD_D[2] & GD21_sout_node[0]);


--GD21_sout_node[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1] at LC2_13_N1
--operation mode is arithmetic

GD21_sout_node[1]_lut_out = COM_AD_D[3] $ GD21_sout_node[1] $ GD21L3;
GD21_sout_node[1] = DFFE(GD21_sout_node[1]_lut_out, GLOBAL(KE1_outclock0), !ZB1_inst8, , );

--GD21L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1]~COUT at LC2_13_N1
--operation mode is arithmetic

GD21L5 = CARRY(COM_AD_D[3] & !GD21_sout_node[1] & !GD21L3 # !COM_AD_D[3] & (!GD21L3 # !GD21_sout_node[1]));


--GD21_sout_node[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2] at LC3_13_N1
--operation mode is arithmetic

GD21_sout_node[2]_lut_out = COM_AD_D[4] $ GD21_sout_node[2] $ !GD21L5;
GD21_sout_node[2] = DFFE(GD21_sout_node[2]_lut_out, GLOBAL(KE1_outclock0), !ZB1_inst8, , );

--GD21L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2]~COUT at LC3_13_N1
--operation mode is arithmetic

GD21L7 = CARRY(COM_AD_D[4] & (GD21_sout_node[2] # !GD21L5) # !COM_AD_D[4] & GD21_sout_node[2] & !GD21L5);


--GD21_sout_node[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3] at LC4_13_N1
--operation mode is arithmetic

GD21_sout_node[3]_lut_out = GD21_sout_node[3] $ COM_AD_D[5] $ GD21L7;
GD21_sout_node[3] = DFFE(GD21_sout_node[3]_lut_out, GLOBAL(KE1_outclock0), !ZB1_inst8, , );

--GD21L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3]~COUT at LC4_13_N1
--operation mode is arithmetic

GD21L9 = CARRY(GD21_sout_node[3] & !COM_AD_D[5] & !GD21L7 # !GD21_sout_node[3] & (!GD21L7 # !COM_AD_D[5]));


--GD21_sout_node[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4] at LC5_13_N1
--operation mode is arithmetic

GD21_sout_node[4]_lut_out = COM_AD_D[6] $ GD21_sout_node[4] $ !GD21L9;
GD21_sout_node[4] = DFFE(GD21_sout_node[4]_lut_out, GLOBAL(KE1_outclock0), !ZB1_inst8, , );

--GD21L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4]~COUT at LC5_13_N1
--operation mode is arithmetic

GD21L11 = CARRY(COM_AD_D[6] & (GD21_sout_node[4] # !GD21L9) # !COM_AD_D[6] & GD21_sout_node[4] & !GD21L9);


--GD21_sout_node[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[5] at LC6_13_N1
--operation mode is normal

GD21_sout_node[5]_lut_out = GD21L11;
GD21_sout_node[5] = DFFE(GD21_sout_node[5]_lut_out, GLOBAL(KE1_outclock0), !ZB1_inst8, , );


--GD9_sout_node[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0] at LC6_11_N1
--operation mode is arithmetic

GD9_sout_node[0]_lut_out = COM_AD_D[7] $ GD6L1;
GD9_sout_node[0] = DFFE(GD9_sout_node[0]_lut_out, GLOBAL(KE1_outclock0), !ZB1_inst7, , );

--GD9L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0]~COUT at LC6_11_N1
--operation mode is arithmetic

GD9L3 = CARRY(COM_AD_D[7] & GD6L1);


--GD9_sout_node[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1] at LC7_11_N1
--operation mode is arithmetic

GD9_sout_node[1]_lut_out = GD6L3 $ COM_AD_D[8] $ GD9L3;
GD9_sout_node[1] = DFFE(GD9_sout_node[1]_lut_out, GLOBAL(KE1_outclock0), !ZB1_inst7, , );

--GD9L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1]~COUT at LC7_11_N1
--operation mode is arithmetic

GD9L5 = CARRY(GD6L3 & !COM_AD_D[8] & !GD9L3 # !GD6L3 & (!GD9L3 # !COM_AD_D[8]));


--GD9_sout_node[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2] at LC8_11_N1
--operation mode is arithmetic

GD9_sout_node[2]_lut_out = COM_AD_D[9] $ GD6L4 $ !GD9L5;
GD9_sout_node[2] = DFFE(GD9_sout_node[2]_lut_out, GLOBAL(KE1_outclock0), !ZB1_inst7, , );

--GD9L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2]~COUT at LC8_11_N1
--operation mode is arithmetic

GD9L7 = CARRY(COM_AD_D[9] & (GD6L4 # !GD9L5) # !COM_AD_D[9] & GD6L4 & !GD9L5);


--GD9_sout_node[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3] at LC9_11_N1
--operation mode is arithmetic

GD9_sout_node[3]_lut_out = GD9_sout_node[3] $ GD6L5 $ GD9L7;
GD9_sout_node[3] = DFFE(GD9_sout_node[3]_lut_out, GLOBAL(KE1_outclock0), !ZB1_inst7, , );

--GD9L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3]~COUT at LC9_11_N1
--operation mode is arithmetic

GD9L9 = CARRY(GD9_sout_node[3] $ !GD6L5 # !GD9L7);


--GD9_sout_node[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[4] at LC10_11_N1
--operation mode is normal

GD9_sout_node[4]_lut_out = GD6L6 $ GD9L9 $ !GD9_sout_node[4];
GD9_sout_node[4] = DFFE(GD9_sout_node[4]_lut_out, GLOBAL(KE1_outclock0), !ZB1_inst7, , );


--GD3_sout_node[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0] at LC5_12_N1
--operation mode is arithmetic

GD3_sout_node[0]_lut_out = GD3_sout_node[0] $ COM_AD_D[2];
GD3_sout_node[0] = DFFE(GD3_sout_node[0]_lut_out, GLOBAL(KE1_outclock0), !ZB1_inst7, , );

--GD3L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0]~COUT at LC5_12_N1
--operation mode is arithmetic

GD3L3 = CARRY(GD3_sout_node[0] & COM_AD_D[2]);


--GD3_sout_node[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1] at LC6_12_N1
--operation mode is arithmetic

GD3_sout_node[1]_lut_out = GD3_sout_node[1] $ COM_AD_D[3] $ GD3L3;
GD3_sout_node[1] = DFFE(GD3_sout_node[1]_lut_out, GLOBAL(KE1_outclock0), !ZB1_inst7, , );

--GD3L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1]~COUT at LC6_12_N1
--operation mode is arithmetic

GD3L5 = CARRY(GD3_sout_node[1] & !COM_AD_D[3] & !GD3L3 # !GD3_sout_node[1] & (!GD3L3 # !COM_AD_D[3]));


--GD3_sout_node[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2] at LC7_12_N1
--operation mode is arithmetic

GD3_sout_node[2]_lut_out = GD3_sout_node[2] $ COM_AD_D[4] $ !GD3L5;
GD3_sout_node[2] = DFFE(GD3_sout_node[2]_lut_out, GLOBAL(KE1_outclock0), !ZB1_inst7, , );

--GD3L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2]~COUT at LC7_12_N1
--operation mode is arithmetic

GD3L7 = CARRY(GD3_sout_node[2] & (COM_AD_D[4] # !GD3L5) # !GD3_sout_node[2] & COM_AD_D[4] & !GD3L5);


--GD3_sout_node[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3] at LC8_12_N1
--operation mode is arithmetic

GD3_sout_node[3]_lut_out = COM_AD_D[5] $ GD3_sout_node[3] $ GD3L7;
GD3_sout_node[3] = DFFE(GD3_sout_node[3]_lut_out, GLOBAL(KE1_outclock0), !ZB1_inst7, , );

--GD3L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3]~COUT at LC8_12_N1
--operation mode is arithmetic

GD3L9 = CARRY(COM_AD_D[5] & !GD3_sout_node[3] & !GD3L7 # !COM_AD_D[5] & (!GD3L7 # !GD3_sout_node[3]));


--GD3_sout_node[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4] at LC9_12_N1
--operation mode is arithmetic

GD3_sout_node[4]_lut_out = GD3_sout_node[4] $ COM_AD_D[6] $ !GD3L9;
GD3_sout_node[4] = DFFE(GD3_sout_node[4]_lut_out, GLOBAL(KE1_outclock0), !ZB1_inst7, , );

--GD3L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4]~COUT at LC9_12_N1
--operation mode is arithmetic

GD3L11 = CARRY(GD3_sout_node[4] & (COM_AD_D[6] # !GD3L9) # !GD3_sout_node[4] & COM_AD_D[6] & !GD3L9);


--GD3_sout_node[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[5] at LC10_12_N1
--operation mode is normal

GD3_sout_node[5]_lut_out = GD3L11;
GD3_sout_node[5] = DFFE(GD3_sout_node[5]_lut_out, GLOBAL(KE1_outclock0), !ZB1_inst7, , );


--BC1L76 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~1COMBOUT at LC4_11_K4
--operation mode is arithmetic

BC1L76 = VCC;

--BC1L66 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~1 at LC4_11_K4
--operation mode is arithmetic

BC1L66 = CARRY(!BC1L93);


--BC1L86 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~2 at LC5_11_K4
--operation mode is arithmetic

BC1L86 = BC1L14 $ !BC1L66;

--BC1L96 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~2COUT at LC5_11_K4
--operation mode is arithmetic

BC1L96 = CARRY(BC1L14 # !BC1L66);


--BC1L07 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~3 at LC6_11_K4
--operation mode is arithmetic

BC1L07 = BC1L34 $ BC1L96;

--BC1L17 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~3COUT at LC6_11_K4
--operation mode is arithmetic

BC1L17 = CARRY(!BC1L34 & !BC1L96);


--BC1L27 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~4 at LC7_11_K4
--operation mode is arithmetic

BC1L27 = BC1L54 $ !BC1L17;

--BC1L37 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~4COUT at LC7_11_K4
--operation mode is arithmetic

BC1L37 = CARRY(BC1L54 # !BC1L17);


--BC1L47 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~5 at LC8_11_K4
--operation mode is arithmetic

BC1L47 = BC1L74 $ BC1L37;

--BC1L57 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~5COUT at LC8_11_K4
--operation mode is arithmetic

BC1L57 = CARRY(!BC1L74 & !BC1L37);


--BC1L67 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~6 at LC9_11_K4
--operation mode is arithmetic

BC1L67 = BC1L94 $ !BC1L57;

--BC1L77 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~6COUT at LC9_11_K4
--operation mode is arithmetic

BC1L77 = CARRY(BC1L94 # !BC1L57);


--BC1L87 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~7 at LC10_11_K4
--operation mode is arithmetic

BC1L87 = BC1L15 $ BC1L77;

--BC1L97 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~7COUT at LC10_11_K4
--operation mode is arithmetic

BC1L97 = CARRY(!BC1L15 & !BC1L77);


--BC1L08 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~8 at LC1_13_K4
--operation mode is arithmetic

BC1L08 = BC1L35 $ !BC1L97;

--BC1L18 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~8COUT at LC1_13_K4
--operation mode is arithmetic

BC1L18 = CARRY(BC1L35 # !BC1L97);


--BC1L28 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~9 at LC2_13_K4
--operation mode is arithmetic

BC1L28 = BC1L55 $ BC1L18;

--BC1L38 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~9COUT at LC2_13_K4
--operation mode is arithmetic

BC1L38 = CARRY(!BC1L55 & !BC1L18);


--BC1L48 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~10 at LC3_13_K4
--operation mode is arithmetic

BC1L48 = BC1L75 $ !BC1L38;

--BC1L58 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~10COUT at LC3_13_K4
--operation mode is arithmetic

BC1L58 = CARRY(BC1L75 # !BC1L38);


--BC1L68 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~11 at LC4_13_K4
--operation mode is arithmetic

BC1L68 = BC1L95 $ BC1L58;

--BC1L78 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~11COUT at LC4_13_K4
--operation mode is arithmetic

BC1L78 = CARRY(!BC1L95 & !BC1L58);


--BC1L88 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~12 at LC5_13_K4
--operation mode is arithmetic

BC1L88 = BC1L16 $ !BC1L78;

--BC1L98 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~12COUT at LC5_13_K4
--operation mode is arithmetic

BC1L98 = CARRY(BC1L16 # !BC1L78);


--BC1L09 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~13 at LC6_13_K4
--operation mode is arithmetic

BC1L09 = BC1L36 $ BC1L98;

--BC1L19 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~13COUT at LC6_13_K4
--operation mode is arithmetic

BC1L19 = CARRY(!BC1L36 & !BC1L98);


--BC1L29 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_3~14 at LC7_13_K4
--operation mode is normal

BC1L29 = BC1L19 $ BC1L56;


--UD1_loopcnt[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[0] at LC3_11_H3
--operation mode is counter

UD1_loopcnt[0]_lut_out = !UD1_loopcnt[0];
UD1_loopcnt[0]_sload_eqn = (UD1L01 & ~GND) # (!UD1L01 & UD1_loopcnt[0]_lut_out);
UD1_loopcnt[0]_reg_input = UD1_loopcnt[0]_sload_eqn & !ZD1L621Q;
UD1_loopcnt[0] = DFFE(UD1_loopcnt[0]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--UD1L33 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[0]~COUT at LC3_11_H3
--operation mode is counter

UD1L33 = CARRY(UD1_loopcnt[0]);


--UD1_loopcnt[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[1] at LC4_11_H3
--operation mode is counter

UD1_loopcnt[1]_lut_out = UD1_loopcnt[1] $ UD1L33;
UD1_loopcnt[1]_sload_eqn = (UD1L01 & ~GND) # (!UD1L01 & UD1_loopcnt[1]_lut_out);
UD1_loopcnt[1]_reg_input = UD1_loopcnt[1]_sload_eqn & !ZD1L621Q;
UD1_loopcnt[1] = DFFE(UD1_loopcnt[1]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--UD1L53 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[1]~COUT at LC4_11_H3
--operation mode is counter

UD1L53 = CARRY(!UD1L33 # !UD1_loopcnt[1]);


--UD1_loopcnt[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[2] at LC5_11_H3
--operation mode is counter

UD1_loopcnt[2]_lut_out = UD1_loopcnt[2] $ !UD1L53;
UD1_loopcnt[2]_sload_eqn = (UD1L01 & ~GND) # (!UD1L01 & UD1_loopcnt[2]_lut_out);
UD1_loopcnt[2]_reg_input = UD1_loopcnt[2]_sload_eqn & !ZD1L621Q;
UD1_loopcnt[2] = DFFE(UD1_loopcnt[2]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--UD1L73 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[2]~COUT at LC5_11_H3
--operation mode is counter

UD1L73 = CARRY(UD1_loopcnt[2] & !UD1L53);


--UD1_loopcnt[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[3] at LC6_11_H3
--operation mode is counter

UD1_loopcnt[3]_lut_out = UD1_loopcnt[3] $ UD1L73;
UD1_loopcnt[3]_sload_eqn = (UD1L01 & ~GND) # (!UD1L01 & UD1_loopcnt[3]_lut_out);
UD1_loopcnt[3]_reg_input = UD1_loopcnt[3]_sload_eqn & !ZD1L621Q;
UD1_loopcnt[3] = DFFE(UD1_loopcnt[3]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--UD1L93 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[3]~COUT at LC6_11_H3
--operation mode is counter

UD1L93 = CARRY(!UD1L73 # !UD1_loopcnt[3]);


--UD1_loopcnt[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[4] at LC7_11_H3
--operation mode is counter

UD1_loopcnt[4]_lut_out = UD1_loopcnt[4] $ !UD1L93;
UD1_loopcnt[4]_sload_eqn = (UD1L01 & ~GND) # (!UD1L01 & UD1_loopcnt[4]_lut_out);
UD1_loopcnt[4]_reg_input = UD1_loopcnt[4]_sload_eqn & !ZD1L621Q;
UD1_loopcnt[4] = DFFE(UD1_loopcnt[4]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--UD1L14 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[4]~COUT at LC7_11_H3
--operation mode is counter

UD1L14 = CARRY(UD1_loopcnt[4] & !UD1L93);


--UD1_loopcnt[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[5] at LC8_11_H3
--operation mode is normal

UD1_loopcnt[5]_lut_out = UD1_loopcnt[5] $ UD1L14;
UD1_loopcnt[5]_sload_eqn = (UD1L01 & ~GND) # (!UD1L01 & UD1_loopcnt[5]_lut_out);
UD1_loopcnt[5]_reg_input = UD1_loopcnt[5]_sload_eqn & !ZD1L621Q;
UD1_loopcnt[5] = DFFE(UD1_loopcnt[5]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);


--L1L44 is fe_r2r:inst_fe_r2r|i~112 at LC4_3_T3
--operation mode is arithmetic

L1L44 = L1L16 $ L1_cntn[0];

--L1L54 is fe_r2r:inst_fe_r2r|i~112COUT at LC4_3_T3
--operation mode is arithmetic

L1L54 = CARRY(L1L16 & L1_cntn[0]);


--L1L64 is fe_r2r:inst_fe_r2r|i~113 at LC5_3_T3
--operation mode is arithmetic

L1L64 = L1_cntn[1] $ L1L54;

--L1L74 is fe_r2r:inst_fe_r2r|i~113COUT at LC5_3_T3
--operation mode is arithmetic

L1L74 = CARRY(!L1L54 # !L1_cntn[1]);


--L1L84 is fe_r2r:inst_fe_r2r|i~114 at LC6_3_T3
--operation mode is arithmetic

L1L84 = L1_cntn[2] $ !L1L74;

--L1L94 is fe_r2r:inst_fe_r2r|i~114COUT at LC6_3_T3
--operation mode is arithmetic

L1L94 = CARRY(L1_cntn[2] & !L1L74);


--L1L05 is fe_r2r:inst_fe_r2r|i~115 at LC7_3_T3
--operation mode is normal

L1L05 = L1L94 $ L1_cntn[3];


--L1L15 is fe_r2r:inst_fe_r2r|i~116 at LC7_9_T3
--operation mode is arithmetic

L1L15 = L1_cntp[0] $ L1L36;

--L1L25 is fe_r2r:inst_fe_r2r|i~116COUT at LC7_9_T3
--operation mode is arithmetic

L1L25 = CARRY(L1_cntp[0] & L1L36);


--L1L35 is fe_r2r:inst_fe_r2r|i~117 at LC8_9_T3
--operation mode is arithmetic

L1L35 = L1_cntp[1] $ L1L25;

--L1L45 is fe_r2r:inst_fe_r2r|i~117COUT at LC8_9_T3
--operation mode is arithmetic

L1L45 = CARRY(!L1L25 # !L1_cntp[1]);


--L1L55 is fe_r2r:inst_fe_r2r|i~118 at LC9_9_T3
--operation mode is arithmetic

L1L55 = L1_cntp[2] $ !L1L45;

--L1L65 is fe_r2r:inst_fe_r2r|i~118COUT at LC9_9_T3
--operation mode is arithmetic

L1L65 = CARRY(L1_cntp[2] & !L1L45);


--L1L75 is fe_r2r:inst_fe_r2r|i~119 at LC10_9_T3
--operation mode is normal

L1L75 = L1_cntp[3] $ L1L65;


--CB2L82 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~289 at LC5_6_S2
--operation mode is arithmetic

CB2L82 = !CB2_readout_cnt[0];

--CB2L92 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~289COUT at LC5_6_S2
--operation mode is arithmetic

CB2L92 = CARRY(CB2_readout_cnt[0]);


--CB2L03 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~290 at LC6_6_S2
--operation mode is arithmetic

CB2L03 = CB2_readout_cnt[1] $ CB2L92;

--CB2L13 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~290COUT at LC6_6_S2
--operation mode is arithmetic

CB2L13 = CARRY(!CB2L92 # !CB2_readout_cnt[1]);


--CB2L23 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~291 at LC7_6_S2
--operation mode is arithmetic

CB2L23 = CB2_readout_cnt[2] $ !CB2L13;

--CB2L33 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~291COUT at LC7_6_S2
--operation mode is arithmetic

CB2L33 = CARRY(CB2_readout_cnt[2] & !CB2L13);


--CB2L43 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~292 at LC8_6_S2
--operation mode is arithmetic

CB2L43 = CB2_readout_cnt[3] $ CB2L33;

--CB2L53 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~292COUT at LC8_6_S2
--operation mode is arithmetic

CB2L53 = CARRY(!CB2L33 # !CB2_readout_cnt[3]);


--CB2L63 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~293 at LC9_6_S2
--operation mode is arithmetic

CB2L63 = CB2_readout_cnt[4] $ !CB2L53;

--CB2L73 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~293COUT at LC9_6_S2
--operation mode is arithmetic

CB2L73 = CARRY(CB2_readout_cnt[4] & !CB2L53);


--CB2L83 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~294 at LC10_6_S2
--operation mode is arithmetic

CB2L83 = CB2_readout_cnt[5] $ CB2L73;

--CB2L93 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~294COUT at LC10_6_S2
--operation mode is arithmetic

CB2L93 = CARRY(!CB2L73 # !CB2_readout_cnt[5]);


--CB2L04 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~295 at LC1_8_S2
--operation mode is arithmetic

CB2L04 = CB2_readout_cnt[6] $ !CB2L93;

--CB2L14 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~295COUT at LC1_8_S2
--operation mode is arithmetic

CB2L14 = CARRY(CB2_readout_cnt[6] & !CB2L93);


--CB2L24 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~296 at LC2_8_S2
--operation mode is arithmetic

CB2L24 = CB2_readout_cnt[7] $ CB2L14;

--CB2L34 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~296COUT at LC2_8_S2
--operation mode is arithmetic

CB2L34 = CARRY(!CB2L14 # !CB2_readout_cnt[7]);


--CB2L44 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~297 at LC3_8_S2
--operation mode is arithmetic

CB2L44 = CB2_readout_cnt[8] $ !CB2L34;

--CB2L54 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~297COUT at LC3_8_S2
--operation mode is arithmetic

CB2L54 = CARRY(CB2_readout_cnt[8] & !CB2L34);


--CB2L64 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~298 at LC4_8_S2
--operation mode is arithmetic

CB2L64 = CB2_readout_cnt[9] $ CB2L54;

--CB2L74 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~298COUT at LC4_8_S2
--operation mode is arithmetic

CB2L74 = CARRY(!CB2L54 # !CB2_readout_cnt[9]);


--CB2L84 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~299 at LC5_8_S2
--operation mode is arithmetic

CB2L84 = CB2_readout_cnt[10] $ !CB2L74;

--CB2L94 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~299COUT at LC5_8_S2
--operation mode is arithmetic

CB2L94 = CARRY(CB2_readout_cnt[10] & !CB2L74);


--CB2L05 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~300 at LC6_8_S2
--operation mode is arithmetic

CB2L05 = CB2_readout_cnt[11] $ CB2L94;

--CB2L15 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~300COUT at LC6_8_S2
--operation mode is arithmetic

CB2L15 = CARRY(!CB2L94 # !CB2_readout_cnt[11]);


--CB2L25 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~301 at LC7_8_S2
--operation mode is arithmetic

CB2L25 = CB2_readout_cnt[12] $ !CB2L15;

--CB2L35 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~301COUT at LC7_8_S2
--operation mode is arithmetic

CB2L35 = CARRY(CB2_readout_cnt[12] & !CB2L15);


--CB2L45 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~302 at LC8_8_S2
--operation mode is arithmetic

CB2L45 = CB2_readout_cnt[13] $ CB2L35;

--CB2L55 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~302COUT at LC8_8_S2
--operation mode is arithmetic

CB2L55 = CARRY(!CB2L35 # !CB2_readout_cnt[13]);


--CB2L65 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~303 at LC9_8_S2
--operation mode is arithmetic

CB2L65 = CB2_readout_cnt[14] $ !CB2L55;

--CB2L75 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~303COUT at LC9_8_S2
--operation mode is arithmetic

CB2L75 = CARRY(CB2_readout_cnt[14] & !CB2L55);


--CB2L85 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~304 at LC10_8_S2
--operation mode is arithmetic

CB2L85 = CB2_readout_cnt[15] $ CB2L75;

--CB2L95 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~304COUT at LC10_8_S2
--operation mode is arithmetic

CB2L95 = CARRY(!CB2L75 # !CB2_readout_cnt[15]);


--CB2L06 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~305 at LC1_10_S2
--operation mode is arithmetic

CB2L06 = CB2_readout_cnt[16] $ !CB2L95;

--CB2L16 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~305COUT at LC1_10_S2
--operation mode is arithmetic

CB2L16 = CARRY(CB2_readout_cnt[16] & !CB2L95);


--CB2L26 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~306 at LC2_10_S2
--operation mode is arithmetic

CB2L26 = CB2_readout_cnt[17] $ CB2L16;

--CB2L36 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~306COUT at LC2_10_S2
--operation mode is arithmetic

CB2L36 = CARRY(!CB2L16 # !CB2_readout_cnt[17]);


--CB2L46 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~307 at LC3_10_S2
--operation mode is arithmetic

CB2L46 = CB2_readout_cnt[18] $ !CB2L36;

--CB2L56 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~307COUT at LC3_10_S2
--operation mode is arithmetic

CB2L56 = CARRY(CB2_readout_cnt[18] & !CB2L36);


--CB2L66 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~308 at LC4_10_S2
--operation mode is arithmetic

CB2L66 = CB2_readout_cnt[19] $ CB2L56;

--CB2L76 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~308COUT at LC4_10_S2
--operation mode is arithmetic

CB2L76 = CARRY(!CB2L56 # !CB2_readout_cnt[19]);


--CB2L86 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~309 at LC5_10_S2
--operation mode is arithmetic

CB2L86 = CB2_readout_cnt[20] $ !CB2L76;

--CB2L96 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~309COUT at LC5_10_S2
--operation mode is arithmetic

CB2L96 = CARRY(CB2_readout_cnt[20] & !CB2L76);


--CB2L07 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~310 at LC6_10_S2
--operation mode is arithmetic

CB2L07 = CB2_readout_cnt[21] $ CB2L96;

--CB2L17 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~310COUT at LC6_10_S2
--operation mode is arithmetic

CB2L17 = CARRY(!CB2L96 # !CB2_readout_cnt[21]);


--CB2L27 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~311 at LC7_10_S2
--operation mode is arithmetic

CB2L27 = CB2_readout_cnt[22] $ !CB2L17;

--CB2L37 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~311COUT at LC7_10_S2
--operation mode is arithmetic

CB2L37 = CARRY(CB2_readout_cnt[22] & !CB2L17);


--CB2L47 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~312 at LC8_10_S2
--operation mode is arithmetic

CB2L47 = CB2_readout_cnt[23] $ CB2L37;

--CB2L57 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~312COUT at LC8_10_S2
--operation mode is arithmetic

CB2L57 = CARRY(!CB2L37 # !CB2_readout_cnt[23]);


--CB2L67 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~313 at LC9_10_S2
--operation mode is arithmetic

CB2L67 = CB2_readout_cnt[24] $ !CB2L57;

--CB2L77 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~313COUT at LC9_10_S2
--operation mode is arithmetic

CB2L77 = CARRY(CB2_readout_cnt[24] & !CB2L57);


--CB2L87 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~314 at LC10_10_S2
--operation mode is arithmetic

CB2L87 = CB2_readout_cnt[25] $ CB2L77;

--CB2L97 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~314COUT at LC10_10_S2
--operation mode is arithmetic

CB2L97 = CARRY(!CB2L77 # !CB2_readout_cnt[25]);


--CB2L08 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~315 at LC1_12_S2
--operation mode is arithmetic

CB2L08 = CB2_readout_cnt[26] $ !CB2L97;

--CB2L18 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~315COUT at LC1_12_S2
--operation mode is arithmetic

CB2L18 = CARRY(CB2_readout_cnt[26] & !CB2L97);


--CB2L28 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~316 at LC2_12_S2
--operation mode is arithmetic

CB2L28 = CB2_readout_cnt[27] $ CB2L18;

--CB2L38 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~316COUT at LC2_12_S2
--operation mode is arithmetic

CB2L38 = CARRY(!CB2L18 # !CB2_readout_cnt[27]);


--CB2L48 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~317 at LC3_12_S2
--operation mode is arithmetic

CB2L48 = CB2_readout_cnt[28] $ !CB2L38;

--CB2L58 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~317COUT at LC3_12_S2
--operation mode is arithmetic

CB2L58 = CARRY(CB2_readout_cnt[28] & !CB2L38);


--CB2L68 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~318 at LC4_12_S2
--operation mode is arithmetic

CB2L68 = CB2_readout_cnt[29] $ CB2L58;

--CB2L78 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~318COUT at LC4_12_S2
--operation mode is arithmetic

CB2L78 = CARRY(!CB2L58 # !CB2_readout_cnt[29]);


--CB2L88 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~319 at LC5_12_S2
--operation mode is arithmetic

CB2L88 = CB2_readout_cnt[30] $ !CB2L78;

--CB2L98 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~319COUT at LC5_12_S2
--operation mode is arithmetic

CB2L98 = CARRY(CB2_readout_cnt[30] & !CB2L78);


--CB2L09 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~320 at LC6_12_S2
--operation mode is normal

CB2L09 = CB2_readout_cnt[31] $ CB2L98;


--BB2L25 is atwd:atwd1|atwd_control:inst_atwd_control|i~494 at LC5_6_O4
--operation mode is arithmetic

BB2L25 = !BB2_digitize_cnt[0];

--BB2L35 is atwd:atwd1|atwd_control:inst_atwd_control|i~494COUT at LC5_6_O4
--operation mode is arithmetic

BB2L35 = CARRY(BB2_digitize_cnt[0]);


--BB2L45 is atwd:atwd1|atwd_control:inst_atwd_control|i~495 at LC6_6_O4
--operation mode is arithmetic

BB2L45 = BB2_digitize_cnt[1] $ BB2L35;

--BB2L55 is atwd:atwd1|atwd_control:inst_atwd_control|i~495COUT at LC6_6_O4
--operation mode is arithmetic

BB2L55 = CARRY(!BB2L35 # !BB2_digitize_cnt[1]);


--BB2L65 is atwd:atwd1|atwd_control:inst_atwd_control|i~496 at LC7_6_O4
--operation mode is arithmetic

BB2L65 = BB2_digitize_cnt[2] $ !BB2L55;

--BB2L75 is atwd:atwd1|atwd_control:inst_atwd_control|i~496COUT at LC7_6_O4
--operation mode is arithmetic

BB2L75 = CARRY(BB2_digitize_cnt[2] & !BB2L55);


--BB2L85 is atwd:atwd1|atwd_control:inst_atwd_control|i~497 at LC8_6_O4
--operation mode is arithmetic

BB2L85 = BB2_digitize_cnt[3] $ BB2L75;

--BB2L95 is atwd:atwd1|atwd_control:inst_atwd_control|i~497COUT at LC8_6_O4
--operation mode is arithmetic

BB2L95 = CARRY(!BB2L75 # !BB2_digitize_cnt[3]);


--BB2L06 is atwd:atwd1|atwd_control:inst_atwd_control|i~498 at LC9_6_O4
--operation mode is arithmetic

BB2L06 = BB2_digitize_cnt[4] $ !BB2L95;

--BB2L16 is atwd:atwd1|atwd_control:inst_atwd_control|i~498COUT at LC9_6_O4
--operation mode is arithmetic

BB2L16 = CARRY(BB2_digitize_cnt[4] & !BB2L95);


--BB2L26 is atwd:atwd1|atwd_control:inst_atwd_control|i~499 at LC10_6_O4
--operation mode is arithmetic

BB2L26 = BB2_digitize_cnt[5] $ BB2L16;

--BB2L36 is atwd:atwd1|atwd_control:inst_atwd_control|i~499COUT at LC10_6_O4
--operation mode is arithmetic

BB2L36 = CARRY(!BB2L16 # !BB2_digitize_cnt[5]);


--BB2L46 is atwd:atwd1|atwd_control:inst_atwd_control|i~500 at LC1_8_O4
--operation mode is arithmetic

BB2L46 = BB2_digitize_cnt[6] $ !BB2L36;

--BB2L56 is atwd:atwd1|atwd_control:inst_atwd_control|i~500COUT at LC1_8_O4
--operation mode is arithmetic

BB2L56 = CARRY(BB2_digitize_cnt[6] & !BB2L36);


--BB2L66 is atwd:atwd1|atwd_control:inst_atwd_control|i~501 at LC2_8_O4
--operation mode is arithmetic

BB2L66 = BB2_digitize_cnt[7] $ BB2L56;

--BB2L76 is atwd:atwd1|atwd_control:inst_atwd_control|i~501COUT at LC2_8_O4
--operation mode is arithmetic

BB2L76 = CARRY(!BB2L56 # !BB2_digitize_cnt[7]);


--BB2L86 is atwd:atwd1|atwd_control:inst_atwd_control|i~502 at LC3_8_O4
--operation mode is arithmetic

BB2L86 = BB2_digitize_cnt[8] $ !BB2L76;

--BB2L96 is atwd:atwd1|atwd_control:inst_atwd_control|i~502COUT at LC3_8_O4
--operation mode is arithmetic

BB2L96 = CARRY(BB2_digitize_cnt[8] & !BB2L76);


--BB2L07 is atwd:atwd1|atwd_control:inst_atwd_control|i~503 at LC4_8_O4
--operation mode is arithmetic

BB2L07 = BB2_digitize_cnt[9] $ BB2L96;

--BB2L17 is atwd:atwd1|atwd_control:inst_atwd_control|i~503COUT at LC4_8_O4
--operation mode is arithmetic

BB2L17 = CARRY(!BB2L96 # !BB2_digitize_cnt[9]);


--BB2L27 is atwd:atwd1|atwd_control:inst_atwd_control|i~504 at LC5_8_O4
--operation mode is arithmetic

BB2L27 = BB2_digitize_cnt[10] $ !BB2L17;

--BB2L37 is atwd:atwd1|atwd_control:inst_atwd_control|i~504COUT at LC5_8_O4
--operation mode is arithmetic

BB2L37 = CARRY(BB2_digitize_cnt[10] & !BB2L17);


--BB2L47 is atwd:atwd1|atwd_control:inst_atwd_control|i~505 at LC6_8_O4
--operation mode is arithmetic

BB2L47 = BB2_digitize_cnt[11] $ BB2L37;

--BB2L57 is atwd:atwd1|atwd_control:inst_atwd_control|i~505COUT at LC6_8_O4
--operation mode is arithmetic

BB2L57 = CARRY(!BB2L37 # !BB2_digitize_cnt[11]);


--BB2L67 is atwd:atwd1|atwd_control:inst_atwd_control|i~506 at LC7_8_O4
--operation mode is arithmetic

BB2L67 = BB2_digitize_cnt[12] $ !BB2L57;

--BB2L77 is atwd:atwd1|atwd_control:inst_atwd_control|i~506COUT at LC7_8_O4
--operation mode is arithmetic

BB2L77 = CARRY(BB2_digitize_cnt[12] & !BB2L57);


--BB2L87 is atwd:atwd1|atwd_control:inst_atwd_control|i~507 at LC8_8_O4
--operation mode is arithmetic

BB2L87 = BB2_digitize_cnt[13] $ BB2L77;

--BB2L97 is atwd:atwd1|atwd_control:inst_atwd_control|i~507COUT at LC8_8_O4
--operation mode is arithmetic

BB2L97 = CARRY(!BB2L77 # !BB2_digitize_cnt[13]);


--BB2L08 is atwd:atwd1|atwd_control:inst_atwd_control|i~508 at LC9_8_O4
--operation mode is arithmetic

BB2L08 = BB2_digitize_cnt[14] $ !BB2L97;

--BB2L18 is atwd:atwd1|atwd_control:inst_atwd_control|i~508COUT at LC9_8_O4
--operation mode is arithmetic

BB2L18 = CARRY(BB2_digitize_cnt[14] & !BB2L97);


--BB2L28 is atwd:atwd1|atwd_control:inst_atwd_control|i~509 at LC10_8_O4
--operation mode is arithmetic

BB2L28 = BB2_digitize_cnt[15] $ BB2L18;

--BB2L38 is atwd:atwd1|atwd_control:inst_atwd_control|i~509COUT at LC10_8_O4
--operation mode is arithmetic

BB2L38 = CARRY(!BB2L18 # !BB2_digitize_cnt[15]);


--BB2L48 is atwd:atwd1|atwd_control:inst_atwd_control|i~510 at LC1_10_O4
--operation mode is arithmetic

BB2L48 = BB2_digitize_cnt[16] $ !BB2L38;

--BB2L58 is atwd:atwd1|atwd_control:inst_atwd_control|i~510COUT at LC1_10_O4
--operation mode is arithmetic

BB2L58 = CARRY(BB2_digitize_cnt[16] & !BB2L38);


--BB2L68 is atwd:atwd1|atwd_control:inst_atwd_control|i~511 at LC2_10_O4
--operation mode is arithmetic

BB2L68 = BB2_digitize_cnt[17] $ BB2L58;

--BB2L78 is atwd:atwd1|atwd_control:inst_atwd_control|i~511COUT at LC2_10_O4
--operation mode is arithmetic

BB2L78 = CARRY(!BB2L58 # !BB2_digitize_cnt[17]);


--BB2L88 is atwd:atwd1|atwd_control:inst_atwd_control|i~512 at LC3_10_O4
--operation mode is arithmetic

BB2L88 = BB2_digitize_cnt[18] $ !BB2L78;

--BB2L98 is atwd:atwd1|atwd_control:inst_atwd_control|i~512COUT at LC3_10_O4
--operation mode is arithmetic

BB2L98 = CARRY(BB2_digitize_cnt[18] & !BB2L78);


--BB2L09 is atwd:atwd1|atwd_control:inst_atwd_control|i~513 at LC4_10_O4
--operation mode is arithmetic

BB2L09 = BB2_digitize_cnt[19] $ BB2L98;

--BB2L19 is atwd:atwd1|atwd_control:inst_atwd_control|i~513COUT at LC4_10_O4
--operation mode is arithmetic

BB2L19 = CARRY(!BB2L98 # !BB2_digitize_cnt[19]);


--BB2L29 is atwd:atwd1|atwd_control:inst_atwd_control|i~514 at LC5_10_O4
--operation mode is arithmetic

BB2L29 = BB2_digitize_cnt[20] $ !BB2L19;

--BB2L39 is atwd:atwd1|atwd_control:inst_atwd_control|i~514COUT at LC5_10_O4
--operation mode is arithmetic

BB2L39 = CARRY(BB2_digitize_cnt[20] & !BB2L19);


--BB2L49 is atwd:atwd1|atwd_control:inst_atwd_control|i~515 at LC6_10_O4
--operation mode is arithmetic

BB2L49 = BB2_digitize_cnt[21] $ BB2L39;

--BB2L59 is atwd:atwd1|atwd_control:inst_atwd_control|i~515COUT at LC6_10_O4
--operation mode is arithmetic

BB2L59 = CARRY(!BB2L39 # !BB2_digitize_cnt[21]);


--BB2L69 is atwd:atwd1|atwd_control:inst_atwd_control|i~516 at LC7_10_O4
--operation mode is arithmetic

BB2L69 = BB2_digitize_cnt[22] $ !BB2L59;

--BB2L79 is atwd:atwd1|atwd_control:inst_atwd_control|i~516COUT at LC7_10_O4
--operation mode is arithmetic

BB2L79 = CARRY(BB2_digitize_cnt[22] & !BB2L59);


--BB2L89 is atwd:atwd1|atwd_control:inst_atwd_control|i~517 at LC8_10_O4
--operation mode is arithmetic

BB2L89 = BB2_digitize_cnt[23] $ BB2L79;

--BB2L99 is atwd:atwd1|atwd_control:inst_atwd_control|i~517COUT at LC8_10_O4
--operation mode is arithmetic

BB2L99 = CARRY(!BB2L79 # !BB2_digitize_cnt[23]);


--BB2L001 is atwd:atwd1|atwd_control:inst_atwd_control|i~518 at LC9_10_O4
--operation mode is arithmetic

BB2L001 = BB2_digitize_cnt[24] $ !BB2L99;

--BB2L101 is atwd:atwd1|atwd_control:inst_atwd_control|i~518COUT at LC9_10_O4
--operation mode is arithmetic

BB2L101 = CARRY(BB2_digitize_cnt[24] & !BB2L99);


--BB2L201 is atwd:atwd1|atwd_control:inst_atwd_control|i~519 at LC10_10_O4
--operation mode is arithmetic

BB2L201 = BB2_digitize_cnt[25] $ BB2L101;

--BB2L301 is atwd:atwd1|atwd_control:inst_atwd_control|i~519COUT at LC10_10_O4
--operation mode is arithmetic

BB2L301 = CARRY(!BB2L101 # !BB2_digitize_cnt[25]);


--BB2L401 is atwd:atwd1|atwd_control:inst_atwd_control|i~520 at LC1_12_O4
--operation mode is arithmetic

BB2L401 = BB2_digitize_cnt[26] $ !BB2L301;

--BB2L501 is atwd:atwd1|atwd_control:inst_atwd_control|i~520COUT at LC1_12_O4
--operation mode is arithmetic

BB2L501 = CARRY(BB2_digitize_cnt[26] & !BB2L301);


--BB2L601 is atwd:atwd1|atwd_control:inst_atwd_control|i~521 at LC2_12_O4
--operation mode is arithmetic

BB2L601 = BB2_digitize_cnt[27] $ BB2L501;

--BB2L701 is atwd:atwd1|atwd_control:inst_atwd_control|i~521COUT at LC2_12_O4
--operation mode is arithmetic

BB2L701 = CARRY(!BB2L501 # !BB2_digitize_cnt[27]);


--BB2L801 is atwd:atwd1|atwd_control:inst_atwd_control|i~522 at LC3_12_O4
--operation mode is arithmetic

BB2L801 = BB2_digitize_cnt[28] $ !BB2L701;

--BB2L901 is atwd:atwd1|atwd_control:inst_atwd_control|i~522COUT at LC3_12_O4
--operation mode is arithmetic

BB2L901 = CARRY(BB2_digitize_cnt[28] & !BB2L701);


--BB2L011 is atwd:atwd1|atwd_control:inst_atwd_control|i~523 at LC4_12_O4
--operation mode is arithmetic

BB2L011 = BB2_digitize_cnt[29] $ BB2L901;

--BB2L111 is atwd:atwd1|atwd_control:inst_atwd_control|i~523COUT at LC4_12_O4
--operation mode is arithmetic

BB2L111 = CARRY(!BB2L901 # !BB2_digitize_cnt[29]);


--BB2L211 is atwd:atwd1|atwd_control:inst_atwd_control|i~524 at LC5_12_O4
--operation mode is arithmetic

BB2L211 = BB2_digitize_cnt[30] $ !BB2L111;

--BB2L311 is atwd:atwd1|atwd_control:inst_atwd_control|i~524COUT at LC5_12_O4
--operation mode is arithmetic

BB2L311 = CARRY(BB2_digitize_cnt[30] & !BB2L111);


--BB2L411 is atwd:atwd1|atwd_control:inst_atwd_control|i~525 at LC6_12_O4
--operation mode is normal

BB2L411 = BB2_digitize_cnt[31] $ BB2L311;


--BB2L511 is atwd:atwd1|atwd_control:inst_atwd_control|i~526 at LC5_9_Q1
--operation mode is arithmetic

BB2L511 = !BB2_settle_cnt[0];

--BB2L611 is atwd:atwd1|atwd_control:inst_atwd_control|i~526COUT at LC5_9_Q1
--operation mode is arithmetic

BB2L611 = CARRY(BB2_settle_cnt[0]);


--BB2L711 is atwd:atwd1|atwd_control:inst_atwd_control|i~527 at LC6_9_Q1
--operation mode is arithmetic

BB2L711 = BB2_settle_cnt[1] $ BB2L611;

--BB2L811 is atwd:atwd1|atwd_control:inst_atwd_control|i~527COUT at LC6_9_Q1
--operation mode is arithmetic

BB2L811 = CARRY(!BB2L611 # !BB2_settle_cnt[1]);


--BB2L911 is atwd:atwd1|atwd_control:inst_atwd_control|i~528 at LC7_9_Q1
--operation mode is arithmetic

BB2L911 = BB2_settle_cnt[2] $ !BB2L811;

--BB2L021 is atwd:atwd1|atwd_control:inst_atwd_control|i~528COUT at LC7_9_Q1
--operation mode is arithmetic

BB2L021 = CARRY(BB2_settle_cnt[2] & !BB2L811);


--BB2L121 is atwd:atwd1|atwd_control:inst_atwd_control|i~529 at LC8_9_Q1
--operation mode is arithmetic

BB2L121 = BB2_settle_cnt[3] $ BB2L021;

--BB2L221 is atwd:atwd1|atwd_control:inst_atwd_control|i~529COUT at LC8_9_Q1
--operation mode is arithmetic

BB2L221 = CARRY(!BB2L021 # !BB2_settle_cnt[3]);


--BB2L321 is atwd:atwd1|atwd_control:inst_atwd_control|i~530 at LC9_9_Q1
--operation mode is arithmetic

BB2L321 = BB2_settle_cnt[4] $ !BB2L221;

--BB2L421 is atwd:atwd1|atwd_control:inst_atwd_control|i~530COUT at LC9_9_Q1
--operation mode is arithmetic

BB2L421 = CARRY(BB2_settle_cnt[4] & !BB2L221);


--BB2L521 is atwd:atwd1|atwd_control:inst_atwd_control|i~531 at LC10_9_Q1
--operation mode is arithmetic

BB2L521 = BB2_settle_cnt[5] $ BB2L421;

--BB2L621 is atwd:atwd1|atwd_control:inst_atwd_control|i~531COUT at LC10_9_Q1
--operation mode is arithmetic

BB2L621 = CARRY(!BB2L421 # !BB2_settle_cnt[5]);


--BB2L721 is atwd:atwd1|atwd_control:inst_atwd_control|i~532 at LC1_11_Q1
--operation mode is arithmetic

BB2L721 = BB2_settle_cnt[6] $ !BB2L621;

--BB2L821 is atwd:atwd1|atwd_control:inst_atwd_control|i~532COUT at LC1_11_Q1
--operation mode is arithmetic

BB2L821 = CARRY(BB2_settle_cnt[6] & !BB2L621);


--BB2L921 is atwd:atwd1|atwd_control:inst_atwd_control|i~533 at LC2_11_Q1
--operation mode is arithmetic

BB2L921 = BB2_settle_cnt[7] $ BB2L821;

--BB2L031 is atwd:atwd1|atwd_control:inst_atwd_control|i~533COUT at LC2_11_Q1
--operation mode is arithmetic

BB2L031 = CARRY(!BB2L821 # !BB2_settle_cnt[7]);


--BB2L131 is atwd:atwd1|atwd_control:inst_atwd_control|i~534 at LC3_11_Q1
--operation mode is arithmetic

BB2L131 = BB2_settle_cnt[8] $ !BB2L031;

--BB2L231 is atwd:atwd1|atwd_control:inst_atwd_control|i~534COUT at LC3_11_Q1
--operation mode is arithmetic

BB2L231 = CARRY(BB2_settle_cnt[8] & !BB2L031);


--BB2L331 is atwd:atwd1|atwd_control:inst_atwd_control|i~535 at LC4_11_Q1
--operation mode is arithmetic

BB2L331 = BB2_settle_cnt[9] $ BB2L231;

--BB2L431 is atwd:atwd1|atwd_control:inst_atwd_control|i~535COUT at LC4_11_Q1
--operation mode is arithmetic

BB2L431 = CARRY(!BB2L231 # !BB2_settle_cnt[9]);


--BB2L531 is atwd:atwd1|atwd_control:inst_atwd_control|i~536 at LC5_11_Q1
--operation mode is arithmetic

BB2L531 = BB2_settle_cnt[10] $ !BB2L431;

--BB2L631 is atwd:atwd1|atwd_control:inst_atwd_control|i~536COUT at LC5_11_Q1
--operation mode is arithmetic

BB2L631 = CARRY(BB2_settle_cnt[10] & !BB2L431);


--BB2L731 is atwd:atwd1|atwd_control:inst_atwd_control|i~537 at LC6_11_Q1
--operation mode is arithmetic

BB2L731 = BB2_settle_cnt[11] $ BB2L631;

--BB2L831 is atwd:atwd1|atwd_control:inst_atwd_control|i~537COUT at LC6_11_Q1
--operation mode is arithmetic

BB2L831 = CARRY(!BB2L631 # !BB2_settle_cnt[11]);


--BB2L931 is atwd:atwd1|atwd_control:inst_atwd_control|i~538 at LC7_11_Q1
--operation mode is arithmetic

BB2L931 = BB2_settle_cnt[12] $ !BB2L831;

--BB2L041 is atwd:atwd1|atwd_control:inst_atwd_control|i~538COUT at LC7_11_Q1
--operation mode is arithmetic

BB2L041 = CARRY(BB2_settle_cnt[12] & !BB2L831);


--BB2L141 is atwd:atwd1|atwd_control:inst_atwd_control|i~539 at LC8_11_Q1
--operation mode is arithmetic

BB2L141 = BB2_settle_cnt[13] $ BB2L041;

--BB2L241 is atwd:atwd1|atwd_control:inst_atwd_control|i~539COUT at LC8_11_Q1
--operation mode is arithmetic

BB2L241 = CARRY(!BB2L041 # !BB2_settle_cnt[13]);


--BB2L341 is atwd:atwd1|atwd_control:inst_atwd_control|i~540 at LC9_11_Q1
--operation mode is arithmetic

BB2L341 = BB2_settle_cnt[14] $ !BB2L241;

--BB2L441 is atwd:atwd1|atwd_control:inst_atwd_control|i~540COUT at LC9_11_Q1
--operation mode is arithmetic

BB2L441 = CARRY(BB2_settle_cnt[14] & !BB2L241);


--BB2L541 is atwd:atwd1|atwd_control:inst_atwd_control|i~541 at LC10_11_Q1
--operation mode is arithmetic

BB2L541 = BB2_settle_cnt[15] $ BB2L441;

--BB2L641 is atwd:atwd1|atwd_control:inst_atwd_control|i~541COUT at LC10_11_Q1
--operation mode is arithmetic

BB2L641 = CARRY(!BB2L441 # !BB2_settle_cnt[15]);


--BB2L741 is atwd:atwd1|atwd_control:inst_atwd_control|i~542 at LC1_13_Q1
--operation mode is arithmetic

BB2L741 = BB2_settle_cnt[16] $ !BB2L641;

--BB2L841 is atwd:atwd1|atwd_control:inst_atwd_control|i~542COUT at LC1_13_Q1
--operation mode is arithmetic

BB2L841 = CARRY(BB2_settle_cnt[16] & !BB2L641);


--BB2L941 is atwd:atwd1|atwd_control:inst_atwd_control|i~543 at LC2_13_Q1
--operation mode is arithmetic

BB2L941 = BB2_settle_cnt[17] $ BB2L841;

--BB2L051 is atwd:atwd1|atwd_control:inst_atwd_control|i~543COUT at LC2_13_Q1
--operation mode is arithmetic

BB2L051 = CARRY(!BB2L841 # !BB2_settle_cnt[17]);


--BB2L151 is atwd:atwd1|atwd_control:inst_atwd_control|i~544 at LC3_13_Q1
--operation mode is arithmetic

BB2L151 = BB2_settle_cnt[18] $ !BB2L051;

--BB2L251 is atwd:atwd1|atwd_control:inst_atwd_control|i~544COUT at LC3_13_Q1
--operation mode is arithmetic

BB2L251 = CARRY(BB2_settle_cnt[18] & !BB2L051);


--BB2L351 is atwd:atwd1|atwd_control:inst_atwd_control|i~545 at LC4_13_Q1
--operation mode is arithmetic

BB2L351 = BB2_settle_cnt[19] $ BB2L251;

--BB2L451 is atwd:atwd1|atwd_control:inst_atwd_control|i~545COUT at LC4_13_Q1
--operation mode is arithmetic

BB2L451 = CARRY(!BB2L251 # !BB2_settle_cnt[19]);


--BB2L551 is atwd:atwd1|atwd_control:inst_atwd_control|i~546 at LC5_13_Q1
--operation mode is arithmetic

BB2L551 = BB2_settle_cnt[20] $ !BB2L451;

--BB2L651 is atwd:atwd1|atwd_control:inst_atwd_control|i~546COUT at LC5_13_Q1
--operation mode is arithmetic

BB2L651 = CARRY(BB2_settle_cnt[20] & !BB2L451);


--BB2L751 is atwd:atwd1|atwd_control:inst_atwd_control|i~547 at LC6_13_Q1
--operation mode is arithmetic

BB2L751 = BB2_settle_cnt[21] $ BB2L651;

--BB2L851 is atwd:atwd1|atwd_control:inst_atwd_control|i~547COUT at LC6_13_Q1
--operation mode is arithmetic

BB2L851 = CARRY(!BB2L651 # !BB2_settle_cnt[21]);


--BB2L951 is atwd:atwd1|atwd_control:inst_atwd_control|i~548 at LC7_13_Q1
--operation mode is arithmetic

BB2L951 = BB2_settle_cnt[22] $ !BB2L851;

--BB2L061 is atwd:atwd1|atwd_control:inst_atwd_control|i~548COUT at LC7_13_Q1
--operation mode is arithmetic

BB2L061 = CARRY(BB2_settle_cnt[22] & !BB2L851);


--BB2L161 is atwd:atwd1|atwd_control:inst_atwd_control|i~549 at LC8_13_Q1
--operation mode is arithmetic

BB2L161 = BB2_settle_cnt[23] $ BB2L061;

--BB2L261 is atwd:atwd1|atwd_control:inst_atwd_control|i~549COUT at LC8_13_Q1
--operation mode is arithmetic

BB2L261 = CARRY(!BB2L061 # !BB2_settle_cnt[23]);


--BB2L361 is atwd:atwd1|atwd_control:inst_atwd_control|i~550 at LC9_13_Q1
--operation mode is arithmetic

BB2L361 = BB2_settle_cnt[24] $ !BB2L261;

--BB2L461 is atwd:atwd1|atwd_control:inst_atwd_control|i~550COUT at LC9_13_Q1
--operation mode is arithmetic

BB2L461 = CARRY(BB2_settle_cnt[24] & !BB2L261);


--BB2L561 is atwd:atwd1|atwd_control:inst_atwd_control|i~551 at LC10_13_Q1
--operation mode is arithmetic

BB2L561 = BB2_settle_cnt[25] $ BB2L461;

--BB2L661 is atwd:atwd1|atwd_control:inst_atwd_control|i~551COUT at LC10_13_Q1
--operation mode is arithmetic

BB2L661 = CARRY(!BB2L461 # !BB2_settle_cnt[25]);


--BB2L761 is atwd:atwd1|atwd_control:inst_atwd_control|i~552 at LC1_15_Q1
--operation mode is arithmetic

BB2L761 = BB2_settle_cnt[26] $ !BB2L661;

--BB2L861 is atwd:atwd1|atwd_control:inst_atwd_control|i~552COUT at LC1_15_Q1
--operation mode is arithmetic

BB2L861 = CARRY(BB2_settle_cnt[26] & !BB2L661);


--BB2L961 is atwd:atwd1|atwd_control:inst_atwd_control|i~553 at LC2_15_Q1
--operation mode is arithmetic

BB2L961 = BB2_settle_cnt[27] $ BB2L861;

--BB2L071 is atwd:atwd1|atwd_control:inst_atwd_control|i~553COUT at LC2_15_Q1
--operation mode is arithmetic

BB2L071 = CARRY(!BB2L861 # !BB2_settle_cnt[27]);


--BB2L171 is atwd:atwd1|atwd_control:inst_atwd_control|i~554 at LC3_15_Q1
--operation mode is arithmetic

BB2L171 = BB2_settle_cnt[28] $ !BB2L071;

--BB2L271 is atwd:atwd1|atwd_control:inst_atwd_control|i~554COUT at LC3_15_Q1
--operation mode is arithmetic

BB2L271 = CARRY(BB2_settle_cnt[28] & !BB2L071);


--BB2L371 is atwd:atwd1|atwd_control:inst_atwd_control|i~555 at LC4_15_Q1
--operation mode is arithmetic

BB2L371 = BB2_settle_cnt[29] $ BB2L271;

--BB2L471 is atwd:atwd1|atwd_control:inst_atwd_control|i~555COUT at LC4_15_Q1
--operation mode is arithmetic

BB2L471 = CARRY(!BB2L271 # !BB2_settle_cnt[29]);


--BB2L571 is atwd:atwd1|atwd_control:inst_atwd_control|i~556 at LC5_15_Q1
--operation mode is arithmetic

BB2L571 = BB2_settle_cnt[30] $ !BB2L471;

--BB2L671 is atwd:atwd1|atwd_control:inst_atwd_control|i~556COUT at LC5_15_Q1
--operation mode is arithmetic

BB2L671 = CARRY(BB2_settle_cnt[30] & !BB2L471);


--BB2L771 is atwd:atwd1|atwd_control:inst_atwd_control|i~557 at LC6_15_Q1
--operation mode is normal

BB2L771 = BB2_settle_cnt[31] $ BB2L671;


--CB1L82 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~289 at LC5_5_B1
--operation mode is arithmetic

CB1L82 = !CB1_readout_cnt[0];

--CB1L92 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~289COUT at LC5_5_B1
--operation mode is arithmetic

CB1L92 = CARRY(CB1_readout_cnt[0]);


--CB1L03 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~290 at LC6_5_B1
--operation mode is arithmetic

CB1L03 = CB1_readout_cnt[1] $ CB1L92;

--CB1L13 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~290COUT at LC6_5_B1
--operation mode is arithmetic

CB1L13 = CARRY(!CB1L92 # !CB1_readout_cnt[1]);


--CB1L23 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~291 at LC7_5_B1
--operation mode is arithmetic

CB1L23 = CB1_readout_cnt[2] $ !CB1L13;

--CB1L33 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~291COUT at LC7_5_B1
--operation mode is arithmetic

CB1L33 = CARRY(CB1_readout_cnt[2] & !CB1L13);


--CB1L43 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~292 at LC8_5_B1
--operation mode is arithmetic

CB1L43 = CB1_readout_cnt[3] $ CB1L33;

--CB1L53 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~292COUT at LC8_5_B1
--operation mode is arithmetic

CB1L53 = CARRY(!CB1L33 # !CB1_readout_cnt[3]);


--CB1L63 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~293 at LC9_5_B1
--operation mode is arithmetic

CB1L63 = CB1_readout_cnt[4] $ !CB1L53;

--CB1L73 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~293COUT at LC9_5_B1
--operation mode is arithmetic

CB1L73 = CARRY(CB1_readout_cnt[4] & !CB1L53);


--CB1L83 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~294 at LC10_5_B1
--operation mode is arithmetic

CB1L83 = CB1_readout_cnt[5] $ CB1L73;

--CB1L93 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~294COUT at LC10_5_B1
--operation mode is arithmetic

CB1L93 = CARRY(!CB1L73 # !CB1_readout_cnt[5]);


--CB1L04 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~295 at LC1_7_B1
--operation mode is arithmetic

CB1L04 = CB1_readout_cnt[6] $ !CB1L93;

--CB1L14 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~295COUT at LC1_7_B1
--operation mode is arithmetic

CB1L14 = CARRY(CB1_readout_cnt[6] & !CB1L93);


--CB1L24 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~296 at LC2_7_B1
--operation mode is arithmetic

CB1L24 = CB1_readout_cnt[7] $ CB1L14;

--CB1L34 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~296COUT at LC2_7_B1
--operation mode is arithmetic

CB1L34 = CARRY(!CB1L14 # !CB1_readout_cnt[7]);


--CB1L44 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~297 at LC3_7_B1
--operation mode is arithmetic

CB1L44 = CB1_readout_cnt[8] $ !CB1L34;

--CB1L54 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~297COUT at LC3_7_B1
--operation mode is arithmetic

CB1L54 = CARRY(CB1_readout_cnt[8] & !CB1L34);


--CB1L64 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~298 at LC4_7_B1
--operation mode is arithmetic

CB1L64 = CB1_readout_cnt[9] $ CB1L54;

--CB1L74 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~298COUT at LC4_7_B1
--operation mode is arithmetic

CB1L74 = CARRY(!CB1L54 # !CB1_readout_cnt[9]);


--CB1L84 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~299 at LC5_7_B1
--operation mode is arithmetic

CB1L84 = CB1_readout_cnt[10] $ !CB1L74;

--CB1L94 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~299COUT at LC5_7_B1
--operation mode is arithmetic

CB1L94 = CARRY(CB1_readout_cnt[10] & !CB1L74);


--CB1L05 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~300 at LC6_7_B1
--operation mode is arithmetic

CB1L05 = CB1_readout_cnt[11] $ CB1L94;

--CB1L15 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~300COUT at LC6_7_B1
--operation mode is arithmetic

CB1L15 = CARRY(!CB1L94 # !CB1_readout_cnt[11]);


--CB1L25 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~301 at LC7_7_B1
--operation mode is arithmetic

CB1L25 = CB1_readout_cnt[12] $ !CB1L15;

--CB1L35 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~301COUT at LC7_7_B1
--operation mode is arithmetic

CB1L35 = CARRY(CB1_readout_cnt[12] & !CB1L15);


--CB1L45 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~302 at LC8_7_B1
--operation mode is arithmetic

CB1L45 = CB1_readout_cnt[13] $ CB1L35;

--CB1L55 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~302COUT at LC8_7_B1
--operation mode is arithmetic

CB1L55 = CARRY(!CB1L35 # !CB1_readout_cnt[13]);


--CB1L65 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~303 at LC9_7_B1
--operation mode is arithmetic

CB1L65 = CB1_readout_cnt[14] $ !CB1L55;

--CB1L75 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~303COUT at LC9_7_B1
--operation mode is arithmetic

CB1L75 = CARRY(CB1_readout_cnt[14] & !CB1L55);


--CB1L85 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~304 at LC10_7_B1
--operation mode is arithmetic

CB1L85 = CB1_readout_cnt[15] $ CB1L75;

--CB1L95 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~304COUT at LC10_7_B1
--operation mode is arithmetic

CB1L95 = CARRY(!CB1L75 # !CB1_readout_cnt[15]);


--CB1L06 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~305 at LC1_9_B1
--operation mode is arithmetic

CB1L06 = CB1_readout_cnt[16] $ !CB1L95;

--CB1L16 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~305COUT at LC1_9_B1
--operation mode is arithmetic

CB1L16 = CARRY(CB1_readout_cnt[16] & !CB1L95);


--CB1L26 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~306 at LC2_9_B1
--operation mode is arithmetic

CB1L26 = CB1_readout_cnt[17] $ CB1L16;

--CB1L36 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~306COUT at LC2_9_B1
--operation mode is arithmetic

CB1L36 = CARRY(!CB1L16 # !CB1_readout_cnt[17]);


--CB1L46 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~307 at LC3_9_B1
--operation mode is arithmetic

CB1L46 = CB1_readout_cnt[18] $ !CB1L36;

--CB1L56 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~307COUT at LC3_9_B1
--operation mode is arithmetic

CB1L56 = CARRY(CB1_readout_cnt[18] & !CB1L36);


--CB1L66 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~308 at LC4_9_B1
--operation mode is arithmetic

CB1L66 = CB1_readout_cnt[19] $ CB1L56;

--CB1L76 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~308COUT at LC4_9_B1
--operation mode is arithmetic

CB1L76 = CARRY(!CB1L56 # !CB1_readout_cnt[19]);


--CB1L86 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~309 at LC5_9_B1
--operation mode is arithmetic

CB1L86 = CB1_readout_cnt[20] $ !CB1L76;

--CB1L96 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~309COUT at LC5_9_B1
--operation mode is arithmetic

CB1L96 = CARRY(CB1_readout_cnt[20] & !CB1L76);


--CB1L07 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~310 at LC6_9_B1
--operation mode is arithmetic

CB1L07 = CB1_readout_cnt[21] $ CB1L96;

--CB1L17 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~310COUT at LC6_9_B1
--operation mode is arithmetic

CB1L17 = CARRY(!CB1L96 # !CB1_readout_cnt[21]);


--CB1L27 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~311 at LC7_9_B1
--operation mode is arithmetic

CB1L27 = CB1_readout_cnt[22] $ !CB1L17;

--CB1L37 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~311COUT at LC7_9_B1
--operation mode is arithmetic

CB1L37 = CARRY(CB1_readout_cnt[22] & !CB1L17);


--CB1L47 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~312 at LC8_9_B1
--operation mode is arithmetic

CB1L47 = CB1_readout_cnt[23] $ CB1L37;

--CB1L57 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~312COUT at LC8_9_B1
--operation mode is arithmetic

CB1L57 = CARRY(!CB1L37 # !CB1_readout_cnt[23]);


--CB1L67 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~313 at LC9_9_B1
--operation mode is arithmetic

CB1L67 = CB1_readout_cnt[24] $ !CB1L57;

--CB1L77 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~313COUT at LC9_9_B1
--operation mode is arithmetic

CB1L77 = CARRY(CB1_readout_cnt[24] & !CB1L57);


--CB1L87 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~314 at LC10_9_B1
--operation mode is arithmetic

CB1L87 = CB1_readout_cnt[25] $ CB1L77;

--CB1L97 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~314COUT at LC10_9_B1
--operation mode is arithmetic

CB1L97 = CARRY(!CB1L77 # !CB1_readout_cnt[25]);


--CB1L08 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~315 at LC1_11_B1
--operation mode is arithmetic

CB1L08 = CB1_readout_cnt[26] $ !CB1L97;

--CB1L18 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~315COUT at LC1_11_B1
--operation mode is arithmetic

CB1L18 = CARRY(CB1_readout_cnt[26] & !CB1L97);


--CB1L28 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~316 at LC2_11_B1
--operation mode is arithmetic

CB1L28 = CB1_readout_cnt[27] $ CB1L18;

--CB1L38 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~316COUT at LC2_11_B1
--operation mode is arithmetic

CB1L38 = CARRY(!CB1L18 # !CB1_readout_cnt[27]);


--CB1L48 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~317 at LC3_11_B1
--operation mode is arithmetic

CB1L48 = CB1_readout_cnt[28] $ !CB1L38;

--CB1L58 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~317COUT at LC3_11_B1
--operation mode is arithmetic

CB1L58 = CARRY(CB1_readout_cnt[28] & !CB1L38);


--CB1L68 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~318 at LC4_11_B1
--operation mode is arithmetic

CB1L68 = CB1_readout_cnt[29] $ CB1L58;

--CB1L78 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~318COUT at LC4_11_B1
--operation mode is arithmetic

CB1L78 = CARRY(!CB1L58 # !CB1_readout_cnt[29]);


--CB1L88 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~319 at LC5_11_B1
--operation mode is arithmetic

CB1L88 = CB1_readout_cnt[30] $ !CB1L78;

--CB1L98 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~319COUT at LC5_11_B1
--operation mode is arithmetic

CB1L98 = CARRY(CB1_readout_cnt[30] & !CB1L78);


--CB1L09 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~320 at LC6_11_B1
--operation mode is normal

CB1L09 = CB1L98 $ CB1_readout_cnt[31];


--BB1L35 is atwd:atwd0|atwd_control:inst_atwd_control|i~494 at LC5_5_T4
--operation mode is arithmetic

BB1L35 = !BB1_digitize_cnt[0];

--BB1L45 is atwd:atwd0|atwd_control:inst_atwd_control|i~494COUT at LC5_5_T4
--operation mode is arithmetic

BB1L45 = CARRY(BB1_digitize_cnt[0]);


--BB1L55 is atwd:atwd0|atwd_control:inst_atwd_control|i~495 at LC6_5_T4
--operation mode is arithmetic

BB1L55 = BB1_digitize_cnt[1] $ BB1L45;

--BB1L65 is atwd:atwd0|atwd_control:inst_atwd_control|i~495COUT at LC6_5_T4
--operation mode is arithmetic

BB1L65 = CARRY(!BB1L45 # !BB1_digitize_cnt[1]);


--BB1L75 is atwd:atwd0|atwd_control:inst_atwd_control|i~496 at LC7_5_T4
--operation mode is arithmetic

BB1L75 = BB1_digitize_cnt[2] $ !BB1L65;

--BB1L85 is atwd:atwd0|atwd_control:inst_atwd_control|i~496COUT at LC7_5_T4
--operation mode is arithmetic

BB1L85 = CARRY(BB1_digitize_cnt[2] & !BB1L65);


--BB1L95 is atwd:atwd0|atwd_control:inst_atwd_control|i~497 at LC8_5_T4
--operation mode is arithmetic

BB1L95 = BB1_digitize_cnt[3] $ BB1L85;

--BB1L06 is atwd:atwd0|atwd_control:inst_atwd_control|i~497COUT at LC8_5_T4
--operation mode is arithmetic

BB1L06 = CARRY(!BB1L85 # !BB1_digitize_cnt[3]);


--BB1L16 is atwd:atwd0|atwd_control:inst_atwd_control|i~498 at LC9_5_T4
--operation mode is arithmetic

BB1L16 = BB1_digitize_cnt[4] $ !BB1L06;

--BB1L26 is atwd:atwd0|atwd_control:inst_atwd_control|i~498COUT at LC9_5_T4
--operation mode is arithmetic

BB1L26 = CARRY(BB1_digitize_cnt[4] & !BB1L06);


--BB1L36 is atwd:atwd0|atwd_control:inst_atwd_control|i~499 at LC10_5_T4
--operation mode is arithmetic

BB1L36 = BB1_digitize_cnt[5] $ BB1L26;

--BB1L46 is atwd:atwd0|atwd_control:inst_atwd_control|i~499COUT at LC10_5_T4
--operation mode is arithmetic

BB1L46 = CARRY(!BB1L26 # !BB1_digitize_cnt[5]);


--BB1L56 is atwd:atwd0|atwd_control:inst_atwd_control|i~500 at LC1_7_T4
--operation mode is arithmetic

BB1L56 = BB1_digitize_cnt[6] $ !BB1L46;

--BB1L66 is atwd:atwd0|atwd_control:inst_atwd_control|i~500COUT at LC1_7_T4
--operation mode is arithmetic

BB1L66 = CARRY(BB1_digitize_cnt[6] & !BB1L46);


--BB1L76 is atwd:atwd0|atwd_control:inst_atwd_control|i~501 at LC2_7_T4
--operation mode is arithmetic

BB1L76 = BB1_digitize_cnt[7] $ BB1L66;

--BB1L86 is atwd:atwd0|atwd_control:inst_atwd_control|i~501COUT at LC2_7_T4
--operation mode is arithmetic

BB1L86 = CARRY(!BB1L66 # !BB1_digitize_cnt[7]);


--BB1L96 is atwd:atwd0|atwd_control:inst_atwd_control|i~502 at LC3_7_T4
--operation mode is arithmetic

BB1L96 = BB1_digitize_cnt[8] $ !BB1L86;

--BB1L07 is atwd:atwd0|atwd_control:inst_atwd_control|i~502COUT at LC3_7_T4
--operation mode is arithmetic

BB1L07 = CARRY(BB1_digitize_cnt[8] & !BB1L86);


--BB1L17 is atwd:atwd0|atwd_control:inst_atwd_control|i~503 at LC4_7_T4
--operation mode is arithmetic

BB1L17 = BB1_digitize_cnt[9] $ BB1L07;

--BB1L27 is atwd:atwd0|atwd_control:inst_atwd_control|i~503COUT at LC4_7_T4
--operation mode is arithmetic

BB1L27 = CARRY(!BB1L07 # !BB1_digitize_cnt[9]);


--BB1L37 is atwd:atwd0|atwd_control:inst_atwd_control|i~504 at LC5_7_T4
--operation mode is arithmetic

BB1L37 = BB1_digitize_cnt[10] $ !BB1L27;

--BB1L47 is atwd:atwd0|atwd_control:inst_atwd_control|i~504COUT at LC5_7_T4
--operation mode is arithmetic

BB1L47 = CARRY(BB1_digitize_cnt[10] & !BB1L27);


--BB1L57 is atwd:atwd0|atwd_control:inst_atwd_control|i~505 at LC6_7_T4
--operation mode is arithmetic

BB1L57 = BB1_digitize_cnt[11] $ BB1L47;

--BB1L67 is atwd:atwd0|atwd_control:inst_atwd_control|i~505COUT at LC6_7_T4
--operation mode is arithmetic

BB1L67 = CARRY(!BB1L47 # !BB1_digitize_cnt[11]);


--BB1L77 is atwd:atwd0|atwd_control:inst_atwd_control|i~506 at LC7_7_T4
--operation mode is arithmetic

BB1L77 = BB1_digitize_cnt[12] $ !BB1L67;

--BB1L87 is atwd:atwd0|atwd_control:inst_atwd_control|i~506COUT at LC7_7_T4
--operation mode is arithmetic

BB1L87 = CARRY(BB1_digitize_cnt[12] & !BB1L67);


--BB1L97 is atwd:atwd0|atwd_control:inst_atwd_control|i~507 at LC8_7_T4
--operation mode is arithmetic

BB1L97 = BB1_digitize_cnt[13] $ BB1L87;

--BB1L08 is atwd:atwd0|atwd_control:inst_atwd_control|i~507COUT at LC8_7_T4
--operation mode is arithmetic

BB1L08 = CARRY(!BB1L87 # !BB1_digitize_cnt[13]);


--BB1L18 is atwd:atwd0|atwd_control:inst_atwd_control|i~508 at LC9_7_T4
--operation mode is arithmetic

BB1L18 = BB1_digitize_cnt[14] $ !BB1L08;

--BB1L28 is atwd:atwd0|atwd_control:inst_atwd_control|i~508COUT at LC9_7_T4
--operation mode is arithmetic

BB1L28 = CARRY(BB1_digitize_cnt[14] & !BB1L08);


--BB1L38 is atwd:atwd0|atwd_control:inst_atwd_control|i~509 at LC10_7_T4
--operation mode is arithmetic

BB1L38 = BB1_digitize_cnt[15] $ BB1L28;

--BB1L48 is atwd:atwd0|atwd_control:inst_atwd_control|i~509COUT at LC10_7_T4
--operation mode is arithmetic

BB1L48 = CARRY(!BB1L28 # !BB1_digitize_cnt[15]);


--BB1L58 is atwd:atwd0|atwd_control:inst_atwd_control|i~510 at LC1_9_T4
--operation mode is arithmetic

BB1L58 = BB1_digitize_cnt[16] $ !BB1L48;

--BB1L68 is atwd:atwd0|atwd_control:inst_atwd_control|i~510COUT at LC1_9_T4
--operation mode is arithmetic

BB1L68 = CARRY(BB1_digitize_cnt[16] & !BB1L48);


--BB1L78 is atwd:atwd0|atwd_control:inst_atwd_control|i~511 at LC2_9_T4
--operation mode is arithmetic

BB1L78 = BB1_digitize_cnt[17] $ BB1L68;

--BB1L88 is atwd:atwd0|atwd_control:inst_atwd_control|i~511COUT at LC2_9_T4
--operation mode is arithmetic

BB1L88 = CARRY(!BB1L68 # !BB1_digitize_cnt[17]);


--BB1L98 is atwd:atwd0|atwd_control:inst_atwd_control|i~512 at LC3_9_T4
--operation mode is arithmetic

BB1L98 = BB1_digitize_cnt[18] $ !BB1L88;

--BB1L09 is atwd:atwd0|atwd_control:inst_atwd_control|i~512COUT at LC3_9_T4
--operation mode is arithmetic

BB1L09 = CARRY(BB1_digitize_cnt[18] & !BB1L88);


--BB1L19 is atwd:atwd0|atwd_control:inst_atwd_control|i~513 at LC4_9_T4
--operation mode is arithmetic

BB1L19 = BB1_digitize_cnt[19] $ BB1L09;

--BB1L29 is atwd:atwd0|atwd_control:inst_atwd_control|i~513COUT at LC4_9_T4
--operation mode is arithmetic

BB1L29 = CARRY(!BB1L09 # !BB1_digitize_cnt[19]);


--BB1L39 is atwd:atwd0|atwd_control:inst_atwd_control|i~514 at LC5_9_T4
--operation mode is arithmetic

BB1L39 = BB1_digitize_cnt[20] $ !BB1L29;

--BB1L49 is atwd:atwd0|atwd_control:inst_atwd_control|i~514COUT at LC5_9_T4
--operation mode is arithmetic

BB1L49 = CARRY(BB1_digitize_cnt[20] & !BB1L29);


--BB1L59 is atwd:atwd0|atwd_control:inst_atwd_control|i~515 at LC6_9_T4
--operation mode is arithmetic

BB1L59 = BB1_digitize_cnt[21] $ BB1L49;

--BB1L69 is atwd:atwd0|atwd_control:inst_atwd_control|i~515COUT at LC6_9_T4
--operation mode is arithmetic

BB1L69 = CARRY(!BB1L49 # !BB1_digitize_cnt[21]);


--BB1L79 is atwd:atwd0|atwd_control:inst_atwd_control|i~516 at LC7_9_T4
--operation mode is arithmetic

BB1L79 = BB1_digitize_cnt[22] $ !BB1L69;

--BB1L89 is atwd:atwd0|atwd_control:inst_atwd_control|i~516COUT at LC7_9_T4
--operation mode is arithmetic

BB1L89 = CARRY(BB1_digitize_cnt[22] & !BB1L69);


--BB1L99 is atwd:atwd0|atwd_control:inst_atwd_control|i~517 at LC8_9_T4
--operation mode is arithmetic

BB1L99 = BB1_digitize_cnt[23] $ BB1L89;

--BB1L001 is atwd:atwd0|atwd_control:inst_atwd_control|i~517COUT at LC8_9_T4
--operation mode is arithmetic

BB1L001 = CARRY(!BB1L89 # !BB1_digitize_cnt[23]);


--BB1L101 is atwd:atwd0|atwd_control:inst_atwd_control|i~518 at LC9_9_T4
--operation mode is arithmetic

BB1L101 = BB1_digitize_cnt[24] $ !BB1L001;

--BB1L201 is atwd:atwd0|atwd_control:inst_atwd_control|i~518COUT at LC9_9_T4
--operation mode is arithmetic

BB1L201 = CARRY(BB1_digitize_cnt[24] & !BB1L001);


--BB1L301 is atwd:atwd0|atwd_control:inst_atwd_control|i~519 at LC10_9_T4
--operation mode is arithmetic

BB1L301 = BB1_digitize_cnt[25] $ BB1L201;

--BB1L401 is atwd:atwd0|atwd_control:inst_atwd_control|i~519COUT at LC10_9_T4
--operation mode is arithmetic

BB1L401 = CARRY(!BB1L201 # !BB1_digitize_cnt[25]);


--BB1L501 is atwd:atwd0|atwd_control:inst_atwd_control|i~520 at LC1_11_T4
--operation mode is arithmetic

BB1L501 = BB1_digitize_cnt[26] $ !BB1L401;

--BB1L601 is atwd:atwd0|atwd_control:inst_atwd_control|i~520COUT at LC1_11_T4
--operation mode is arithmetic

BB1L601 = CARRY(BB1_digitize_cnt[26] & !BB1L401);


--BB1L701 is atwd:atwd0|atwd_control:inst_atwd_control|i~521 at LC2_11_T4
--operation mode is arithmetic

BB1L701 = BB1_digitize_cnt[27] $ BB1L601;

--BB1L801 is atwd:atwd0|atwd_control:inst_atwd_control|i~521COUT at LC2_11_T4
--operation mode is arithmetic

BB1L801 = CARRY(!BB1L601 # !BB1_digitize_cnt[27]);


--BB1L901 is atwd:atwd0|atwd_control:inst_atwd_control|i~522 at LC3_11_T4
--operation mode is arithmetic

BB1L901 = BB1_digitize_cnt[28] $ !BB1L801;

--BB1L011 is atwd:atwd0|atwd_control:inst_atwd_control|i~522COUT at LC3_11_T4
--operation mode is arithmetic

BB1L011 = CARRY(BB1_digitize_cnt[28] & !BB1L801);


--BB1L111 is atwd:atwd0|atwd_control:inst_atwd_control|i~523 at LC4_11_T4
--operation mode is arithmetic

BB1L111 = BB1_digitize_cnt[29] $ BB1L011;

--BB1L211 is atwd:atwd0|atwd_control:inst_atwd_control|i~523COUT at LC4_11_T4
--operation mode is arithmetic

BB1L211 = CARRY(!BB1L011 # !BB1_digitize_cnt[29]);


--BB1L311 is atwd:atwd0|atwd_control:inst_atwd_control|i~524 at LC5_11_T4
--operation mode is arithmetic

BB1L311 = BB1_digitize_cnt[30] $ !BB1L211;

--BB1L411 is atwd:atwd0|atwd_control:inst_atwd_control|i~524COUT at LC5_11_T4
--operation mode is arithmetic

BB1L411 = CARRY(BB1_digitize_cnt[30] & !BB1L211);


--BB1L511 is atwd:atwd0|atwd_control:inst_atwd_control|i~525 at LC6_11_T4
--operation mode is normal

BB1L511 = BB1L411 $ BB1_digitize_cnt[31];


--BB1L611 is atwd:atwd0|atwd_control:inst_atwd_control|i~526 at LC5_1_U2
--operation mode is arithmetic

BB1L611 = !BB1_settle_cnt[0];

--BB1L711 is atwd:atwd0|atwd_control:inst_atwd_control|i~526COUT at LC5_1_U2
--operation mode is arithmetic

BB1L711 = CARRY(BB1_settle_cnt[0]);


--BB1L811 is atwd:atwd0|atwd_control:inst_atwd_control|i~527 at LC6_1_U2
--operation mode is arithmetic

BB1L811 = BB1_settle_cnt[1] $ BB1L711;

--BB1L911 is atwd:atwd0|atwd_control:inst_atwd_control|i~527COUT at LC6_1_U2
--operation mode is arithmetic

BB1L911 = CARRY(!BB1L711 # !BB1_settle_cnt[1]);


--BB1L021 is atwd:atwd0|atwd_control:inst_atwd_control|i~528 at LC7_1_U2
--operation mode is arithmetic

BB1L021 = BB1_settle_cnt[2] $ !BB1L911;

--BB1L121 is atwd:atwd0|atwd_control:inst_atwd_control|i~528COUT at LC7_1_U2
--operation mode is arithmetic

BB1L121 = CARRY(BB1_settle_cnt[2] & !BB1L911);


--BB1L221 is atwd:atwd0|atwd_control:inst_atwd_control|i~529 at LC8_1_U2
--operation mode is arithmetic

BB1L221 = BB1_settle_cnt[3] $ BB1L121;

--BB1L321 is atwd:atwd0|atwd_control:inst_atwd_control|i~529COUT at LC8_1_U2
--operation mode is arithmetic

BB1L321 = CARRY(!BB1L121 # !BB1_settle_cnt[3]);


--BB1L421 is atwd:atwd0|atwd_control:inst_atwd_control|i~530 at LC9_1_U2
--operation mode is arithmetic

BB1L421 = BB1_settle_cnt[4] $ !BB1L321;

--BB1L521 is atwd:atwd0|atwd_control:inst_atwd_control|i~530COUT at LC9_1_U2
--operation mode is arithmetic

BB1L521 = CARRY(BB1_settle_cnt[4] & !BB1L321);


--BB1L621 is atwd:atwd0|atwd_control:inst_atwd_control|i~531 at LC10_1_U2
--operation mode is arithmetic

BB1L621 = BB1_settle_cnt[5] $ BB1L521;

--BB1L721 is atwd:atwd0|atwd_control:inst_atwd_control|i~531COUT at LC10_1_U2
--operation mode is arithmetic

BB1L721 = CARRY(!BB1L521 # !BB1_settle_cnt[5]);


--BB1L821 is atwd:atwd0|atwd_control:inst_atwd_control|i~532 at LC1_3_U2
--operation mode is arithmetic

BB1L821 = BB1_settle_cnt[6] $ !BB1L721;

--BB1L921 is atwd:atwd0|atwd_control:inst_atwd_control|i~532COUT at LC1_3_U2
--operation mode is arithmetic

BB1L921 = CARRY(BB1_settle_cnt[6] & !BB1L721);


--BB1L031 is atwd:atwd0|atwd_control:inst_atwd_control|i~533 at LC2_3_U2
--operation mode is arithmetic

BB1L031 = BB1_settle_cnt[7] $ BB1L921;

--BB1L131 is atwd:atwd0|atwd_control:inst_atwd_control|i~533COUT at LC2_3_U2
--operation mode is arithmetic

BB1L131 = CARRY(!BB1L921 # !BB1_settle_cnt[7]);


--BB1L231 is atwd:atwd0|atwd_control:inst_atwd_control|i~534 at LC3_3_U2
--operation mode is arithmetic

BB1L231 = BB1_settle_cnt[8] $ !BB1L131;

--BB1L331 is atwd:atwd0|atwd_control:inst_atwd_control|i~534COUT at LC3_3_U2
--operation mode is arithmetic

BB1L331 = CARRY(BB1_settle_cnt[8] & !BB1L131);


--BB1L431 is atwd:atwd0|atwd_control:inst_atwd_control|i~535 at LC4_3_U2
--operation mode is arithmetic

BB1L431 = BB1_settle_cnt[9] $ BB1L331;

--BB1L531 is atwd:atwd0|atwd_control:inst_atwd_control|i~535COUT at LC4_3_U2
--operation mode is arithmetic

BB1L531 = CARRY(!BB1L331 # !BB1_settle_cnt[9]);


--BB1L631 is atwd:atwd0|atwd_control:inst_atwd_control|i~536 at LC5_3_U2
--operation mode is arithmetic

BB1L631 = BB1_settle_cnt[10] $ !BB1L531;

--BB1L731 is atwd:atwd0|atwd_control:inst_atwd_control|i~536COUT at LC5_3_U2
--operation mode is arithmetic

BB1L731 = CARRY(BB1_settle_cnt[10] & !BB1L531);


--BB1L831 is atwd:atwd0|atwd_control:inst_atwd_control|i~537 at LC6_3_U2
--operation mode is arithmetic

BB1L831 = BB1_settle_cnt[11] $ BB1L731;

--BB1L931 is atwd:atwd0|atwd_control:inst_atwd_control|i~537COUT at LC6_3_U2
--operation mode is arithmetic

BB1L931 = CARRY(!BB1L731 # !BB1_settle_cnt[11]);


--BB1L041 is atwd:atwd0|atwd_control:inst_atwd_control|i~538 at LC7_3_U2
--operation mode is arithmetic

BB1L041 = BB1_settle_cnt[12] $ !BB1L931;

--BB1L141 is atwd:atwd0|atwd_control:inst_atwd_control|i~538COUT at LC7_3_U2
--operation mode is arithmetic

BB1L141 = CARRY(BB1_settle_cnt[12] & !BB1L931);


--BB1L241 is atwd:atwd0|atwd_control:inst_atwd_control|i~539 at LC8_3_U2
--operation mode is arithmetic

BB1L241 = BB1_settle_cnt[13] $ BB1L141;

--BB1L341 is atwd:atwd0|atwd_control:inst_atwd_control|i~539COUT at LC8_3_U2
--operation mode is arithmetic

BB1L341 = CARRY(!BB1L141 # !BB1_settle_cnt[13]);


--BB1L441 is atwd:atwd0|atwd_control:inst_atwd_control|i~540 at LC9_3_U2
--operation mode is arithmetic

BB1L441 = BB1_settle_cnt[14] $ !BB1L341;

--BB1L541 is atwd:atwd0|atwd_control:inst_atwd_control|i~540COUT at LC9_3_U2
--operation mode is arithmetic

BB1L541 = CARRY(BB1_settle_cnt[14] & !BB1L341);


--BB1L641 is atwd:atwd0|atwd_control:inst_atwd_control|i~541 at LC10_3_U2
--operation mode is arithmetic

BB1L641 = BB1_settle_cnt[15] $ BB1L541;

--BB1L741 is atwd:atwd0|atwd_control:inst_atwd_control|i~541COUT at LC10_3_U2
--operation mode is arithmetic

BB1L741 = CARRY(!BB1L541 # !BB1_settle_cnt[15]);


--BB1L841 is atwd:atwd0|atwd_control:inst_atwd_control|i~542 at LC1_5_U2
--operation mode is arithmetic

BB1L841 = BB1_settle_cnt[16] $ !BB1L741;

--BB1L941 is atwd:atwd0|atwd_control:inst_atwd_control|i~542COUT at LC1_5_U2
--operation mode is arithmetic

BB1L941 = CARRY(BB1_settle_cnt[16] & !BB1L741);


--BB1L051 is atwd:atwd0|atwd_control:inst_atwd_control|i~543 at LC2_5_U2
--operation mode is arithmetic

BB1L051 = BB1_settle_cnt[17] $ BB1L941;

--BB1L151 is atwd:atwd0|atwd_control:inst_atwd_control|i~543COUT at LC2_5_U2
--operation mode is arithmetic

BB1L151 = CARRY(!BB1L941 # !BB1_settle_cnt[17]);


--BB1L251 is atwd:atwd0|atwd_control:inst_atwd_control|i~544 at LC3_5_U2
--operation mode is arithmetic

BB1L251 = BB1_settle_cnt[18] $ !BB1L151;

--BB1L351 is atwd:atwd0|atwd_control:inst_atwd_control|i~544COUT at LC3_5_U2
--operation mode is arithmetic

BB1L351 = CARRY(BB1_settle_cnt[18] & !BB1L151);


--BB1L451 is atwd:atwd0|atwd_control:inst_atwd_control|i~545 at LC4_5_U2
--operation mode is arithmetic

BB1L451 = BB1_settle_cnt[19] $ BB1L351;

--BB1L551 is atwd:atwd0|atwd_control:inst_atwd_control|i~545COUT at LC4_5_U2
--operation mode is arithmetic

BB1L551 = CARRY(!BB1L351 # !BB1_settle_cnt[19]);


--BB1L651 is atwd:atwd0|atwd_control:inst_atwd_control|i~546 at LC5_5_U2
--operation mode is arithmetic

BB1L651 = BB1_settle_cnt[20] $ !BB1L551;

--BB1L751 is atwd:atwd0|atwd_control:inst_atwd_control|i~546COUT at LC5_5_U2
--operation mode is arithmetic

BB1L751 = CARRY(BB1_settle_cnt[20] & !BB1L551);


--BB1L851 is atwd:atwd0|atwd_control:inst_atwd_control|i~547 at LC6_5_U2
--operation mode is arithmetic

BB1L851 = BB1_settle_cnt[21] $ BB1L751;

--BB1L951 is atwd:atwd0|atwd_control:inst_atwd_control|i~547COUT at LC6_5_U2
--operation mode is arithmetic

BB1L951 = CARRY(!BB1L751 # !BB1_settle_cnt[21]);


--BB1L061 is atwd:atwd0|atwd_control:inst_atwd_control|i~548 at LC7_5_U2
--operation mode is arithmetic

BB1L061 = BB1_settle_cnt[22] $ !BB1L951;

--BB1L161 is atwd:atwd0|atwd_control:inst_atwd_control|i~548COUT at LC7_5_U2
--operation mode is arithmetic

BB1L161 = CARRY(BB1_settle_cnt[22] & !BB1L951);


--BB1L261 is atwd:atwd0|atwd_control:inst_atwd_control|i~549 at LC8_5_U2
--operation mode is arithmetic

BB1L261 = BB1_settle_cnt[23] $ BB1L161;

--BB1L361 is atwd:atwd0|atwd_control:inst_atwd_control|i~549COUT at LC8_5_U2
--operation mode is arithmetic

BB1L361 = CARRY(!BB1L161 # !BB1_settle_cnt[23]);


--BB1L461 is atwd:atwd0|atwd_control:inst_atwd_control|i~550 at LC9_5_U2
--operation mode is arithmetic

BB1L461 = BB1_settle_cnt[24] $ !BB1L361;

--BB1L561 is atwd:atwd0|atwd_control:inst_atwd_control|i~550COUT at LC9_5_U2
--operation mode is arithmetic

BB1L561 = CARRY(BB1_settle_cnt[24] & !BB1L361);


--BB1L661 is atwd:atwd0|atwd_control:inst_atwd_control|i~551 at LC10_5_U2
--operation mode is arithmetic

BB1L661 = BB1_settle_cnt[25] $ BB1L561;

--BB1L761 is atwd:atwd0|atwd_control:inst_atwd_control|i~551COUT at LC10_5_U2
--operation mode is arithmetic

BB1L761 = CARRY(!BB1L561 # !BB1_settle_cnt[25]);


--BB1L861 is atwd:atwd0|atwd_control:inst_atwd_control|i~552 at LC1_7_U2
--operation mode is arithmetic

BB1L861 = BB1_settle_cnt[26] $ !BB1L761;

--BB1L961 is atwd:atwd0|atwd_control:inst_atwd_control|i~552COUT at LC1_7_U2
--operation mode is arithmetic

BB1L961 = CARRY(BB1_settle_cnt[26] & !BB1L761);


--BB1L071 is atwd:atwd0|atwd_control:inst_atwd_control|i~553 at LC2_7_U2
--operation mode is arithmetic

BB1L071 = BB1_settle_cnt[27] $ BB1L961;

--BB1L171 is atwd:atwd0|atwd_control:inst_atwd_control|i~553COUT at LC2_7_U2
--operation mode is arithmetic

BB1L171 = CARRY(!BB1L961 # !BB1_settle_cnt[27]);


--BB1L271 is atwd:atwd0|atwd_control:inst_atwd_control|i~554 at LC3_7_U2
--operation mode is arithmetic

BB1L271 = BB1_settle_cnt[28] $ !BB1L171;

--BB1L371 is atwd:atwd0|atwd_control:inst_atwd_control|i~554COUT at LC3_7_U2
--operation mode is arithmetic

BB1L371 = CARRY(BB1_settle_cnt[28] & !BB1L171);


--BB1L471 is atwd:atwd0|atwd_control:inst_atwd_control|i~555 at LC4_7_U2
--operation mode is arithmetic

BB1L471 = BB1_settle_cnt[29] $ BB1L371;

--BB1L571 is atwd:atwd0|atwd_control:inst_atwd_control|i~555COUT at LC4_7_U2
--operation mode is arithmetic

BB1L571 = CARRY(!BB1L371 # !BB1_settle_cnt[29]);


--BB1L671 is atwd:atwd0|atwd_control:inst_atwd_control|i~556 at LC5_7_U2
--operation mode is arithmetic

BB1L671 = BB1_settle_cnt[30] $ !BB1L571;

--BB1L771 is atwd:atwd0|atwd_control:inst_atwd_control|i~556COUT at LC5_7_U2
--operation mode is arithmetic

BB1L771 = CARRY(BB1_settle_cnt[30] & !BB1L571);


--BB1L871 is atwd:atwd0|atwd_control:inst_atwd_control|i~557 at LC6_7_U2
--operation mode is normal

BB1L871 = BB1_settle_cnt[31] $ BB1L771;


--K1L66 is coinc:inst_coinc|i~369 at LC5_6_Q4
--operation mode is arithmetic

K1L66 = !K1_wait_cnt[0];

--K1L76 is coinc:inst_coinc|i~369COUT at LC5_6_Q4
--operation mode is arithmetic

K1L76 = CARRY(K1_wait_cnt[0]);


--K1L86 is coinc:inst_coinc|i~370 at LC6_6_Q4
--operation mode is arithmetic

K1L86 = K1_wait_cnt[1] $ K1L76;

--K1L96 is coinc:inst_coinc|i~370COUT at LC6_6_Q4
--operation mode is arithmetic

K1L96 = CARRY(!K1L76 # !K1_wait_cnt[1]);


--K1L07 is coinc:inst_coinc|i~371 at LC7_6_Q4
--operation mode is arithmetic

K1L07 = K1_wait_cnt[2] $ !K1L96;

--K1L17 is coinc:inst_coinc|i~371COUT at LC7_6_Q4
--operation mode is arithmetic

K1L17 = CARRY(K1_wait_cnt[2] & !K1L96);


--K1L27 is coinc:inst_coinc|i~372 at LC8_6_Q4
--operation mode is arithmetic

K1L27 = K1_wait_cnt[3] $ K1L17;

--K1L37 is coinc:inst_coinc|i~372COUT at LC8_6_Q4
--operation mode is arithmetic

K1L37 = CARRY(!K1L17 # !K1_wait_cnt[3]);


--K1L47 is coinc:inst_coinc|i~373 at LC9_6_Q4
--operation mode is arithmetic

K1L47 = K1_wait_cnt[4] $ !K1L37;

--K1L57 is coinc:inst_coinc|i~373COUT at LC9_6_Q4
--operation mode is arithmetic

K1L57 = CARRY(K1_wait_cnt[4] & !K1L37);


--K1L67 is coinc:inst_coinc|i~374 at LC10_6_Q4
--operation mode is arithmetic

K1L67 = K1_wait_cnt[5] $ K1L57;

--K1L77 is coinc:inst_coinc|i~374COUT at LC10_6_Q4
--operation mode is arithmetic

K1L77 = CARRY(!K1L57 # !K1_wait_cnt[5]);


--K1L87 is coinc:inst_coinc|i~375 at LC1_8_Q4
--operation mode is arithmetic

K1L87 = K1_wait_cnt[6] $ !K1L77;

--K1L97 is coinc:inst_coinc|i~375COUT at LC1_8_Q4
--operation mode is arithmetic

K1L97 = CARRY(K1_wait_cnt[6] & !K1L77);


--K1L08 is coinc:inst_coinc|i~376 at LC2_8_Q4
--operation mode is arithmetic

K1L08 = K1_wait_cnt[7] $ K1L97;

--K1L18 is coinc:inst_coinc|i~376COUT at LC2_8_Q4
--operation mode is arithmetic

K1L18 = CARRY(!K1L97 # !K1_wait_cnt[7]);


--K1L28 is coinc:inst_coinc|i~377 at LC3_8_Q4
--operation mode is arithmetic

K1L28 = K1_wait_cnt[8] $ !K1L18;

--K1L38 is coinc:inst_coinc|i~377COUT at LC3_8_Q4
--operation mode is arithmetic

K1L38 = CARRY(K1_wait_cnt[8] & !K1L18);


--K1L48 is coinc:inst_coinc|i~378 at LC4_8_Q4
--operation mode is arithmetic

K1L48 = K1_wait_cnt[9] $ K1L38;

--K1L58 is coinc:inst_coinc|i~378COUT at LC4_8_Q4
--operation mode is arithmetic

K1L58 = CARRY(!K1L38 # !K1_wait_cnt[9]);


--K1L68 is coinc:inst_coinc|i~379 at LC5_8_Q4
--operation mode is arithmetic

K1L68 = K1_wait_cnt[10] $ !K1L58;

--K1L78 is coinc:inst_coinc|i~379COUT at LC5_8_Q4
--operation mode is arithmetic

K1L78 = CARRY(K1_wait_cnt[10] & !K1L58);


--K1L88 is coinc:inst_coinc|i~380 at LC6_8_Q4
--operation mode is arithmetic

K1L88 = K1_wait_cnt[11] $ K1L78;

--K1L98 is coinc:inst_coinc|i~380COUT at LC6_8_Q4
--operation mode is arithmetic

K1L98 = CARRY(!K1L78 # !K1_wait_cnt[11]);


--K1L09 is coinc:inst_coinc|i~381 at LC7_8_Q4
--operation mode is arithmetic

K1L09 = K1_wait_cnt[12] $ !K1L98;

--K1L19 is coinc:inst_coinc|i~381COUT at LC7_8_Q4
--operation mode is arithmetic

K1L19 = CARRY(K1_wait_cnt[12] & !K1L98);


--K1L29 is coinc:inst_coinc|i~382 at LC8_8_Q4
--operation mode is arithmetic

K1L29 = K1_wait_cnt[13] $ K1L19;

--K1L39 is coinc:inst_coinc|i~382COUT at LC8_8_Q4
--operation mode is arithmetic

K1L39 = CARRY(!K1L19 # !K1_wait_cnt[13]);


--K1L49 is coinc:inst_coinc|i~383 at LC9_8_Q4
--operation mode is arithmetic

K1L49 = K1_wait_cnt[14] $ !K1L39;

--K1L59 is coinc:inst_coinc|i~383COUT at LC9_8_Q4
--operation mode is arithmetic

K1L59 = CARRY(K1_wait_cnt[14] & !K1L39);


--K1L69 is coinc:inst_coinc|i~384 at LC10_8_Q4
--operation mode is arithmetic

K1L69 = K1_wait_cnt[15] $ K1L59;

--K1L79 is coinc:inst_coinc|i~384COUT at LC10_8_Q4
--operation mode is arithmetic

K1L79 = CARRY(!K1L59 # !K1_wait_cnt[15]);


--K1L89 is coinc:inst_coinc|i~385 at LC1_10_Q4
--operation mode is arithmetic

K1L89 = K1_wait_cnt[16] $ !K1L79;

--K1L99 is coinc:inst_coinc|i~385COUT at LC1_10_Q4
--operation mode is arithmetic

K1L99 = CARRY(K1_wait_cnt[16] & !K1L79);


--K1L001 is coinc:inst_coinc|i~386 at LC2_10_Q4
--operation mode is arithmetic

K1L001 = K1_wait_cnt[17] $ K1L99;

--K1L101 is coinc:inst_coinc|i~386COUT at LC2_10_Q4
--operation mode is arithmetic

K1L101 = CARRY(!K1L99 # !K1_wait_cnt[17]);


--K1L201 is coinc:inst_coinc|i~387 at LC3_10_Q4
--operation mode is arithmetic

K1L201 = K1_wait_cnt[18] $ !K1L101;

--K1L301 is coinc:inst_coinc|i~387COUT at LC3_10_Q4
--operation mode is arithmetic

K1L301 = CARRY(K1_wait_cnt[18] & !K1L101);


--K1L401 is coinc:inst_coinc|i~388 at LC4_10_Q4
--operation mode is arithmetic

K1L401 = K1_wait_cnt[19] $ K1L301;

--K1L501 is coinc:inst_coinc|i~388COUT at LC4_10_Q4
--operation mode is arithmetic

K1L501 = CARRY(!K1L301 # !K1_wait_cnt[19]);


--K1L601 is coinc:inst_coinc|i~389 at LC5_10_Q4
--operation mode is arithmetic

K1L601 = K1_wait_cnt[20] $ !K1L501;

--K1L701 is coinc:inst_coinc|i~389COUT at LC5_10_Q4
--operation mode is arithmetic

K1L701 = CARRY(K1_wait_cnt[20] & !K1L501);


--K1L801 is coinc:inst_coinc|i~390 at LC6_10_Q4
--operation mode is arithmetic

K1L801 = K1_wait_cnt[21] $ K1L701;

--K1L901 is coinc:inst_coinc|i~390COUT at LC6_10_Q4
--operation mode is arithmetic

K1L901 = CARRY(!K1L701 # !K1_wait_cnt[21]);


--K1L011 is coinc:inst_coinc|i~391 at LC7_10_Q4
--operation mode is arithmetic

K1L011 = K1_wait_cnt[22] $ !K1L901;

--K1L111 is coinc:inst_coinc|i~391COUT at LC7_10_Q4
--operation mode is arithmetic

K1L111 = CARRY(K1_wait_cnt[22] & !K1L901);


--K1L211 is coinc:inst_coinc|i~392 at LC8_10_Q4
--operation mode is arithmetic

K1L211 = K1_wait_cnt[23] $ K1L111;

--K1L311 is coinc:inst_coinc|i~392COUT at LC8_10_Q4
--operation mode is arithmetic

K1L311 = CARRY(!K1L111 # !K1_wait_cnt[23]);


--K1L411 is coinc:inst_coinc|i~393 at LC9_10_Q4
--operation mode is arithmetic

K1L411 = K1_wait_cnt[24] $ !K1L311;

--K1L511 is coinc:inst_coinc|i~393COUT at LC9_10_Q4
--operation mode is arithmetic

K1L511 = CARRY(K1_wait_cnt[24] & !K1L311);


--K1L611 is coinc:inst_coinc|i~394 at LC10_10_Q4
--operation mode is arithmetic

K1L611 = K1_wait_cnt[25] $ K1L511;

--K1L711 is coinc:inst_coinc|i~394COUT at LC10_10_Q4
--operation mode is arithmetic

K1L711 = CARRY(!K1L511 # !K1_wait_cnt[25]);


--K1L811 is coinc:inst_coinc|i~395 at LC1_12_Q4
--operation mode is arithmetic

K1L811 = K1_wait_cnt[26] $ !K1L711;

--K1L911 is coinc:inst_coinc|i~395COUT at LC1_12_Q4
--operation mode is arithmetic

K1L911 = CARRY(K1_wait_cnt[26] & !K1L711);


--K1L021 is coinc:inst_coinc|i~396 at LC2_12_Q4
--operation mode is arithmetic

K1L021 = K1_wait_cnt[27] $ K1L911;

--K1L121 is coinc:inst_coinc|i~396COUT at LC2_12_Q4
--operation mode is arithmetic

K1L121 = CARRY(!K1L911 # !K1_wait_cnt[27]);


--K1L221 is coinc:inst_coinc|i~397 at LC3_12_Q4
--operation mode is arithmetic

K1L221 = K1_wait_cnt[28] $ !K1L121;

--K1L321 is coinc:inst_coinc|i~397COUT at LC3_12_Q4
--operation mode is arithmetic

K1L321 = CARRY(K1_wait_cnt[28] & !K1L121);


--K1L421 is coinc:inst_coinc|i~398 at LC4_12_Q4
--operation mode is arithmetic

K1L421 = K1_wait_cnt[29] $ K1L321;

--K1L521 is coinc:inst_coinc|i~398COUT at LC4_12_Q4
--operation mode is arithmetic

K1L521 = CARRY(!K1L321 # !K1_wait_cnt[29]);


--K1L621 is coinc:inst_coinc|i~399 at LC5_12_Q4
--operation mode is arithmetic

K1L621 = K1_wait_cnt[30] $ !K1L521;

--K1L721 is coinc:inst_coinc|i~399COUT at LC5_12_Q4
--operation mode is arithmetic

K1L721 = CARRY(K1_wait_cnt[30] & !K1L521);


--K1L821 is coinc:inst_coinc|i~400 at LC6_12_Q4
--operation mode is normal

K1L821 = K1L721 $ K1_wait_cnt[31];


--K1L921 is coinc:inst_coinc|i~401 at LC5_3_Y4
--operation mode is arithmetic

K1L921 = K1_cnt[0] $ K1L36;

--K1L031 is coinc:inst_coinc|i~401COUT at LC5_3_Y4
--operation mode is arithmetic

K1L031 = CARRY(K1_cnt[0] & K1L36);


--K1L131 is coinc:inst_coinc|i~402 at LC6_3_Y4
--operation mode is arithmetic

K1L131 = K1_cnt[1] $ K1L031;

--K1L231 is coinc:inst_coinc|i~402COUT at LC6_3_Y4
--operation mode is arithmetic

K1L231 = CARRY(!K1L031 # !K1_cnt[1]);


--K1L331 is coinc:inst_coinc|i~403 at LC7_3_Y4
--operation mode is arithmetic

K1L331 = K1_cnt[2] $ !K1L231;

--K1L431 is coinc:inst_coinc|i~403COUT at LC7_3_Y4
--operation mode is arithmetic

K1L431 = CARRY(K1_cnt[2] & !K1L231);


--K1L531 is coinc:inst_coinc|i~404 at LC8_3_Y4
--operation mode is arithmetic

K1L531 = K1_cnt[3] $ K1L431;

--K1L631 is coinc:inst_coinc|i~404COUT at LC8_3_Y4
--operation mode is arithmetic

K1L631 = CARRY(!K1L431 # !K1_cnt[3]);


--K1L731 is coinc:inst_coinc|i~405 at LC9_3_Y4
--operation mode is arithmetic

K1L731 = K1_cnt[4] $ !K1L631;

--K1L831 is coinc:inst_coinc|i~405COUT at LC9_3_Y4
--operation mode is arithmetic

K1L831 = CARRY(K1_cnt[4] & !K1L631);


--K1L931 is coinc:inst_coinc|i~406 at LC10_3_Y4
--operation mode is arithmetic

K1L931 = K1_cnt[5] $ K1L831;

--K1L041 is coinc:inst_coinc|i~406COUT at LC10_3_Y4
--operation mode is arithmetic

K1L041 = CARRY(!K1L831 # !K1_cnt[5]);


--K1L141 is coinc:inst_coinc|i~407 at LC1_5_Y4
--operation mode is arithmetic

K1L141 = K1_cnt[6] $ !K1L041;

--K1L241 is coinc:inst_coinc|i~407COUT at LC1_5_Y4
--operation mode is arithmetic

K1L241 = CARRY(K1_cnt[6] & !K1L041);


--K1L341 is coinc:inst_coinc|i~408 at LC2_5_Y4
--operation mode is arithmetic

K1L341 = K1_cnt[7] $ K1L241;

--K1L441 is coinc:inst_coinc|i~408COUT at LC2_5_Y4
--operation mode is arithmetic

K1L441 = CARRY(!K1L241 # !K1_cnt[7]);


--K1L541 is coinc:inst_coinc|i~409 at LC3_5_Y4
--operation mode is arithmetic

K1L541 = K1_cnt[8] $ !K1L441;

--K1L641 is coinc:inst_coinc|i~409COUT at LC3_5_Y4
--operation mode is arithmetic

K1L641 = CARRY(K1_cnt[8] & !K1L441);


--K1L741 is coinc:inst_coinc|i~410 at LC4_5_Y4
--operation mode is arithmetic

K1L741 = K1_cnt[9] $ K1L641;

--K1L841 is coinc:inst_coinc|i~410COUT at LC4_5_Y4
--operation mode is arithmetic

K1L841 = CARRY(!K1L641 # !K1_cnt[9]);


--K1L941 is coinc:inst_coinc|i~411 at LC5_5_Y4
--operation mode is arithmetic

K1L941 = K1_cnt[10] $ !K1L841;

--K1L051 is coinc:inst_coinc|i~411COUT at LC5_5_Y4
--operation mode is arithmetic

K1L051 = CARRY(K1_cnt[10] & !K1L841);


--K1L151 is coinc:inst_coinc|i~412 at LC6_5_Y4
--operation mode is arithmetic

K1L151 = K1_cnt[11] $ K1L051;

--K1L251 is coinc:inst_coinc|i~412COUT at LC6_5_Y4
--operation mode is arithmetic

K1L251 = CARRY(!K1L051 # !K1_cnt[11]);


--K1L351 is coinc:inst_coinc|i~413 at LC7_5_Y4
--operation mode is arithmetic

K1L351 = K1_cnt[12] $ !K1L251;

--K1L451 is coinc:inst_coinc|i~413COUT at LC7_5_Y4
--operation mode is arithmetic

K1L451 = CARRY(K1_cnt[12] & !K1L251);


--K1L551 is coinc:inst_coinc|i~414 at LC8_5_Y4
--operation mode is arithmetic

K1L551 = K1_cnt[13] $ K1L451;

--K1L651 is coinc:inst_coinc|i~414COUT at LC8_5_Y4
--operation mode is arithmetic

K1L651 = CARRY(!K1L451 # !K1_cnt[13]);


--K1L751 is coinc:inst_coinc|i~415 at LC9_5_Y4
--operation mode is arithmetic

K1L751 = K1_cnt[14] $ !K1L651;

--K1L851 is coinc:inst_coinc|i~415COUT at LC9_5_Y4
--operation mode is arithmetic

K1L851 = CARRY(K1_cnt[14] & !K1L651);


--K1L951 is coinc:inst_coinc|i~416 at LC10_5_Y4
--operation mode is arithmetic

K1L951 = K1_cnt[15] $ K1L851;

--K1L061 is coinc:inst_coinc|i~416COUT at LC10_5_Y4
--operation mode is arithmetic

K1L061 = CARRY(!K1L851 # !K1_cnt[15]);


--K1L161 is coinc:inst_coinc|i~417 at LC1_7_Y4
--operation mode is arithmetic

K1L161 = K1_cnt[16] $ !K1L061;

--K1L261 is coinc:inst_coinc|i~417COUT at LC1_7_Y4
--operation mode is arithmetic

K1L261 = CARRY(K1_cnt[16] & !K1L061);


--K1L361 is coinc:inst_coinc|i~418 at LC2_7_Y4
--operation mode is arithmetic

K1L361 = K1_cnt[17] $ K1L261;

--K1L461 is coinc:inst_coinc|i~418COUT at LC2_7_Y4
--operation mode is arithmetic

K1L461 = CARRY(!K1L261 # !K1_cnt[17]);


--K1L561 is coinc:inst_coinc|i~419 at LC3_7_Y4
--operation mode is arithmetic

K1L561 = K1_cnt[18] $ !K1L461;

--K1L661 is coinc:inst_coinc|i~419COUT at LC3_7_Y4
--operation mode is arithmetic

K1L661 = CARRY(K1_cnt[18] & !K1L461);


--K1L761 is coinc:inst_coinc|i~420 at LC4_7_Y4
--operation mode is arithmetic

K1L761 = K1_cnt[19] $ K1L661;

--K1L861 is coinc:inst_coinc|i~420COUT at LC4_7_Y4
--operation mode is arithmetic

K1L861 = CARRY(!K1L661 # !K1_cnt[19]);


--K1L961 is coinc:inst_coinc|i~421 at LC5_7_Y4
--operation mode is arithmetic

K1L961 = K1_cnt[20] $ !K1L861;

--K1L071 is coinc:inst_coinc|i~421COUT at LC5_7_Y4
--operation mode is arithmetic

K1L071 = CARRY(K1_cnt[20] & !K1L861);


--K1L171 is coinc:inst_coinc|i~422 at LC6_7_Y4
--operation mode is arithmetic

K1L171 = K1_cnt[21] $ K1L071;

--K1L271 is coinc:inst_coinc|i~422COUT at LC6_7_Y4
--operation mode is arithmetic

K1L271 = CARRY(!K1L071 # !K1_cnt[21]);


--K1L371 is coinc:inst_coinc|i~423 at LC7_7_Y4
--operation mode is arithmetic

K1L371 = K1_cnt[22] $ !K1L271;

--K1L471 is coinc:inst_coinc|i~423COUT at LC7_7_Y4
--operation mode is arithmetic

K1L471 = CARRY(K1_cnt[22] & !K1L271);


--K1L571 is coinc:inst_coinc|i~424 at LC8_7_Y4
--operation mode is arithmetic

K1L571 = K1_cnt[23] $ K1L471;

--K1L671 is coinc:inst_coinc|i~424COUT at LC8_7_Y4
--operation mode is arithmetic

K1L671 = CARRY(!K1L471 # !K1_cnt[23]);


--K1L771 is coinc:inst_coinc|i~425 at LC9_7_Y4
--operation mode is arithmetic

K1L771 = K1_cnt[24] $ !K1L671;

--K1L871 is coinc:inst_coinc|i~425COUT at LC9_7_Y4
--operation mode is arithmetic

K1L871 = CARRY(K1_cnt[24] & !K1L671);


--K1L971 is coinc:inst_coinc|i~426 at LC10_7_Y4
--operation mode is arithmetic

K1L971 = K1_cnt[25] $ K1L871;

--K1L081 is coinc:inst_coinc|i~426COUT at LC10_7_Y4
--operation mode is arithmetic

K1L081 = CARRY(!K1L871 # !K1_cnt[25]);


--K1L181 is coinc:inst_coinc|i~427 at LC1_9_Y4
--operation mode is arithmetic

K1L181 = K1_cnt[26] $ !K1L081;

--K1L281 is coinc:inst_coinc|i~427COUT at LC1_9_Y4
--operation mode is arithmetic

K1L281 = CARRY(K1_cnt[26] & !K1L081);


--K1L381 is coinc:inst_coinc|i~428 at LC2_9_Y4
--operation mode is arithmetic

K1L381 = K1_cnt[27] $ K1L281;

--K1L481 is coinc:inst_coinc|i~428COUT at LC2_9_Y4
--operation mode is arithmetic

K1L481 = CARRY(!K1L281 # !K1_cnt[27]);


--K1L581 is coinc:inst_coinc|i~429 at LC3_9_Y4
--operation mode is arithmetic

K1L581 = K1_cnt[28] $ !K1L481;

--K1L681 is coinc:inst_coinc|i~429COUT at LC3_9_Y4
--operation mode is arithmetic

K1L681 = CARRY(K1_cnt[28] & !K1L481);


--K1L781 is coinc:inst_coinc|i~430 at LC4_9_Y4
--operation mode is arithmetic

K1L781 = K1_cnt[29] $ K1L681;

--K1L881 is coinc:inst_coinc|i~430COUT at LC4_9_Y4
--operation mode is arithmetic

K1L881 = CARRY(!K1L681 # !K1_cnt[29]);


--K1L981 is coinc:inst_coinc|i~431 at LC5_9_Y4
--operation mode is arithmetic

K1L981 = K1_cnt[30] $ !K1L881;

--K1L091 is coinc:inst_coinc|i~431COUT at LC5_9_Y4
--operation mode is arithmetic

K1L091 = CARRY(K1_cnt[30] & !K1L881);


--K1L191 is coinc:inst_coinc|i~432 at LC6_9_Y4
--operation mode is normal

K1L191 = K1_cnt[31] $ K1L091;


--P1_cntXms[0] is hit_counter:inst_hit_counter|cntXms[0] at LC5_1_R2
--operation mode is counter

P1_cntXms[0]_lut_out = !P1_cntXms[0];
P1_cntXms[0]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[0]_lut_out);
P1_cntXms[0] = DFFE(P1_cntXms[0]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L3 is hit_counter:inst_hit_counter|cntXms[0]~COUT at LC5_1_R2
--operation mode is counter

P1L3 = CARRY(P1_cntXms[0]);


--P1_cntXms[1] is hit_counter:inst_hit_counter|cntXms[1] at LC6_1_R2
--operation mode is counter

P1_cntXms[1]_lut_out = P1_cntXms[1] $ !P1L3;
P1_cntXms[1]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[1]_lut_out);
P1_cntXms[1] = DFFE(P1_cntXms[1]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L5 is hit_counter:inst_hit_counter|cntXms[1]~COUT at LC6_1_R2
--operation mode is counter

P1L5 = CARRY(!P1_cntXms[1] & !P1L3);


--P1_cntXms[2] is hit_counter:inst_hit_counter|cntXms[2] at LC7_1_R2
--operation mode is counter

P1_cntXms[2]_lut_out = P1_cntXms[2] $ P1L5;
P1_cntXms[2]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[2]_lut_out);
P1_cntXms[2] = DFFE(P1_cntXms[2]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L7 is hit_counter:inst_hit_counter|cntXms[2]~COUT at LC7_1_R2
--operation mode is counter

P1L7 = CARRY(P1_cntXms[2] # !P1L5);


--P1_cntXms[3] is hit_counter:inst_hit_counter|cntXms[3] at LC8_1_R2
--operation mode is counter

P1_cntXms[3]_lut_out = P1_cntXms[3] $ !P1L7;
P1_cntXms[3]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[3]_lut_out);
P1_cntXms[3] = DFFE(P1_cntXms[3]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L9 is hit_counter:inst_hit_counter|cntXms[3]~COUT at LC8_1_R2
--operation mode is counter

P1L9 = CARRY(!P1_cntXms[3] & !P1L7);


--P1_cntXms[4] is hit_counter:inst_hit_counter|cntXms[4] at LC9_1_R2
--operation mode is counter

P1_cntXms[4]_lut_out = P1_cntXms[4] $ P1L9;
P1_cntXms[4]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[4]_lut_out);
P1_cntXms[4] = DFFE(P1_cntXms[4]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L11 is hit_counter:inst_hit_counter|cntXms[4]~COUT at LC9_1_R2
--operation mode is counter

P1L11 = CARRY(P1_cntXms[4] # !P1L9);


--P1_cntXms[5] is hit_counter:inst_hit_counter|cntXms[5] at LC10_1_R2
--operation mode is counter

P1_cntXms[5]_lut_out = P1_cntXms[5] $ !P1L11;
P1_cntXms[5]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[5]_lut_out);
P1_cntXms[5] = DFFE(P1_cntXms[5]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L31 is hit_counter:inst_hit_counter|cntXms[5]~COUT at LC10_1_R2
--operation mode is counter

P1L31 = CARRY(!P1_cntXms[5] & !P1L11);


--P1_cntXms[6] is hit_counter:inst_hit_counter|cntXms[6] at LC1_3_R2
--operation mode is counter

P1_cntXms[6]_lut_out = P1_cntXms[6] $ P1L31;
P1_cntXms[6]_sload_eqn = (P1L76 & Y1_command_4_local[8]) # (!P1L76 & P1_cntXms[6]_lut_out);
P1_cntXms[6] = DFFE(P1_cntXms[6]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L51 is hit_counter:inst_hit_counter|cntXms[6]~COUT at LC1_3_R2
--operation mode is counter

P1L51 = CARRY(P1_cntXms[6] # !P1L31);


--P1_cntXms[7] is hit_counter:inst_hit_counter|cntXms[7] at LC2_3_R2
--operation mode is counter

P1_cntXms[7]_lut_out = P1_cntXms[7] $ !P1L51;
P1_cntXms[7]_sload_eqn = (P1L76 & Y1_command_4_local[8]) # (!P1L76 & P1_cntXms[7]_lut_out);
P1_cntXms[7] = DFFE(P1_cntXms[7]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L71 is hit_counter:inst_hit_counter|cntXms[7]~COUT at LC2_3_R2
--operation mode is counter

P1L71 = CARRY(P1_cntXms[7] & !P1L51);


--P1_cntXms[8] is hit_counter:inst_hit_counter|cntXms[8] at LC3_3_R2
--operation mode is counter

P1_cntXms[8]_lut_out = P1_cntXms[8] $ P1L71;
P1_cntXms[8]_sload_eqn = (P1L76 & Y1_command_4_local[8]) # (!P1L76 & P1_cntXms[8]_lut_out);
P1_cntXms[8] = DFFE(P1_cntXms[8]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L91 is hit_counter:inst_hit_counter|cntXms[8]~COUT at LC3_3_R2
--operation mode is counter

P1L91 = CARRY(P1_cntXms[8] # !P1L71);


--P1_cntXms[9] is hit_counter:inst_hit_counter|cntXms[9] at LC4_3_R2
--operation mode is counter

P1_cntXms[9]_lut_out = P1_cntXms[9] $ !P1L91;
P1_cntXms[9]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[9]_lut_out);
P1_cntXms[9] = DFFE(P1_cntXms[9]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L12 is hit_counter:inst_hit_counter|cntXms[9]~COUT at LC4_3_R2
--operation mode is counter

P1L12 = CARRY(!P1_cntXms[9] & !P1L91);


--P1_cntXms[10] is hit_counter:inst_hit_counter|cntXms[10] at LC5_3_R2
--operation mode is counter

P1_cntXms[10]_lut_out = P1_cntXms[10] $ P1L12;
P1_cntXms[10]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[10]_lut_out);
P1_cntXms[10] = DFFE(P1_cntXms[10]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L32 is hit_counter:inst_hit_counter|cntXms[10]~COUT at LC5_3_R2
--operation mode is counter

P1L32 = CARRY(!P1L12 # !P1_cntXms[10]);


--P1_cntXms[11] is hit_counter:inst_hit_counter|cntXms[11] at LC6_3_R2
--operation mode is counter

P1_cntXms[11]_lut_out = P1_cntXms[11] $ !P1L32;
P1_cntXms[11]_sload_eqn = (P1L76 & Y1_command_4_local[8]) # (!P1L76 & P1_cntXms[11]_lut_out);
P1_cntXms[11] = DFFE(P1_cntXms[11]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L52 is hit_counter:inst_hit_counter|cntXms[11]~COUT at LC6_3_R2
--operation mode is counter

P1L52 = CARRY(!P1_cntXms[11] & !P1L32);


--P1_cntXms[12] is hit_counter:inst_hit_counter|cntXms[12] at LC7_3_R2
--operation mode is counter

P1_cntXms[12]_lut_out = P1_cntXms[12] $ P1L52;
P1_cntXms[12]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[12]_lut_out);
P1_cntXms[12] = DFFE(P1_cntXms[12]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L72 is hit_counter:inst_hit_counter|cntXms[12]~COUT at LC7_3_R2
--operation mode is counter

P1L72 = CARRY(P1_cntXms[12] # !P1L52);


--P1_cntXms[13] is hit_counter:inst_hit_counter|cntXms[13] at LC8_3_R2
--operation mode is counter

P1_cntXms[13]_lut_out = P1_cntXms[13] $ !P1L72;
P1_cntXms[13]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[13]_lut_out);
P1_cntXms[13] = DFFE(P1_cntXms[13]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L92 is hit_counter:inst_hit_counter|cntXms[13]~COUT at LC8_3_R2
--operation mode is counter

P1L92 = CARRY(!P1_cntXms[13] & !P1L72);


--P1_cntXms[14] is hit_counter:inst_hit_counter|cntXms[14] at LC9_3_R2
--operation mode is counter

P1_cntXms[14]_lut_out = P1_cntXms[14] $ P1L92;
P1_cntXms[14]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[14]_lut_out);
P1_cntXms[14] = DFFE(P1_cntXms[14]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L13 is hit_counter:inst_hit_counter|cntXms[14]~COUT at LC9_3_R2
--operation mode is counter

P1L13 = CARRY(P1_cntXms[14] # !P1L92);


--P1_cntXms[15] is hit_counter:inst_hit_counter|cntXms[15] at LC10_3_R2
--operation mode is counter

P1_cntXms[15]_lut_out = P1_cntXms[15] $ !P1L13;
P1_cntXms[15]_sload_eqn = (P1L76 & Y1_command_4_local[8]) # (!P1L76 & P1_cntXms[15]_lut_out);
P1_cntXms[15] = DFFE(P1_cntXms[15]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L33 is hit_counter:inst_hit_counter|cntXms[15]~COUT at LC10_3_R2
--operation mode is counter

P1L33 = CARRY(P1_cntXms[15] & !P1L13);


--P1_cntXms[16] is hit_counter:inst_hit_counter|cntXms[16] at LC1_5_R2
--operation mode is counter

P1_cntXms[16]_lut_out = P1_cntXms[16] $ P1L33;
P1_cntXms[16]_sload_eqn = (P1L76 & Y1_command_4_local[8]) # (!P1L76 & P1_cntXms[16]_lut_out);
P1_cntXms[16] = DFFE(P1_cntXms[16]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L53 is hit_counter:inst_hit_counter|cntXms[16]~COUT at LC1_5_R2
--operation mode is counter

P1L53 = CARRY(P1_cntXms[16] # !P1L33);


--P1_cntXms[17] is hit_counter:inst_hit_counter|cntXms[17] at LC2_5_R2
--operation mode is counter

P1_cntXms[17]_lut_out = P1_cntXms[17] $ !P1L53;
P1_cntXms[17]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[17]_lut_out);
P1_cntXms[17] = DFFE(P1_cntXms[17]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L73 is hit_counter:inst_hit_counter|cntXms[17]~COUT at LC2_5_R2
--operation mode is counter

P1L73 = CARRY(P1_cntXms[17] & !P1L53);


--P1_cntXms[18] is hit_counter:inst_hit_counter|cntXms[18] at LC3_5_R2
--operation mode is counter

P1_cntXms[18]_lut_out = P1_cntXms[18] $ P1L73;
P1_cntXms[18]_sload_eqn = (P1L76 & Y1_command_4_local[8]) # (!P1L76 & P1_cntXms[18]_lut_out);
P1_cntXms[18] = DFFE(P1_cntXms[18]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L93 is hit_counter:inst_hit_counter|cntXms[18]~COUT at LC3_5_R2
--operation mode is counter

P1L93 = CARRY(!P1L73 # !P1_cntXms[18]);


--P1_cntXms[19] is hit_counter:inst_hit_counter|cntXms[19] at LC4_5_R2
--operation mode is counter

P1_cntXms[19]_lut_out = P1_cntXms[19] $ !P1L93;
P1_cntXms[19]_sload_eqn = (P1L76 & Y1_command_4_local[8]) # (!P1L76 & P1_cntXms[19]_lut_out);
P1_cntXms[19] = DFFE(P1_cntXms[19]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L14 is hit_counter:inst_hit_counter|cntXms[19]~COUT at LC4_5_R2
--operation mode is counter

P1L14 = CARRY(P1_cntXms[19] & !P1L93);


--P1_cntXms[20] is hit_counter:inst_hit_counter|cntXms[20] at LC5_5_R2
--operation mode is counter

P1_cntXms[20]_lut_out = P1_cntXms[20] $ P1L14;
P1_cntXms[20]_sload_eqn = (P1L76 & Y1_command_4_local[8]) # (!P1L76 & P1_cntXms[20]_lut_out);
P1_cntXms[20] = DFFE(P1_cntXms[20]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L34 is hit_counter:inst_hit_counter|cntXms[20]~COUT at LC5_5_R2
--operation mode is counter

P1L34 = CARRY(!P1L14 # !P1_cntXms[20]);


--P1_cntXms[21] is hit_counter:inst_hit_counter|cntXms[21] at LC6_5_R2
--operation mode is counter

P1_cntXms[21]_lut_out = P1_cntXms[21] $ !P1L34;
P1_cntXms[21]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[21]_lut_out);
P1_cntXms[21] = DFFE(P1_cntXms[21]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L54 is hit_counter:inst_hit_counter|cntXms[21]~COUT at LC6_5_R2
--operation mode is counter

P1L54 = CARRY(!P1_cntXms[21] & !P1L34);


--P1_cntXms[22] is hit_counter:inst_hit_counter|cntXms[22] at LC7_5_R2
--operation mode is counter

P1_cntXms[22]_lut_out = P1_cntXms[22] $ P1L54;
P1_cntXms[22]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[22]_lut_out);
P1_cntXms[22] = DFFE(P1_cntXms[22]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L74 is hit_counter:inst_hit_counter|cntXms[22]~COUT at LC7_5_R2
--operation mode is counter

P1L74 = CARRY(P1_cntXms[22] # !P1L54);


--P1_cntXms[23] is hit_counter:inst_hit_counter|cntXms[23] at LC8_5_R2
--operation mode is counter

P1_cntXms[23]_lut_out = P1_cntXms[23] $ !P1L74;
P1_cntXms[23]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[23]_lut_out);
P1_cntXms[23] = DFFE(P1_cntXms[23]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L94 is hit_counter:inst_hit_counter|cntXms[23]~COUT at LC8_5_R2
--operation mode is counter

P1L94 = CARRY(!P1_cntXms[23] & !P1L74);


--P1_cntXms[24] is hit_counter:inst_hit_counter|cntXms[24] at LC9_5_R2
--operation mode is counter

P1_cntXms[24]_lut_out = P1_cntXms[24] $ P1L94;
P1_cntXms[24]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[24]_lut_out);
P1_cntXms[24] = DFFE(P1_cntXms[24]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L15 is hit_counter:inst_hit_counter|cntXms[24]~COUT at LC9_5_R2
--operation mode is counter

P1L15 = CARRY(P1_cntXms[24] # !P1L94);


--P1_cntXms[25] is hit_counter:inst_hit_counter|cntXms[25] at LC10_5_R2
--operation mode is counter

P1_cntXms[25]_lut_out = P1_cntXms[25] $ !P1L15;
P1_cntXms[25]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[25]_lut_out);
P1_cntXms[25] = DFFE(P1_cntXms[25]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L35 is hit_counter:inst_hit_counter|cntXms[25]~COUT at LC10_5_R2
--operation mode is counter

P1L35 = CARRY(!P1_cntXms[25] & !P1L15);


--P1_cntXms[26] is hit_counter:inst_hit_counter|cntXms[26] at LC1_7_R2
--operation mode is counter

P1_cntXms[26]_lut_out = P1_cntXms[26] $ P1L35;
P1_cntXms[26]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[26]_lut_out);
P1_cntXms[26] = DFFE(P1_cntXms[26]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L55 is hit_counter:inst_hit_counter|cntXms[26]~COUT at LC1_7_R2
--operation mode is counter

P1L55 = CARRY(P1_cntXms[26] # !P1L35);


--P1_cntXms[27] is hit_counter:inst_hit_counter|cntXms[27] at LC2_7_R2
--operation mode is counter

P1_cntXms[27]_lut_out = P1_cntXms[27] $ !P1L55;
P1_cntXms[27]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[27]_lut_out);
P1_cntXms[27] = DFFE(P1_cntXms[27]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L75 is hit_counter:inst_hit_counter|cntXms[27]~COUT at LC2_7_R2
--operation mode is counter

P1L75 = CARRY(!P1_cntXms[27] & !P1L55);


--P1_cntXms[28] is hit_counter:inst_hit_counter|cntXms[28] at LC3_7_R2
--operation mode is counter

P1_cntXms[28]_lut_out = P1_cntXms[28] $ P1L75;
P1_cntXms[28]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[28]_lut_out);
P1_cntXms[28] = DFFE(P1_cntXms[28]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L95 is hit_counter:inst_hit_counter|cntXms[28]~COUT at LC3_7_R2
--operation mode is counter

P1L95 = CARRY(P1_cntXms[28] # !P1L75);


--P1_cntXms[29] is hit_counter:inst_hit_counter|cntXms[29] at LC4_7_R2
--operation mode is counter

P1_cntXms[29]_lut_out = P1_cntXms[29] $ !P1L95;
P1_cntXms[29]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[29]_lut_out);
P1_cntXms[29] = DFFE(P1_cntXms[29]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L16 is hit_counter:inst_hit_counter|cntXms[29]~COUT at LC4_7_R2
--operation mode is counter

P1L16 = CARRY(!P1_cntXms[29] & !P1L95);


--P1_cntXms[30] is hit_counter:inst_hit_counter|cntXms[30] at LC5_7_R2
--operation mode is counter

P1_cntXms[30]_lut_out = P1_cntXms[30] $ P1L16;
P1_cntXms[30]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[30]_lut_out);
P1_cntXms[30] = DFFE(P1_cntXms[30]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L36 is hit_counter:inst_hit_counter|cntXms[30]~COUT at LC5_7_R2
--operation mode is counter

P1L36 = CARRY(P1_cntXms[30] # !P1L16);


--P1_cntXms[31] is hit_counter:inst_hit_counter|cntXms[31] at LC6_7_R2
--operation mode is normal

P1_cntXms[31]_lut_out = P1L36 $ !P1_cntXms[31];
P1_cntXms[31]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[31]_lut_out);
P1_cntXms[31] = DFFE(P1_cntXms[31]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Q1_cntXms[0] is hit_counter_ff:inst_hit_counter_ff|cntXms[0] at LC5_5_K1
--operation mode is counter

Q1_cntXms[0]_lut_out = !Q1_cntXms[0];
Q1_cntXms[0]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[0]_lut_out);
Q1_cntXms[0] = DFFE(Q1_cntXms[0]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L3 is hit_counter_ff:inst_hit_counter_ff|cntXms[0]~COUT at LC5_5_K1
--operation mode is counter

Q1L3 = CARRY(Q1_cntXms[0]);


--Q1_cntXms[1] is hit_counter_ff:inst_hit_counter_ff|cntXms[1] at LC6_5_K1
--operation mode is counter

Q1_cntXms[1]_lut_out = Q1_cntXms[1] $ !Q1L3;
Q1_cntXms[1]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[1]_lut_out);
Q1_cntXms[1] = DFFE(Q1_cntXms[1]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L5 is hit_counter_ff:inst_hit_counter_ff|cntXms[1]~COUT at LC6_5_K1
--operation mode is counter

Q1L5 = CARRY(!Q1_cntXms[1] & !Q1L3);


--Q1_cntXms[2] is hit_counter_ff:inst_hit_counter_ff|cntXms[2] at LC7_5_K1
--operation mode is counter

Q1_cntXms[2]_lut_out = Q1_cntXms[2] $ Q1L5;
Q1_cntXms[2]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[2]_lut_out);
Q1_cntXms[2] = DFFE(Q1_cntXms[2]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L7 is hit_counter_ff:inst_hit_counter_ff|cntXms[2]~COUT at LC7_5_K1
--operation mode is counter

Q1L7 = CARRY(Q1_cntXms[2] # !Q1L5);


--Q1_cntXms[3] is hit_counter_ff:inst_hit_counter_ff|cntXms[3] at LC8_5_K1
--operation mode is counter

Q1_cntXms[3]_lut_out = Q1_cntXms[3] $ !Q1L7;
Q1_cntXms[3]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[3]_lut_out);
Q1_cntXms[3] = DFFE(Q1_cntXms[3]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L9 is hit_counter_ff:inst_hit_counter_ff|cntXms[3]~COUT at LC8_5_K1
--operation mode is counter

Q1L9 = CARRY(!Q1_cntXms[3] & !Q1L7);


--Q1_cntXms[4] is hit_counter_ff:inst_hit_counter_ff|cntXms[4] at LC9_5_K1
--operation mode is counter

Q1_cntXms[4]_lut_out = Q1_cntXms[4] $ Q1L9;
Q1_cntXms[4]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[4]_lut_out);
Q1_cntXms[4] = DFFE(Q1_cntXms[4]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L11 is hit_counter_ff:inst_hit_counter_ff|cntXms[4]~COUT at LC9_5_K1
--operation mode is counter

Q1L11 = CARRY(Q1_cntXms[4] # !Q1L9);


--Q1_cntXms[5] is hit_counter_ff:inst_hit_counter_ff|cntXms[5] at LC10_5_K1
--operation mode is counter

Q1_cntXms[5]_lut_out = Q1_cntXms[5] $ !Q1L11;
Q1_cntXms[5]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[5]_lut_out);
Q1_cntXms[5] = DFFE(Q1_cntXms[5]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L31 is hit_counter_ff:inst_hit_counter_ff|cntXms[5]~COUT at LC10_5_K1
--operation mode is counter

Q1L31 = CARRY(!Q1_cntXms[5] & !Q1L11);


--Q1_cntXms[6] is hit_counter_ff:inst_hit_counter_ff|cntXms[6] at LC1_7_K1
--operation mode is counter

Q1_cntXms[6]_lut_out = Q1_cntXms[6] $ Q1L31;
Q1_cntXms[6]_sload_eqn = (Q1L86 & Y1_command_4_local[8]) # (!Q1L86 & Q1_cntXms[6]_lut_out);
Q1_cntXms[6] = DFFE(Q1_cntXms[6]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L51 is hit_counter_ff:inst_hit_counter_ff|cntXms[6]~COUT at LC1_7_K1
--operation mode is counter

Q1L51 = CARRY(Q1_cntXms[6] # !Q1L31);


--Q1_cntXms[7] is hit_counter_ff:inst_hit_counter_ff|cntXms[7] at LC2_7_K1
--operation mode is counter

Q1_cntXms[7]_lut_out = Q1_cntXms[7] $ !Q1L51;
Q1_cntXms[7]_sload_eqn = (Q1L86 & Y1_command_4_local[8]) # (!Q1L86 & Q1_cntXms[7]_lut_out);
Q1_cntXms[7] = DFFE(Q1_cntXms[7]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L71 is hit_counter_ff:inst_hit_counter_ff|cntXms[7]~COUT at LC2_7_K1
--operation mode is counter

Q1L71 = CARRY(Q1_cntXms[7] & !Q1L51);


--Q1_cntXms[8] is hit_counter_ff:inst_hit_counter_ff|cntXms[8] at LC3_7_K1
--operation mode is counter

Q1_cntXms[8]_lut_out = Q1_cntXms[8] $ Q1L71;
Q1_cntXms[8]_sload_eqn = (Q1L86 & Y1_command_4_local[8]) # (!Q1L86 & Q1_cntXms[8]_lut_out);
Q1_cntXms[8] = DFFE(Q1_cntXms[8]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L91 is hit_counter_ff:inst_hit_counter_ff|cntXms[8]~COUT at LC3_7_K1
--operation mode is counter

Q1L91 = CARRY(Q1_cntXms[8] # !Q1L71);


--Q1_cntXms[9] is hit_counter_ff:inst_hit_counter_ff|cntXms[9] at LC4_7_K1
--operation mode is counter

Q1_cntXms[9]_lut_out = Q1_cntXms[9] $ !Q1L91;
Q1_cntXms[9]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[9]_lut_out);
Q1_cntXms[9] = DFFE(Q1_cntXms[9]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L12 is hit_counter_ff:inst_hit_counter_ff|cntXms[9]~COUT at LC4_7_K1
--operation mode is counter

Q1L12 = CARRY(!Q1_cntXms[9] & !Q1L91);


--Q1_cntXms[10] is hit_counter_ff:inst_hit_counter_ff|cntXms[10] at LC5_7_K1
--operation mode is counter

Q1_cntXms[10]_lut_out = Q1_cntXms[10] $ Q1L12;
Q1_cntXms[10]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[10]_lut_out);
Q1_cntXms[10] = DFFE(Q1_cntXms[10]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L32 is hit_counter_ff:inst_hit_counter_ff|cntXms[10]~COUT at LC5_7_K1
--operation mode is counter

Q1L32 = CARRY(!Q1L12 # !Q1_cntXms[10]);


--Q1_cntXms[11] is hit_counter_ff:inst_hit_counter_ff|cntXms[11] at LC6_7_K1
--operation mode is counter

Q1_cntXms[11]_lut_out = Q1_cntXms[11] $ !Q1L32;
Q1_cntXms[11]_sload_eqn = (Q1L86 & Y1_command_4_local[8]) # (!Q1L86 & Q1_cntXms[11]_lut_out);
Q1_cntXms[11] = DFFE(Q1_cntXms[11]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L52 is hit_counter_ff:inst_hit_counter_ff|cntXms[11]~COUT at LC6_7_K1
--operation mode is counter

Q1L52 = CARRY(!Q1_cntXms[11] & !Q1L32);


--Q1_cntXms[12] is hit_counter_ff:inst_hit_counter_ff|cntXms[12] at LC7_7_K1
--operation mode is counter

Q1_cntXms[12]_lut_out = Q1_cntXms[12] $ Q1L52;
Q1_cntXms[12]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[12]_lut_out);
Q1_cntXms[12] = DFFE(Q1_cntXms[12]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L72 is hit_counter_ff:inst_hit_counter_ff|cntXms[12]~COUT at LC7_7_K1
--operation mode is counter

Q1L72 = CARRY(Q1_cntXms[12] # !Q1L52);


--Q1_cntXms[13] is hit_counter_ff:inst_hit_counter_ff|cntXms[13] at LC8_7_K1
--operation mode is counter

Q1_cntXms[13]_lut_out = Q1_cntXms[13] $ !Q1L72;
Q1_cntXms[13]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[13]_lut_out);
Q1_cntXms[13] = DFFE(Q1_cntXms[13]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L92 is hit_counter_ff:inst_hit_counter_ff|cntXms[13]~COUT at LC8_7_K1
--operation mode is counter

Q1L92 = CARRY(!Q1_cntXms[13] & !Q1L72);


--Q1_cntXms[14] is hit_counter_ff:inst_hit_counter_ff|cntXms[14] at LC9_7_K1
--operation mode is counter

Q1_cntXms[14]_lut_out = Q1_cntXms[14] $ Q1L92;
Q1_cntXms[14]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[14]_lut_out);
Q1_cntXms[14] = DFFE(Q1_cntXms[14]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L13 is hit_counter_ff:inst_hit_counter_ff|cntXms[14]~COUT at LC9_7_K1
--operation mode is counter

Q1L13 = CARRY(Q1_cntXms[14] # !Q1L92);


--Q1_cntXms[15] is hit_counter_ff:inst_hit_counter_ff|cntXms[15] at LC10_7_K1
--operation mode is counter

Q1_cntXms[15]_lut_out = Q1_cntXms[15] $ !Q1L13;
Q1_cntXms[15]_sload_eqn = (Q1L86 & Y1_command_4_local[8]) # (!Q1L86 & Q1_cntXms[15]_lut_out);
Q1_cntXms[15] = DFFE(Q1_cntXms[15]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L33 is hit_counter_ff:inst_hit_counter_ff|cntXms[15]~COUT at LC10_7_K1
--operation mode is counter

Q1L33 = CARRY(Q1_cntXms[15] & !Q1L13);


--Q1_cntXms[16] is hit_counter_ff:inst_hit_counter_ff|cntXms[16] at LC1_9_K1
--operation mode is counter

Q1_cntXms[16]_lut_out = Q1_cntXms[16] $ Q1L33;
Q1_cntXms[16]_sload_eqn = (Q1L86 & Y1_command_4_local[8]) # (!Q1L86 & Q1_cntXms[16]_lut_out);
Q1_cntXms[16] = DFFE(Q1_cntXms[16]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L53 is hit_counter_ff:inst_hit_counter_ff|cntXms[16]~COUT at LC1_9_K1
--operation mode is counter

Q1L53 = CARRY(Q1_cntXms[16] # !Q1L33);


--Q1_cntXms[17] is hit_counter_ff:inst_hit_counter_ff|cntXms[17] at LC2_9_K1
--operation mode is counter

Q1_cntXms[17]_lut_out = Q1_cntXms[17] $ !Q1L53;
Q1_cntXms[17]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[17]_lut_out);
Q1_cntXms[17] = DFFE(Q1_cntXms[17]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L73 is hit_counter_ff:inst_hit_counter_ff|cntXms[17]~COUT at LC2_9_K1
--operation mode is counter

Q1L73 = CARRY(Q1_cntXms[17] & !Q1L53);


--Q1_cntXms[18] is hit_counter_ff:inst_hit_counter_ff|cntXms[18] at LC3_9_K1
--operation mode is counter

Q1_cntXms[18]_lut_out = Q1_cntXms[18] $ Q1L73;
Q1_cntXms[18]_sload_eqn = (Q1L86 & Y1_command_4_local[8]) # (!Q1L86 & Q1_cntXms[18]_lut_out);
Q1_cntXms[18] = DFFE(Q1_cntXms[18]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L93 is hit_counter_ff:inst_hit_counter_ff|cntXms[18]~COUT at LC3_9_K1
--operation mode is counter

Q1L93 = CARRY(!Q1L73 # !Q1_cntXms[18]);


--Q1_cntXms[19] is hit_counter_ff:inst_hit_counter_ff|cntXms[19] at LC4_9_K1
--operation mode is counter

Q1_cntXms[19]_lut_out = Q1_cntXms[19] $ !Q1L93;
Q1_cntXms[19]_sload_eqn = (Q1L86 & Y1_command_4_local[8]) # (!Q1L86 & Q1_cntXms[19]_lut_out);
Q1_cntXms[19] = DFFE(Q1_cntXms[19]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L14 is hit_counter_ff:inst_hit_counter_ff|cntXms[19]~COUT at LC4_9_K1
--operation mode is counter

Q1L14 = CARRY(Q1_cntXms[19] & !Q1L93);


--Q1_cntXms[20] is hit_counter_ff:inst_hit_counter_ff|cntXms[20] at LC5_9_K1
--operation mode is counter

Q1_cntXms[20]_lut_out = Q1_cntXms[20] $ Q1L14;
Q1_cntXms[20]_sload_eqn = (Q1L86 & Y1_command_4_local[8]) # (!Q1L86 & Q1_cntXms[20]_lut_out);
Q1_cntXms[20] = DFFE(Q1_cntXms[20]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L34 is hit_counter_ff:inst_hit_counter_ff|cntXms[20]~COUT at LC5_9_K1
--operation mode is counter

Q1L34 = CARRY(!Q1L14 # !Q1_cntXms[20]);


--Q1_cntXms[21] is hit_counter_ff:inst_hit_counter_ff|cntXms[21] at LC6_9_K1
--operation mode is counter

Q1_cntXms[21]_lut_out = Q1_cntXms[21] $ !Q1L34;
Q1_cntXms[21]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[21]_lut_out);
Q1_cntXms[21] = DFFE(Q1_cntXms[21]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L54 is hit_counter_ff:inst_hit_counter_ff|cntXms[21]~COUT at LC6_9_K1
--operation mode is counter

Q1L54 = CARRY(!Q1_cntXms[21] & !Q1L34);


--Q1_cntXms[22] is hit_counter_ff:inst_hit_counter_ff|cntXms[22] at LC7_9_K1
--operation mode is counter

Q1_cntXms[22]_lut_out = Q1_cntXms[22] $ Q1L54;
Q1_cntXms[22]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[22]_lut_out);
Q1_cntXms[22] = DFFE(Q1_cntXms[22]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L74 is hit_counter_ff:inst_hit_counter_ff|cntXms[22]~COUT at LC7_9_K1
--operation mode is counter

Q1L74 = CARRY(Q1_cntXms[22] # !Q1L54);


--Q1_cntXms[23] is hit_counter_ff:inst_hit_counter_ff|cntXms[23] at LC8_9_K1
--operation mode is counter

Q1_cntXms[23]_lut_out = Q1_cntXms[23] $ !Q1L74;
Q1_cntXms[23]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[23]_lut_out);
Q1_cntXms[23] = DFFE(Q1_cntXms[23]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L94 is hit_counter_ff:inst_hit_counter_ff|cntXms[23]~COUT at LC8_9_K1
--operation mode is counter

Q1L94 = CARRY(!Q1_cntXms[23] & !Q1L74);


--Q1_cntXms[24] is hit_counter_ff:inst_hit_counter_ff|cntXms[24] at LC9_9_K1
--operation mode is counter

Q1_cntXms[24]_lut_out = Q1_cntXms[24] $ Q1L94;
Q1_cntXms[24]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[24]_lut_out);
Q1_cntXms[24] = DFFE(Q1_cntXms[24]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L15 is hit_counter_ff:inst_hit_counter_ff|cntXms[24]~COUT at LC9_9_K1
--operation mode is counter

Q1L15 = CARRY(Q1_cntXms[24] # !Q1L94);


--Q1_cntXms[25] is hit_counter_ff:inst_hit_counter_ff|cntXms[25] at LC10_9_K1
--operation mode is counter

Q1_cntXms[25]_lut_out = Q1_cntXms[25] $ !Q1L15;
Q1_cntXms[25]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[25]_lut_out);
Q1_cntXms[25] = DFFE(Q1_cntXms[25]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L35 is hit_counter_ff:inst_hit_counter_ff|cntXms[25]~COUT at LC10_9_K1
--operation mode is counter

Q1L35 = CARRY(!Q1_cntXms[25] & !Q1L15);


--Q1_cntXms[26] is hit_counter_ff:inst_hit_counter_ff|cntXms[26] at LC1_11_K1
--operation mode is counter

Q1_cntXms[26]_lut_out = Q1_cntXms[26] $ Q1L35;
Q1_cntXms[26]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[26]_lut_out);
Q1_cntXms[26] = DFFE(Q1_cntXms[26]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L55 is hit_counter_ff:inst_hit_counter_ff|cntXms[26]~COUT at LC1_11_K1
--operation mode is counter

Q1L55 = CARRY(Q1_cntXms[26] # !Q1L35);


--Q1_cntXms[27] is hit_counter_ff:inst_hit_counter_ff|cntXms[27] at LC2_11_K1
--operation mode is counter

Q1_cntXms[27]_lut_out = Q1_cntXms[27] $ !Q1L55;
Q1_cntXms[27]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[27]_lut_out);
Q1_cntXms[27] = DFFE(Q1_cntXms[27]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L75 is hit_counter_ff:inst_hit_counter_ff|cntXms[27]~COUT at LC2_11_K1
--operation mode is counter

Q1L75 = CARRY(!Q1_cntXms[27] & !Q1L55);


--Q1_cntXms[28] is hit_counter_ff:inst_hit_counter_ff|cntXms[28] at LC3_11_K1
--operation mode is counter

Q1_cntXms[28]_lut_out = Q1_cntXms[28] $ Q1L75;
Q1_cntXms[28]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[28]_lut_out);
Q1_cntXms[28] = DFFE(Q1_cntXms[28]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L95 is hit_counter_ff:inst_hit_counter_ff|cntXms[28]~COUT at LC3_11_K1
--operation mode is counter

Q1L95 = CARRY(Q1_cntXms[28] # !Q1L75);


--Q1_cntXms[29] is hit_counter_ff:inst_hit_counter_ff|cntXms[29] at LC4_11_K1
--operation mode is counter

Q1_cntXms[29]_lut_out = Q1_cntXms[29] $ !Q1L95;
Q1_cntXms[29]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[29]_lut_out);
Q1_cntXms[29] = DFFE(Q1_cntXms[29]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L16 is hit_counter_ff:inst_hit_counter_ff|cntXms[29]~COUT at LC4_11_K1
--operation mode is counter

Q1L16 = CARRY(!Q1_cntXms[29] & !Q1L95);


--Q1_cntXms[30] is hit_counter_ff:inst_hit_counter_ff|cntXms[30] at LC5_11_K1
--operation mode is counter

Q1_cntXms[30]_lut_out = Q1_cntXms[30] $ Q1L16;
Q1_cntXms[30]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[30]_lut_out);
Q1_cntXms[30] = DFFE(Q1_cntXms[30]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L36 is hit_counter_ff:inst_hit_counter_ff|cntXms[30]~COUT at LC5_11_K1
--operation mode is counter

Q1L36 = CARRY(Q1_cntXms[30] # !Q1L16);


--Q1_cntXms[31] is hit_counter_ff:inst_hit_counter_ff|cntXms[31] at LC6_11_K1
--operation mode is normal

Q1_cntXms[31]_lut_out = Q1_cntXms[31] $ !Q1L36;
Q1_cntXms[31]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[31]_lut_out);
Q1_cntXms[31] = DFFE(Q1_cntXms[31]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--U1L01 is r2r:inst_r2r|i~8 at LC2_12_I4
--operation mode is arithmetic

U1L01 = U1_cnt[0] $ U1L9;

--U1L11 is r2r:inst_r2r|i~8COUT at LC2_12_I4
--operation mode is arithmetic

U1L11 = CARRY(U1_cnt[0] & U1L9);


--U1L21 is r2r:inst_r2r|i~9 at LC3_12_I4
--operation mode is arithmetic

U1L21 = U1_cnt[1] $ U1L11;

--U1L31 is r2r:inst_r2r|i~9COUT at LC3_12_I4
--operation mode is arithmetic

U1L31 = CARRY(!U1L11 # !U1_cnt[1]);


--U1L41 is r2r:inst_r2r|i~10 at LC4_12_I4
--operation mode is arithmetic

U1L41 = U1_cnt[2] $ !U1L31;

--U1L51 is r2r:inst_r2r|i~10COUT at LC4_12_I4
--operation mode is arithmetic

U1L51 = CARRY(U1_cnt[2] & !U1L31);


--U1L61 is r2r:inst_r2r|i~11 at LC5_12_I4
--operation mode is arithmetic

U1L61 = U1_cnt[3] $ U1L51;

--U1L71 is r2r:inst_r2r|i~11COUT at LC5_12_I4
--operation mode is arithmetic

U1L71 = CARRY(!U1L51 # !U1_cnt[3]);


--U1L81 is r2r:inst_r2r|i~12 at LC6_12_I4
--operation mode is arithmetic

U1L81 = U1_cnt[4] $ !U1L71;

--U1L91 is r2r:inst_r2r|i~12COUT at LC6_12_I4
--operation mode is arithmetic

U1L91 = CARRY(U1_cnt[4] & !U1L71);


--U1L02 is r2r:inst_r2r|i~13 at LC7_12_I4
--operation mode is arithmetic

U1L02 = U1_cnt[5] $ U1L91;

--U1L12 is r2r:inst_r2r|i~13COUT at LC7_12_I4
--operation mode is arithmetic

U1L12 = CARRY(!U1L91 # !U1_cnt[5]);


--U1L22 is r2r:inst_r2r|i~14 at LC8_12_I4
--operation mode is normal

U1L22 = U1_cnt[6] $ U1L12;


--U1L32 is r2r:inst_r2r|i~15 at LC4_14_I4
--operation mode is arithmetic

U1L32 = !U1_cnt[0];

--U1L42 is r2r:inst_r2r|i~15COUT at LC4_14_I4
--operation mode is arithmetic

U1L42 = CARRY(U1_cnt[0]);


--U1L52 is r2r:inst_r2r|i~16 at LC5_14_I4
--operation mode is arithmetic

U1L52 = U1_cnt[1] $ !U1L42;

--U1L62 is r2r:inst_r2r|i~16COUT at LC5_14_I4
--operation mode is arithmetic

U1L62 = CARRY(!U1_cnt[1] & !U1L42);


--U1L72 is r2r:inst_r2r|i~17 at LC6_14_I4
--operation mode is arithmetic

U1L72 = U1_cnt[2] $ U1L62;

--U1L82 is r2r:inst_r2r|i~17COUT at LC6_14_I4
--operation mode is arithmetic

U1L82 = CARRY(U1_cnt[2] # !U1L62);


--U1L92 is r2r:inst_r2r|i~18 at LC7_14_I4
--operation mode is arithmetic

U1L92 = U1_cnt[3] $ !U1L82;

--U1L03 is r2r:inst_r2r|i~18COUT at LC7_14_I4
--operation mode is arithmetic

U1L03 = CARRY(!U1_cnt[3] & !U1L82);


--U1L13 is r2r:inst_r2r|i~19 at LC8_14_I4
--operation mode is arithmetic

U1L13 = U1_cnt[4] $ U1L03;

--U1L23 is r2r:inst_r2r|i~19COUT at LC8_14_I4
--operation mode is arithmetic

U1L23 = CARRY(U1_cnt[4] # !U1L03);


--U1L33 is r2r:inst_r2r|i~20 at LC9_14_I4
--operation mode is arithmetic

U1L33 = U1_cnt[5] $ !U1L23;

--U1L43 is r2r:inst_r2r|i~20COUT at LC9_14_I4
--operation mode is arithmetic

U1L43 = CARRY(!U1_cnt[5] & !U1L23);


--U1L53 is r2r:inst_r2r|i~21 at LC10_14_I4
--operation mode is normal

U1L53 = U1_cnt[6] $ !U1L43;


--R1L43 is master_data_source:inst_master_data_source|i~131 at LC5_4_E4
--operation mode is arithmetic

R1L43 = R1_data[0] $ QE1_SLAVEHREADYO;

--R1L53 is master_data_source:inst_master_data_source|i~131COUT at LC5_4_E4
--operation mode is arithmetic

R1L53 = CARRY(R1_data[0] & QE1_SLAVEHREADYO);


--R1L63 is master_data_source:inst_master_data_source|i~132 at LC6_4_E4
--operation mode is arithmetic

R1L63 = R1_data[1] $ R1L53;

--R1L73 is master_data_source:inst_master_data_source|i~132COUT at LC6_4_E4
--operation mode is arithmetic

R1L73 = CARRY(!R1L53 # !R1_data[1]);


--R1L83 is master_data_source:inst_master_data_source|i~133 at LC7_4_E4
--operation mode is arithmetic

R1L83 = R1_data[2] $ !R1L73;

--R1L93 is master_data_source:inst_master_data_source|i~133COUT at LC7_4_E4
--operation mode is arithmetic

R1L93 = CARRY(R1_data[2] & !R1L73);


--R1L04 is master_data_source:inst_master_data_source|i~134 at LC8_4_E4
--operation mode is arithmetic

R1L04 = R1_data[3] $ R1L93;

--R1L14 is master_data_source:inst_master_data_source|i~134COUT at LC8_4_E4
--operation mode is arithmetic

R1L14 = CARRY(!R1L93 # !R1_data[3]);


--R1L24 is master_data_source:inst_master_data_source|i~135 at LC9_4_E4
--operation mode is arithmetic

R1L24 = R1_data[4] $ !R1L14;

--R1L34 is master_data_source:inst_master_data_source|i~135COUT at LC9_4_E4
--operation mode is arithmetic

R1L34 = CARRY(R1_data[4] & !R1L14);


--R1L44 is master_data_source:inst_master_data_source|i~136 at LC10_4_E4
--operation mode is arithmetic

R1L44 = R1_data[5] $ R1L34;

--R1L54 is master_data_source:inst_master_data_source|i~136COUT at LC10_4_E4
--operation mode is arithmetic

R1L54 = CARRY(!R1L34 # !R1_data[5]);


--R1L64 is master_data_source:inst_master_data_source|i~137 at LC1_6_E4
--operation mode is arithmetic

R1L64 = R1_data[6] $ !R1L54;

--R1L74 is master_data_source:inst_master_data_source|i~137COUT at LC1_6_E4
--operation mode is arithmetic

R1L74 = CARRY(R1_data[6] & !R1L54);


--R1L84 is master_data_source:inst_master_data_source|i~138 at LC2_6_E4
--operation mode is arithmetic

R1L84 = R1_data[7] $ R1L74;

--R1L94 is master_data_source:inst_master_data_source|i~138COUT at LC2_6_E4
--operation mode is arithmetic

R1L94 = CARRY(!R1L74 # !R1_data[7]);


--R1L05 is master_data_source:inst_master_data_source|i~139 at LC3_6_E4
--operation mode is arithmetic

R1L05 = R1_data[8] $ !R1L94;

--R1L15 is master_data_source:inst_master_data_source|i~139COUT at LC3_6_E4
--operation mode is arithmetic

R1L15 = CARRY(R1_data[8] & !R1L94);


--R1L25 is master_data_source:inst_master_data_source|i~140 at LC4_6_E4
--operation mode is arithmetic

R1L25 = R1_data[9] $ R1L15;

--R1L35 is master_data_source:inst_master_data_source|i~140COUT at LC4_6_E4
--operation mode is arithmetic

R1L35 = CARRY(!R1L15 # !R1_data[9]);


--R1L45 is master_data_source:inst_master_data_source|i~141 at LC5_6_E4
--operation mode is arithmetic

R1L45 = R1_data[10] $ !R1L35;

--R1L55 is master_data_source:inst_master_data_source|i~141COUT at LC5_6_E4
--operation mode is arithmetic

R1L55 = CARRY(R1_data[10] & !R1L35);


--R1L65 is master_data_source:inst_master_data_source|i~142 at LC6_6_E4
--operation mode is arithmetic

R1L65 = R1_data[11] $ R1L55;

--R1L75 is master_data_source:inst_master_data_source|i~142COUT at LC6_6_E4
--operation mode is arithmetic

R1L75 = CARRY(!R1L55 # !R1_data[11]);


--R1L85 is master_data_source:inst_master_data_source|i~143 at LC7_6_E4
--operation mode is arithmetic

R1L85 = R1_data[12] $ !R1L75;

--R1L95 is master_data_source:inst_master_data_source|i~143COUT at LC7_6_E4
--operation mode is arithmetic

R1L95 = CARRY(R1_data[12] & !R1L75);


--R1L06 is master_data_source:inst_master_data_source|i~144 at LC8_6_E4
--operation mode is arithmetic

R1L06 = R1_data[13] $ R1L95;

--R1L16 is master_data_source:inst_master_data_source|i~144COUT at LC8_6_E4
--operation mode is arithmetic

R1L16 = CARRY(!R1L95 # !R1_data[13]);


--R1L26 is master_data_source:inst_master_data_source|i~145 at LC9_6_E4
--operation mode is arithmetic

R1L26 = R1_data[14] $ !R1L16;

--R1L36 is master_data_source:inst_master_data_source|i~145COUT at LC9_6_E4
--operation mode is arithmetic

R1L36 = CARRY(R1_data[14] & !R1L16);


--R1L46 is master_data_source:inst_master_data_source|i~146 at LC10_6_E4
--operation mode is arithmetic

R1L46 = R1_data[15] $ R1L36;

--R1L56 is master_data_source:inst_master_data_source|i~146COUT at LC10_6_E4
--operation mode is arithmetic

R1L56 = CARRY(!R1L36 # !R1_data[15]);


--R1L66 is master_data_source:inst_master_data_source|i~147 at LC1_8_E4
--operation mode is arithmetic

R1L66 = R1_data[16] $ !R1L56;

--R1L76 is master_data_source:inst_master_data_source|i~147COUT at LC1_8_E4
--operation mode is arithmetic

R1L76 = CARRY(R1_data[16] & !R1L56);


--R1L86 is master_data_source:inst_master_data_source|i~148 at LC2_8_E4
--operation mode is arithmetic

R1L86 = R1_data[17] $ R1L76;

--R1L96 is master_data_source:inst_master_data_source|i~148COUT at LC2_8_E4
--operation mode is arithmetic

R1L96 = CARRY(!R1L76 # !R1_data[17]);


--R1L07 is master_data_source:inst_master_data_source|i~149 at LC3_8_E4
--operation mode is arithmetic

R1L07 = R1_data[18] $ !R1L96;

--R1L17 is master_data_source:inst_master_data_source|i~149COUT at LC3_8_E4
--operation mode is arithmetic

R1L17 = CARRY(R1_data[18] & !R1L96);


--R1L27 is master_data_source:inst_master_data_source|i~150 at LC4_8_E4
--operation mode is arithmetic

R1L27 = R1_data[19] $ R1L17;

--R1L37 is master_data_source:inst_master_data_source|i~150COUT at LC4_8_E4
--operation mode is arithmetic

R1L37 = CARRY(!R1L17 # !R1_data[19]);


--R1L47 is master_data_source:inst_master_data_source|i~151 at LC5_8_E4
--operation mode is arithmetic

R1L47 = R1_data[20] $ !R1L37;

--R1L57 is master_data_source:inst_master_data_source|i~151COUT at LC5_8_E4
--operation mode is arithmetic

R1L57 = CARRY(R1_data[20] & !R1L37);


--R1L67 is master_data_source:inst_master_data_source|i~152 at LC6_8_E4
--operation mode is arithmetic

R1L67 = R1_data[21] $ R1L57;

--R1L77 is master_data_source:inst_master_data_source|i~152COUT at LC6_8_E4
--operation mode is arithmetic

R1L77 = CARRY(!R1L57 # !R1_data[21]);


--R1L87 is master_data_source:inst_master_data_source|i~153 at LC7_8_E4
--operation mode is arithmetic

R1L87 = R1_data[22] $ !R1L77;

--R1L97 is master_data_source:inst_master_data_source|i~153COUT at LC7_8_E4
--operation mode is arithmetic

R1L97 = CARRY(R1_data[22] & !R1L77);


--R1L08 is master_data_source:inst_master_data_source|i~154 at LC8_8_E4
--operation mode is arithmetic

R1L08 = R1_data[23] $ R1L97;

--R1L18 is master_data_source:inst_master_data_source|i~154COUT at LC8_8_E4
--operation mode is arithmetic

R1L18 = CARRY(!R1L97 # !R1_data[23]);


--R1L28 is master_data_source:inst_master_data_source|i~155 at LC9_8_E4
--operation mode is arithmetic

R1L28 = R1_data[24] $ !R1L18;

--R1L38 is master_data_source:inst_master_data_source|i~155COUT at LC9_8_E4
--operation mode is arithmetic

R1L38 = CARRY(R1_data[24] & !R1L18);


--R1L48 is master_data_source:inst_master_data_source|i~156 at LC10_8_E4
--operation mode is arithmetic

R1L48 = R1_data[25] $ R1L38;

--R1L58 is master_data_source:inst_master_data_source|i~156COUT at LC10_8_E4
--operation mode is arithmetic

R1L58 = CARRY(!R1L38 # !R1_data[25]);


--R1L68 is master_data_source:inst_master_data_source|i~157 at LC1_10_E4
--operation mode is arithmetic

R1L68 = R1_data[26] $ !R1L58;

--R1L78 is master_data_source:inst_master_data_source|i~157COUT at LC1_10_E4
--operation mode is arithmetic

R1L78 = CARRY(R1_data[26] & !R1L58);


--R1L88 is master_data_source:inst_master_data_source|i~158 at LC2_10_E4
--operation mode is arithmetic

R1L88 = R1_data[27] $ R1L78;

--R1L98 is master_data_source:inst_master_data_source|i~158COUT at LC2_10_E4
--operation mode is arithmetic

R1L98 = CARRY(!R1L78 # !R1_data[27]);


--R1L09 is master_data_source:inst_master_data_source|i~159 at LC3_10_E4
--operation mode is arithmetic

R1L09 = R1_data[28] $ !R1L98;

--R1L19 is master_data_source:inst_master_data_source|i~159COUT at LC3_10_E4
--operation mode is arithmetic

R1L19 = CARRY(R1_data[28] & !R1L98);


--R1L29 is master_data_source:inst_master_data_source|i~160 at LC4_10_E4
--operation mode is arithmetic

R1L29 = R1_data[29] $ R1L19;

--R1L39 is master_data_source:inst_master_data_source|i~160COUT at LC4_10_E4
--operation mode is arithmetic

R1L39 = CARRY(!R1L19 # !R1_data[29]);


--R1L49 is master_data_source:inst_master_data_source|i~161 at LC5_10_E4
--operation mode is arithmetic

R1L49 = R1_data[30] $ !R1L39;

--R1L59 is master_data_source:inst_master_data_source|i~161COUT at LC5_10_E4
--operation mode is arithmetic

R1L59 = CARRY(R1_data[30] & !R1L39);


--R1L69 is master_data_source:inst_master_data_source|i~162 at LC6_10_E4
--operation mode is normal

R1L69 = R1_data[31] $ R1L59;


--WD1L23 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~1 at LC4_6_H2
--operation mode is arithmetic

WD1L23 = WD1L5;

--WD1L33 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~1COUT at LC4_6_H2
--operation mode is arithmetic

WD1L33 = CARRY(!WD1L5);


--WD1L43 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~2 at LC5_6_H2
--operation mode is arithmetic

WD1L43 = WD1L7 $ !WD1L33;

--WD1L53 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~2COUT at LC5_6_H2
--operation mode is arithmetic

WD1L53 = CARRY(WD1L7 # !WD1L33);


--WD1L63 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~3 at LC6_6_H2
--operation mode is arithmetic

WD1L63 = WD1L9 $ WD1L53;

--WD1L73 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~3COUT at LC6_6_H2
--operation mode is arithmetic

WD1L73 = CARRY(!WD1L9 & !WD1L53);


--WD1L83 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~4 at LC7_6_H2
--operation mode is arithmetic

WD1L83 = WD1L11 $ !WD1L73;

--WD1L93 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~4COUT at LC7_6_H2
--operation mode is arithmetic

WD1L93 = CARRY(WD1L11 # !WD1L73);


--WD1L04 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~5 at LC8_6_H2
--operation mode is arithmetic

WD1L04 = WD1L31 $ WD1L93;

--WD1L14 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~5COUT at LC8_6_H2
--operation mode is arithmetic

WD1L14 = CARRY(!WD1L31 & !WD1L93);


--WD1L24 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~6 at LC9_6_H2
--operation mode is arithmetic

WD1L24 = WD1L51 $ !WD1L14;

--WD1L34 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~6COUT at LC9_6_H2
--operation mode is arithmetic

WD1L34 = CARRY(WD1L51 # !WD1L14);


--WD1L44 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~7 at LC10_6_H2
--operation mode is arithmetic

WD1L44 = WD1L71 $ WD1L34;

--WD1L54 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~7COUT at LC10_6_H2
--operation mode is arithmetic

WD1L54 = CARRY(!WD1L71 & !WD1L34);


--WD1L64 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~8 at LC1_8_H2
--operation mode is arithmetic

WD1L64 = WD1L91 $ !WD1L54;

--WD1L74 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~8COUT at LC1_8_H2
--operation mode is arithmetic

WD1L74 = CARRY(WD1L91 # !WD1L54);


--WD1L84 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~9 at LC2_8_H2
--operation mode is arithmetic

WD1L84 = WD1L12 $ WD1L74;

--WD1L94 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~9COUT at LC2_8_H2
--operation mode is arithmetic

WD1L94 = CARRY(!WD1L12 & !WD1L74);


--WD1L05 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~10 at LC3_8_H2
--operation mode is arithmetic

WD1L05 = WD1L32 $ !WD1L94;

--WD1L15 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~10COUT at LC3_8_H2
--operation mode is arithmetic

WD1L15 = CARRY(WD1L32 # !WD1L94);


--WD1L25 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~11 at LC4_8_H2
--operation mode is arithmetic

WD1L25 = WD1L52 $ WD1L15;

--WD1L35 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~11COUT at LC4_8_H2
--operation mode is arithmetic

WD1L35 = CARRY(!WD1L52 & !WD1L15);


--WD1L45 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~12 at LC5_8_H2
--operation mode is arithmetic

WD1L45 = WD1L72 $ !WD1L35;

--WD1L55 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~12COUT at LC5_8_H2
--operation mode is arithmetic

WD1L55 = CARRY(WD1L72 # !WD1L35);


--WD1L65 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~13 at LC6_8_H2
--operation mode is arithmetic

WD1L65 = WD1L92 $ WD1L55;

--WD1L75 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~13COUT at LC6_8_H2
--operation mode is arithmetic

WD1L75 = CARRY(!WD1L92 & !WD1L55);


--WD1L85 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_3~14 at LC7_8_H2
--operation mode is normal

WD1L85 = WD1L75 $ WD1L13;


--CB1L19 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~321 at LC2_14_B2
--operation mode is arithmetic

CB1L19 = !CB1_addr_cnt[0];

--CB1L29 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~321COUT at LC2_14_B2
--operation mode is arithmetic

CB1L29 = CARRY(CB1_addr_cnt[0]);


--CB1L39 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~322 at LC3_14_B2
--operation mode is arithmetic

CB1L39 = CB1_addr_cnt[1] $ CB1L29;

--CB1L49 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~322COUT at LC3_14_B2
--operation mode is arithmetic

CB1L49 = CARRY(!CB1L29 # !CB1_addr_cnt[1]);


--CB1L59 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~323 at LC4_14_B2
--operation mode is arithmetic

CB1L59 = CB1_addr_cnt[2] $ !CB1L49;

--CB1L69 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~323COUT at LC4_14_B2
--operation mode is arithmetic

CB1L69 = CARRY(CB1_addr_cnt[2] & !CB1L49);


--CB1L79 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~324 at LC5_14_B2
--operation mode is arithmetic

CB1L79 = CB1_addr_cnt[3] $ CB1L69;

--CB1L89 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~324COUT at LC5_14_B2
--operation mode is arithmetic

CB1L89 = CARRY(!CB1L69 # !CB1_addr_cnt[3]);


--CB1L99 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~325 at LC6_14_B2
--operation mode is arithmetic

CB1L99 = CB1_addr_cnt[4] $ !CB1L89;

--CB1L001 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~325COUT at LC6_14_B2
--operation mode is arithmetic

CB1L001 = CARRY(CB1_addr_cnt[4] & !CB1L89);


--CB1L101 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~326 at LC7_14_B2
--operation mode is arithmetic

CB1L101 = CB1_addr_cnt[5] $ CB1L001;

--CB1L201 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~326COUT at LC7_14_B2
--operation mode is arithmetic

CB1L201 = CARRY(!CB1L001 # !CB1_addr_cnt[5]);


--CB1L301 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~327 at LC8_14_B2
--operation mode is arithmetic

CB1L301 = CB1_addr_cnt[6] $ !CB1L201;

--CB1L401 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~327COUT at LC8_14_B2
--operation mode is arithmetic

CB1L401 = CARRY(CB1_addr_cnt[6] & !CB1L201);


--CB1L501 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~328 at LC9_14_B2
--operation mode is arithmetic

CB1L501 = CB1_addr_cnt[7] $ CB1L401;

--CB1L601 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~328COUT at LC9_14_B2
--operation mode is arithmetic

CB1L601 = CARRY(!CB1L401 # !CB1_addr_cnt[7]);


--CB1L701 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~329 at LC10_14_B2
--operation mode is normal

CB1L701 = CB1L601 $ !CB1_addr_cnt[8];


--CB2L19 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~321 at LC1_13_O2
--operation mode is arithmetic

CB2L19 = !CB2_addr_cnt[0];

--CB2L29 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~321COUT at LC1_13_O2
--operation mode is arithmetic

CB2L29 = CARRY(CB2_addr_cnt[0]);


--CB2L39 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~322 at LC2_13_O2
--operation mode is arithmetic

CB2L39 = CB2_addr_cnt[1] $ CB2L29;

--CB2L49 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~322COUT at LC2_13_O2
--operation mode is arithmetic

CB2L49 = CARRY(!CB2L29 # !CB2_addr_cnt[1]);


--CB2L59 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~323 at LC3_13_O2
--operation mode is arithmetic

CB2L59 = CB2_addr_cnt[2] $ !CB2L49;

--CB2L69 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~323COUT at LC3_13_O2
--operation mode is arithmetic

CB2L69 = CARRY(CB2_addr_cnt[2] & !CB2L49);


--CB2L79 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~324 at LC4_13_O2
--operation mode is arithmetic

CB2L79 = CB2_addr_cnt[3] $ CB2L69;

--CB2L89 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~324COUT at LC4_13_O2
--operation mode is arithmetic

CB2L89 = CARRY(!CB2L69 # !CB2_addr_cnt[3]);


--CB2L99 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~325 at LC5_13_O2
--operation mode is arithmetic

CB2L99 = CB2_addr_cnt[4] $ !CB2L89;

--CB2L001 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~325COUT at LC5_13_O2
--operation mode is arithmetic

CB2L001 = CARRY(CB2_addr_cnt[4] & !CB2L89);


--CB2L101 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~326 at LC6_13_O2
--operation mode is arithmetic

CB2L101 = CB2_addr_cnt[5] $ CB2L001;

--CB2L201 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~326COUT at LC6_13_O2
--operation mode is arithmetic

CB2L201 = CARRY(!CB2L001 # !CB2_addr_cnt[5]);


--CB2L301 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~327 at LC7_13_O2
--operation mode is arithmetic

CB2L301 = CB2_addr_cnt[6] $ !CB2L201;

--CB2L401 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~327COUT at LC7_13_O2
--operation mode is arithmetic

CB2L401 = CARRY(CB2_addr_cnt[6] & !CB2L201);


--CB2L501 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~328 at LC8_13_O2
--operation mode is arithmetic

CB2L501 = CB2_addr_cnt[7] $ CB2L401;

--CB2L601 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~328COUT at LC8_13_O2
--operation mode is arithmetic

CB2L601 = CARRY(!CB2L401 # !CB2_addr_cnt[7]);


--CB2L701 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~329 at LC9_13_O2
--operation mode is normal

CB2L701 = CB2L601 $ !CB2_addr_cnt[8];


--DB1_reset_trigger_cnt[0] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[0] at LC5_9_A1
--operation mode is counter

DB1_reset_trigger_cnt[0]_lut_out = !DB1_reset_trigger_cnt[0];
DB1_reset_trigger_cnt[0]_sload_eqn = (!DB1_discFF & ~GND) # (DB1_discFF & DB1_reset_trigger_cnt[0]_lut_out);
DB1_reset_trigger_cnt[0] = DFFE(DB1_reset_trigger_cnt[0]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--DB1L03 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[0]~COUT at LC5_9_A1
--operation mode is counter

DB1L03 = CARRY(!DB1_reset_trigger_cnt[0]);


--DB1_reset_trigger_cnt[1] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[1] at LC6_9_A1
--operation mode is counter

DB1_reset_trigger_cnt[1]_lut_out = DB1_reset_trigger_cnt[1] $ DB1L03;
DB1_reset_trigger_cnt[1]_sload_eqn = (!DB1_discFF & ~GND) # (DB1_discFF & DB1_reset_trigger_cnt[1]_lut_out);
DB1_reset_trigger_cnt[1] = DFFE(DB1_reset_trigger_cnt[1]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--DB1L23 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[1]~COUT at LC6_9_A1
--operation mode is counter

DB1L23 = CARRY(!DB1L03 # !DB1_reset_trigger_cnt[1]);


--DB1_reset_trigger_cnt[2] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[2] at LC7_9_A1
--operation mode is counter

DB1_reset_trigger_cnt[2]_lut_out = DB1_reset_trigger_cnt[2] $ !DB1L23;
DB1_reset_trigger_cnt[2]_sload_eqn = (!DB1_discFF & ~GND) # (DB1_discFF & DB1_reset_trigger_cnt[2]_lut_out);
DB1_reset_trigger_cnt[2] = DFFE(DB1_reset_trigger_cnt[2]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--DB1L43 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[2]~COUT at LC7_9_A1
--operation mode is counter

DB1L43 = CARRY(DB1_reset_trigger_cnt[2] & !DB1L23);


--DB1_reset_trigger_cnt[3] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[3] at LC8_9_A1
--operation mode is counter

DB1_reset_trigger_cnt[3]_lut_out = DB1_reset_trigger_cnt[3] $ DB1L43;
DB1_reset_trigger_cnt[3]_sload_eqn = (!DB1_discFF & ~GND) # (DB1_discFF & DB1_reset_trigger_cnt[3]_lut_out);
DB1_reset_trigger_cnt[3] = DFFE(DB1_reset_trigger_cnt[3]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--DB1L63 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[3]~COUT at LC8_9_A1
--operation mode is counter

DB1L63 = CARRY(!DB1L43 # !DB1_reset_trigger_cnt[3]);


--DB1_reset_trigger_cnt[4] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[4] at LC9_9_A1
--operation mode is counter

DB1_reset_trigger_cnt[4]_lut_out = DB1_reset_trigger_cnt[4] $ !DB1L63;
DB1_reset_trigger_cnt[4]_sload_eqn = (!DB1_discFF & ~GND) # (DB1_discFF & DB1_reset_trigger_cnt[4]_lut_out);
DB1_reset_trigger_cnt[4] = DFFE(DB1_reset_trigger_cnt[4]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--DB1L83 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[4]~COUT at LC9_9_A1
--operation mode is counter

DB1L83 = CARRY(DB1_reset_trigger_cnt[4] & !DB1L63);


--DB1_reset_trigger_cnt[5] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[5] at LC10_9_A1
--operation mode is counter

DB1_reset_trigger_cnt[5]_lut_out = DB1_reset_trigger_cnt[5] $ DB1L83;
DB1_reset_trigger_cnt[5]_sload_eqn = (!DB1_discFF & ~GND) # (DB1_discFF & DB1_reset_trigger_cnt[5]_lut_out);
DB1_reset_trigger_cnt[5] = DFFE(DB1_reset_trigger_cnt[5]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--DB1L04 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[5]~COUT at LC10_9_A1
--operation mode is counter

DB1L04 = CARRY(!DB1L83 # !DB1_reset_trigger_cnt[5]);


--DB1_reset_trigger_cnt[6] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[6] at LC1_11_A1
--operation mode is counter

DB1_reset_trigger_cnt[6]_lut_out = DB1_reset_trigger_cnt[6] $ !DB1L04;
DB1_reset_trigger_cnt[6]_sload_eqn = (!DB1_discFF & ~GND) # (DB1_discFF & DB1_reset_trigger_cnt[6]_lut_out);
DB1_reset_trigger_cnt[6] = DFFE(DB1_reset_trigger_cnt[6]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--DB1L24 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[6]~COUT at LC1_11_A1
--operation mode is counter

DB1L24 = CARRY(DB1_reset_trigger_cnt[6] & !DB1L04);


--DB1_reset_trigger_cnt[7] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[7] at LC2_11_A1
--operation mode is counter

DB1_reset_trigger_cnt[7]_lut_out = DB1_reset_trigger_cnt[7] $ DB1L24;
DB1_reset_trigger_cnt[7]_sload_eqn = (!DB1_discFF & ~GND) # (DB1_discFF & DB1_reset_trigger_cnt[7]_lut_out);
DB1_reset_trigger_cnt[7] = DFFE(DB1_reset_trigger_cnt[7]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--DB1L44 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[7]~COUT at LC2_11_A1
--operation mode is counter

DB1L44 = CARRY(!DB1L24 # !DB1_reset_trigger_cnt[7]);


--DB1_reset_trigger_cnt[8] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[8] at LC3_11_A1
--operation mode is counter

DB1_reset_trigger_cnt[8]_lut_out = DB1_reset_trigger_cnt[8] $ !DB1L44;
DB1_reset_trigger_cnt[8]_sload_eqn = (!DB1_discFF & ~GND) # (DB1_discFF & DB1_reset_trigger_cnt[8]_lut_out);
DB1_reset_trigger_cnt[8] = DFFE(DB1_reset_trigger_cnt[8]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--DB1L64 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[8]~COUT at LC3_11_A1
--operation mode is counter

DB1L64 = CARRY(DB1_reset_trigger_cnt[8] & !DB1L44);


--DB1_reset_trigger_cnt[9] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[9] at LC4_11_A1
--operation mode is counter

DB1_reset_trigger_cnt[9]_lut_out = DB1_reset_trigger_cnt[9] $ DB1L64;
DB1_reset_trigger_cnt[9]_sload_eqn = (!DB1_discFF & ~GND) # (DB1_discFF & DB1_reset_trigger_cnt[9]_lut_out);
DB1_reset_trigger_cnt[9] = DFFE(DB1_reset_trigger_cnt[9]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--DB1L84 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[9]~COUT at LC4_11_A1
--operation mode is counter

DB1L84 = CARRY(!DB1L64 # !DB1_reset_trigger_cnt[9]);


--DB1_reset_trigger_cnt[10] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[10] at LC5_11_A1
--operation mode is counter

DB1_reset_trigger_cnt[10]_lut_out = DB1_reset_trigger_cnt[10] $ !DB1L84;
DB1_reset_trigger_cnt[10]_sload_eqn = (!DB1_discFF & ~GND) # (DB1_discFF & DB1_reset_trigger_cnt[10]_lut_out);
DB1_reset_trigger_cnt[10] = DFFE(DB1_reset_trigger_cnt[10]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--DB1L05 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[10]~COUT at LC5_11_A1
--operation mode is counter

DB1L05 = CARRY(DB1_reset_trigger_cnt[10] & !DB1L84);


--DB1_reset_trigger_cnt[11] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[11] at LC6_11_A1
--operation mode is normal

DB1_reset_trigger_cnt[11]_lut_out = DB1L05 $ DB1_reset_trigger_cnt[11];
DB1_reset_trigger_cnt[11]_sload_eqn = (!DB1_discFF & ~GND) # (DB1_discFF & DB1_reset_trigger_cnt[11]_lut_out);
DB1_reset_trigger_cnt[11] = DFFE(DB1_reset_trigger_cnt[11]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--DB2_reset_trigger_cnt[0] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[0] at LC5_3_R1
--operation mode is counter

DB2_reset_trigger_cnt[0]_lut_out = !DB2_reset_trigger_cnt[0];
DB2_reset_trigger_cnt[0]_sload_eqn = (!DB2_discFF & ~GND) # (DB2_discFF & DB2_reset_trigger_cnt[0]_lut_out);
DB2_reset_trigger_cnt[0] = DFFE(DB2_reset_trigger_cnt[0]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--DB2L13 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[0]~COUT at LC5_3_R1
--operation mode is counter

DB2L13 = CARRY(!DB2_reset_trigger_cnt[0]);


--DB2_reset_trigger_cnt[1] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[1] at LC6_3_R1
--operation mode is counter

DB2_reset_trigger_cnt[1]_lut_out = DB2_reset_trigger_cnt[1] $ DB2L13;
DB2_reset_trigger_cnt[1]_sload_eqn = (!DB2_discFF & ~GND) # (DB2_discFF & DB2_reset_trigger_cnt[1]_lut_out);
DB2_reset_trigger_cnt[1] = DFFE(DB2_reset_trigger_cnt[1]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--DB2L33 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[1]~COUT at LC6_3_R1
--operation mode is counter

DB2L33 = CARRY(!DB2L13 # !DB2_reset_trigger_cnt[1]);


--DB2_reset_trigger_cnt[2] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[2] at LC7_3_R1
--operation mode is counter

DB2_reset_trigger_cnt[2]_lut_out = DB2_reset_trigger_cnt[2] $ !DB2L33;
DB2_reset_trigger_cnt[2]_sload_eqn = (!DB2_discFF & ~GND) # (DB2_discFF & DB2_reset_trigger_cnt[2]_lut_out);
DB2_reset_trigger_cnt[2] = DFFE(DB2_reset_trigger_cnt[2]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--DB2L53 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[2]~COUT at LC7_3_R1
--operation mode is counter

DB2L53 = CARRY(DB2_reset_trigger_cnt[2] & !DB2L33);


--DB2_reset_trigger_cnt[3] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[3] at LC8_3_R1
--operation mode is counter

DB2_reset_trigger_cnt[3]_lut_out = DB2_reset_trigger_cnt[3] $ DB2L53;
DB2_reset_trigger_cnt[3]_sload_eqn = (!DB2_discFF & ~GND) # (DB2_discFF & DB2_reset_trigger_cnt[3]_lut_out);
DB2_reset_trigger_cnt[3] = DFFE(DB2_reset_trigger_cnt[3]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--DB2L73 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[3]~COUT at LC8_3_R1
--operation mode is counter

DB2L73 = CARRY(!DB2L53 # !DB2_reset_trigger_cnt[3]);


--DB2_reset_trigger_cnt[4] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[4] at LC9_3_R1
--operation mode is counter

DB2_reset_trigger_cnt[4]_lut_out = DB2_reset_trigger_cnt[4] $ !DB2L73;
DB2_reset_trigger_cnt[4]_sload_eqn = (!DB2_discFF & ~GND) # (DB2_discFF & DB2_reset_trigger_cnt[4]_lut_out);
DB2_reset_trigger_cnt[4] = DFFE(DB2_reset_trigger_cnt[4]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--DB2L93 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[4]~COUT at LC9_3_R1
--operation mode is counter

DB2L93 = CARRY(DB2_reset_trigger_cnt[4] & !DB2L73);


--DB2_reset_trigger_cnt[5] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[5] at LC10_3_R1
--operation mode is counter

DB2_reset_trigger_cnt[5]_lut_out = DB2_reset_trigger_cnt[5] $ DB2L93;
DB2_reset_trigger_cnt[5]_sload_eqn = (!DB2_discFF & ~GND) # (DB2_discFF & DB2_reset_trigger_cnt[5]_lut_out);
DB2_reset_trigger_cnt[5] = DFFE(DB2_reset_trigger_cnt[5]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--DB2L14 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[5]~COUT at LC10_3_R1
--operation mode is counter

DB2L14 = CARRY(!DB2L93 # !DB2_reset_trigger_cnt[5]);


--DB2_reset_trigger_cnt[6] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[6] at LC1_5_R1
--operation mode is counter

DB2_reset_trigger_cnt[6]_lut_out = DB2_reset_trigger_cnt[6] $ !DB2L14;
DB2_reset_trigger_cnt[6]_sload_eqn = (!DB2_discFF & ~GND) # (DB2_discFF & DB2_reset_trigger_cnt[6]_lut_out);
DB2_reset_trigger_cnt[6] = DFFE(DB2_reset_trigger_cnt[6]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--DB2L34 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[6]~COUT at LC1_5_R1
--operation mode is counter

DB2L34 = CARRY(DB2_reset_trigger_cnt[6] & !DB2L14);


--DB2_reset_trigger_cnt[7] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[7] at LC2_5_R1
--operation mode is counter

DB2_reset_trigger_cnt[7]_lut_out = DB2_reset_trigger_cnt[7] $ DB2L34;
DB2_reset_trigger_cnt[7]_sload_eqn = (!DB2_discFF & ~GND) # (DB2_discFF & DB2_reset_trigger_cnt[7]_lut_out);
DB2_reset_trigger_cnt[7] = DFFE(DB2_reset_trigger_cnt[7]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--DB2L54 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[7]~COUT at LC2_5_R1
--operation mode is counter

DB2L54 = CARRY(!DB2L34 # !DB2_reset_trigger_cnt[7]);


--DB2_reset_trigger_cnt[8] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[8] at LC3_5_R1
--operation mode is counter

DB2_reset_trigger_cnt[8]_lut_out = DB2_reset_trigger_cnt[8] $ !DB2L54;
DB2_reset_trigger_cnt[8]_sload_eqn = (!DB2_discFF & ~GND) # (DB2_discFF & DB2_reset_trigger_cnt[8]_lut_out);
DB2_reset_trigger_cnt[8] = DFFE(DB2_reset_trigger_cnt[8]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--DB2L74 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[8]~COUT at LC3_5_R1
--operation mode is counter

DB2L74 = CARRY(DB2_reset_trigger_cnt[8] & !DB2L54);


--DB2_reset_trigger_cnt[9] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[9] at LC4_5_R1
--operation mode is counter

DB2_reset_trigger_cnt[9]_lut_out = DB2_reset_trigger_cnt[9] $ DB2L74;
DB2_reset_trigger_cnt[9]_sload_eqn = (!DB2_discFF & ~GND) # (DB2_discFF & DB2_reset_trigger_cnt[9]_lut_out);
DB2_reset_trigger_cnt[9] = DFFE(DB2_reset_trigger_cnt[9]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--DB2L94 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[9]~COUT at LC4_5_R1
--operation mode is counter

DB2L94 = CARRY(!DB2L74 # !DB2_reset_trigger_cnt[9]);


--DB2_reset_trigger_cnt[10] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[10] at LC5_5_R1
--operation mode is counter

DB2_reset_trigger_cnt[10]_lut_out = DB2_reset_trigger_cnt[10] $ !DB2L94;
DB2_reset_trigger_cnt[10]_sload_eqn = (!DB2_discFF & ~GND) # (DB2_discFF & DB2_reset_trigger_cnt[10]_lut_out);
DB2_reset_trigger_cnt[10] = DFFE(DB2_reset_trigger_cnt[10]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--DB2L15 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[10]~COUT at LC5_5_R1
--operation mode is counter

DB2L15 = CARRY(DB2_reset_trigger_cnt[10] & !DB2L94);


--DB2_reset_trigger_cnt[11] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[11] at LC6_5_R1
--operation mode is normal

DB2_reset_trigger_cnt[11]_lut_out = DB2L15 $ DB2_reset_trigger_cnt[11];
DB2_reset_trigger_cnt[11]_sload_eqn = (!DB2_discFF & ~GND) # (DB2_discFF & DB2_reset_trigger_cnt[11]_lut_out);
DB2_reset_trigger_cnt[11] = DFFE(DB2_reset_trigger_cnt[11]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Q1_OneSPEreset_cnt[0] is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[0] at LC5_11_U1
--operation mode is counter

Q1_OneSPEreset_cnt[0]_lut_out = !Q1_OneSPEreset_cnt[0];
Q1_OneSPEreset_cnt[0]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_OneSPEreset_cnt[0]_lut_out);
Q1_OneSPEreset_cnt[0] = DFFE(Q1_OneSPEreset_cnt[0]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L561 is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[0]~COUT at LC5_11_U1
--operation mode is counter

Q1L561 = CARRY(!Q1_OneSPEreset_cnt[0]);


--Q1_OneSPEreset_cnt[1] is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[1] at LC6_11_U1
--operation mode is counter

Q1_OneSPEreset_cnt[1]_lut_out = Q1_OneSPEreset_cnt[1] $ Q1L561;
Q1_OneSPEreset_cnt[1]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_OneSPEreset_cnt[1]_lut_out);
Q1_OneSPEreset_cnt[1] = DFFE(Q1_OneSPEreset_cnt[1]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L761 is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[1]~COUT at LC6_11_U1
--operation mode is counter

Q1L761 = CARRY(!Q1L561 # !Q1_OneSPEreset_cnt[1]);


--Q1_OneSPEreset_cnt[2] is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[2] at LC7_11_U1
--operation mode is counter

Q1_OneSPEreset_cnt[2]_lut_out = Q1_OneSPEreset_cnt[2] $ !Q1L761;
Q1_OneSPEreset_cnt[2]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_OneSPEreset_cnt[2]_lut_out);
Q1_OneSPEreset_cnt[2] = DFFE(Q1_OneSPEreset_cnt[2]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L961 is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[2]~COUT at LC7_11_U1
--operation mode is counter

Q1L961 = CARRY(Q1_OneSPEreset_cnt[2] & !Q1L761);


--Q1_OneSPEreset_cnt[3] is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[3] at LC8_11_U1
--operation mode is counter

Q1_OneSPEreset_cnt[3]_lut_out = Q1_OneSPEreset_cnt[3] $ Q1L961;
Q1_OneSPEreset_cnt[3]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_OneSPEreset_cnt[3]_lut_out);
Q1_OneSPEreset_cnt[3] = DFFE(Q1_OneSPEreset_cnt[3]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L171 is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[3]~COUT at LC8_11_U1
--operation mode is counter

Q1L171 = CARRY(!Q1L961 # !Q1_OneSPEreset_cnt[3]);


--Q1_OneSPEreset_cnt[4] is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[4] at LC9_11_U1
--operation mode is counter

Q1_OneSPEreset_cnt[4]_lut_out = Q1_OneSPEreset_cnt[4] $ !Q1L171;
Q1_OneSPEreset_cnt[4]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_OneSPEreset_cnt[4]_lut_out);
Q1_OneSPEreset_cnt[4] = DFFE(Q1_OneSPEreset_cnt[4]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L371 is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[4]~COUT at LC9_11_U1
--operation mode is counter

Q1L371 = CARRY(Q1_OneSPEreset_cnt[4] & !Q1L171);


--Q1_OneSPEreset_cnt[5] is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[5] at LC10_11_U1
--operation mode is counter

Q1_OneSPEreset_cnt[5]_lut_out = Q1_OneSPEreset_cnt[5] $ Q1L371;
Q1_OneSPEreset_cnt[5]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_OneSPEreset_cnt[5]_lut_out);
Q1_OneSPEreset_cnt[5] = DFFE(Q1_OneSPEreset_cnt[5]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L571 is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[5]~COUT at LC10_11_U1
--operation mode is counter

Q1L571 = CARRY(!Q1L371 # !Q1_OneSPEreset_cnt[5]);


--Q1_OneSPEreset_cnt[6] is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[6] at LC1_13_U1
--operation mode is counter

Q1_OneSPEreset_cnt[6]_lut_out = Q1_OneSPEreset_cnt[6] $ !Q1L571;
Q1_OneSPEreset_cnt[6]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_OneSPEreset_cnt[6]_lut_out);
Q1_OneSPEreset_cnt[6] = DFFE(Q1_OneSPEreset_cnt[6]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L771 is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[6]~COUT at LC1_13_U1
--operation mode is counter

Q1L771 = CARRY(Q1_OneSPEreset_cnt[6] & !Q1L571);


--Q1_OneSPEreset_cnt[7] is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[7] at LC2_13_U1
--operation mode is counter

Q1_OneSPEreset_cnt[7]_lut_out = Q1_OneSPEreset_cnt[7] $ Q1L771;
Q1_OneSPEreset_cnt[7]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_OneSPEreset_cnt[7]_lut_out);
Q1_OneSPEreset_cnt[7] = DFFE(Q1_OneSPEreset_cnt[7]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L971 is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[7]~COUT at LC2_13_U1
--operation mode is counter

Q1L971 = CARRY(!Q1L771 # !Q1_OneSPEreset_cnt[7]);


--Q1_OneSPEreset_cnt[8] is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[8] at LC3_13_U1
--operation mode is counter

Q1_OneSPEreset_cnt[8]_lut_out = Q1_OneSPEreset_cnt[8] $ !Q1L971;
Q1_OneSPEreset_cnt[8]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_OneSPEreset_cnt[8]_lut_out);
Q1_OneSPEreset_cnt[8] = DFFE(Q1_OneSPEreset_cnt[8]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L181 is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[8]~COUT at LC3_13_U1
--operation mode is counter

Q1L181 = CARRY(Q1_OneSPEreset_cnt[8] & !Q1L971);


--Q1_OneSPEreset_cnt[9] is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[9] at LC4_13_U1
--operation mode is counter

Q1_OneSPEreset_cnt[9]_lut_out = Q1_OneSPEreset_cnt[9] $ Q1L181;
Q1_OneSPEreset_cnt[9]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_OneSPEreset_cnt[9]_lut_out);
Q1_OneSPEreset_cnt[9] = DFFE(Q1_OneSPEreset_cnt[9]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L381 is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[9]~COUT at LC4_13_U1
--operation mode is counter

Q1L381 = CARRY(!Q1L181 # !Q1_OneSPEreset_cnt[9]);


--Q1_OneSPEreset_cnt[10] is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[10] at LC5_13_U1
--operation mode is counter

Q1_OneSPEreset_cnt[10]_lut_out = Q1_OneSPEreset_cnt[10] $ !Q1L381;
Q1_OneSPEreset_cnt[10]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_OneSPEreset_cnt[10]_lut_out);
Q1_OneSPEreset_cnt[10] = DFFE(Q1_OneSPEreset_cnt[10]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L581 is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[10]~COUT at LC5_13_U1
--operation mode is counter

Q1L581 = CARRY(Q1_OneSPEreset_cnt[10] & !Q1L381);


--Q1_OneSPEreset_cnt[11] is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[11] at LC6_13_U1
--operation mode is normal

Q1_OneSPEreset_cnt[11]_lut_out = Q1L581 $ Q1_OneSPEreset_cnt[11];
Q1_OneSPEreset_cnt[11]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_OneSPEreset_cnt[11]_lut_out);
Q1_OneSPEreset_cnt[11] = DFFE(Q1_OneSPEreset_cnt[11]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Q1_MultiSPEreset_cnt[0] is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[0] at LC5_8_U1
--operation mode is counter

Q1_MultiSPEreset_cnt[0]_lut_out = !Q1_MultiSPEreset_cnt[0];
Q1_MultiSPEreset_cnt[0]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_MultiSPEreset_cnt[0]_lut_out);
Q1_MultiSPEreset_cnt[0] = DFFE(Q1_MultiSPEreset_cnt[0]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L911 is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[0]~COUT at LC5_8_U1
--operation mode is counter

Q1L911 = CARRY(!Q1_MultiSPEreset_cnt[0]);


--Q1_MultiSPEreset_cnt[1] is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[1] at LC6_8_U1
--operation mode is counter

Q1_MultiSPEreset_cnt[1]_lut_out = Q1_MultiSPEreset_cnt[1] $ Q1L911;
Q1_MultiSPEreset_cnt[1]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_MultiSPEreset_cnt[1]_lut_out);
Q1_MultiSPEreset_cnt[1] = DFFE(Q1_MultiSPEreset_cnt[1]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L121 is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[1]~COUT at LC6_8_U1
--operation mode is counter

Q1L121 = CARRY(!Q1L911 # !Q1_MultiSPEreset_cnt[1]);


--Q1_MultiSPEreset_cnt[2] is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[2] at LC7_8_U1
--operation mode is counter

Q1_MultiSPEreset_cnt[2]_lut_out = Q1_MultiSPEreset_cnt[2] $ !Q1L121;
Q1_MultiSPEreset_cnt[2]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_MultiSPEreset_cnt[2]_lut_out);
Q1_MultiSPEreset_cnt[2] = DFFE(Q1_MultiSPEreset_cnt[2]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L321 is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[2]~COUT at LC7_8_U1
--operation mode is counter

Q1L321 = CARRY(Q1_MultiSPEreset_cnt[2] & !Q1L121);


--Q1_MultiSPEreset_cnt[3] is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[3] at LC8_8_U1
--operation mode is counter

Q1_MultiSPEreset_cnt[3]_lut_out = Q1_MultiSPEreset_cnt[3] $ Q1L321;
Q1_MultiSPEreset_cnt[3]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_MultiSPEreset_cnt[3]_lut_out);
Q1_MultiSPEreset_cnt[3] = DFFE(Q1_MultiSPEreset_cnt[3]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L521 is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[3]~COUT at LC8_8_U1
--operation mode is counter

Q1L521 = CARRY(!Q1L321 # !Q1_MultiSPEreset_cnt[3]);


--Q1_MultiSPEreset_cnt[4] is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[4] at LC9_8_U1
--operation mode is counter

Q1_MultiSPEreset_cnt[4]_lut_out = Q1_MultiSPEreset_cnt[4] $ !Q1L521;
Q1_MultiSPEreset_cnt[4]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_MultiSPEreset_cnt[4]_lut_out);
Q1_MultiSPEreset_cnt[4] = DFFE(Q1_MultiSPEreset_cnt[4]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L721 is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[4]~COUT at LC9_8_U1
--operation mode is counter

Q1L721 = CARRY(Q1_MultiSPEreset_cnt[4] & !Q1L521);


--Q1_MultiSPEreset_cnt[5] is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[5] at LC10_8_U1
--operation mode is counter

Q1_MultiSPEreset_cnt[5]_lut_out = Q1_MultiSPEreset_cnt[5] $ Q1L721;
Q1_MultiSPEreset_cnt[5]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_MultiSPEreset_cnt[5]_lut_out);
Q1_MultiSPEreset_cnt[5] = DFFE(Q1_MultiSPEreset_cnt[5]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L921 is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[5]~COUT at LC10_8_U1
--operation mode is counter

Q1L921 = CARRY(!Q1L721 # !Q1_MultiSPEreset_cnt[5]);


--Q1_MultiSPEreset_cnt[6] is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[6] at LC1_10_U1
--operation mode is counter

Q1_MultiSPEreset_cnt[6]_lut_out = Q1_MultiSPEreset_cnt[6] $ !Q1L921;
Q1_MultiSPEreset_cnt[6]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_MultiSPEreset_cnt[6]_lut_out);
Q1_MultiSPEreset_cnt[6] = DFFE(Q1_MultiSPEreset_cnt[6]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L131 is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[6]~COUT at LC1_10_U1
--operation mode is counter

Q1L131 = CARRY(Q1_MultiSPEreset_cnt[6] & !Q1L921);


--Q1_MultiSPEreset_cnt[7] is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[7] at LC2_10_U1
--operation mode is counter

Q1_MultiSPEreset_cnt[7]_lut_out = Q1_MultiSPEreset_cnt[7] $ Q1L131;
Q1_MultiSPEreset_cnt[7]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_MultiSPEreset_cnt[7]_lut_out);
Q1_MultiSPEreset_cnt[7] = DFFE(Q1_MultiSPEreset_cnt[7]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L331 is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[7]~COUT at LC2_10_U1
--operation mode is counter

Q1L331 = CARRY(!Q1L131 # !Q1_MultiSPEreset_cnt[7]);


--Q1_MultiSPEreset_cnt[8] is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[8] at LC3_10_U1
--operation mode is counter

Q1_MultiSPEreset_cnt[8]_lut_out = Q1_MultiSPEreset_cnt[8] $ !Q1L331;
Q1_MultiSPEreset_cnt[8]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_MultiSPEreset_cnt[8]_lut_out);
Q1_MultiSPEreset_cnt[8] = DFFE(Q1_MultiSPEreset_cnt[8]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L531 is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[8]~COUT at LC3_10_U1
--operation mode is counter

Q1L531 = CARRY(Q1_MultiSPEreset_cnt[8] & !Q1L331);


--Q1_MultiSPEreset_cnt[9] is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[9] at LC4_10_U1
--operation mode is counter

Q1_MultiSPEreset_cnt[9]_lut_out = Q1_MultiSPEreset_cnt[9] $ Q1L531;
Q1_MultiSPEreset_cnt[9]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_MultiSPEreset_cnt[9]_lut_out);
Q1_MultiSPEreset_cnt[9] = DFFE(Q1_MultiSPEreset_cnt[9]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L731 is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[9]~COUT at LC4_10_U1
--operation mode is counter

Q1L731 = CARRY(!Q1L531 # !Q1_MultiSPEreset_cnt[9]);


--Q1_MultiSPEreset_cnt[10] is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[10] at LC5_10_U1
--operation mode is counter

Q1_MultiSPEreset_cnt[10]_lut_out = Q1_MultiSPEreset_cnt[10] $ !Q1L731;
Q1_MultiSPEreset_cnt[10]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_MultiSPEreset_cnt[10]_lut_out);
Q1_MultiSPEreset_cnt[10] = DFFE(Q1_MultiSPEreset_cnt[10]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L931 is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[10]~COUT at LC5_10_U1
--operation mode is counter

Q1L931 = CARRY(Q1_MultiSPEreset_cnt[10] & !Q1L731);


--Q1_MultiSPEreset_cnt[11] is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[11] at LC6_10_U1
--operation mode is normal

Q1_MultiSPEreset_cnt[11]_lut_out = Q1L931 $ Q1_MultiSPEreset_cnt[11];
Q1_MultiSPEreset_cnt[11]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_MultiSPEreset_cnt[11]_lut_out);
Q1_MultiSPEreset_cnt[11] = DFFE(Q1_MultiSPEreset_cnt[11]_sload_eqn, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--JB92_sload_path[15] is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[15] at LC6_12_V1
--operation mode is normal

JB92_sload_path[15]_lut_out = JB92L13 $ JB92_sload_path[15];
JB92_sload_path[15]_reg_input = Y1_command_0_local[26] & JB92_sload_path[15]_lut_out;
JB92_sload_path[15] = DFFE(JB92_sload_path[15]_reg_input, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--JB92_sload_path[14] is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[14] at LC5_12_V1
--operation mode is counter

JB92_sload_path[14]_lut_out = JB92_sload_path[14] $ !JB92L92;
JB92_sload_path[14]_reg_input = Y1_command_0_local[26] & JB92_sload_path[14]_lut_out;
JB92_sload_path[14] = DFFE(JB92_sload_path[14]_reg_input, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--JB92L13 is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_12_V1
--operation mode is counter

JB92L13 = CARRY(JB92_sload_path[14] & !JB92L92);


--JB92_sload_path[13] is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[13] at LC4_12_V1
--operation mode is counter

JB92_sload_path[13]_lut_out = JB92_sload_path[13] $ JB92L72;
JB92_sload_path[13]_reg_input = Y1_command_0_local[26] & JB92_sload_path[13]_lut_out;
JB92_sload_path[13] = DFFE(JB92_sload_path[13]_reg_input, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--JB92L92 is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_12_V1
--operation mode is counter

JB92L92 = CARRY(!JB92L72 # !JB92_sload_path[13]);


--JB92_sload_path[12] is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[12] at LC3_12_V1
--operation mode is counter

JB92_sload_path[12]_lut_out = JB92_sload_path[12] $ !JB92L52;
JB92_sload_path[12]_reg_input = Y1_command_0_local[26] & JB92_sload_path[12]_lut_out;
JB92_sload_path[12] = DFFE(JB92_sload_path[12]_reg_input, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--JB92L72 is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_12_V1
--operation mode is counter

JB92L72 = CARRY(JB92_sload_path[12] & !JB92L52);


--JB92_sload_path[11] is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[11] at LC2_12_V1
--operation mode is counter

JB92_sload_path[11]_lut_out = JB92_sload_path[11] $ JB92L32;
JB92_sload_path[11]_reg_input = Y1_command_0_local[26] & JB92_sload_path[11]_lut_out;
JB92_sload_path[11] = DFFE(JB92_sload_path[11]_reg_input, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--JB92L52 is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_12_V1
--operation mode is counter

JB92L52 = CARRY(!JB92L32 # !JB92_sload_path[11]);


--JB92_sload_path[10] is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[10] at LC1_12_V1
--operation mode is counter

JB92_sload_path[10]_lut_out = JB92_sload_path[10] $ !JB92L12;
JB92_sload_path[10]_reg_input = Y1_command_0_local[26] & JB92_sload_path[10]_lut_out;
JB92_sload_path[10] = DFFE(JB92_sload_path[10]_reg_input, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--JB92L32 is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_12_V1
--operation mode is counter

JB92L32 = CARRY(JB92_sload_path[10] & !JB92L12);


--JB92_sload_path[9] is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[9] at LC10_10_V1
--operation mode is counter

JB92_sload_path[9]_lut_out = JB92_sload_path[9] $ JB92L91;
JB92_sload_path[9]_reg_input = Y1_command_0_local[26] & JB92_sload_path[9]_lut_out;
JB92_sload_path[9] = DFFE(JB92_sload_path[9]_reg_input, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--JB92L12 is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_10_V1
--operation mode is counter

JB92L12 = CARRY(!JB92L91 # !JB92_sload_path[9]);


--JB92_sload_path[8] is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[8] at LC9_10_V1
--operation mode is counter

JB92_sload_path[8]_lut_out = JB92_sload_path[8] $ !JB92L71;
JB92_sload_path[8]_reg_input = Y1_command_0_local[26] & JB92_sload_path[8]_lut_out;
JB92_sload_path[8] = DFFE(JB92_sload_path[8]_reg_input, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--JB92L91 is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_10_V1
--operation mode is counter

JB92L91 = CARRY(JB92_sload_path[8] & !JB92L71);


--JB92_sload_path[7] is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[7] at LC8_10_V1
--operation mode is counter

JB92_sload_path[7]_lut_out = JB92_sload_path[7] $ JB92L51;
JB92_sload_path[7]_reg_input = Y1_command_0_local[26] & JB92_sload_path[7]_lut_out;
JB92_sload_path[7] = DFFE(JB92_sload_path[7]_reg_input, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--JB92L71 is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_10_V1
--operation mode is counter

JB92L71 = CARRY(!JB92L51 # !JB92_sload_path[7]);


--JB92_sload_path[6] is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[6] at LC7_10_V1
--operation mode is counter

JB92_sload_path[6]_lut_out = JB92_sload_path[6] $ !JB92L31;
JB92_sload_path[6]_reg_input = Y1_command_0_local[26] & JB92_sload_path[6]_lut_out;
JB92_sload_path[6] = DFFE(JB92_sload_path[6]_reg_input, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--JB92L51 is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_10_V1
--operation mode is counter

JB92L51 = CARRY(JB92_sload_path[6] & !JB92L31);


--JB92_sload_path[5] is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[5] at LC6_10_V1
--operation mode is counter

JB92_sload_path[5]_lut_out = JB92_sload_path[5] $ JB92L11;
JB92_sload_path[5]_reg_input = Y1_command_0_local[26] & JB92_sload_path[5]_lut_out;
JB92_sload_path[5] = DFFE(JB92_sload_path[5]_reg_input, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--JB92L31 is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_10_V1
--operation mode is counter

JB92L31 = CARRY(!JB92L11 # !JB92_sload_path[5]);


--JB92_sload_path[4] is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[4] at LC5_10_V1
--operation mode is counter

JB92_sload_path[4]_lut_out = JB92_sload_path[4] $ !JB92L9;
JB92_sload_path[4]_reg_input = Y1_command_0_local[26] & JB92_sload_path[4]_lut_out;
JB92_sload_path[4] = DFFE(JB92_sload_path[4]_reg_input, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--JB92L11 is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_10_V1
--operation mode is counter

JB92L11 = CARRY(JB92_sload_path[4] & !JB92L9);


--JB92_sload_path[3] is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[3] at LC4_10_V1
--operation mode is counter

JB92_sload_path[3]_lut_out = JB92_sload_path[3] $ JB92L7;
JB92_sload_path[3]_reg_input = Y1_command_0_local[26] & JB92_sload_path[3]_lut_out;
JB92_sload_path[3] = DFFE(JB92_sload_path[3]_reg_input, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--JB92L9 is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_10_V1
--operation mode is counter

JB92L9 = CARRY(!JB92L7 # !JB92_sload_path[3]);


--JB92_sload_path[2] is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[2] at LC3_10_V1
--operation mode is counter

JB92_sload_path[2]_lut_out = JB92_sload_path[2] $ !JB92L5;
JB92_sload_path[2]_reg_input = Y1_command_0_local[26] & JB92_sload_path[2]_lut_out;
JB92_sload_path[2] = DFFE(JB92_sload_path[2]_reg_input, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--JB92L7 is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_10_V1
--operation mode is counter

JB92L7 = CARRY(JB92_sload_path[2] & !JB92L5);


--JB92_sload_path[1] is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[1] at LC2_10_V1
--operation mode is counter

JB92_sload_path[1]_lut_out = JB92_sload_path[1] $ JB92L3;
JB92_sload_path[1]_reg_input = Y1_command_0_local[26] & JB92_sload_path[1]_lut_out;
JB92_sload_path[1] = DFFE(JB92_sload_path[1]_reg_input, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--JB92L5 is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_10_V1
--operation mode is counter

JB92L5 = CARRY(!JB92L3 # !JB92_sload_path[1]);


--JB92_sload_path[0] is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[0] at LC1_10_V1
--operation mode is qfbk_counter

JB92_sload_path[0]_lut_out = !JB92_sload_path[0];
JB92_sload_path[0]_reg_input = Y1_command_0_local[26] & JB92_sload_path[0]_lut_out;
JB92_sload_path[0] = DFFE(JB92_sload_path[0]_reg_input, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--JB92L3 is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_10_V1
--operation mode is qfbk_counter

JB92L3 = CARRY(JB92_sload_path[0]);


--JB12_sload_path[15] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[15] at LC6_16_L1
--operation mode is normal

JB12_sload_path[15]_lut_out = JB12_sload_path[15] $ JB12L13;
JB12_sload_path[15]_reg_input = Y1_command_2_local[24] & JB12_sload_path[15]_lut_out;
JB12_sload_path[15] = DFFE(JB12_sload_path[15]_reg_input, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--JB12_sload_path[14] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[14] at LC5_16_L1
--operation mode is counter

JB12_sload_path[14]_lut_out = JB12_sload_path[14] $ !JB12L92;
JB12_sload_path[14]_reg_input = Y1_command_2_local[24] & JB12_sload_path[14]_lut_out;
JB12_sload_path[14] = DFFE(JB12_sload_path[14]_reg_input, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--JB12L13 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_16_L1
--operation mode is counter

JB12L13 = CARRY(JB12_sload_path[14] & !JB12L92);


--JB12_sload_path[13] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[13] at LC4_16_L1
--operation mode is counter

JB12_sload_path[13]_lut_out = JB12_sload_path[13] $ JB12L72;
JB12_sload_path[13]_reg_input = Y1_command_2_local[24] & JB12_sload_path[13]_lut_out;
JB12_sload_path[13] = DFFE(JB12_sload_path[13]_reg_input, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--JB12L92 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_16_L1
--operation mode is counter

JB12L92 = CARRY(!JB12L72 # !JB12_sload_path[13]);


--JB12_sload_path[12] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[12] at LC3_16_L1
--operation mode is counter

JB12_sload_path[12]_lut_out = JB12_sload_path[12] $ !JB12L52;
JB12_sload_path[12]_reg_input = Y1_command_2_local[24] & JB12_sload_path[12]_lut_out;
JB12_sload_path[12] = DFFE(JB12_sload_path[12]_reg_input, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--JB12L72 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_16_L1
--operation mode is counter

JB12L72 = CARRY(JB12_sload_path[12] & !JB12L52);


--JB12_sload_path[11] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[11] at LC2_16_L1
--operation mode is counter

JB12_sload_path[11]_lut_out = JB12_sload_path[11] $ JB12L32;
JB12_sload_path[11]_reg_input = Y1_command_2_local[24] & JB12_sload_path[11]_lut_out;
JB12_sload_path[11] = DFFE(JB12_sload_path[11]_reg_input, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--JB12L52 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_16_L1
--operation mode is counter

JB12L52 = CARRY(!JB12L32 # !JB12_sload_path[11]);


--JB12_sload_path[10] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[10] at LC1_16_L1
--operation mode is counter

JB12_sload_path[10]_lut_out = JB12_sload_path[10] $ !JB12L12;
JB12_sload_path[10]_reg_input = Y1_command_2_local[24] & JB12_sload_path[10]_lut_out;
JB12_sload_path[10] = DFFE(JB12_sload_path[10]_reg_input, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--JB12L32 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_16_L1
--operation mode is counter

JB12L32 = CARRY(JB12_sload_path[10] & !JB12L12);


--JB12_sload_path[9] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[9] at LC10_14_L1
--operation mode is counter

JB12_sload_path[9]_lut_out = JB12_sload_path[9] $ JB12L91;
JB12_sload_path[9]_reg_input = Y1_command_2_local[24] & JB12_sload_path[9]_lut_out;
JB12_sload_path[9] = DFFE(JB12_sload_path[9]_reg_input, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--JB12L12 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_14_L1
--operation mode is counter

JB12L12 = CARRY(!JB12L91 # !JB12_sload_path[9]);


--JB12_sload_path[8] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[8] at LC9_14_L1
--operation mode is counter

JB12_sload_path[8]_lut_out = JB12_sload_path[8] $ !JB12L71;
JB12_sload_path[8]_reg_input = Y1_command_2_local[24] & JB12_sload_path[8]_lut_out;
JB12_sload_path[8] = DFFE(JB12_sload_path[8]_reg_input, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--JB12L91 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_14_L1
--operation mode is counter

JB12L91 = CARRY(JB12_sload_path[8] & !JB12L71);


--JB12_sload_path[7] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[7] at LC8_14_L1
--operation mode is counter

JB12_sload_path[7]_lut_out = JB12_sload_path[7] $ JB12L51;
JB12_sload_path[7]_reg_input = Y1_command_2_local[24] & JB12_sload_path[7]_lut_out;
JB12_sload_path[7] = DFFE(JB12_sload_path[7]_reg_input, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--JB12L71 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_14_L1
--operation mode is counter

JB12L71 = CARRY(!JB12L51 # !JB12_sload_path[7]);


--JB12_sload_path[6] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[6] at LC7_14_L1
--operation mode is counter

JB12_sload_path[6]_lut_out = JB12_sload_path[6] $ !JB12L31;
JB12_sload_path[6]_reg_input = Y1_command_2_local[24] & JB12_sload_path[6]_lut_out;
JB12_sload_path[6] = DFFE(JB12_sload_path[6]_reg_input, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--JB12L51 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_14_L1
--operation mode is counter

JB12L51 = CARRY(JB12_sload_path[6] & !JB12L31);


--JB12_sload_path[5] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[5] at LC6_14_L1
--operation mode is counter

JB12_sload_path[5]_lut_out = JB12_sload_path[5] $ JB12L11;
JB12_sload_path[5]_reg_input = Y1_command_2_local[24] & JB12_sload_path[5]_lut_out;
JB12_sload_path[5] = DFFE(JB12_sload_path[5]_reg_input, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--JB12L31 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_14_L1
--operation mode is counter

JB12L31 = CARRY(!JB12L11 # !JB12_sload_path[5]);


--JB12_sload_path[4] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[4] at LC5_14_L1
--operation mode is counter

JB12_sload_path[4]_lut_out = JB12_sload_path[4] $ !JB12L9;
JB12_sload_path[4]_reg_input = Y1_command_2_local[24] & JB12_sload_path[4]_lut_out;
JB12_sload_path[4] = DFFE(JB12_sload_path[4]_reg_input, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--JB12L11 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_14_L1
--operation mode is counter

JB12L11 = CARRY(JB12_sload_path[4] & !JB12L9);


--JB12_sload_path[3] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[3] at LC4_14_L1
--operation mode is counter

JB12_sload_path[3]_lut_out = JB12_sload_path[3] $ JB12L7;
JB12_sload_path[3]_reg_input = Y1_command_2_local[24] & JB12_sload_path[3]_lut_out;
JB12_sload_path[3] = DFFE(JB12_sload_path[3]_reg_input, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--JB12L9 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_14_L1
--operation mode is counter

JB12L9 = CARRY(!JB12L7 # !JB12_sload_path[3]);


--JB12_sload_path[2] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[2] at LC3_14_L1
--operation mode is counter

JB12_sload_path[2]_lut_out = JB12_sload_path[2] $ !JB12L5;
JB12_sload_path[2]_reg_input = Y1_command_2_local[24] & JB12_sload_path[2]_lut_out;
JB12_sload_path[2] = DFFE(JB12_sload_path[2]_reg_input, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--JB12L7 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_14_L1
--operation mode is counter

JB12L7 = CARRY(JB12_sload_path[2] & !JB12L5);


--JB12_sload_path[1] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[1] at LC2_14_L1
--operation mode is counter

JB12_sload_path[1]_lut_out = JB12_sload_path[1] $ JB12L3;
JB12_sload_path[1]_reg_input = Y1_command_2_local[24] & JB12_sload_path[1]_lut_out;
JB12_sload_path[1] = DFFE(JB12_sload_path[1]_reg_input, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--JB12L5 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_14_L1
--operation mode is counter

JB12L5 = CARRY(!JB12L3 # !JB12_sload_path[1]);


--JB12_sload_path[0] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[0] at LC1_14_L1
--operation mode is qfbk_counter

JB12_sload_path[0]_lut_out = !JB12_sload_path[0];
JB12_sload_path[0]_reg_input = Y1_command_2_local[24] & JB12_sload_path[0]_lut_out;
JB12_sload_path[0] = DFFE(JB12_sload_path[0]_reg_input, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );

--JB12L3 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_14_L1
--operation mode is qfbk_counter

JB12L3 = CARRY(JB12_sload_path[0]);


--JB72_sload_path[15] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[15] at LC6_4_C2
--operation mode is normal

JB72_sload_path[15]_lut_out = JB72_sload_path[15] $ (Q1_i19 & JB72L13);
JB72_sload_path[15]_reg_input = !Q1L86 & JB72_sload_path[15]_lut_out;
JB72_sload_path[15] = DFFE(JB72_sload_path[15]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);


--JB72_sload_path[14] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[14] at LC5_4_C2
--operation mode is counter

JB72_sload_path[14]_lut_out = JB72_sload_path[14] $ (Q1_i19 & !JB72L92);
JB72_sload_path[14]_reg_input = !Q1L86 & JB72_sload_path[14]_lut_out;
JB72_sload_path[14] = DFFE(JB72_sload_path[14]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB72L13 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_4_C2
--operation mode is counter

JB72L13 = CARRY(JB72_sload_path[14] & !JB72L92);


--JB72_sload_path[13] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[13] at LC4_4_C2
--operation mode is counter

JB72_sload_path[13]_lut_out = JB72_sload_path[13] $ (Q1_i19 & JB72L72);
JB72_sload_path[13]_reg_input = !Q1L86 & JB72_sload_path[13]_lut_out;
JB72_sload_path[13] = DFFE(JB72_sload_path[13]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB72L92 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_4_C2
--operation mode is counter

JB72L92 = CARRY(!JB72L72 # !JB72_sload_path[13]);


--JB72_sload_path[12] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[12] at LC3_4_C2
--operation mode is counter

JB72_sload_path[12]_lut_out = JB72_sload_path[12] $ (Q1_i19 & !JB72L52);
JB72_sload_path[12]_reg_input = !Q1L86 & JB72_sload_path[12]_lut_out;
JB72_sload_path[12] = DFFE(JB72_sload_path[12]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB72L72 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_4_C2
--operation mode is counter

JB72L72 = CARRY(JB72_sload_path[12] & !JB72L52);


--JB72_sload_path[11] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[11] at LC2_4_C2
--operation mode is counter

JB72_sload_path[11]_lut_out = JB72_sload_path[11] $ (Q1_i19 & JB72L32);
JB72_sload_path[11]_reg_input = !Q1L86 & JB72_sload_path[11]_lut_out;
JB72_sload_path[11] = DFFE(JB72_sload_path[11]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB72L52 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_4_C2
--operation mode is counter

JB72L52 = CARRY(!JB72L32 # !JB72_sload_path[11]);


--JB72_sload_path[10] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[10] at LC1_4_C2
--operation mode is counter

JB72_sload_path[10]_lut_out = JB72_sload_path[10] $ (Q1_i19 & !JB72L12);
JB72_sload_path[10]_reg_input = !Q1L86 & JB72_sload_path[10]_lut_out;
JB72_sload_path[10] = DFFE(JB72_sload_path[10]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB72L32 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_4_C2
--operation mode is counter

JB72L32 = CARRY(JB72_sload_path[10] & !JB72L12);


--JB72_sload_path[9] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[9] at LC10_2_C2
--operation mode is counter

JB72_sload_path[9]_lut_out = JB72_sload_path[9] $ (Q1_i19 & JB72L91);
JB72_sload_path[9]_reg_input = !Q1L86 & JB72_sload_path[9]_lut_out;
JB72_sload_path[9] = DFFE(JB72_sload_path[9]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB72L12 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_2_C2
--operation mode is counter

JB72L12 = CARRY(!JB72L91 # !JB72_sload_path[9]);


--JB72_sload_path[8] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[8] at LC9_2_C2
--operation mode is counter

JB72_sload_path[8]_lut_out = JB72_sload_path[8] $ (Q1_i19 & !JB72L71);
JB72_sload_path[8]_reg_input = !Q1L86 & JB72_sload_path[8]_lut_out;
JB72_sload_path[8] = DFFE(JB72_sload_path[8]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB72L91 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_2_C2
--operation mode is counter

JB72L91 = CARRY(JB72_sload_path[8] & !JB72L71);


--JB72_sload_path[7] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[7] at LC8_2_C2
--operation mode is counter

JB72_sload_path[7]_lut_out = JB72_sload_path[7] $ (Q1_i19 & JB72L51);
JB72_sload_path[7]_reg_input = !Q1L86 & JB72_sload_path[7]_lut_out;
JB72_sload_path[7] = DFFE(JB72_sload_path[7]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB72L71 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_2_C2
--operation mode is counter

JB72L71 = CARRY(!JB72L51 # !JB72_sload_path[7]);


--JB72_sload_path[6] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[6] at LC7_2_C2
--operation mode is counter

JB72_sload_path[6]_lut_out = JB72_sload_path[6] $ (Q1_i19 & !JB72L31);
JB72_sload_path[6]_reg_input = !Q1L86 & JB72_sload_path[6]_lut_out;
JB72_sload_path[6] = DFFE(JB72_sload_path[6]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB72L51 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_2_C2
--operation mode is counter

JB72L51 = CARRY(JB72_sload_path[6] & !JB72L31);


--JB72_sload_path[5] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[5] at LC6_2_C2
--operation mode is counter

JB72_sload_path[5]_lut_out = JB72_sload_path[5] $ (Q1_i19 & JB72L11);
JB72_sload_path[5]_reg_input = !Q1L86 & JB72_sload_path[5]_lut_out;
JB72_sload_path[5] = DFFE(JB72_sload_path[5]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB72L31 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_2_C2
--operation mode is counter

JB72L31 = CARRY(!JB72L11 # !JB72_sload_path[5]);


--JB72_sload_path[4] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[4] at LC5_2_C2
--operation mode is counter

JB72_sload_path[4]_lut_out = JB72_sload_path[4] $ (Q1_i19 & !JB72L9);
JB72_sload_path[4]_reg_input = !Q1L86 & JB72_sload_path[4]_lut_out;
JB72_sload_path[4] = DFFE(JB72_sload_path[4]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB72L11 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_2_C2
--operation mode is counter

JB72L11 = CARRY(JB72_sload_path[4] & !JB72L9);


--JB72_sload_path[3] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[3] at LC4_2_C2
--operation mode is counter

JB72_sload_path[3]_lut_out = JB72_sload_path[3] $ (Q1_i19 & JB72L7);
JB72_sload_path[3]_reg_input = !Q1L86 & JB72_sload_path[3]_lut_out;
JB72_sload_path[3] = DFFE(JB72_sload_path[3]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB72L9 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_2_C2
--operation mode is counter

JB72L9 = CARRY(!JB72L7 # !JB72_sload_path[3]);


--JB72_sload_path[2] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[2] at LC3_2_C2
--operation mode is counter

JB72_sload_path[2]_lut_out = JB72_sload_path[2] $ (Q1_i19 & !JB72L5);
JB72_sload_path[2]_reg_input = !Q1L86 & JB72_sload_path[2]_lut_out;
JB72_sload_path[2] = DFFE(JB72_sload_path[2]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB72L7 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_2_C2
--operation mode is counter

JB72L7 = CARRY(JB72_sload_path[2] & !JB72L5);


--JB72_sload_path[1] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[1] at LC2_2_C2
--operation mode is counter

JB72_sload_path[1]_lut_out = JB72_sload_path[1] $ (Q1_i19 & JB72L3);
JB72_sload_path[1]_reg_input = !Q1L86 & JB72_sload_path[1]_lut_out;
JB72_sload_path[1] = DFFE(JB72_sload_path[1]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB72L5 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_2_C2
--operation mode is counter

JB72L5 = CARRY(!JB72L3 # !JB72_sload_path[1]);


--JB72_sload_path[0] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[0] at LC1_2_C2
--operation mode is qfbk_counter

JB72_sload_path[0]_lut_out = Q1_i19 $ JB72_sload_path[0];
JB72_sload_path[0]_reg_input = !Q1L86 & JB72_sload_path[0]_lut_out;
JB72_sload_path[0] = DFFE(JB72_sload_path[0]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB72L3 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_2_C2
--operation mode is qfbk_counter

JB72L3 = CARRY(JB72_sload_path[0]);


--JB82_sload_path[15] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[15] at LC6_11_C2
--operation mode is normal

JB82_sload_path[15]_lut_out = JB82_sload_path[15] $ (JB82L13 & Q1_i38);
JB82_sload_path[15]_reg_input = !Q1L86 & JB82_sload_path[15]_lut_out;
JB82_sload_path[15] = DFFE(JB82_sload_path[15]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);


--JB82_sload_path[14] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[14] at LC5_11_C2
--operation mode is counter

JB82_sload_path[14]_lut_out = JB82_sload_path[14] $ (Q1_i38 & !JB82L92);
JB82_sload_path[14]_reg_input = !Q1L86 & JB82_sload_path[14]_lut_out;
JB82_sload_path[14] = DFFE(JB82_sload_path[14]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB82L13 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_11_C2
--operation mode is counter

JB82L13 = CARRY(JB82_sload_path[14] & !JB82L92);


--JB82_sload_path[13] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[13] at LC4_11_C2
--operation mode is counter

JB82_sload_path[13]_lut_out = JB82_sload_path[13] $ (Q1_i38 & JB82L72);
JB82_sload_path[13]_reg_input = !Q1L86 & JB82_sload_path[13]_lut_out;
JB82_sload_path[13] = DFFE(JB82_sload_path[13]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB82L92 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_11_C2
--operation mode is counter

JB82L92 = CARRY(!JB82L72 # !JB82_sload_path[13]);


--JB82_sload_path[12] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[12] at LC3_11_C2
--operation mode is counter

JB82_sload_path[12]_lut_out = JB82_sload_path[12] $ (Q1_i38 & !JB82L52);
JB82_sload_path[12]_reg_input = !Q1L86 & JB82_sload_path[12]_lut_out;
JB82_sload_path[12] = DFFE(JB82_sload_path[12]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB82L72 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_11_C2
--operation mode is counter

JB82L72 = CARRY(JB82_sload_path[12] & !JB82L52);


--JB82_sload_path[11] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[11] at LC2_11_C2
--operation mode is counter

JB82_sload_path[11]_lut_out = JB82_sload_path[11] $ (Q1_i38 & JB82L32);
JB82_sload_path[11]_reg_input = !Q1L86 & JB82_sload_path[11]_lut_out;
JB82_sload_path[11] = DFFE(JB82_sload_path[11]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB82L52 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_11_C2
--operation mode is counter

JB82L52 = CARRY(!JB82L32 # !JB82_sload_path[11]);


--JB82_sload_path[10] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[10] at LC1_11_C2
--operation mode is counter

JB82_sload_path[10]_lut_out = JB82_sload_path[10] $ (Q1_i38 & !JB82L12);
JB82_sload_path[10]_reg_input = !Q1L86 & JB82_sload_path[10]_lut_out;
JB82_sload_path[10] = DFFE(JB82_sload_path[10]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB82L32 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_11_C2
--operation mode is counter

JB82L32 = CARRY(JB82_sload_path[10] & !JB82L12);


--JB82_sload_path[9] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[9] at LC10_9_C2
--operation mode is counter

JB82_sload_path[9]_lut_out = JB82_sload_path[9] $ (Q1_i38 & JB82L91);
JB82_sload_path[9]_reg_input = !Q1L86 & JB82_sload_path[9]_lut_out;
JB82_sload_path[9] = DFFE(JB82_sload_path[9]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB82L12 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_9_C2
--operation mode is counter

JB82L12 = CARRY(!JB82L91 # !JB82_sload_path[9]);


--JB82_sload_path[8] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[8] at LC9_9_C2
--operation mode is counter

JB82_sload_path[8]_lut_out = JB82_sload_path[8] $ (Q1_i38 & !JB82L71);
JB82_sload_path[8]_reg_input = !Q1L86 & JB82_sload_path[8]_lut_out;
JB82_sload_path[8] = DFFE(JB82_sload_path[8]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB82L91 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_9_C2
--operation mode is counter

JB82L91 = CARRY(JB82_sload_path[8] & !JB82L71);


--JB82_sload_path[7] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[7] at LC8_9_C2
--operation mode is counter

JB82_sload_path[7]_lut_out = JB82_sload_path[7] $ (Q1_i38 & JB82L51);
JB82_sload_path[7]_reg_input = !Q1L86 & JB82_sload_path[7]_lut_out;
JB82_sload_path[7] = DFFE(JB82_sload_path[7]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB82L71 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_9_C2
--operation mode is counter

JB82L71 = CARRY(!JB82L51 # !JB82_sload_path[7]);


--JB82_sload_path[6] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[6] at LC7_9_C2
--operation mode is counter

JB82_sload_path[6]_lut_out = JB82_sload_path[6] $ (Q1_i38 & !JB82L31);
JB82_sload_path[6]_reg_input = !Q1L86 & JB82_sload_path[6]_lut_out;
JB82_sload_path[6] = DFFE(JB82_sload_path[6]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB82L51 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_9_C2
--operation mode is counter

JB82L51 = CARRY(JB82_sload_path[6] & !JB82L31);


--JB82_sload_path[5] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[5] at LC6_9_C2
--operation mode is counter

JB82_sload_path[5]_lut_out = JB82_sload_path[5] $ (Q1_i38 & JB82L11);
JB82_sload_path[5]_reg_input = !Q1L86 & JB82_sload_path[5]_lut_out;
JB82_sload_path[5] = DFFE(JB82_sload_path[5]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB82L31 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_9_C2
--operation mode is counter

JB82L31 = CARRY(!JB82L11 # !JB82_sload_path[5]);


--JB82_sload_path[4] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[4] at LC5_9_C2
--operation mode is counter

JB82_sload_path[4]_lut_out = JB82_sload_path[4] $ (Q1_i38 & !JB82L9);
JB82_sload_path[4]_reg_input = !Q1L86 & JB82_sload_path[4]_lut_out;
JB82_sload_path[4] = DFFE(JB82_sload_path[4]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB82L11 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_9_C2
--operation mode is counter

JB82L11 = CARRY(JB82_sload_path[4] & !JB82L9);


--JB82_sload_path[3] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[3] at LC4_9_C2
--operation mode is counter

JB82_sload_path[3]_lut_out = JB82_sload_path[3] $ (Q1_i38 & JB82L7);
JB82_sload_path[3]_reg_input = !Q1L86 & JB82_sload_path[3]_lut_out;
JB82_sload_path[3] = DFFE(JB82_sload_path[3]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB82L9 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_9_C2
--operation mode is counter

JB82L9 = CARRY(!JB82L7 # !JB82_sload_path[3]);


--JB82_sload_path[2] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[2] at LC3_9_C2
--operation mode is counter

JB82_sload_path[2]_lut_out = JB82_sload_path[2] $ (Q1_i38 & !JB82L5);
JB82_sload_path[2]_reg_input = !Q1L86 & JB82_sload_path[2]_lut_out;
JB82_sload_path[2] = DFFE(JB82_sload_path[2]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB82L7 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_9_C2
--operation mode is counter

JB82L7 = CARRY(JB82_sload_path[2] & !JB82L5);


--JB82_sload_path[1] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[1] at LC2_9_C2
--operation mode is counter

JB82_sload_path[1]_lut_out = JB82_sload_path[1] $ (Q1_i38 & JB82L3);
JB82_sload_path[1]_reg_input = !Q1L86 & JB82_sload_path[1]_lut_out;
JB82_sload_path[1] = DFFE(JB82_sload_path[1]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB82L5 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_9_C2
--operation mode is counter

JB82L5 = CARRY(!JB82L3 # !JB82_sload_path[1]);


--JB82_sload_path[0] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[0] at LC1_9_C2
--operation mode is qfbk_counter

JB82_sload_path[0]_lut_out = Q1_i38 $ JB82_sload_path[0];
JB82_sload_path[0]_reg_input = !Q1L86 & JB82_sload_path[0]_lut_out;
JB82_sload_path[0] = DFFE(JB82_sload_path[0]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB82L3 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_9_C2
--operation mode is qfbk_counter

JB82L3 = CARRY(JB82_sload_path[0]);


--JB52_sload_path[15] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[15] at LC6_8_G2
--operation mode is normal

JB52_sload_path[15]_lut_out = JB52_sload_path[15] $ (P1_i19 & JB52L13);
JB52_sload_path[15]_reg_input = !P1L76 & JB52_sload_path[15]_lut_out;
JB52_sload_path[15] = DFFE(JB52_sload_path[15]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);


--JB52_sload_path[14] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[14] at LC5_8_G2
--operation mode is counter

JB52_sload_path[14]_lut_out = JB52_sload_path[14] $ (P1_i19 & !JB52L92);
JB52_sload_path[14]_reg_input = !P1L76 & JB52_sload_path[14]_lut_out;
JB52_sload_path[14] = DFFE(JB52_sload_path[14]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB52L13 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_8_G2
--operation mode is counter

JB52L13 = CARRY(JB52_sload_path[14] & !JB52L92);


--JB52_sload_path[13] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[13] at LC4_8_G2
--operation mode is counter

JB52_sload_path[13]_lut_out = JB52_sload_path[13] $ (P1_i19 & JB52L72);
JB52_sload_path[13]_reg_input = !P1L76 & JB52_sload_path[13]_lut_out;
JB52_sload_path[13] = DFFE(JB52_sload_path[13]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB52L92 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_8_G2
--operation mode is counter

JB52L92 = CARRY(!JB52L72 # !JB52_sload_path[13]);


--JB52_sload_path[12] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[12] at LC3_8_G2
--operation mode is counter

JB52_sload_path[12]_lut_out = JB52_sload_path[12] $ (P1_i19 & !JB52L52);
JB52_sload_path[12]_reg_input = !P1L76 & JB52_sload_path[12]_lut_out;
JB52_sload_path[12] = DFFE(JB52_sload_path[12]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB52L72 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_8_G2
--operation mode is counter

JB52L72 = CARRY(JB52_sload_path[12] & !JB52L52);


--JB52_sload_path[11] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[11] at LC2_8_G2
--operation mode is counter

JB52_sload_path[11]_lut_out = JB52_sload_path[11] $ (P1_i19 & JB52L32);
JB52_sload_path[11]_reg_input = !P1L76 & JB52_sload_path[11]_lut_out;
JB52_sload_path[11] = DFFE(JB52_sload_path[11]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB52L52 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_8_G2
--operation mode is counter

JB52L52 = CARRY(!JB52L32 # !JB52_sload_path[11]);


--JB52_sload_path[10] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[10] at LC1_8_G2
--operation mode is counter

JB52_sload_path[10]_lut_out = JB52_sload_path[10] $ (P1_i19 & !JB52L12);
JB52_sload_path[10]_reg_input = !P1L76 & JB52_sload_path[10]_lut_out;
JB52_sload_path[10] = DFFE(JB52_sload_path[10]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB52L32 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_8_G2
--operation mode is counter

JB52L32 = CARRY(JB52_sload_path[10] & !JB52L12);


--JB52_sload_path[9] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[9] at LC10_6_G2
--operation mode is counter

JB52_sload_path[9]_lut_out = JB52_sload_path[9] $ (P1_i19 & JB52L91);
JB52_sload_path[9]_reg_input = !P1L76 & JB52_sload_path[9]_lut_out;
JB52_sload_path[9] = DFFE(JB52_sload_path[9]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB52L12 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_6_G2
--operation mode is counter

JB52L12 = CARRY(!JB52L91 # !JB52_sload_path[9]);


--JB52_sload_path[8] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[8] at LC9_6_G2
--operation mode is counter

JB52_sload_path[8]_lut_out = JB52_sload_path[8] $ (P1_i19 & !JB52L71);
JB52_sload_path[8]_reg_input = !P1L76 & JB52_sload_path[8]_lut_out;
JB52_sload_path[8] = DFFE(JB52_sload_path[8]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB52L91 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_6_G2
--operation mode is counter

JB52L91 = CARRY(JB52_sload_path[8] & !JB52L71);


--JB52_sload_path[7] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[7] at LC8_6_G2
--operation mode is counter

JB52_sload_path[7]_lut_out = JB52_sload_path[7] $ (P1_i19 & JB52L51);
JB52_sload_path[7]_reg_input = !P1L76 & JB52_sload_path[7]_lut_out;
JB52_sload_path[7] = DFFE(JB52_sload_path[7]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB52L71 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_6_G2
--operation mode is counter

JB52L71 = CARRY(!JB52L51 # !JB52_sload_path[7]);


--JB52_sload_path[6] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[6] at LC7_6_G2
--operation mode is counter

JB52_sload_path[6]_lut_out = JB52_sload_path[6] $ (P1_i19 & !JB52L31);
JB52_sload_path[6]_reg_input = !P1L76 & JB52_sload_path[6]_lut_out;
JB52_sload_path[6] = DFFE(JB52_sload_path[6]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB52L51 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_6_G2
--operation mode is counter

JB52L51 = CARRY(JB52_sload_path[6] & !JB52L31);


--JB52_sload_path[5] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[5] at LC6_6_G2
--operation mode is counter

JB52_sload_path[5]_lut_out = JB52_sload_path[5] $ (P1_i19 & JB52L11);
JB52_sload_path[5]_reg_input = !P1L76 & JB52_sload_path[5]_lut_out;
JB52_sload_path[5] = DFFE(JB52_sload_path[5]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB52L31 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_6_G2
--operation mode is counter

JB52L31 = CARRY(!JB52L11 # !JB52_sload_path[5]);


--JB52_sload_path[4] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[4] at LC5_6_G2
--operation mode is counter

JB52_sload_path[4]_lut_out = JB52_sload_path[4] $ (P1_i19 & !JB52L9);
JB52_sload_path[4]_reg_input = !P1L76 & JB52_sload_path[4]_lut_out;
JB52_sload_path[4] = DFFE(JB52_sload_path[4]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB52L11 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_6_G2
--operation mode is counter

JB52L11 = CARRY(JB52_sload_path[4] & !JB52L9);


--JB52_sload_path[3] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[3] at LC4_6_G2
--operation mode is counter

JB52_sload_path[3]_lut_out = JB52_sload_path[3] $ (P1_i19 & JB52L7);
JB52_sload_path[3]_reg_input = !P1L76 & JB52_sload_path[3]_lut_out;
JB52_sload_path[3] = DFFE(JB52_sload_path[3]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB52L9 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_6_G2
--operation mode is counter

JB52L9 = CARRY(!JB52L7 # !JB52_sload_path[3]);


--JB52_sload_path[2] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[2] at LC3_6_G2
--operation mode is counter

JB52_sload_path[2]_lut_out = JB52_sload_path[2] $ (P1_i19 & !JB52L5);
JB52_sload_path[2]_reg_input = !P1L76 & JB52_sload_path[2]_lut_out;
JB52_sload_path[2] = DFFE(JB52_sload_path[2]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB52L7 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_6_G2
--operation mode is counter

JB52L7 = CARRY(JB52_sload_path[2] & !JB52L5);


--JB52_sload_path[1] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[1] at LC2_6_G2
--operation mode is counter

JB52_sload_path[1]_lut_out = JB52_sload_path[1] $ (P1_i19 & JB52L3);
JB52_sload_path[1]_reg_input = !P1L76 & JB52_sload_path[1]_lut_out;
JB52_sload_path[1] = DFFE(JB52_sload_path[1]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB52L5 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_6_G2
--operation mode is counter

JB52L5 = CARRY(!JB52L3 # !JB52_sload_path[1]);


--JB52_sload_path[0] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[0] at LC1_6_G2
--operation mode is qfbk_counter

JB52_sload_path[0]_lut_out = P1_i19 $ JB52_sload_path[0];
JB52_sload_path[0]_reg_input = !P1L76 & JB52_sload_path[0]_lut_out;
JB52_sload_path[0] = DFFE(JB52_sload_path[0]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB52L3 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_6_G2
--operation mode is qfbk_counter

JB52L3 = CARRY(JB52_sload_path[0]);


--JB62_sload_path[15] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[15] at LC6_13_G2
--operation mode is normal

JB62_sload_path[15]_lut_out = JB62_sload_path[15] $ (P1_i38 & JB62L13);
JB62_sload_path[15]_reg_input = !P1L76 & JB62_sload_path[15]_lut_out;
JB62_sload_path[15] = DFFE(JB62_sload_path[15]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);


--JB62_sload_path[14] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[14] at LC5_13_G2
--operation mode is counter

JB62_sload_path[14]_lut_out = JB62_sload_path[14] $ (P1_i38 & !JB62L92);
JB62_sload_path[14]_reg_input = !P1L76 & JB62_sload_path[14]_lut_out;
JB62_sload_path[14] = DFFE(JB62_sload_path[14]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB62L13 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_13_G2
--operation mode is counter

JB62L13 = CARRY(JB62_sload_path[14] & !JB62L92);


--JB62_sload_path[13] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[13] at LC4_13_G2
--operation mode is counter

JB62_sload_path[13]_lut_out = JB62_sload_path[13] $ (P1_i38 & JB62L72);
JB62_sload_path[13]_reg_input = !P1L76 & JB62_sload_path[13]_lut_out;
JB62_sload_path[13] = DFFE(JB62_sload_path[13]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB62L92 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_13_G2
--operation mode is counter

JB62L92 = CARRY(!JB62L72 # !JB62_sload_path[13]);


--JB62_sload_path[12] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[12] at LC3_13_G2
--operation mode is counter

JB62_sload_path[12]_lut_out = JB62_sload_path[12] $ (P1_i38 & !JB62L52);
JB62_sload_path[12]_reg_input = !P1L76 & JB62_sload_path[12]_lut_out;
JB62_sload_path[12] = DFFE(JB62_sload_path[12]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB62L72 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_13_G2
--operation mode is counter

JB62L72 = CARRY(JB62_sload_path[12] & !JB62L52);


--JB62_sload_path[11] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[11] at LC2_13_G2
--operation mode is counter

JB62_sload_path[11]_lut_out = JB62_sload_path[11] $ (P1_i38 & JB62L32);
JB62_sload_path[11]_reg_input = !P1L76 & JB62_sload_path[11]_lut_out;
JB62_sload_path[11] = DFFE(JB62_sload_path[11]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB62L52 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_13_G2
--operation mode is counter

JB62L52 = CARRY(!JB62L32 # !JB62_sload_path[11]);


--JB62_sload_path[10] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[10] at LC1_13_G2
--operation mode is counter

JB62_sload_path[10]_lut_out = JB62_sload_path[10] $ (P1_i38 & !JB62L12);
JB62_sload_path[10]_reg_input = !P1L76 & JB62_sload_path[10]_lut_out;
JB62_sload_path[10] = DFFE(JB62_sload_path[10]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB62L32 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_13_G2
--operation mode is counter

JB62L32 = CARRY(JB62_sload_path[10] & !JB62L12);


--JB62_sload_path[9] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[9] at LC10_11_G2
--operation mode is counter

JB62_sload_path[9]_lut_out = JB62_sload_path[9] $ (P1_i38 & JB62L91);
JB62_sload_path[9]_reg_input = !P1L76 & JB62_sload_path[9]_lut_out;
JB62_sload_path[9] = DFFE(JB62_sload_path[9]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB62L12 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_11_G2
--operation mode is counter

JB62L12 = CARRY(!JB62L91 # !JB62_sload_path[9]);


--JB62_sload_path[8] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[8] at LC9_11_G2
--operation mode is counter

JB62_sload_path[8]_lut_out = JB62_sload_path[8] $ (P1_i38 & !JB62L71);
JB62_sload_path[8]_reg_input = !P1L76 & JB62_sload_path[8]_lut_out;
JB62_sload_path[8] = DFFE(JB62_sload_path[8]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB62L91 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_11_G2
--operation mode is counter

JB62L91 = CARRY(JB62_sload_path[8] & !JB62L71);


--JB62_sload_path[7] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[7] at LC8_11_G2
--operation mode is counter

JB62_sload_path[7]_lut_out = JB62_sload_path[7] $ (P1_i38 & JB62L51);
JB62_sload_path[7]_reg_input = !P1L76 & JB62_sload_path[7]_lut_out;
JB62_sload_path[7] = DFFE(JB62_sload_path[7]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB62L71 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_11_G2
--operation mode is counter

JB62L71 = CARRY(!JB62L51 # !JB62_sload_path[7]);


--JB62_sload_path[6] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[6] at LC7_11_G2
--operation mode is counter

JB62_sload_path[6]_lut_out = JB62_sload_path[6] $ (P1_i38 & !JB62L31);
JB62_sload_path[6]_reg_input = !P1L76 & JB62_sload_path[6]_lut_out;
JB62_sload_path[6] = DFFE(JB62_sload_path[6]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB62L51 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_11_G2
--operation mode is counter

JB62L51 = CARRY(JB62_sload_path[6] & !JB62L31);


--JB62_sload_path[5] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[5] at LC6_11_G2
--operation mode is counter

JB62_sload_path[5]_lut_out = JB62_sload_path[5] $ (P1_i38 & JB62L11);
JB62_sload_path[5]_reg_input = !P1L76 & JB62_sload_path[5]_lut_out;
JB62_sload_path[5] = DFFE(JB62_sload_path[5]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB62L31 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_11_G2
--operation mode is counter

JB62L31 = CARRY(!JB62L11 # !JB62_sload_path[5]);


--JB62_sload_path[4] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[4] at LC5_11_G2
--operation mode is counter

JB62_sload_path[4]_lut_out = JB62_sload_path[4] $ (P1_i38 & !JB62L9);
JB62_sload_path[4]_reg_input = !P1L76 & JB62_sload_path[4]_lut_out;
JB62_sload_path[4] = DFFE(JB62_sload_path[4]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB62L11 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_11_G2
--operation mode is counter

JB62L11 = CARRY(JB62_sload_path[4] & !JB62L9);


--JB62_sload_path[3] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[3] at LC4_11_G2
--operation mode is counter

JB62_sload_path[3]_lut_out = JB62_sload_path[3] $ (P1_i38 & JB62L7);
JB62_sload_path[3]_reg_input = !P1L76 & JB62_sload_path[3]_lut_out;
JB62_sload_path[3] = DFFE(JB62_sload_path[3]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB62L9 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_11_G2
--operation mode is counter

JB62L9 = CARRY(!JB62L7 # !JB62_sload_path[3]);


--JB62_sload_path[2] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[2] at LC3_11_G2
--operation mode is counter

JB62_sload_path[2]_lut_out = JB62_sload_path[2] $ (P1_i38 & !JB62L5);
JB62_sload_path[2]_reg_input = !P1L76 & JB62_sload_path[2]_lut_out;
JB62_sload_path[2] = DFFE(JB62_sload_path[2]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB62L7 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_11_G2
--operation mode is counter

JB62L7 = CARRY(JB62_sload_path[2] & !JB62L5);


--JB62_sload_path[1] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[1] at LC2_11_G2
--operation mode is counter

JB62_sload_path[1]_lut_out = JB62_sload_path[1] $ (P1_i38 & JB62L3);
JB62_sload_path[1]_reg_input = !P1L76 & JB62_sload_path[1]_lut_out;
JB62_sload_path[1] = DFFE(JB62_sload_path[1]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB62L5 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_11_G2
--operation mode is counter

JB62L5 = CARRY(!JB62L3 # !JB62_sload_path[1]);


--JB62_sload_path[0] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[0] at LC1_11_G2
--operation mode is qfbk_counter

JB62_sload_path[0]_lut_out = P1_i38 $ JB62_sload_path[0];
JB62_sload_path[0]_reg_input = !P1L76 & JB62_sload_path[0]_lut_out;
JB62_sload_path[0] = DFFE(JB62_sload_path[0]_reg_input, GLOBAL(KE1_outclock0), , , !V1L4Q);

--JB62L3 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_11_G2
--operation mode is qfbk_counter

JB62L3 = CARRY(JB62_sload_path[0]);


--JB42_sload_path[9] is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[9] at LC10_7_F2
--operation mode is normal

JB42_sload_path[9]_lut_out = JB42_sload_path[9] $ (N1L33 & JB42L91);
JB42_sload_path[9]_reg_input = !N1_i16 & JB42_sload_path[9]_lut_out;
JB42_sload_path[9] = DFFE(JB42_sload_path[9]_reg_input, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--JB42_sload_path[8] is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[8] at LC9_7_F2
--operation mode is counter

JB42_sload_path[8]_lut_out = JB42_sload_path[8] $ (N1L33 & !JB42L71);
JB42_sload_path[8]_reg_input = !N1_i16 & JB42_sload_path[8]_lut_out;
JB42_sload_path[8] = DFFE(JB42_sload_path[8]_reg_input, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB42L91 is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_7_F2
--operation mode is counter

JB42L91 = CARRY(JB42_sload_path[8] & !JB42L71);


--JB42_sload_path[7] is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[7] at LC8_7_F2
--operation mode is counter

JB42_sload_path[7]_lut_out = JB42_sload_path[7] $ (N1L33 & JB42L51);
JB42_sload_path[7]_reg_input = !N1_i16 & JB42_sload_path[7]_lut_out;
JB42_sload_path[7] = DFFE(JB42_sload_path[7]_reg_input, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB42L71 is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_7_F2
--operation mode is counter

JB42L71 = CARRY(!JB42L51 # !JB42_sload_path[7]);


--JB42_sload_path[6] is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[6] at LC7_7_F2
--operation mode is counter

JB42_sload_path[6]_lut_out = JB42_sload_path[6] $ (N1L33 & !JB42L31);
JB42_sload_path[6]_reg_input = !N1_i16 & JB42_sload_path[6]_lut_out;
JB42_sload_path[6] = DFFE(JB42_sload_path[6]_reg_input, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB42L51 is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_7_F2
--operation mode is counter

JB42L51 = CARRY(JB42_sload_path[6] & !JB42L31);


--JB42_sload_path[5] is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[5] at LC6_7_F2
--operation mode is counter

JB42_sload_path[5]_lut_out = JB42_sload_path[5] $ (N1L33 & JB42L11);
JB42_sload_path[5]_reg_input = !N1_i16 & JB42_sload_path[5]_lut_out;
JB42_sload_path[5] = DFFE(JB42_sload_path[5]_reg_input, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB42L31 is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_7_F2
--operation mode is counter

JB42L31 = CARRY(!JB42L11 # !JB42_sload_path[5]);


--JB42_sload_path[4] is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[4] at LC5_7_F2
--operation mode is counter

JB42_sload_path[4]_lut_out = JB42_sload_path[4] $ (N1L33 & !JB42L9);
JB42_sload_path[4]_reg_input = !N1_i16 & JB42_sload_path[4]_lut_out;
JB42_sload_path[4] = DFFE(JB42_sload_path[4]_reg_input, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB42L11 is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_7_F2
--operation mode is counter

JB42L11 = CARRY(JB42_sload_path[4] & !JB42L9);


--JB42_sload_path[3] is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[3] at LC4_7_F2
--operation mode is counter

JB42_sload_path[3]_lut_out = JB42_sload_path[3] $ (N1L33 & JB42L7);
JB42_sload_path[3]_reg_input = !N1_i16 & JB42_sload_path[3]_lut_out;
JB42_sload_path[3] = DFFE(JB42_sload_path[3]_reg_input, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB42L9 is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_7_F2
--operation mode is counter

JB42L9 = CARRY(!JB42L7 # !JB42_sload_path[3]);


--JB42_sload_path[2] is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[2] at LC3_7_F2
--operation mode is counter

JB42_sload_path[2]_lut_out = JB42_sload_path[2] $ (N1L33 & !JB42L5);
JB42_sload_path[2]_reg_input = !N1_i16 & JB42_sload_path[2]_lut_out;
JB42_sload_path[2] = DFFE(JB42_sload_path[2]_reg_input, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB42L7 is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_7_F2
--operation mode is counter

JB42L7 = CARRY(JB42_sload_path[2] & !JB42L5);


--JB42_sload_path[1] is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[1] at LC2_7_F2
--operation mode is counter

JB42_sload_path[1]_lut_out = JB42_sload_path[1] $ (N1L33 & JB42L3);
JB42_sload_path[1]_reg_input = !N1_i16 & JB42_sload_path[1]_lut_out;
JB42_sload_path[1] = DFFE(JB42_sload_path[1]_reg_input, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB42L5 is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_7_F2
--operation mode is counter

JB42L5 = CARRY(!JB42L3 # !JB42_sload_path[1]);


--JB42_sload_path[0] is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[0] at LC1_7_F2
--operation mode is qfbk_counter

JB42_sload_path[0]_lut_out = N1L33 $ JB42_sload_path[0];
JB42_sload_path[0]_reg_input = !N1_i16 & JB42_sload_path[0]_lut_out;
JB42_sload_path[0] = DFFE(JB42_sload_path[0]_reg_input, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB42L3 is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_7_F2
--operation mode is qfbk_counter

JB42L3 = CARRY(JB42_sload_path[0]);


--JB32_sload_path[15] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[15] at LC6_11_F1
--operation mode is normal

JB32_sload_path[15]_lut_out = JB32_sload_path[15] $ JB32L13;
JB32_sload_path[15] = DFFE(JB32_sload_path[15]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);


--JB32_sload_path[14] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[14] at LC5_11_F1
--operation mode is arithmetic

JB32_sload_path[14]_lut_out = JB32_sload_path[14] $ !JB32L92;
JB32_sload_path[14] = DFFE(JB32_sload_path[14]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--JB32L13 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_11_F1
--operation mode is arithmetic

JB32L13 = CARRY(JB32_sload_path[14] & !JB32L92);


--JB32_sload_path[13] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[13] at LC4_11_F1
--operation mode is arithmetic

JB32_sload_path[13]_lut_out = JB32_sload_path[13] $ JB32L72;
JB32_sload_path[13] = DFFE(JB32_sload_path[13]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--JB32L92 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_11_F1
--operation mode is arithmetic

JB32L92 = CARRY(!JB32L72 # !JB32_sload_path[13]);


--JB32_sload_path[12] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[12] at LC3_11_F1
--operation mode is arithmetic

JB32_sload_path[12]_lut_out = JB32_sload_path[12] $ !JB32L52;
JB32_sload_path[12] = DFFE(JB32_sload_path[12]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--JB32L72 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_11_F1
--operation mode is arithmetic

JB32L72 = CARRY(JB32_sload_path[12] & !JB32L52);


--JB32_sload_path[11] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[11] at LC2_11_F1
--operation mode is arithmetic

JB32_sload_path[11]_lut_out = JB32_sload_path[11] $ JB32L32;
JB32_sload_path[11] = DFFE(JB32_sload_path[11]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--JB32L52 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_11_F1
--operation mode is arithmetic

JB32L52 = CARRY(!JB32L32 # !JB32_sload_path[11]);


--JB32_sload_path[10] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[10] at LC1_11_F1
--operation mode is arithmetic

JB32_sload_path[10]_lut_out = JB32_sload_path[10] $ !JB32L12;
JB32_sload_path[10] = DFFE(JB32_sload_path[10]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--JB32L32 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_11_F1
--operation mode is arithmetic

JB32L32 = CARRY(JB32_sload_path[10] & !JB32L12);


--JB32_sload_path[9] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[9] at LC10_9_F1
--operation mode is arithmetic

JB32_sload_path[9]_lut_out = JB32_sload_path[9] $ JB32L91;
JB32_sload_path[9] = DFFE(JB32_sload_path[9]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--JB32L12 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_9_F1
--operation mode is arithmetic

JB32L12 = CARRY(!JB32L91 # !JB32_sload_path[9]);


--JB32_sload_path[8] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[8] at LC9_9_F1
--operation mode is arithmetic

JB32_sload_path[8]_lut_out = JB32_sload_path[8] $ !JB32L71;
JB32_sload_path[8] = DFFE(JB32_sload_path[8]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--JB32L91 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_9_F1
--operation mode is arithmetic

JB32L91 = CARRY(JB32_sload_path[8] & !JB32L71);


--JB32_sload_path[7] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[7] at LC8_9_F1
--operation mode is arithmetic

JB32_sload_path[7]_lut_out = JB32_sload_path[7] $ JB32L51;
JB32_sload_path[7] = DFFE(JB32_sload_path[7]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--JB32L71 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_9_F1
--operation mode is arithmetic

JB32L71 = CARRY(!JB32L51 # !JB32_sload_path[7]);


--JB32_sload_path[6] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[6] at LC7_9_F1
--operation mode is arithmetic

JB32_sload_path[6]_lut_out = JB32_sload_path[6] $ !JB32L31;
JB32_sload_path[6] = DFFE(JB32_sload_path[6]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--JB32L51 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_9_F1
--operation mode is arithmetic

JB32L51 = CARRY(JB32_sload_path[6] & !JB32L31);


--JB32_sload_path[5] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[5] at LC6_9_F1
--operation mode is arithmetic

JB32_sload_path[5]_lut_out = JB32_sload_path[5] $ JB32L11;
JB32_sload_path[5] = DFFE(JB32_sload_path[5]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--JB32L31 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_9_F1
--operation mode is arithmetic

JB32L31 = CARRY(!JB32L11 # !JB32_sload_path[5]);


--JB32_sload_path[4] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[4] at LC5_9_F1
--operation mode is arithmetic

JB32_sload_path[4]_lut_out = JB32_sload_path[4] $ !JB32L9;
JB32_sload_path[4] = DFFE(JB32_sload_path[4]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--JB32L11 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_9_F1
--operation mode is arithmetic

JB32L11 = CARRY(JB32_sload_path[4] & !JB32L9);


--JB32_sload_path[3] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[3] at LC4_9_F1
--operation mode is arithmetic

JB32_sload_path[3]_lut_out = JB32_sload_path[3] $ JB32L7;
JB32_sload_path[3] = DFFE(JB32_sload_path[3]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--JB32L9 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_9_F1
--operation mode is arithmetic

JB32L9 = CARRY(!JB32L7 # !JB32_sload_path[3]);


--JB32_sload_path[2] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[2] at LC3_9_F1
--operation mode is arithmetic

JB32_sload_path[2]_lut_out = JB32_sload_path[2] $ !JB32L5;
JB32_sload_path[2] = DFFE(JB32_sload_path[2]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--JB32L7 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_9_F1
--operation mode is arithmetic

JB32L7 = CARRY(JB32_sload_path[2] & !JB32L5);


--JB32_sload_path[1] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[1] at LC2_9_F1
--operation mode is arithmetic

JB32_sload_path[1]_lut_out = JB32_sload_path[1] $ JB32L3;
JB32_sload_path[1] = DFFE(JB32_sload_path[1]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--JB32L5 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_9_F1
--operation mode is arithmetic

JB32L5 = CARRY(!JB32L3 # !JB32_sload_path[1]);


--JB32_sload_path[0] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[0] at LC1_9_F1
--operation mode is qfbk_counter

JB32_sload_path[0]_lut_out = !JB32_sload_path[0];
JB32_sload_path[0] = DFFE(JB32_sload_path[0]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--JB32L3 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_9_F1
--operation mode is qfbk_counter

JB32L3 = CARRY(JB32_sload_path[0]);


--JB03_sload_path[47] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[47] at LC8_15_I2
--operation mode is normal

JB03_sload_path[47]_lut_out = JB03_sload_path[47] $ JB03L59;
JB03_sload_path[47] = DFFE(JB03_sload_path[47]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--JB03_sload_path[46] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[46] at LC7_15_I2
--operation mode is arithmetic

JB03_sload_path[46]_lut_out = JB03_sload_path[46] $ !JB03L39;
JB03_sload_path[46] = DFFE(JB03_sload_path[46]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB03L59 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[46]~COUT at LC7_15_I2
--operation mode is arithmetic

JB03L59 = CARRY(JB03_sload_path[46] & !JB03L39);


--JB03_sload_path[45] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[45] at LC6_15_I2
--operation mode is arithmetic

JB03_sload_path[45]_lut_out = JB03_sload_path[45] $ JB03L19;
JB03_sload_path[45] = DFFE(JB03_sload_path[45]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB03L39 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[45]~COUT at LC6_15_I2
--operation mode is arithmetic

JB03L39 = CARRY(!JB03L19 # !JB03_sload_path[45]);


--JB03_sload_path[44] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[44] at LC5_15_I2
--operation mode is arithmetic

JB03_sload_path[44]_lut_out = JB03_sload_path[44] $ !JB03L98;
JB03_sload_path[44] = DFFE(JB03_sload_path[44]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB03L19 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[44]~COUT at LC5_15_I2
--operation mode is arithmetic

JB03L19 = CARRY(JB03_sload_path[44] & !JB03L98);


--JB03_sload_path[43] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[43] at LC4_15_I2
--operation mode is arithmetic

JB03_sload_path[43]_lut_out = JB03_sload_path[43] $ JB03L78;
JB03_sload_path[43] = DFFE(JB03_sload_path[43]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB03L98 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[43]~COUT at LC4_15_I2
--operation mode is arithmetic

JB03L98 = CARRY(!JB03L78 # !JB03_sload_path[43]);


--JB03_sload_path[42] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[42] at LC3_15_I2
--operation mode is arithmetic

JB03_sload_path[42]_lut_out = JB03_sload_path[42] $ !JB03L58;
JB03_sload_path[42] = DFFE(JB03_sload_path[42]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB03L78 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[42]~COUT at LC3_15_I2
--operation mode is arithmetic

JB03L78 = CARRY(JB03_sload_path[42] & !JB03L58);


--JB03_sload_path[41] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[41] at LC2_15_I2
--operation mode is arithmetic

JB03_sload_path[41]_lut_out = JB03_sload_path[41] $ JB03L38;
JB03_sload_path[41] = DFFE(JB03_sload_path[41]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB03L58 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[41]~COUT at LC2_15_I2
--operation mode is arithmetic

JB03L58 = CARRY(!JB03L38 # !JB03_sload_path[41]);


--JB03_sload_path[40] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[40] at LC1_15_I2
--operation mode is arithmetic

JB03_sload_path[40]_lut_out = JB03_sload_path[40] $ !JB03L18;
JB03_sload_path[40] = DFFE(JB03_sload_path[40]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB03L38 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[40]~COUT at LC1_15_I2
--operation mode is arithmetic

JB03L38 = CARRY(JB03_sload_path[40] & !JB03L18);


--JB03_sload_path[39] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[39] at LC10_13_I2
--operation mode is arithmetic

JB03_sload_path[39]_lut_out = JB03_sload_path[39] $ JB03L97;
JB03_sload_path[39] = DFFE(JB03_sload_path[39]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB03L18 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[39]~COUT at LC10_13_I2
--operation mode is arithmetic

JB03L18 = CARRY(!JB03L97 # !JB03_sload_path[39]);


--JB03_sload_path[38] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[38] at LC9_13_I2
--operation mode is arithmetic

JB03_sload_path[38]_lut_out = JB03_sload_path[38] $ !JB03L77;
JB03_sload_path[38] = DFFE(JB03_sload_path[38]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB03L97 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[38]~COUT at LC9_13_I2
--operation mode is arithmetic

JB03L97 = CARRY(JB03_sload_path[38] & !JB03L77);


--JB03_sload_path[37] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[37] at LC8_13_I2
--operation mode is arithmetic

JB03_sload_path[37]_lut_out = JB03_sload_path[37] $ JB03L57;
JB03_sload_path[37] = DFFE(JB03_sload_path[37]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB03L77 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[37]~COUT at LC8_13_I2
--operation mode is arithmetic

JB03L77 = CARRY(!JB03L57 # !JB03_sload_path[37]);


--JB03_sload_path[36] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[36] at LC7_13_I2
--operation mode is arithmetic

JB03_sload_path[36]_lut_out = JB03_sload_path[36] $ !JB03L37;
JB03_sload_path[36] = DFFE(JB03_sload_path[36]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB03L57 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[36]~COUT at LC7_13_I2
--operation mode is arithmetic

JB03L57 = CARRY(JB03_sload_path[36] & !JB03L37);


--JB03_sload_path[35] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[35] at LC6_13_I2
--operation mode is arithmetic

JB03_sload_path[35]_lut_out = JB03_sload_path[35] $ JB03L17;
JB03_sload_path[35] = DFFE(JB03_sload_path[35]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB03L37 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[35]~COUT at LC6_13_I2
--operation mode is arithmetic

JB03L37 = CARRY(!JB03L17 # !JB03_sload_path[35]);


--JB03_sload_path[34] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[34] at LC5_13_I2
--operation mode is arithmetic

JB03_sload_path[34]_lut_out = JB03_sload_path[34] $ !JB03L96;
JB03_sload_path[34] = DFFE(JB03_sload_path[34]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB03L17 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[34]~COUT at LC5_13_I2
--operation mode is arithmetic

JB03L17 = CARRY(JB03_sload_path[34] & !JB03L96);


--JB03_sload_path[33] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[33] at LC4_13_I2
--operation mode is arithmetic

JB03_sload_path[33]_lut_out = JB03_sload_path[33] $ JB03L76;
JB03_sload_path[33] = DFFE(JB03_sload_path[33]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB03L96 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[33]~COUT at LC4_13_I2
--operation mode is arithmetic

JB03L96 = CARRY(!JB03L76 # !JB03_sload_path[33]);


--JB03_sload_path[32] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[32] at LC3_13_I2
--operation mode is arithmetic

JB03_sload_path[32]_lut_out = JB03_sload_path[32] $ !JB03L56;
JB03_sload_path[32] = DFFE(JB03_sload_path[32]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB03L76 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[32]~COUT at LC3_13_I2
--operation mode is arithmetic

JB03L76 = CARRY(JB03_sload_path[32] & !JB03L56);


--JB03_sload_path[31] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[31] at LC2_13_I2
--operation mode is arithmetic

JB03_sload_path[31]_lut_out = JB03_sload_path[31] $ JB03L36;
JB03_sload_path[31] = DFFE(JB03_sload_path[31]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB03L56 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[31]~COUT at LC2_13_I2
--operation mode is arithmetic

JB03L56 = CARRY(!JB03L36 # !JB03_sload_path[31]);


--JB03_sload_path[30] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[30] at LC1_13_I2
--operation mode is arithmetic

JB03_sload_path[30]_lut_out = JB03_sload_path[30] $ !JB03L16;
JB03_sload_path[30] = DFFE(JB03_sload_path[30]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB03L36 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[30]~COUT at LC1_13_I2
--operation mode is arithmetic

JB03L36 = CARRY(JB03_sload_path[30] & !JB03L16);


--JB03_sload_path[29] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[29] at LC10_11_I2
--operation mode is arithmetic

JB03_sload_path[29]_lut_out = JB03_sload_path[29] $ JB03L95;
JB03_sload_path[29] = DFFE(JB03_sload_path[29]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB03L16 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[29]~COUT at LC10_11_I2
--operation mode is arithmetic

JB03L16 = CARRY(!JB03L95 # !JB03_sload_path[29]);


--JB03_sload_path[28] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[28] at LC9_11_I2
--operation mode is arithmetic

JB03_sload_path[28]_lut_out = JB03_sload_path[28] $ !JB03L75;
JB03_sload_path[28] = DFFE(JB03_sload_path[28]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB03L95 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[28]~COUT at LC9_11_I2
--operation mode is arithmetic

JB03L95 = CARRY(JB03_sload_path[28] & !JB03L75);


--JB03_sload_path[27] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[27] at LC8_11_I2
--operation mode is arithmetic

JB03_sload_path[27]_lut_out = JB03_sload_path[27] $ JB03L55;
JB03_sload_path[27] = DFFE(JB03_sload_path[27]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB03L75 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[27]~COUT at LC8_11_I2
--operation mode is arithmetic

JB03L75 = CARRY(!JB03L55 # !JB03_sload_path[27]);


--JB03_sload_path[26] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[26] at LC7_11_I2
--operation mode is arithmetic

JB03_sload_path[26]_lut_out = JB03_sload_path[26] $ !JB03L35;
JB03_sload_path[26] = DFFE(JB03_sload_path[26]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB03L55 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[26]~COUT at LC7_11_I2
--operation mode is arithmetic

JB03L55 = CARRY(JB03_sload_path[26] & !JB03L35);


--JB03_sload_path[25] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[25] at LC6_11_I2
--operation mode is arithmetic

JB03_sload_path[25]_lut_out = JB03_sload_path[25] $ JB03L15;
JB03_sload_path[25] = DFFE(JB03_sload_path[25]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB03L35 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[25]~COUT at LC6_11_I2
--operation mode is arithmetic

JB03L35 = CARRY(!JB03L15 # !JB03_sload_path[25]);


--JB03_sload_path[24] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[24] at LC5_11_I2
--operation mode is arithmetic

JB03_sload_path[24]_lut_out = JB03_sload_path[24] $ !JB03L94;
JB03_sload_path[24] = DFFE(JB03_sload_path[24]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB03L15 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[24]~COUT at LC5_11_I2
--operation mode is arithmetic

JB03L15 = CARRY(JB03_sload_path[24] & !JB03L94);


--JB03_sload_path[23] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[23] at LC4_11_I2
--operation mode is arithmetic

JB03_sload_path[23]_lut_out = JB03_sload_path[23] $ JB03L74;
JB03_sload_path[23] = DFFE(JB03_sload_path[23]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB03L94 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[23]~COUT at LC4_11_I2
--operation mode is arithmetic

JB03L94 = CARRY(!JB03L74 # !JB03_sload_path[23]);


--JB03_sload_path[22] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[22] at LC3_11_I2
--operation mode is arithmetic

JB03_sload_path[22]_lut_out = JB03_sload_path[22] $ !JB03L54;
JB03_sload_path[22] = DFFE(JB03_sload_path[22]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB03L74 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[22]~COUT at LC3_11_I2
--operation mode is arithmetic

JB03L74 = CARRY(JB03_sload_path[22] & !JB03L54);


--JB03_sload_path[21] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[21] at LC2_11_I2
--operation mode is arithmetic

JB03_sload_path[21]_lut_out = JB03_sload_path[21] $ JB03L34;
JB03_sload_path[21] = DFFE(JB03_sload_path[21]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB03L54 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[21]~COUT at LC2_11_I2
--operation mode is arithmetic

JB03L54 = CARRY(!JB03L34 # !JB03_sload_path[21]);


--JB03_sload_path[20] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[20] at LC1_11_I2
--operation mode is arithmetic

JB03_sload_path[20]_lut_out = JB03_sload_path[20] $ !JB03L14;
JB03_sload_path[20] = DFFE(JB03_sload_path[20]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB03L34 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[20]~COUT at LC1_11_I2
--operation mode is arithmetic

JB03L34 = CARRY(JB03_sload_path[20] & !JB03L14);


--JB03_sload_path[19] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[19] at LC10_9_I2
--operation mode is arithmetic

JB03_sload_path[19]_lut_out = JB03_sload_path[19] $ JB03L93;
JB03_sload_path[19] = DFFE(JB03_sload_path[19]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB03L14 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[19]~COUT at LC10_9_I2
--operation mode is arithmetic

JB03L14 = CARRY(!JB03L93 # !JB03_sload_path[19]);


--JB03_sload_path[18] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[18] at LC9_9_I2
--operation mode is arithmetic

JB03_sload_path[18]_lut_out = JB03_sload_path[18] $ !JB03L73;
JB03_sload_path[18] = DFFE(JB03_sload_path[18]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB03L93 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[18]~COUT at LC9_9_I2
--operation mode is arithmetic

JB03L93 = CARRY(JB03_sload_path[18] & !JB03L73);


--JB03_sload_path[17] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[17] at LC8_9_I2
--operation mode is arithmetic

JB03_sload_path[17]_lut_out = JB03_sload_path[17] $ JB03L53;
JB03_sload_path[17] = DFFE(JB03_sload_path[17]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB03L73 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[17]~COUT at LC8_9_I2
--operation mode is arithmetic

JB03L73 = CARRY(!JB03L53 # !JB03_sload_path[17]);


--JB03_sload_path[16] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[16] at LC7_9_I2
--operation mode is arithmetic

JB03_sload_path[16]_lut_out = JB03_sload_path[16] $ !JB03L33;
JB03_sload_path[16] = DFFE(JB03_sload_path[16]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB03L53 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[16]~COUT at LC7_9_I2
--operation mode is arithmetic

JB03L53 = CARRY(JB03_sload_path[16] & !JB03L33);


--JB03_sload_path[15] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[15] at LC6_9_I2
--operation mode is arithmetic

JB03_sload_path[15]_lut_out = JB03_sload_path[15] $ JB03L13;
JB03_sload_path[15] = DFFE(JB03_sload_path[15]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB03L33 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[15]~COUT at LC6_9_I2
--operation mode is arithmetic

JB03L33 = CARRY(!JB03L13 # !JB03_sload_path[15]);


--JB03_sload_path[14] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[14] at LC5_9_I2
--operation mode is arithmetic

JB03_sload_path[14]_lut_out = JB03_sload_path[14] $ !JB03L92;
JB03_sload_path[14] = DFFE(JB03_sload_path[14]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB03L13 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_9_I2
--operation mode is arithmetic

JB03L13 = CARRY(JB03_sload_path[14] & !JB03L92);


--JB03_sload_path[13] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[13] at LC4_9_I2
--operation mode is arithmetic

JB03_sload_path[13]_lut_out = JB03_sload_path[13] $ JB03L72;
JB03_sload_path[13] = DFFE(JB03_sload_path[13]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB03L92 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_9_I2
--operation mode is arithmetic

JB03L92 = CARRY(!JB03L72 # !JB03_sload_path[13]);


--JB03_sload_path[12] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[12] at LC3_9_I2
--operation mode is arithmetic

JB03_sload_path[12]_lut_out = JB03_sload_path[12] $ !JB03L52;
JB03_sload_path[12] = DFFE(JB03_sload_path[12]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB03L72 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_9_I2
--operation mode is arithmetic

JB03L72 = CARRY(JB03_sload_path[12] & !JB03L52);


--JB03_sload_path[11] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[11] at LC2_9_I2
--operation mode is arithmetic

JB03_sload_path[11]_lut_out = JB03_sload_path[11] $ JB03L32;
JB03_sload_path[11] = DFFE(JB03_sload_path[11]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB03L52 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_9_I2
--operation mode is arithmetic

JB03L52 = CARRY(!JB03L32 # !JB03_sload_path[11]);


--JB03_sload_path[10] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[10] at LC1_9_I2
--operation mode is arithmetic

JB03_sload_path[10]_lut_out = JB03_sload_path[10] $ !JB03L12;
JB03_sload_path[10] = DFFE(JB03_sload_path[10]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB03L32 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_9_I2
--operation mode is arithmetic

JB03L32 = CARRY(JB03_sload_path[10] & !JB03L12);


--JB03_sload_path[9] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[9] at LC10_7_I2
--operation mode is arithmetic

JB03_sload_path[9]_lut_out = JB03_sload_path[9] $ JB03L91;
JB03_sload_path[9] = DFFE(JB03_sload_path[9]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB03L12 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_7_I2
--operation mode is arithmetic

JB03L12 = CARRY(!JB03L91 # !JB03_sload_path[9]);


--JB03_sload_path[8] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[8] at LC9_7_I2
--operation mode is arithmetic

JB03_sload_path[8]_lut_out = JB03_sload_path[8] $ !JB03L71;
JB03_sload_path[8] = DFFE(JB03_sload_path[8]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB03L91 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_7_I2
--operation mode is arithmetic

JB03L91 = CARRY(JB03_sload_path[8] & !JB03L71);


--JB03_sload_path[7] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[7] at LC8_7_I2
--operation mode is arithmetic

JB03_sload_path[7]_lut_out = JB03_sload_path[7] $ JB03L51;
JB03_sload_path[7] = DFFE(JB03_sload_path[7]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB03L71 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_7_I2
--operation mode is arithmetic

JB03L71 = CARRY(!JB03L51 # !JB03_sload_path[7]);


--JB03_sload_path[6] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[6] at LC7_7_I2
--operation mode is arithmetic

JB03_sload_path[6]_lut_out = JB03_sload_path[6] $ !JB03L31;
JB03_sload_path[6] = DFFE(JB03_sload_path[6]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB03L51 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_7_I2
--operation mode is arithmetic

JB03L51 = CARRY(JB03_sload_path[6] & !JB03L31);


--JB03_sload_path[5] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[5] at LC6_7_I2
--operation mode is arithmetic

JB03_sload_path[5]_lut_out = JB03_sload_path[5] $ JB03L11;
JB03_sload_path[5] = DFFE(JB03_sload_path[5]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB03L31 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_7_I2
--operation mode is arithmetic

JB03L31 = CARRY(!JB03L11 # !JB03_sload_path[5]);


--JB03_sload_path[4] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[4] at LC5_7_I2
--operation mode is arithmetic

JB03_sload_path[4]_lut_out = JB03_sload_path[4] $ !JB03L9;
JB03_sload_path[4] = DFFE(JB03_sload_path[4]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB03L11 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_7_I2
--operation mode is arithmetic

JB03L11 = CARRY(JB03_sload_path[4] & !JB03L9);


--JB03_sload_path[3] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[3] at LC4_7_I2
--operation mode is arithmetic

JB03_sload_path[3]_lut_out = JB03_sload_path[3] $ JB03L7;
JB03_sload_path[3] = DFFE(JB03_sload_path[3]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB03L9 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_7_I2
--operation mode is arithmetic

JB03L9 = CARRY(!JB03L7 # !JB03_sload_path[3]);


--JB03_sload_path[2] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[2] at LC3_7_I2
--operation mode is arithmetic

JB03_sload_path[2]_lut_out = JB03_sload_path[2] $ !JB03L5;
JB03_sload_path[2] = DFFE(JB03_sload_path[2]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB03L7 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_7_I2
--operation mode is arithmetic

JB03L7 = CARRY(JB03_sload_path[2] & !JB03L5);


--JB03_sload_path[1] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[1] at LC2_7_I2
--operation mode is arithmetic

JB03_sload_path[1]_lut_out = JB03_sload_path[1] $ JB03L3;
JB03_sload_path[1] = DFFE(JB03_sload_path[1]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB03L5 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_7_I2
--operation mode is arithmetic

JB03L5 = CARRY(!JB03L3 # !JB03_sload_path[1]);


--JB03_sload_path[0] is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|sload_path[0] at LC1_7_I2
--operation mode is qfbk_counter

JB03_sload_path[0]_lut_out = !JB03_sload_path[0];
JB03_sload_path[0] = DFFE(JB03_sload_path[0]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--JB03L3 is timer:timer_inst|lpm_counter:systime_cnt_rtl_1|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_7_I2
--operation mode is qfbk_counter

JB03L3 = CARRY(JB03_sload_path[0]);


--JB1_sload_path[0] is lpm_counter:CNT_rtl_0|alt_synch_counter:wysi_counter|sload_path[0] at LC1_1_R1
--operation mode is qfbk_counter

JB1_sload_path[0]_lut_out = !JB1_sload_path[0];
JB1_sload_path[0] = DFFE(JB1_sload_path[0]_lut_out, GLOBAL(KE2_outclock1), , , );

--JB1L4 is lpm_counter:CNT_rtl_0|alt_synch_counter:wysi_counter|counter_cell[0]~lut2 at LC1_1_R1
--operation mode is qfbk_counter

JB1L4 = CARRY(JB1_sload_path[0]);


--QC6L51 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][6]~134 at LC8_9_G3
--operation mode is arithmetic

QC6L51 = JB91_pre_out[13] # JB91_pre_out[12] # !QC6_or_node[0][5];

--QC6_or_node[0][6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][6] at LC8_9_G3
--operation mode is arithmetic

QC6_or_node[0][6] = CARRY(JB91_pre_out[13] # JB91_pre_out[12] # !QC6_or_node[0][5]);


--QC1L61 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][6]~134 at LC7_7_X4
--operation mode is arithmetic

QC1L61 = JB7_pre_out[13] # JB7_pre_out[12] # !QC1_or_node[0][5];

--QC1_or_node[0][6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][6] at LC7_7_X4
--operation mode is arithmetic

QC1_or_node[0][6] = CARRY(JB7_pre_out[13] # JB7_pre_out[12] # !QC1_or_node[0][5]);


--QC6L31 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][5]~135 at LC7_9_G3
--operation mode is arithmetic

QC6L31 = JB91_pre_out[11] # JB91_pre_out[10] # QC6_or_node[0][4];

--QC6_or_node[0][5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][5] at LC7_9_G3
--operation mode is arithmetic

QC6_or_node[0][5] = CARRY(!JB91_pre_out[11] & !JB91_pre_out[10] & !QC6_or_node[0][4]);


--RC1L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][6]~138 at LC9_9_X4
--operation mode is arithmetic

RC1L51 = JB7_pre_out[13] & JB7_pre_out[12] & !RC1_and_node[0][5];

--RC1_and_node[0][6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][6] at LC9_9_X4
--operation mode is arithmetic

RC1_and_node[0][6] = CARRY(JB7_pre_out[13] & JB7_pre_out[12] & !RC1_and_node[0][5]);


--QC1L41 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][5]~135 at LC6_7_X4
--operation mode is arithmetic

QC1L41 = JB7_pre_out[11] # JB7_pre_out[10] # QC1_or_node[0][4];

--QC1_or_node[0][5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][5] at LC6_7_X4
--operation mode is arithmetic

QC1_or_node[0][5] = CARRY(!JB7_pre_out[11] & !JB7_pre_out[10] & !QC1_or_node[0][4]);


--QC6L11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][4]~136 at LC6_9_G3
--operation mode is arithmetic

QC6L11 = JB91_pre_out[9] # JB91_pre_out[8] # !QC6_or_node[0][3];

--QC6_or_node[0][4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][4] at LC6_9_G3
--operation mode is arithmetic

QC6_or_node[0][4] = CARRY(JB91_pre_out[9] # JB91_pre_out[8] # !QC6_or_node[0][3]);


--RC1L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][5]~139 at LC8_9_X4
--operation mode is arithmetic

RC1L31 = JB7_pre_out[11] & JB7_pre_out[10] & RC1_and_node[0][4];

--RC1_and_node[0][5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][5] at LC8_9_X4
--operation mode is arithmetic

RC1_and_node[0][5] = CARRY(!RC1_and_node[0][4] # !JB7_pre_out[10] # !JB7_pre_out[11]);


--QC1L21 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][4]~136 at LC5_7_X4
--operation mode is arithmetic

QC1L21 = JB7_pre_out[9] # JB7_pre_out[8] # !QC1_or_node[0][3];

--QC1_or_node[0][4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][4] at LC5_7_X4
--operation mode is arithmetic

QC1_or_node[0][4] = CARRY(JB7_pre_out[9] # JB7_pre_out[8] # !QC1_or_node[0][3]);


--PC01L12 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[8]~400 at LC9_15_D1
--operation mode is arithmetic

PC01L12 = COM_AD_D[8] & DC1_inst10[8] & !PC01_lcarry[7] # !COM_AD_D[8] & (DC1_inst10[8] # !PC01_lcarry[7]);

--PC01_lcarry[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[8] at LC9_15_D1
--operation mode is arithmetic

PC01_lcarry[8] = CARRY(COM_AD_D[8] & DC1_inst10[8] & !PC01_lcarry[7] # !COM_AD_D[8] & (DC1_inst10[8] # !PC01_lcarry[7]));


--QC6L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][3]~137 at LC5_9_G3
--operation mode is arithmetic

QC6L9 = JB91_pre_out[7] # JB91_pre_out[6] # QC6_or_node[0][2];

--QC6_or_node[0][3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][3] at LC5_9_G3
--operation mode is arithmetic

QC6_or_node[0][3] = CARRY(!JB91_pre_out[7] & !JB91_pre_out[6] & !QC6_or_node[0][2]);


--RC1L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][4]~140 at LC7_9_X4
--operation mode is arithmetic

RC1L11 = JB7_pre_out[8] & JB7_pre_out[9] & !RC1_and_node[0][3];

--RC1_and_node[0][4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][4] at LC7_9_X4
--operation mode is arithmetic

RC1_and_node[0][4] = CARRY(JB7_pre_out[8] & JB7_pre_out[9] & !RC1_and_node[0][3]);


--QC1L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][3]~137 at LC4_7_X4
--operation mode is arithmetic

QC1L01 = JB7_pre_out[7] # JB7_pre_out[6] # QC1_or_node[0][2];

--QC1_or_node[0][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][3] at LC4_7_X4
--operation mode is arithmetic

QC1_or_node[0][3] = CARRY(!JB7_pre_out[7] & !JB7_pre_out[6] & !QC1_or_node[0][2]);


--PC01L91 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[7]~401 at LC8_15_D1
--operation mode is arithmetic

PC01L91 = COM_AD_D[7] & DC1_inst10[7] & PC01_lcarry[6] # !COM_AD_D[7] & (DC1_inst10[7] # PC01_lcarry[6]);

--PC01_lcarry[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[7] at LC8_15_D1
--operation mode is arithmetic

PC01_lcarry[7] = CARRY(COM_AD_D[7] & (!PC01_lcarry[6] # !DC1_inst10[7]) # !COM_AD_D[7] & !DC1_inst10[7] & !PC01_lcarry[6]);


--QC6L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][2]~138 at LC4_9_G3
--operation mode is arithmetic

QC6L7 = JB91_pre_out[5] # JB91_pre_out[4] # !QC6_or_node[0][1];

--QC6_or_node[0][2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][2] at LC4_9_G3
--operation mode is arithmetic

QC6_or_node[0][2] = CARRY(JB91_pre_out[5] # JB91_pre_out[4] # !QC6_or_node[0][1]);


--RC1L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][3]~141 at LC6_9_X4
--operation mode is arithmetic

RC1L9 = JB7_pre_out[6] & JB7_pre_out[7] & RC1_and_node[0][2];

--RC1_and_node[0][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][3] at LC6_9_X4
--operation mode is arithmetic

RC1_and_node[0][3] = CARRY(!RC1_and_node[0][2] # !JB7_pre_out[7] # !JB7_pre_out[6]);


--QC1L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][2]~138 at LC3_7_X4
--operation mode is arithmetic

QC1L8 = JB7_pre_out[5] # JB7_pre_out[4] # !QC1_or_node[0][1];

--QC1_or_node[0][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][2] at LC3_7_X4
--operation mode is arithmetic

QC1_or_node[0][2] = CARRY(JB7_pre_out[5] # JB7_pre_out[4] # !QC1_or_node[0][1]);


--PC01L71 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[6]~402 at LC7_15_D1
--operation mode is arithmetic

PC01L71 = COM_AD_D[6] & DC1_inst10[6] & !PC01_lcarry[5] # !COM_AD_D[6] & (DC1_inst10[6] # !PC01_lcarry[5]);

--PC01_lcarry[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[6] at LC7_15_D1
--operation mode is arithmetic

PC01_lcarry[6] = CARRY(COM_AD_D[6] & DC1_inst10[6] & !PC01_lcarry[5] # !COM_AD_D[6] & (DC1_inst10[6] # !PC01_lcarry[5]));


--QC5L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][3]~82 at LC4_9_N1
--operation mode is arithmetic

QC5L01 = GD33L3 # GD33L4 # QC5_or_node[0][2];

--QC5_or_node[0][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][3] at LC4_9_N1
--operation mode is arithmetic

QC5_or_node[0][3] = CARRY(!GD33L3 & !GD33L4 & !QC5_or_node[0][2]);


--QC4L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][3]~82 at LC4_15_N1
--operation mode is arithmetic

QC4L01 = GD42L3 # GD42L4 # QC4_or_node[0][2];

--QC4_or_node[0][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][3] at LC4_15_N1
--operation mode is arithmetic

QC4_or_node[0][3] = CARRY(!GD42L3 & !GD42L4 & !QC4_or_node[0][2]);


--QC6L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][1]~139 at LC3_9_G3
--operation mode is arithmetic

QC6L5 = JB91_pre_out[3] # JB91_pre_out[2] # QC6_or_node[0][0];

--QC6_or_node[0][1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][1] at LC3_9_G3
--operation mode is arithmetic

QC6_or_node[0][1] = CARRY(!JB91_pre_out[3] & !JB91_pre_out[2] & !QC6_or_node[0][0]);


--RC1L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][2]~142 at LC5_9_X4
--operation mode is arithmetic

RC1L7 = JB7_pre_out[4] & JB7_pre_out[5] & !RC1_and_node[0][1];

--RC1_and_node[0][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][2] at LC5_9_X4
--operation mode is arithmetic

RC1_and_node[0][2] = CARRY(JB7_pre_out[4] & JB7_pre_out[5] & !RC1_and_node[0][1]);


--QC1L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][1]~139 at LC2_7_X4
--operation mode is arithmetic

QC1L6 = JB7_pre_out[3] # JB7_pre_out[2] # QC1_or_node[0][0];

--QC1_or_node[0][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][1] at LC2_7_X4
--operation mode is arithmetic

QC1_or_node[0][1] = CARRY(!JB7_pre_out[3] & !JB7_pre_out[2] & !QC1_or_node[0][0]);


--PC01L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[5]~403 at LC6_15_D1
--operation mode is arithmetic

PC01L51 = COM_AD_D[5] & DC1_inst10[5] & PC01_lcarry[4] # !COM_AD_D[5] & (DC1_inst10[5] # PC01_lcarry[4]);

--PC01_lcarry[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[5] at LC6_15_D1
--operation mode is arithmetic

PC01_lcarry[5] = CARRY(COM_AD_D[5] & (!PC01_lcarry[4] # !DC1_inst10[5]) # !COM_AD_D[5] & !DC1_inst10[5] & !PC01_lcarry[4]);


--QC3L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][3]~82 at LC5_8_N1
--operation mode is arithmetic

QC3L01 = GD51L4 # GD51L3 # QC3_or_node[0][2];

--QC3_or_node[0][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][3] at LC5_8_N1
--operation mode is arithmetic

QC3_or_node[0][3] = CARRY(!GD51L4 & !GD51L3 & !QC3_or_node[0][2]);


--QC2L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][3]~82 at LC9_1_N1
--operation mode is arithmetic

QC2L01 = GD6L3 # GD6L4 # QC2_or_node[0][2];

--QC2_or_node[0][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][3] at LC9_1_N1
--operation mode is arithmetic

QC2_or_node[0][3] = CARRY(!GD6L3 & !GD6L4 & !QC2_or_node[0][2]);


--QC5L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][2]~83 at LC3_9_N1
--operation mode is arithmetic

QC5L8 = GD03_sout_node[4] # GD33L1 # !QC5_or_node[0][1];

--QC5_or_node[0][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][2] at LC3_9_N1
--operation mode is arithmetic

QC5_or_node[0][2] = CARRY(GD03_sout_node[4] # GD33L1 # !QC5_or_node[0][1]);


--QC4L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][2]~83 at LC3_15_N1
--operation mode is arithmetic

QC4L8 = GD12_sout_node[4] # GD42L1 # !QC4_or_node[0][1];

--QC4_or_node[0][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][2] at LC3_15_N1
--operation mode is arithmetic

QC4_or_node[0][2] = CARRY(GD12_sout_node[4] # GD42L1 # !QC4_or_node[0][1]);


--QC6L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][0]~140 at LC2_9_G3
--operation mode is arithmetic

QC6L3 = JB91_pre_out[1] # JB91_sload_path[0];

--QC6_or_node[0][0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][0] at LC2_9_G3
--operation mode is arithmetic

QC6_or_node[0][0] = CARRY(JB91_pre_out[1] # JB91_sload_path[0]);


--RC1L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][1]~143 at LC4_9_X4
--operation mode is arithmetic

RC1L5 = JB7_pre_out[3] & JB7_pre_out[2] & RC1_and_node[0][0];

--RC1_and_node[0][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][1] at LC4_9_X4
--operation mode is arithmetic

RC1_and_node[0][1] = CARRY(!RC1_and_node[0][0] # !JB7_pre_out[2] # !JB7_pre_out[3]);


--QC1L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][0]~140 at LC1_7_X4
--operation mode is arithmetic

QC1L4 = JB7_pre_out[1] # JB7_sload_path[0];

--QC1_or_node[0][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][0] at LC1_7_X4
--operation mode is arithmetic

QC1_or_node[0][0] = CARRY(JB7_pre_out[1] # JB7_sload_path[0]);


--PC01L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[4]~404 at LC5_15_D1
--operation mode is arithmetic

PC01L31 = DC1_inst10[4] & (!PC01_lcarry[3] # !COM_AD_D[4]) # !DC1_inst10[4] & !COM_AD_D[4] & !PC01_lcarry[3];

--PC01_lcarry[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[4] at LC5_15_D1
--operation mode is arithmetic

PC01_lcarry[4] = CARRY(DC1_inst10[4] & (!PC01_lcarry[3] # !COM_AD_D[4]) # !DC1_inst10[4] & !COM_AD_D[4] & !PC01_lcarry[3]);


--QC3L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][2]~83 at LC4_8_N1
--operation mode is arithmetic

QC3L8 = GD51L1 # GD21_sout_node[4] # !QC3_or_node[0][1];

--QC3_or_node[0][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][2] at LC4_8_N1
--operation mode is arithmetic

QC3_or_node[0][2] = CARRY(GD51L1 # GD21_sout_node[4] # !QC3_or_node[0][1]);


--QC2L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][2]~83 at LC8_1_N1
--operation mode is arithmetic

QC2L8 = GD3_sout_node[4] # GD6L1 # !QC2_or_node[0][1];

--QC2_or_node[0][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][2] at LC8_1_N1
--operation mode is arithmetic

QC2_or_node[0][2] = CARRY(GD3_sout_node[4] # GD6L1 # !QC2_or_node[0][1]);


--QC5L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][1]~84 at LC2_9_N1
--operation mode is arithmetic

QC5L6 = GD03_sout_node[2] # GD03_sout_node[3] # QC5_or_node[0][0];

--QC5_or_node[0][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][1] at LC2_9_N1
--operation mode is arithmetic

QC5_or_node[0][1] = CARRY(!GD03_sout_node[2] & !GD03_sout_node[3] & !QC5_or_node[0][0]);


--QC4L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][1]~84 at LC2_15_N1
--operation mode is arithmetic

QC4L6 = GD12_sout_node[2] # GD12_sout_node[3] # QC4_or_node[0][0];

--QC4_or_node[0][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][1] at LC2_15_N1
--operation mode is arithmetic

QC4_or_node[0][1] = CARRY(!GD12_sout_node[2] & !GD12_sout_node[3] & !QC4_or_node[0][0]);


--RC1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][0]~144 at LC3_9_X4
--operation mode is arithmetic

RC1L3 = JB7_sload_path[0] & JB7_pre_out[1];

--RC1_and_node[0][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][0] at LC3_9_X4
--operation mode is arithmetic

RC1_and_node[0][0] = CARRY(JB7_sload_path[0] & JB7_pre_out[1]);


--PC01L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[3]~405 at LC4_15_D1
--operation mode is arithmetic

PC01L11 = COM_AD_D[3] & DC1_inst10[3] & PC01_lcarry[2] # !COM_AD_D[3] & (DC1_inst10[3] # PC01_lcarry[2]);

--PC01_lcarry[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[3] at LC4_15_D1
--operation mode is arithmetic

PC01_lcarry[3] = CARRY(COM_AD_D[3] & (!PC01_lcarry[2] # !DC1_inst10[3]) # !COM_AD_D[3] & !DC1_inst10[3] & !PC01_lcarry[2]);


--QC3L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][1]~84 at LC3_8_N1
--operation mode is arithmetic

QC3L6 = GD21_sout_node[2] # GD21_sout_node[3] # QC3_or_node[0][0];

--QC3_or_node[0][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][1] at LC3_8_N1
--operation mode is arithmetic

QC3_or_node[0][1] = CARRY(!GD21_sout_node[2] & !GD21_sout_node[3] & !QC3_or_node[0][0]);


--QC2L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][1]~84 at LC7_1_N1
--operation mode is arithmetic

QC2L6 = GD3_sout_node[2] # GD3_sout_node[3] # QC2_or_node[0][0];

--QC2_or_node[0][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][1] at LC7_1_N1
--operation mode is arithmetic

QC2_or_node[0][1] = CARRY(!GD3_sout_node[2] & !GD3_sout_node[3] & !QC2_or_node[0][0]);


--QC5L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][0]~85 at LC1_9_N1
--operation mode is arithmetic

QC5L4 = GD03_sout_node[0] # GD03_sout_node[1];

--QC5_or_node[0][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][0] at LC1_9_N1
--operation mode is arithmetic

QC5_or_node[0][0] = CARRY(GD03_sout_node[0] # GD03_sout_node[1]);


--QC4L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][0]~85 at LC1_15_N1
--operation mode is arithmetic

QC4L4 = GD12_sout_node[0] # GD12_sout_node[1];

--QC4_or_node[0][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][0] at LC1_15_N1
--operation mode is arithmetic

QC4_or_node[0][0] = CARRY(GD12_sout_node[0] # GD12_sout_node[1]);


--PC01L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[2]~406 at LC3_15_D1
--operation mode is arithmetic

PC01L9 = DC1_inst10[2] & (!PC01_lcarry[1] # !COM_AD_D[2]) # !DC1_inst10[2] & !COM_AD_D[2] & !PC01_lcarry[1];

--PC01_lcarry[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[2] at LC3_15_D1
--operation mode is arithmetic

PC01_lcarry[2] = CARRY(DC1_inst10[2] & (!PC01_lcarry[1] # !COM_AD_D[2]) # !DC1_inst10[2] & !COM_AD_D[2] & !PC01_lcarry[1]);


--QC3L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][0]~85 at LC2_8_N1
--operation mode is arithmetic

QC3L4 = GD21_sout_node[0] # GD21_sout_node[1];

--QC3_or_node[0][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][0] at LC2_8_N1
--operation mode is arithmetic

QC3_or_node[0][0] = CARRY(GD21_sout_node[0] # GD21_sout_node[1]);


--QC2L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][0]~85 at LC6_1_N1
--operation mode is arithmetic

QC2L4 = GD3_sout_node[0] # GD3_sout_node[1];

--QC2_or_node[0][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][0] at LC6_1_N1
--operation mode is arithmetic

QC2_or_node[0][0] = CARRY(GD3_sout_node[0] # GD3_sout_node[1]);


--PC01L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[1]~407 at LC2_15_D1
--operation mode is arithmetic

PC01L7 = COM_AD_D[1] & DC1_inst10[1] & PC01_lcarry[0] # !COM_AD_D[1] & (DC1_inst10[1] # PC01_lcarry[0]);

--PC01_lcarry[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[1] at LC2_15_D1
--operation mode is arithmetic

PC01_lcarry[1] = CARRY(COM_AD_D[1] & (!PC01_lcarry[0] # !DC1_inst10[1]) # !COM_AD_D[1] & !DC1_inst10[1] & !PC01_lcarry[0]);


--PC01L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[0]~408 at LC1_15_D1
--operation mode is arithmetic

PC01L5 = !COM_AD_D[0] & DC1_inst10[0];

--PC01_lcarry[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[0] at LC1_15_D1
--operation mode is arithmetic

PC01_lcarry[0] = CARRY(!COM_AD_D[0] & DC1_inst10[0]);


--RE2_portadataout[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp1|portadataout[0] at DPRAM_1
RE2_portadataout[0] = INPUT(GR0_GC2_C11_2);


--RE1_portadataout[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[0] at DPRAM_0
RE1_portadataout[0] = INPUT(GR0_GC2_C11_2, GR0_GC2_C4_4, GR0_GC2_C4_9, GR8_GC2_C6_1);

--RE1_portadataout[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[1] at DPRAM_0
RE1_portadataout[1] = INPUT(GR0_GC2_C4_4, GR0_GC2_C4_9, GR8_GC2_C5_3);

--RE1_portadataout[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[2] at DPRAM_0
RE1_portadataout[2] = INPUT(GR0_GC2_C0_0, GR8_GC2_C0_2);

--RE1_portadataout[3] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[3] at DPRAM_0
RE1_portadataout[3] = INPUT(GR0_GC2_C0_1, GR9_GC2_C1_2);

--RE1_portadataout[4] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[4] at DPRAM_0
RE1_portadataout[4] = INPUT(GR0_GC2_C0_2, GR8_GC2_C8_3);

--RE1_portadataout[5] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[5] at DPRAM_0
RE1_portadataout[5] = INPUT(GR0_GC2_C0_3, GR8_GC2_C10_1);

--RE1_portadataout[6] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[6] at DPRAM_0
RE1_portadataout[6] = INPUT(GR0_GC2_C0_4, GR8_GC2_C3_0);

--RE1_portadataout[7] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[7] at DPRAM_0
RE1_portadataout[7] = INPUT(GR0_GC2_C0_5, GR7_GC2_C13_7);

--RE1_portadataout[8] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[8] at DPRAM_0
RE1_portadataout[8] = INPUT(GR0_GC2_C0_6, GR8_GC2_C6_1);

--RE1_portadataout[9] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[9] at DPRAM_0
RE1_portadataout[9] = INPUT(GR0_GC2_C0_7, GR8_GC2_C5_3);

--RE1_portadataout[10] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[10] at DPRAM_0
RE1_portadataout[10] = INPUT(GR0_GC2_C0_8, GR8_GC2_C0_2);

--RE1_portadataout[11] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[11] at DPRAM_0
RE1_portadataout[11] = INPUT(GR0_GC2_C0_9, GR9_GC2_C1_2);

--RE1_portadataout[12] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[12] at DPRAM_0
RE1_portadataout[12] = INPUT(GR8_GC2_C8_3);

--RE1_portadataout[13] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[13] at DPRAM_0
RE1_portadataout[13] = INPUT(GR8_GC2_C10_1);

--RE1_portadataout[14] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[14] at DPRAM_0
RE1_portadataout[14] = INPUT(GR8_GC2_C3_0);

--RE1_portadataout[15] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[15] at DPRAM_0
RE1_portadataout[15] = INPUT(GR7_GC2_C4_4);

--RE1_portadataout[16] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[16] at DPRAM_0
RE1_portadataout[16] = INPUT(GR8_GC2_C6_2);

--RE1_portadataout[17] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[17] at DPRAM_0
RE1_portadataout[17] = INPUT(GR8_GC2_C5_4);

--RE1_portadataout[18] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[18] at DPRAM_0
RE1_portadataout[18] = INPUT(GR8_GC2_C0_3);

--RE1_portadataout[19] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[19] at DPRAM_0
RE1_portadataout[19] = INPUT(GR9_GC2_C1_3);

--RE1_portadataout[20] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[20] at DPRAM_0
RE1_portadataout[20] = INPUT(GR8_GC2_C8_4);

--RE1_portadataout[21] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[21] at DPRAM_0
RE1_portadataout[21] = INPUT(GR8_GC2_C10_2);

--RE1_portadataout[22] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[22] at DPRAM_0
RE1_portadataout[22] = INPUT(GR8_GC2_C3_1);

--RE1_portadataout[23] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[23] at DPRAM_0
RE1_portadataout[23] = INPUT(GR7_GC2_C13_8);

--RE1_portadataout[24] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[24] at DPRAM_0
RE1_portadataout[24] = INPUT(GR8_GC2_C6_2);

--RE1_portadataout[25] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[25] at DPRAM_0
RE1_portadataout[25] = INPUT(GR8_GC2_C5_4);

--RE1_portadataout[26] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[26] at DPRAM_0
RE1_portadataout[26] = INPUT(GR8_GC2_C0_3);

--RE1_portadataout[27] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[27] at DPRAM_0
RE1_portadataout[27] = INPUT(GR9_GC2_C1_3);

--RE1_portadataout[28] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[28] at DPRAM_0
RE1_portadataout[28] = INPUT(GR8_GC2_C8_4);

--RE1_portadataout[29] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[29] at DPRAM_0
RE1_portadataout[29] = INPUT(GR8_GC2_C10_2);

--RE1_portadataout[30] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[30] at DPRAM_0
RE1_portadataout[30] = INPUT(GR8_GC2_C3_1);

--RE1_portadataout[31] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[31] at DPRAM_0
RE1_portadataout[31] = INPUT(GR7_GC2_C13_8);


--QE1_core is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core at UPCORE
QE1_core = INPUT(31);

--QE1_MASTERHWRITE is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWRITE at UPCORE
QE1_MASTERHWRITE = INPUT(GR5_GC0_C10_6, GR5_GC0_C6_3, GR5_GC0_C12_5, GR5_GC0_C9_7, GR5_GC0_C11_2, GR5_GC0_C6_6, GR5_GC0_C12_2);

--QE1_SLAVEHREADYO is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|SLAVEHREADYO at UPCORE
QE1_SLAVEHREADYO = INPUT(GR4_GC3_C3_4, 0);

--QE1L391 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLK at UPCORE
QE1L391 = INPUT(GC0_C8_0);

--QE1L791 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLKN at UPCORE
QE1L791 = INPUT(GC0_C8_1);

--QE1L591 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLKE at UPCORE
QE1L591 = INPUT(21);

--QE1L582 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMWEN at UPCORE
QE1L582 = INPUT(GC0_C11_0);

--QE1L191 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCASN at UPCORE
QE1L191 = INPUT(GC0_C10_1);

--QE1L382 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMRASN at UPCORE
QE1L382 = INPUT(GC0_C10_0);

--QE1L772 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOE at UPCORE
QE1L772 = INPUT(GC1_C7_1, GC1_C13_0, GC0_C12_1, 22);

--QE1L37 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIWEN at UPCORE
QE1L37 = INPUT(GC3_C6_0);

--QE1L17 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIOEN at UPCORE
QE1L17 = INPUT(GC3_C5_1);

--QE1L13 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICLK at UPCORE
QE1L13 = INPUT(GC3_C8_1);

--QE1L35 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOE at UPCORE
QE1L35 = INPUT(GC2_C9_1, GC2_C9_0, GC2_C8_1, GC2_C8_0, GC2_C7_1, GC2_C7_0, GC2_C6_1, GC2_C6_0, GC2_C5_1, GC2_C5_0, GC2_C4_1, GC2_C4_0, GC2_C3_1, GC2_C3_0, GC2_C2_1, GC2_C2_0);

--QE1L453 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTRION at UPCORE
QE1L453 = INPUT(GC3_C2_1);

--QE1L643 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDCDON at UPCORE
QE1L643 = INPUT(GC3_C2_0);

--QE1L843 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDCDRIOE at UPCORE
QE1L843 = INPUT(GC3_C2_1, GC3_C2_0);

--QE1L953 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTTXD at UPCORE
QE1L953 = INPUT(GC3_C3_0);

--QE1L653 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTRTSN at UPCORE
QE1L653 = INPUT(GC3_C3_1);

--QE1L153 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDTRN at UPCORE
QE1L153 = INPUT(GC3_C4_0);

--QE1_MASTERHADDR[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[2] at UPCORE
QE1_MASTERHADDR[2] = INPUT(GR10_GC1_C2_9);

--QE1_MASTERHADDR[3] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[3] at UPCORE
QE1_MASTERHADDR[3] = INPUT(GR9_GC1_C7_9);

--QE1_MASTERHADDR[4] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[4] at UPCORE
QE1_MASTERHADDR[4] = INPUT(GR3_GC1_C12_9);

--QE1_MASTERHADDR[5] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[5] at UPCORE
QE1_MASTERHADDR[5] = INPUT(GR9_GC1_C7_6);

--QE1_MASTERHADDR[6] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[6] at UPCORE
QE1_MASTERHADDR[6] = INPUT(GR9_GC1_C7_7);

--QE1_MASTERHADDR[7] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[7] at UPCORE
QE1_MASTERHADDR[7] = INPUT(GR9_GC1_C7_2);

--QE1_MASTERHADDR[8] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[8] at UPCORE
QE1_MASTERHADDR[8] = INPUT(GR9_GC1_C13_6);

--QE1_MASTERHADDR[9] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[9] at UPCORE
QE1_MASTERHADDR[9] = INPUT(GR5_GC1_C10_2);

--QE1_MASTERHADDR[10] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[10] at UPCORE
QE1_MASTERHADDR[10] = INPUT(GR9_GC1_C7_5);

--QE1_MASTERHADDR[11] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[11] at UPCORE
QE1_MASTERHADDR[11] = INPUT(GR4_GC1_C9_4);

--QE1_MASTERHADDR[12] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[12] at UPCORE
QE1_MASTERHADDR[12] = INPUT(GR9_GC1_C14_5);

--QE1_MASTERHADDR[13] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[13] at UPCORE
QE1_MASTERHADDR[13] = INPUT(GR3_GC1_C12_5);

--QE1_MASTERHADDR[14] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[14] at UPCORE
QE1_MASTERHADDR[14] = INPUT(GR0_GC1_C13_5);

--QE1_MASTERHADDR[15] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[15] at UPCORE
QE1_MASTERHADDR[15] = INPUT(GR5_GC1_C8_2);

--QE1_MASTERHADDR[18] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[18] at UPCORE
QE1_MASTERHADDR[18] = INPUT(GR3_GC1_C5_3);

--QE1_MASTERHADDR[19] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[19] at UPCORE
QE1_MASTERHADDR[19] = INPUT(GR3_GC1_C5_8);

--QE1_MASTERHTRANS[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHTRANS[0] at UPCORE
QE1_MASTERHTRANS[0] = INPUT(GR5_GC0_C5_4, GR5_GC0_C12_7, GR5_GC0_C6_7, GR5_GC0_C11_5, GR5_GC0_C12_8, GR5_GC0_C9_6, GR5_GC0_C12_4, GR5_GC0_C11_4, GR5_GC0_C5_2, GR5_GC0_C6_1, GR5_GC0_C10_9, GR5_GC0_C10_8, GR5_GC0_C12_2);

--QE1_MASTERHTRANS[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHTRANS[1] at UPCORE
QE1_MASTERHTRANS[1] = INPUT(GR5_GC0_C5_4, GR5_GC0_C12_5, GR5_GC0_C12_6, GR5_GC0_C12_7, GR5_GC0_C6_7, GR5_GC0_C6_8, GR5_GC0_C6_2, GR5_GC0_C12_9, GR5_GC0_C11_5, GR5_GC0_C12_0, GR5_GC0_C12_8, GR5_GC0_C9_6, GR5_GC0_C12_4, GR5_GC0_C11_8, GR5_GC0_C11_4, GR5_GC0_C5_2, GR5_GC0_C6_1, GR5_GC0_C10_9, GR5_GC0_C10_8, GR5_GC0_C12_2);

--QE1_MASTERHSIZE[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHSIZE[0] at UPCORE
QE1_MASTERHSIZE[0] = INPUT(GR5_GC0_C12_1);

--QE1_MASTERHSIZE[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHSIZE[1] at UPCORE
QE1_MASTERHSIZE[1] = INPUT(GR5_GC0_C12_1);

--QE1_MASTERHBURST[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[0] at UPCORE
QE1_MASTERHBURST[0] = INPUT(GR5_GC0_C12_6, GR5_GC0_C6_9, GR5_GC0_C7_4);

--QE1_MASTERHBURST[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[1] at UPCORE
QE1_MASTERHBURST[1] = INPUT(GR5_GC0_C12_6, GR5_GC0_C12_1, GR5_GC0_C6_9, GR5_GC0_C7_4);

--QE1_MASTERHBURST[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[2] at UPCORE
QE1_MASTERHBURST[2] = INPUT(GR5_GC0_C12_6, GR5_GC0_C12_1, GR5_GC0_C6_9, GR5_GC0_C7_4);

--QE1_MASTERHWDATA[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[0] at UPCORE
QE1_MASTERHWDATA[0] = INPUT(GR11_GC1_C1_1, GR11_GC3_C14_8, GR11_GC1_C10_5, GR11_GC3_C13_2, GR11_GC1_C11_6, GR11_GC1_C11_8, GR11_GC0_C4_3, GR11_GC1_C5_0, GR11_GC1_C1_9, GR10_GC0_C4_0, GR4_GC1_C11_6, GR11_GC1_C11_5, GR6_GC0_C13_5, GR2_GC0_C15_5);

--QE1_MASTERHWDATA[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[1] at UPCORE
QE1_MASTERHWDATA[1] = INPUT(GR2_GC0_C14_6, GR0_GC0_C14_4, GR11_GC3_C13_4, GR11_GC1_C11_4, GR11_GC1_C11_0, GR6_GC1_C2_4, GR6_GC1_C3_4, GR11_GC0_C4_4, GR0_GC1_C15_5, GR4_GC1_C11_9, GR11_GC1_C13_4, GR6_GC0_C9_9, GR2_GC0_C15_3);

--QE1_MASTERHWDATA[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[2] at UPCORE
QE1_MASTERHWDATA[2] = INPUT(GR11_GC1_C10_5, GR11_GC1_C1_9, GR12_GC1_C3_6, GR12_GC1_C3_7, GR25_GC0_C8_5, GR12_GC1_C6_1, GR12_GC1_C6_2, GR4_GC1_C4_2, GR11_GC0_C3_8, GR5_GC1_C14_5, GR4_GC1_C14_6, GR14_GC1_C10_5, GR6_GC0_C9_3, GR2_GC0_C15_6);

--QE1_MASTERHWDATA[3] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[3] at UPCORE
QE1_MASTERHWDATA[3] = INPUT(GR11_GC1_C6_5, GR11_GC3_C14_9, GR11_GC3_C14_2, GR11_GC1_C2_6, GR11_GC1_C2_2, GR11_GC1_C1_8, GR11_GC1_C5_1, GR11_GC0_C4_5, GR0_GC1_C7_6, GR4_GC1_C15_5, GR14_GC1_C12_9, GR6_GC0_C10_2, GR2_GC0_C15_2);

--QE1_MASTERHWDATA[4] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[4] at UPCORE
QE1_MASTERHWDATA[4] = INPUT(GR4_GC1_C7_9, GR4_GC1_C7_3, GR4_GC1_C14_9, GR4_GC0_C10_2, GR4_GC0_C10_4, GR4_GC1_C10_5, GR4_GC1_C11_7, GR4_GC1_C11_4, GR0_GC1_C15_2, GR4_GC1_C14_4, GR14_GC1_C15_6, GR6_GC0_C9_2, GR2_GC0_C8_2);

--QE1_MASTERHWDATA[5] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[5] at UPCORE
QE1_MASTERHWDATA[5] = INPUT(GR10_GC1_C2_5, GR10_GC1_C2_8, GR10_GC1_C11_2, GR10_GC1_C1_4, GR10_GC1_C1_3, GR10_GC1_C5_9, GR10_GC1_C7_4, GR10_GC1_C5_3, GR10_GC0_C2_2, GR4_GC1_C15_6, GR14_GC1_C13_1, GR6_GC0_C9_7, GR2_GC0_C9_6);

--QE1_MASTERHWDATA[6] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[6] at UPCORE
QE1_MASTERHWDATA[6] = INPUT(GR4_GC1_C7_0, GR4_GC1_C1_2, GR4_GC1_C1_5, GR4_GC1_C0_6, GR4_GC1_C3_8, GR4_GC1_C13_5, GR4_GC1_C4_5, GR4_GC1_C4_9, GR0_GC1_C12_5, GR4_GC1_C15_2, GR8_GC1_C5_2, GR6_GC0_C9_4, GR2_GC0_C9_9);

--QE1_MASTERHWDATA[7] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[7] at UPCORE
QE1_MASTERHWDATA[7] = INPUT(GR2_GC1_C5_6, GR2_GC1_C6_5, GR2_GC1_C5_8, GR2_GC1_C6_4, GR2_GC1_C15_0, GR2_GC1_C12_2, GR2_GC1_C14_6, GR2_GC1_C11_2, GR5_GC1_C15_6, GR4_GC1_C15_8, GR3_GC1_C14_1, GR0_GC0_C3_8, GR2_GC0_C9_2);

--QE1_MASTERHWDATA[8] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[8] at UPCORE
QE1_MASTERHWDATA[8] = INPUT(GR12_GC1_C13_5, GR12_GC1_C9_6, GR25_GC0_C10_3, GR12_GC1_C10_2, GR12_GC1_C9_5, GR12_GC1_C13_2, GR11_GC0_C9_2, GR11_GC0_C8_3, GR5_GC1_C15_8, GR4_GC1_C15_4, GR8_GC1_C15_6, GR0_GC0_C12_6, GR2_GC0_C8_4);

--QE1_MASTERHWDATA[9] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[9] at UPCORE
QE1_MASTERHWDATA[9] = INPUT(GR3_GC1_C11_2, GR3_GC1_C2_8, GR25_GC0_C3_8, GR3_GC1_C14_3, GR3_GC1_C13_5, GR3_GC1_C0_4, GR3_GC1_C13_4, GR3_GC1_C1_2, GR5_GC1_C14_6, GR1_GC1_C10_4, GR3_GC1_C14_8, GR0_GC0_C14_8, GR2_GC0_C9_7);

--QE1_MASTERHWDATA[10] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[10] at UPCORE
QE1_MASTERHWDATA[10] = INPUT(GR9_GC1_C8_5, GR9_GC1_C1_5, GR9_GC1_C5_4, GR9_GC1_C4_6, GR9_GC1_C7_8, GR9_GC1_C8_4, GR9_GC1_C12_7, GR9_GC1_C12_3, GR0_GC1_C12_4, GR12_GC1_C15_5, GR11_GC1_C13_8, GR0_GC0_C12_4, GR2_GC0_C1_6);

--QE1_MASTERHWDATA[11] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[11] at UPCORE
QE1_MASTERHWDATA[11] = INPUT(GR9_GC1_C2_0, GR9_GC3_C13_2, GR9_GC1_C5_2, GR9_GC1_C4_4, GR9_GC1_C6_5, GR9_GC1_C3_7, GR11_GC0_C8_4, GR9_GC1_C2_8, GR0_GC1_C12_7, GR1_GC0_C15_4, GR3_GC0_C13_2, GR0_GC0_C12_2, GR2_GC0_C1_3);

--QE1_MASTERHWDATA[12] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[12] at UPCORE
QE1_MASTERHWDATA[12] = INPUT(GR25_GC0_C10_4, GR0_GC1_C6_6, GR0_GC1_C1_6, GR0_GC1_C2_2, GR0_GC1_C14_6, GR0_GC1_C4_6, GR0_GC1_C6_4, GR0_GC0_C1_9, GR0_GC1_C13_8, GR1_GC1_C14_0, GR3_GC1_C14_5, GR0_GC0_C12_9, GR2_GC0_C1_8);

--QE1_MASTERHWDATA[13] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[13] at UPCORE
QE1_MASTERHWDATA[13] = INPUT(GR25_GC0_C8_7, GR10_GC1_C14_6, GR10_GC3_C4_6, GR10_GC1_C15_2, GR10_GC1_C10_0, GR10_GC1_C9_4, GR10_GC1_C15_6, GR10_GC0_C13_2, GR0_GC1_C12_6, GR12_GC1_C15_2, GR11_GC1_C13_2, GR0_GC0_C12_5, GR2_GC0_C1_5);

--QE1_MASTERHWDATA[14] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[14] at UPCORE
QE1_MASTERHWDATA[14] = INPUT(GR25_GC0_C8_3, GR0_GC1_C6_2, GR10_GC3_C9_4, GR0_GC1_C2_9, GR0_GC1_C8_4, GR0_GC1_C11_4, GR0_GC1_C7_4, GR0_GC0_C1_5, GR0_GC1_C11_8, GR1_GC1_C14_6, GR3_GC1_C14_6, GR0_GC0_C12_0, GR2_GC0_C1_2);

--QE1_MASTERHWDATA[15] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[15] at UPCORE
QE1_MASTERHWDATA[15] = INPUT(GR25_GC0_C8_6, GR3_GC1_C6_6, GR3_GC1_C9_0, GR3_GC1_C2_4, GR3_GC1_C4_8, GR3_GC1_C2_2, GR10_GC1_C8_4, GR3_GC1_C2_9, GR0_GC1_C12_3, GR6_GC1_C14_5, GR11_GC1_C13_5, GR0_GC0_C3_6, GR2_GC0_C0_5);

--QE1_MASTERHWDATA[16] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[16] at UPCORE
QE1_MASTERHWDATA[16] = INPUT(GR5_GC1_C3_4, GR5_GC1_C12_7, GR5_GC1_C4_2, GR5_GC0_C3_5, GR5_GC1_C3_6, GR5_GC0_C15_6, GR5_GC0_C15_9, GR5_GC0_C15_2, GR2_GC0_C7_2, GR0_GC0_C2_2);

--QE1_MASTERHWDATA[17] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[17] at UPCORE
QE1_MASTERHWDATA[17] = INPUT(GR5_GC0_C4_4, GR5_GC0_C2_2, GR5_GC0_C13_5, GR5_GC0_C1_5, GR5_GC0_C2_5, GR5_GC0_C3_4, GR5_GC0_C13_2, GR5_GC0_C4_2, GR0_GC0_C4_2);

--QE1_MASTERHWDATA[18] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[18] at UPCORE
QE1_MASTERHWDATA[18] = INPUT(GR12_GC0_C13_0, GR12_GC0_C8_5, GR12_GC0_C8_2, GR12_GC0_C11_4, GR12_GC0_C5_5, GR5_GC0_C7_5, GR12_GC0_C11_5, GR12_GC0_C13_2, GR0_GC0_C2_4);

--QE1_MASTERHWDATA[19] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[19] at UPCORE
QE1_MASTERHWDATA[19] = INPUT(GR12_GC0_C13_5, GR12_GC0_C13_6, GR12_GC0_C5_2, GR12_GC0_C15_3, GR12_GC0_C5_4, GR5_GC0_C7_9, GR12_GC0_C11_2, GR12_GC0_C13_9, GR0_GC0_C3_2);

--QE1_MASTERHWDATA[20] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[20] at UPCORE
QE1_MASTERHWDATA[20] = INPUT(GR4_GC0_C11_0, GR4_GC0_C12_8, GR4_GC0_C2_2, GR4_GC0_C3_2, GR4_GC0_C4_2, GR4_GC0_C10_9, GR4_GC0_C13_2, GR4_GC0_C11_3, GR0_GC0_C7_3);

--QE1_MASTERHWDATA[21] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[21] at UPCORE
QE1_MASTERHWDATA[21] = INPUT(GR4_GC0_C11_9, GR4_GC0_C2_5, GR4_GC0_C2_4, GR4_GC0_C15_3, GR4_GC0_C10_5, GR4_GC0_C10_6, GR4_GC0_C13_5, GR4_GC0_C11_7, GR0_GC0_C4_8);

--QE1_MASTERHWDATA[22] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[22] at UPCORE
QE1_MASTERHWDATA[22] = INPUT(GR7_GC0_C1_2, GR7_GC0_C12_2, GR7_GC0_C13_8, GR7_GC0_C4_2, GR7_GC0_C12_5, GR7_GC0_C14_1, GR7_GC0_C14_4, GR7_GC0_C1_5, GR0_GC0_C4_6);

--QE1_MASTERHWDATA[23] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[23] at UPCORE
QE1_MASTERHWDATA[23] = INPUT(GR7_GC0_C1_0, GR7_GC0_C1_1, GR7_GC0_C0_4, GR7_GC0_C4_4, GR7_GC0_C0_2, GR7_GC0_C2_2, GR7_GC0_C3_6, GR7_GC0_C1_8, GR0_GC0_C5_2);

--QE1_MASTERHWDATA[24] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[24] at UPCORE
QE1_MASTERHWDATA[24] = INPUT(GR5_GC0_C13_4, GR9_GC0_C10_2, GR9_GC0_C7_2, GR2_GC0_C14_1, GR5_GC0_C9_9, GR5_GC0_C15_4, GR5_GC0_C4_8, GR5_GC0_C4_5, GR0_GC0_C7_4);

--QE1_MASTERHWDATA[25] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[25] at UPCORE
QE1_MASTERHWDATA[25] = INPUT(GR9_GC0_C1_5, GR9_GC0_C2_6, GR9_GC0_C3_4, GR9_GC0_C8_9, GR9_GC0_C7_5, GR9_GC0_C7_4, GR9_GC0_C10_7, GR9_GC0_C2_3, GR0_GC0_C5_5);

--QE1_MASTERHWDATA[26] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[26] at UPCORE
QE1_MASTERHWDATA[26] = INPUT(GR9_GC0_C3_5, GR9_GC0_C1_7, GR9_GC0_C2_7, GR9_GC0_C10_4, GR9_GC0_C3_2, GR9_GC0_C12_3, GR9_GC0_C10_6, GR9_GC0_C1_1, GR0_GC0_C6_4);

--QE1_MASTERHWDATA[27] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[27] at UPCORE
QE1_MASTERHWDATA[27] = INPUT(GR9_GC0_C2_4, GR9_GC0_C2_0, GR9_GC0_C3_6, GR9_GC0_C10_5, GR9_GC0_C14_4, GR9_GC0_C12_5, GR9_GC0_C10_8, GR9_GC0_C2_1, GR0_GC0_C3_5);

--QE1_MASTERHWDATA[28] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[28] at UPCORE
QE1_MASTERHWDATA[28] = INPUT(GR8_GC0_C14_2, GR8_GC0_C4_6, GR8_GC0_C4_2, GR8_GC0_C14_5, GR8_GC0_C1_4, GR8_GC0_C2_4, GR8_GC0_C2_8, GR8_GC0_C2_6, GR0_GC0_C4_4);

--QE1_MASTERHWDATA[29] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[29] at UPCORE
QE1_MASTERHWDATA[29] = INPUT(GR8_GC0_C10_3, GR9_GC0_C1_3, GR8_GC0_C2_5, GR8_GC0_C10_4, GR8_GC0_C3_3, GR8_GC0_C0_4, GR8_GC0_C0_5, GR9_GC0_C1_2, GR0_GC0_C2_5);

--QE1_MASTERHWDATA[30] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[30] at UPCORE
QE1_MASTERHWDATA[30] = INPUT(GR8_GC0_C5_2, GR8_GC0_C8_2, GR8_GC0_C6_7, GR8_GC0_C4_5, GR8_GC0_C4_8, GR8_GC0_C5_5, GR8_GC0_C1_2, GR8_GC0_C8_9, GR0_GC0_C6_2);

--QE1_MASTERHWDATA[31] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[31] at UPCORE
QE1_MASTERHWDATA[31] = INPUT(GR8_GC0_C11_2, GR8_GC0_C8_1, GR8_GC0_C11_4, GR8_GC0_C4_4, GR8_GC0_C4_9, GR8_GC0_C12_6, GR8_GC0_C0_2, GR8_GC0_C8_4, GR2_GC0_C3_2);

--QE1L332 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM0 at UPCORE
QE1L332 = INPUT(GC1_C8_0);

--QE1L432 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM1 at UPCORE
QE1L432 = INPUT(GC1_C13_1);

--QE1L532 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM2 at UPCORE
QE1L532 = INPUT(GC0_C12_0);

--QE1L632 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM3 at UPCORE
QE1L632 = INPUT(GC0_C11_1);

--QE1L671 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR0 at UPCORE
QE1L671 = INPUT(GC0_C7_1);

--QE1L771 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR1 at UPCORE
QE1L771 = INPUT(GC0_C7_0);

--QE1L871 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR2 at UPCORE
QE1L871 = INPUT(GC0_C6_1);

--QE1L971 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR3 at UPCORE
QE1L971 = INPUT(GC0_C6_0);

--QE1L081 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR4 at UPCORE
QE1L081 = INPUT(GC0_C5_1);

--QE1L181 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR5 at UPCORE
QE1L181 = INPUT(GC0_C5_0);

--QE1L281 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR6 at UPCORE
QE1L281 = INPUT(GC0_C4_1);

--QE1L381 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR7 at UPCORE
QE1L381 = INPUT(GC0_C4_0);

--QE1L481 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR8 at UPCORE
QE1L481 = INPUT(GC0_C3_1);

--QE1L581 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR9 at UPCORE
QE1L581 = INPUT(GC0_C3_0);

--QE1L681 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR10 at UPCORE
QE1L681 = INPUT(GC0_C2_1);

--QE1L781 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR11 at UPCORE
QE1L781 = INPUT(GC0_C2_0);

--QE1L881 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR12 at UPCORE
QE1L881 = INPUT(GC0_C1_1);

--QE1L981 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR13 at UPCORE
QE1L981 = INPUT(GC0_C1_0);

--QE1L091 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR14 at UPCORE
QE1L091 = INPUT(GC0_C0_1);

--QE1L991 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCSN0 at UPCORE
QE1L991 = INPUT(GC0_C9_1);

--QE1L002 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCSN1 at UPCORE
QE1L002 = INPUT(GC0_C9_0);

--QE1L142 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT0 at UPCORE
QE1L142 = INPUT(GC1_C3_0);

--QE1L242 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT1 at UPCORE
QE1L242 = INPUT(GC1_C3_1);

--QE1L342 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT2 at UPCORE
QE1L342 = INPUT(GC1_C4_0);

--QE1L442 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT3 at UPCORE
QE1L442 = INPUT(GC1_C4_1);

--QE1L542 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT4 at UPCORE
QE1L542 = INPUT(GC1_C5_0);

--QE1L642 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT5 at UPCORE
QE1L642 = INPUT(GC1_C5_1);

--QE1L742 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT6 at UPCORE
QE1L742 = INPUT(GC1_C6_1);

--QE1L842 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT7 at UPCORE
QE1L842 = INPUT(GC1_C7_0);

--QE1L942 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT8 at UPCORE
QE1L942 = INPUT(GC1_C8_1);

--QE1L052 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT9 at UPCORE
QE1L052 = INPUT(GC1_C9_0);

--QE1L152 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT10 at UPCORE
QE1L152 = INPUT(GC1_C9_1);

--QE1L252 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT11 at UPCORE
QE1L252 = INPUT(GC1_C10_0);

--QE1L352 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT12 at UPCORE
QE1L352 = INPUT(GC1_C10_1);

--QE1L452 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT13 at UPCORE
QE1L452 = INPUT(GC1_C11_0);

--QE1L552 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT14 at UPCORE
QE1L552 = INPUT(GC1_C11_1);

--QE1L652 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT15 at UPCORE
QE1L652 = INPUT(GC1_C12_1);

--QE1L752 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT16 at UPCORE
QE1L752 = INPUT(GC1_C14_0);

--QE1L852 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT17 at UPCORE
QE1L852 = INPUT(GC1_C14_1);

--QE1L952 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT18 at UPCORE
QE1L952 = INPUT(GC1_C15_0);

--QE1L062 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT19 at UPCORE
QE1L062 = INPUT(GC0_C15_0);

--QE1L162 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT20 at UPCORE
QE1L162 = INPUT(GC0_C14_1);

--QE1L262 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT21 at UPCORE
QE1L262 = INPUT(GC0_C14_0);

--QE1L362 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT22 at UPCORE
QE1L362 = INPUT(GC0_C13_1);

--QE1L462 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT23 at UPCORE
QE1L462 = INPUT(GC0_C13_0);

--QE1L562 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT24 at UPCORE
QE1L562 = INPUT(30);

--QE1L662 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT25 at UPCORE
QE1L662 = INPUT(29);

--QE1L762 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT26 at UPCORE
QE1L762 = INPUT(28);

--QE1L862 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT27 at UPCORE
QE1L862 = INPUT(27);

--QE1L962 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT28 at UPCORE
QE1L962 = INPUT(26);

--QE1L072 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT29 at UPCORE
QE1L072 = INPUT(25);

--QE1L172 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT30 at UPCORE
QE1L172 = INPUT(24);

--QE1L272 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT31 at UPCORE
QE1L272 = INPUT(23);

--QE1L972 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT0 at UPCORE
QE1L972 = INPUT(GC1_C7_1);

--QE1L082 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT1 at UPCORE
QE1L082 = INPUT(GC1_C13_0);

--QE1L182 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT2 at UPCORE
QE1L182 = INPUT(GC0_C12_1);

--QE1L282 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT3 at UPCORE
QE1L282 = INPUT(22);

--QE1L732 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE0 at UPCORE
QE1L732 = INPUT(GC1_C3_0, GC1_C3_1, GC1_C4_0, GC1_C4_1, GC1_C5_0, GC1_C5_1, GC1_C6_1, GC1_C7_0);

--QE1L832 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE1 at UPCORE
QE1L832 = INPUT(GC1_C8_1, GC1_C9_0, GC1_C9_1, GC1_C10_0, GC1_C10_1, GC1_C11_0, GC1_C11_1, GC1_C12_1);

--QE1L932 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE2 at UPCORE
QE1L932 = INPUT(GC1_C14_0, GC1_C14_1, GC1_C15_0, GC0_C15_0, GC0_C14_1, GC0_C14_0, GC0_C13_1, GC0_C13_0);

--QE1L042 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE3 at UPCORE
QE1L042 = INPUT(30, 29, 28, 27, 26, 25, 24, 23);

--QE1L55 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT0 at UPCORE
QE1L55 = INPUT(GC2_C9_1);

--QE1L65 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT1 at UPCORE
QE1L65 = INPUT(GC2_C9_0);

--QE1L75 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT2 at UPCORE
QE1L75 = INPUT(GC2_C8_1);

--QE1L85 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT3 at UPCORE
QE1L85 = INPUT(GC2_C8_0);

--QE1L95 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT4 at UPCORE
QE1L95 = INPUT(GC2_C7_1);

--QE1L06 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT5 at UPCORE
QE1L06 = INPUT(GC2_C7_0);

--QE1L16 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT6 at UPCORE
QE1L16 = INPUT(GC2_C6_1);

--QE1L26 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT7 at UPCORE
QE1L26 = INPUT(GC2_C6_0);

--QE1L36 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT8 at UPCORE
QE1L36 = INPUT(GC2_C5_1);

--QE1L46 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT9 at UPCORE
QE1L46 = INPUT(GC2_C5_0);

--QE1L56 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT10 at UPCORE
QE1L56 = INPUT(GC2_C4_1);

--QE1L66 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT11 at UPCORE
QE1L66 = INPUT(GC2_C4_0);

--QE1L76 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT12 at UPCORE
QE1L76 = INPUT(GC2_C3_1);

--QE1L86 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT13 at UPCORE
QE1L86 = INPUT(GC2_C3_0);

--QE1L96 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT14 at UPCORE
QE1L96 = INPUT(GC2_C2_1);

--QE1L07 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT15 at UPCORE
QE1L07 = INPUT(GC2_C2_0);

--QE1L92 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIBE0 at UPCORE
QE1L92 = INPUT(GC3_C4_1);

--QE1L03 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIBE1 at UPCORE
QE1L03 = INPUT(GC3_C5_0);

--QE1L33 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN0 at UPCORE
QE1L33 = INPUT(GC3_C6_1);

--QE1L43 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN1 at UPCORE
QE1L43 = INPUT(GC3_C7_0);

--QE1L53 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN2 at UPCORE
QE1L53 = INPUT(GC3_C7_1);

--QE1L63 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN3 at UPCORE
QE1L63 = INPUT(GC3_C8_0);

--QE1L4 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR0 at UPCORE
QE1L4 = INPUT(GC3_C10_0);

--QE1L5 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR1 at UPCORE
QE1L5 = INPUT(GC3_C10_1);

--QE1L6 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR2 at UPCORE
QE1L6 = INPUT(GC3_C11_0);

--QE1L7 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR3 at UPCORE
QE1L7 = INPUT(GC3_C11_1);

--QE1L8 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR4 at UPCORE
QE1L8 = INPUT(GC3_C12_0);

--QE1L9 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR5 at UPCORE
QE1L9 = INPUT(GC3_C12_1);

--QE1L01 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR6 at UPCORE
QE1L01 = INPUT(GC3_C13_0);

--QE1L11 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR7 at UPCORE
QE1L11 = INPUT(GC3_C13_1);

--QE1L21 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR8 at UPCORE
QE1L21 = INPUT(GC3_C14_0);

--QE1L31 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR9 at UPCORE
QE1L31 = INPUT(GC3_C14_1);

--QE1L41 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR10 at UPCORE
QE1L41 = INPUT(GC3_C15_0);

--QE1L51 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR11 at UPCORE
QE1L51 = INPUT(GC2_C15_0);

--QE1L61 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR12 at UPCORE
QE1L61 = INPUT(GC2_C14_1);

--QE1L71 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR13 at UPCORE
QE1L71 = INPUT(GC2_C14_0);

--QE1L81 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR14 at UPCORE
QE1L81 = INPUT(GC2_C13_1);

--QE1L91 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR15 at UPCORE
QE1L91 = INPUT(GC2_C13_0);

--QE1L02 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR16 at UPCORE
QE1L02 = INPUT(GC2_C12_1);

--QE1L12 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR17 at UPCORE
QE1L12 = INPUT(GC2_C12_0);

--QE1L22 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR18 at UPCORE
QE1L22 = INPUT(GC2_C11_1);

--QE1L32 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR19 at UPCORE
QE1L32 = INPUT(GC2_C11_0);

--QE1L42 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR20 at UPCORE
QE1L42 = INPUT(GC2_C10_1);

--QE1L52 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR21 at UPCORE
QE1L52 = INPUT(GC2_C10_0);

--QE1L62 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR22 at UPCORE
QE1L62 = INPUT(34);

--QE1L72 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR23 at UPCORE
QE1L72 = INPUT(33);

--QE1L82 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR24 at UPCORE
QE1L82 = INPUT(32);


--KB1L34Q is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|COMM_RESET~reg at LC5_2_C3
--operation mode is normal

KB1L34Q_lut_out = !V1L4Q & (KB1L34Q # KB1L77Q & TB1L91Q);
KB1L34Q = DFFE(KB1L34Q_lut_out, GLOBAL(KE1_outclock0), , , );


--MB1_inst23[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst23[7] at LC2_1_B3
--operation mode is normal

MB1_inst23[7]_lut_out = !NB1L51Q & (AE1L2 # NB1L41Q # !KC4_dffs[0]);
MB1_inst23[7] = DFFE(MB1_inst23[7]_lut_out, !GLOBAL(KE1_outclock0), , , );


--MB1_inst23[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst23[6] at LC6_1_B3
--operation mode is normal

MB1_inst23[6]_lut_out = !NB1L51Q & (NB1L41Q # AE1L2 & KC4_dffs[0]);
MB1_inst23[6] = DFFE(MB1_inst23[6]_lut_out, !GLOBAL(KE1_outclock0), , , );


--MB1_inst23[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst23[0] at LC3_1_B3
--operation mode is normal

MB1_inst23[0]_lut_out = NB1L41Q & !NB1L51Q # !NB1L41Q & (NB1L51Q # AE1L1 & KC4_dffs[0]);
MB1_inst23[0] = DFFE(MB1_inst23[0]_lut_out, !GLOBAL(KE1_outclock0), , , );


--DB1L2 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|ATWDTrigger_sig~COMB at LC9_7_L1
--operation mode is normal

DB1L2 = DB1_launch_mode[0] # DB1_launch_mode[1] & DB1_discFF;


--BB1L712Q is atwd:atwd0|atwd_control:inst_atwd_control|OutputEnable~reg0 at LC3_15_B2
--operation mode is normal

BB1L712Q_lut_out = BB1L162Q # BB1L712Q & BB1L84;
BB1L712Q = DFFE(BB1L712Q_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1L9Q is atwd:atwd0|atwd_control:inst_atwd_control|CounterClock~reg0 at LC5_7_B2
--operation mode is normal

BB1L9Q_lut_out = BB1_counterclk_high # !BB1_counterclk_low & !BB1_cclk;
BB1L9Q = DFFE(BB1L9Q_lut_out, GLOBAL(KE2_outclock1), !GLOBAL(V1L4Q), , );


--CB1L671Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ShiftClock~reg0 at LC5_14_B1
--operation mode is normal

CB1L671Q_lut_out = CB1L971Q # CB1L671Q & (CB1L081Q # !CB1L011);
CB1L671Q = DFFE(CB1L671Q_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1L812Q is atwd:atwd0|atwd_control:inst_atwd_control|RampSet~reg0 at LC8_16_T4
--operation mode is normal

BB1L812Q_lut_out = BB1L812Q & (!BB1L381 # !BB1L181) # !BB1L481;
BB1L812Q = DFFE(BB1L812Q_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1_channel[1] is atwd:atwd0|atwd_control:inst_atwd_control|channel[1] at LC6_16_T2
--operation mode is normal

BB1_channel[1]_lut_out = BB1L05 # BB1_channel[1] & (BB1L362Q # !BB1L681);
BB1_channel[1] = DFFE(BB1_channel[1]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1_channel[0] is atwd:atwd0|atwd_control:inst_atwd_control|channel[0] at LC5_16_T2
--operation mode is normal

BB1_channel[0]_lut_out = BB1_channel[0] & (BB1L362Q # !BB1L681) # !BB1_channel[0] & BB1L852Q;
BB1_channel[0] = DFFE(BB1_channel[0]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1L912Q is atwd:atwd0|atwd_control:inst_atwd_control|ReadWrite~reg0 at LC3_3_T2
--operation mode is normal

BB1L912Q_lut_out = BB1L462Q # BB1L912Q & (BB1L262Q # BB1L971);
BB1L912Q = DFFE(BB1L912Q_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1L1Q is atwd:atwd0|atwd_control:inst_atwd_control|AnalogReset~reg0 at LC8_4_T2
--operation mode is normal

BB1L1Q_lut_out = BB1L781 # BB1L1Q & (BB1L881 # !BB1L281);
BB1L1Q = DFFE(BB1L1Q_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1L01Q is atwd:atwd0|atwd_control:inst_atwd_control|DigitalReset~reg0 at LC6_3_T2
--operation mode is normal

BB1L01Q_lut_out = BB1L01Q & (BB1L981 # !BB1L581) # !BB1L091;
BB1L01Q = DFFE(BB1L01Q_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1L11Q is atwd:atwd0|atwd_control:inst_atwd_control|DigitalSet~reg0 at LC7_15_T4
--operation mode is normal

BB1L11Q_lut_out = BB1L11Q & (BB1L552Q # !BB1L381) # !BB1L581;
BB1L11Q = DFFE(BB1L11Q_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--DB2L2 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|ATWDTrigger_sig~COMB at LC5_6_L1
--operation mode is normal

DB2L2 = DB2_launch_mode[0] # DB2_launch_mode[1] & DB2_discFF;


--BB2L812Q is atwd:atwd1|atwd_control:inst_atwd_control|OutputEnable~reg0 at LC5_12_O2
--operation mode is normal

BB2L812Q_lut_out = BB2L162Q # BB2L812Q & (!BB2L181 # !BB2L971);
BB2L812Q = DFFE(BB2L812Q_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2L9Q is atwd:atwd1|atwd_control:inst_atwd_control|CounterClock~reg0 at LC5_7_O1
--operation mode is normal

BB2L9Q_lut_out = BB2_counterclk_high # !BB2_counterclk_low & !BB2_cclk;
BB2L9Q = DFFE(BB2L9Q_lut_out, GLOBAL(KE2_outclock1), !GLOBAL(V1L4Q), , );


--CB2L671Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ShiftClock~reg0 at LC1_15_S2
--operation mode is normal

CB2L671Q_lut_out = CB2L971Q # CB2L671Q & (CB2L081Q # !CB2L011);
CB2L671Q = DFFE(CB2L671Q_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2L912Q is atwd:atwd1|atwd_control:inst_atwd_control|RampSet~reg0 at LC5_14_O1
--operation mode is normal

BB2L912Q_lut_out = BB2L912Q & BB2L74 # !BB2L381 # !BB2L552Q;
BB2L912Q = DFFE(BB2L912Q_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2_channel[1] is atwd:atwd1|atwd_control:inst_atwd_control|channel[1] at LC7_9_O1
--operation mode is normal

BB2_channel[1]_lut_out = BB2L05 # BB2_channel[1] & (BB2L362Q # !BB2L481);
BB2_channel[1] = DFFE(BB2_channel[1]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2_channel[0] is atwd:atwd1|atwd_control:inst_atwd_control|channel[0] at LC6_9_O1
--operation mode is normal

BB2_channel[0]_lut_out = BB2_channel[0] & (BB2L362Q # !BB2L481) # !BB2_channel[0] & BB2L952Q;
BB2_channel[0] = DFFE(BB2_channel[0]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2L022Q is atwd:atwd1|atwd_control:inst_atwd_control|ReadWrite~reg0 at LC5_8_O1
--operation mode is normal

BB2L022Q_lut_out = BB2L462Q # BB2L022Q & (!BB2L681 # !BB2L781);
BB2L022Q = DFFE(BB2L022Q_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2L1Q is atwd:atwd1|atwd_control:inst_atwd_control|AnalogReset~reg0 at LC10_15_O1
--operation mode is normal

BB2L1Q_lut_out = BB2L881 # BB2L1Q & (BB2L981 # !BB2L081);
BB2L1Q = DFFE(BB2L1Q_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2L01Q is atwd:atwd1|atwd_control:inst_atwd_control|DigitalReset~reg0 at LC3_14_O1
--operation mode is normal

BB2L01Q_lut_out = BB2L01Q & (BB2L091 # !BB2L381) # !BB2L191;
BB2L01Q = DFFE(BB2L01Q_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2L11Q is atwd:atwd1|atwd_control:inst_atwd_control|DigitalSet~reg0 at LC9_13_O4
--operation mode is normal

BB2L11Q_lut_out = BB2L11Q & (BB2L652Q # !BB2L291) # !BB2L381;
BB2L11Q = DFFE(BB2L11Q_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--P1L18Q is hit_counter:inst_hit_counter|MultiSPE_nl~reg0 at LC3_13_G1
--operation mode is normal

P1L18Q_lut_out = !P1_MultiSPE1;
P1L18Q = DFFE(P1L18Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--P1L101Q is hit_counter:inst_hit_counter|OneSPE_nl~reg0 at LC7_12_G2
--operation mode is normal

P1L101Q_lut_out = !P1_OneSPE1;
P1L101Q = DFFE(P1L101Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--M1L3Q is fe_testpulse:inst_fe_testpulse|FE_TEST_PULSE~reg0 at LC9_8_Y1
--operation mode is normal

M1L3Q_lut_out = M1_tick_old1 # M1_tick_old # M1_i4 # M1_tick_old0;
M1L3Q = DFFE(M1L3Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--U1L35Q is r2r:inst_r2r|R2BUS[6]~reg0 at LC9_11_I4
--operation mode is normal

U1L35Q_lut_out = !U1_cnt[6];
U1L35Q = DFFE(U1L35Q_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--U1L25Q is r2r:inst_r2r|R2BUS[5]~reg0 at LC5_11_I4
--operation mode is normal

U1L25Q_lut_out = U1_cnt[5];
U1L25Q = DFFE(U1L25Q_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--U1L15Q is r2r:inst_r2r|R2BUS[4]~reg0 at LC8_11_I4
--operation mode is normal

U1L15Q_lut_out = U1_cnt[4];
U1L15Q = DFFE(U1L15Q_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--U1L05Q is r2r:inst_r2r|R2BUS[3]~reg0 at LC6_11_I4
--operation mode is normal

U1L05Q_lut_out = U1_cnt[3];
U1L05Q = DFFE(U1L05Q_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--U1L94Q is r2r:inst_r2r|R2BUS[2]~reg0 at LC10_11_I4
--operation mode is normal

U1L94Q_lut_out = U1_cnt[2];
U1L94Q = DFFE(U1L94Q_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--U1L84Q is r2r:inst_r2r|R2BUS[1]~reg0 at LC3_10_I4
--operation mode is normal

U1L84Q_lut_out = U1_cnt[1];
U1L84Q = DFFE(U1L84Q_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--U1L74Q is r2r:inst_r2r|R2BUS[0]~reg0 at LC3_11_I4
--operation mode is normal

U1L74Q_lut_out = U1_cnt[0];
U1L74Q = DFFE(U1L74Q_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--W1L8Q is single_led:inst_single_led|SingleLED_TRIGGER~reg0 at LC7_1_V1
--operation mode is normal

W1L8Q_lut_out = W1_LEDdelay[3];
W1L8Q = DFFE(W1L8Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--F1L3Q is flasher_board:flasher_board_inst|FL_Trigger~reg0 at LC5_15_L1
--operation mode is normal

F1L3Q_lut_out = F1_LEDdelay[3];
F1L3Q = DFFE(F1L3Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1_command_2_local[26] is slaveregister:slaveregister_inst|command_2_local[26] at LC6_4_J1
--operation mode is normal

Y1_command_2_local[26]_lut_out = QE1_MASTERHWDATA[26];
Y1_command_2_local[26] = DFFE(Y1_command_2_local[26]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--VB1L22Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|rx_we~reg0 at LC10_10_C4
--operation mode is normal

VB1L22Q_lut_out = VB1L23Q;
VB1L22Q = DFFE(VB1L22Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--UC1_SRG[27] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[27] at LC4_10_G4
--operation mode is normal

UC1_SRG[27]_lut_out = YB1_crc32_en & UC1_SRG[26] # !YB1_crc32_en & UC1_SRG[27] # !VB1L2Q;
UC1_SRG[27] = DFFE(UC1_SRG[27]_lut_out, GLOBAL(KE1_outclock0), , , KB1L55Q);


--UC1_SRG[28] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[28] at LC7_10_G4
--operation mode is normal

UC1_SRG[28]_lut_out = YB1_crc32_en & UC1_SRG[27] # !YB1_crc32_en & UC1_SRG[28] # !VB1L2Q;
UC1_SRG[28] = DFFE(UC1_SRG[28]_lut_out, GLOBAL(KE1_outclock0), , , KB1L55Q);


--UC1_SRG[29] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[29] at LC3_10_G4
--operation mode is normal

UC1_SRG[29]_lut_out = YB1_crc32_en & UC1_SRG[28] # !YB1_crc32_en & UC1_SRG[29] # !VB1L2Q;
UC1_SRG[29] = DFFE(UC1_SRG[29]_lut_out, GLOBAL(KE1_outclock0), , , KB1L55Q);


--UC1_SRG[30] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[30] at LC10_10_G4
--operation mode is normal

UC1_SRG[30]_lut_out = YB1_crc32_en & UC1_SRG[29] # !YB1_crc32_en & UC1_SRG[30] # !VB1L2Q;
UC1_SRG[30] = DFFE(UC1_SRG[30]_lut_out, GLOBAL(KE1_outclock0), , , KB1L55Q);


--YB1L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~703 at LC6_10_G4
--operation mode is normal

YB1L8 = UC1_SRG[28] # UC1_SRG[30] # UC1_SRG[29] # UC1_SRG[27];


--UC1_SRG[23] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[23] at LC10_9_G4
--operation mode is normal

UC1_SRG[23]_lut_out = YB1_crc32_en & UC1_i16 # !YB1_crc32_en & UC1_SRG[23] # !VB1L2Q;
UC1_SRG[23] = DFFE(UC1_SRG[23]_lut_out, GLOBAL(KE1_outclock0), , , KB1L55Q);


--UC1_SRG[24] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[24] at LC5_9_G4
--operation mode is normal

UC1_SRG[24]_lut_out = YB1_crc32_en & UC1_SRG[23] # !YB1_crc32_en & UC1_SRG[24] # !VB1L2Q;
UC1_SRG[24] = DFFE(UC1_SRG[24]_lut_out, GLOBAL(KE1_outclock0), , , KB1L55Q);


--UC1_SRG[25] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[25] at LC8_9_G4
--operation mode is normal

UC1_SRG[25]_lut_out = YB1_crc32_en & UC1_SRG[24] # !YB1_crc32_en & UC1_SRG[25] # !VB1L2Q;
UC1_SRG[25] = DFFE(UC1_SRG[25]_lut_out, GLOBAL(KE1_outclock0), , , KB1L55Q);


--UC1_SRG[26] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[26] at LC2_9_G4
--operation mode is normal

UC1_SRG[26]_lut_out = YB1_crc32_en & UC1_i17 # !YB1_crc32_en & UC1_SRG[26] # !VB1L2Q;
UC1_SRG[26] = DFFE(UC1_SRG[26]_lut_out, GLOBAL(KE1_outclock0), , , KB1L55Q);


--YB1L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~704 at LC6_9_G4
--operation mode is normal

YB1L9 = UC1_SRG[23] # UC1_SRG[24] # UC1_SRG[25] # UC1_SRG[26];


--UC1_SRG[19] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[19] at LC3_11_G4
--operation mode is normal

UC1_SRG[19]_lut_out = YB1_crc32_en & UC1_SRG[18] # !YB1_crc32_en & UC1_SRG[19] # !VB1L2Q;
UC1_SRG[19] = DFFE(UC1_SRG[19]_lut_out, GLOBAL(KE1_outclock0), , , KB1L55Q);


--UC1_SRG[20] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[20] at LC5_11_G4
--operation mode is normal

UC1_SRG[20]_lut_out = YB1_crc32_en & UC1_SRG[19] # !YB1_crc32_en & UC1_SRG[20] # !VB1L2Q;
UC1_SRG[20] = DFFE(UC1_SRG[20]_lut_out, GLOBAL(KE1_outclock0), , , KB1L55Q);


--UC1_SRG[21] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[21] at LC7_11_G4
--operation mode is normal

UC1_SRG[21]_lut_out = YB1_crc32_en & UC1_SRG[20] # !YB1_crc32_en & UC1_SRG[21] # !VB1L2Q;
UC1_SRG[21] = DFFE(UC1_SRG[21]_lut_out, GLOBAL(KE1_outclock0), , , KB1L55Q);


--UC1_SRG[22] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[22] at LC10_11_G4
--operation mode is normal

UC1_SRG[22]_lut_out = YB1_crc32_en & UC1_i15 # !YB1_crc32_en & UC1_SRG[22] # !VB1L2Q;
UC1_SRG[22] = DFFE(UC1_SRG[22]_lut_out, GLOBAL(KE1_outclock0), , , KB1L55Q);


--YB1L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~705 at LC1_10_G4
--operation mode is normal

YB1L01 = UC1_SRG[20] # UC1_SRG[21] # UC1_SRG[22] # UC1_SRG[19];


--UC1_SRG[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[15] at LC7_3_G4
--operation mode is normal

UC1_SRG[15]_lut_out = YB1_crc32_en & UC1_SRG[14] # !YB1_crc32_en & UC1_SRG[15] # !VB1L2Q;
UC1_SRG[15] = DFFE(UC1_SRG[15]_lut_out, GLOBAL(KE1_outclock0), , , KB1L55Q);


--UC1_SRG[16] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[16] at LC8_11_G4
--operation mode is normal

UC1_SRG[16]_lut_out = YB1_crc32_en & UC1_i14 # !YB1_crc32_en & UC1_SRG[16] # !VB1L2Q;
UC1_SRG[16] = DFFE(UC1_SRG[16]_lut_out, GLOBAL(KE1_outclock0), , , KB1L55Q);


--UC1_SRG[17] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[17] at LC9_11_G4
--operation mode is normal

UC1_SRG[17]_lut_out = YB1_crc32_en & UC1_SRG[16] # !YB1_crc32_en & UC1_SRG[17] # !VB1L2Q;
UC1_SRG[17] = DFFE(UC1_SRG[17]_lut_out, GLOBAL(KE1_outclock0), , , KB1L55Q);


--UC1_SRG[18] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[18] at LC6_11_G4
--operation mode is normal

UC1_SRG[18]_lut_out = YB1_crc32_en & UC1_SRG[17] # !YB1_crc32_en & UC1_SRG[18] # !VB1L2Q;
UC1_SRG[18] = DFFE(UC1_SRG[18]_lut_out, GLOBAL(KE1_outclock0), , , KB1L55Q);


--YB1L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~706 at LC1_11_G4
--operation mode is normal

YB1L11 = UC1_SRG[17] # UC1_SRG[18] # UC1_SRG[15] # UC1_SRG[16];


--YB1L21 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~707 at LC2_10_G4
--operation mode is normal

YB1L21 = YB1L01 # YB1L11 # YB1L9 # YB1L8;


--UC1_SRG[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[11] at LC10_2_G4
--operation mode is normal

UC1_SRG[11]_lut_out = YB1_crc32_en & UC1_i12 # !YB1_crc32_en & UC1_SRG[11] # !VB1L2Q;
UC1_SRG[11] = DFFE(UC1_SRG[11]_lut_out, GLOBAL(KE1_outclock0), , , KB1L55Q);


--UC1_SRG[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[12] at LC6_2_G4
--operation mode is normal

UC1_SRG[12]_lut_out = YB1_crc32_en & UC1_i13 # !YB1_crc32_en & UC1_SRG[12] # !VB1L2Q;
UC1_SRG[12] = DFFE(UC1_SRG[12]_lut_out, GLOBAL(KE1_outclock0), , , KB1L55Q);


--UC1_SRG[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[13] at LC3_2_G4
--operation mode is normal

UC1_SRG[13]_lut_out = YB1_crc32_en & UC1_SRG[12] # !YB1_crc32_en & UC1_SRG[13] # !VB1L2Q;
UC1_SRG[13] = DFFE(UC1_SRG[13]_lut_out, GLOBAL(KE1_outclock0), , , KB1L55Q);


--UC1_SRG[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[14] at LC6_3_G4
--operation mode is normal

UC1_SRG[14]_lut_out = YB1_crc32_en & UC1_SRG[13] # !YB1_crc32_en & UC1_SRG[14] # !VB1L2Q;
UC1_SRG[14] = DFFE(UC1_SRG[14]_lut_out, GLOBAL(KE1_outclock0), , , KB1L55Q);


--YB1L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~708 at LC7_2_G4
--operation mode is normal

YB1L31 = UC1_SRG[13] # UC1_SRG[11] # UC1_SRG[12] # UC1_SRG[14];


--UC1_SRG[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[7] at LC3_15_G4
--operation mode is normal

UC1_SRG[7]_lut_out = YB1_crc32_en & UC1_i9 # !YB1_crc32_en & UC1_SRG[7] # !VB1L2Q;
UC1_SRG[7] = DFFE(UC1_SRG[7]_lut_out, GLOBAL(KE1_outclock0), , , KB1L55Q);


--UC1_SRG[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[8] at LC8_15_G4
--operation mode is normal

UC1_SRG[8]_lut_out = YB1_crc32_en & UC1_i10 # !YB1_crc32_en & UC1_SRG[8] # !VB1L2Q;
UC1_SRG[8] = DFFE(UC1_SRG[8]_lut_out, GLOBAL(KE1_outclock0), , , KB1L55Q);


--UC1_SRG[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[9] at LC7_15_G4
--operation mode is normal

UC1_SRG[9]_lut_out = YB1_crc32_en & UC1_SRG[8] # !YB1_crc32_en & UC1_SRG[9] # !VB1L2Q;
UC1_SRG[9] = DFFE(UC1_SRG[9]_lut_out, GLOBAL(KE1_outclock0), , , KB1L55Q);


--UC1_SRG[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[10] at LC9_15_G4
--operation mode is normal

UC1_SRG[10]_lut_out = YB1_crc32_en & UC1_i11 # !YB1_crc32_en & UC1_SRG[10] # !VB1L2Q;
UC1_SRG[10] = DFFE(UC1_SRG[10]_lut_out, GLOBAL(KE1_outclock0), , , KB1L55Q);


--YB1L41 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~709 at LC6_15_G4
--operation mode is normal

YB1L41 = UC1_SRG[7] # UC1_SRG[9] # UC1_SRG[10] # UC1_SRG[8];


--UC1_SRG[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[3] at LC5_8_G4
--operation mode is normal

UC1_SRG[3]_lut_out = YB1_crc32_en & UC1_SRG[2] # !YB1_crc32_en & UC1_SRG[3] # !VB1L2Q;
UC1_SRG[3] = DFFE(UC1_SRG[3]_lut_out, GLOBAL(KE1_outclock0), , , KB1L55Q);


--UC1_SRG[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[4] at LC10_8_G4
--operation mode is normal

UC1_SRG[4]_lut_out = YB1_crc32_en & UC1_i7 # !YB1_crc32_en & UC1_SRG[4] # !VB1L2Q;
UC1_SRG[4] = DFFE(UC1_SRG[4]_lut_out, GLOBAL(KE1_outclock0), , , KB1L55Q);


--UC1_SRG[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[5] at LC4_15_G4
--operation mode is normal

UC1_SRG[5]_lut_out = YB1_crc32_en & UC1_i8 # !YB1_crc32_en & UC1_SRG[5] # !VB1L2Q;
UC1_SRG[5] = DFFE(UC1_SRG[5]_lut_out, GLOBAL(KE1_outclock0), , , KB1L55Q);


--UC1_SRG[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[6] at LC10_15_G4
--operation mode is normal

UC1_SRG[6]_lut_out = YB1_crc32_en & UC1_SRG[5] # !YB1_crc32_en & UC1_SRG[6] # !VB1L2Q;
UC1_SRG[6] = DFFE(UC1_SRG[6]_lut_out, GLOBAL(KE1_outclock0), , , KB1L55Q);


--YB1L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~710 at LC6_14_G4
--operation mode is normal

YB1L51 = UC1_SRG[4] # UC1_SRG[6] # UC1_SRG[3] # UC1_SRG[5];


--UC1_SRG[31] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[31] at LC7_9_G4
--operation mode is normal

UC1_SRG[31]_lut_out = YB1_crc32_en & UC1_SRG[30] # !YB1_crc32_en & UC1_SRG[31] # !VB1L2Q;
UC1_SRG[31] = DFFE(UC1_SRG[31]_lut_out, GLOBAL(KE1_outclock0), , , KB1L55Q);


--UC1_SRG[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[0] at LC1_6_G4
--operation mode is normal

UC1_SRG[0]_lut_out = YB1_crc32_en & UC1_i4 # !YB1_crc32_en & UC1_SRG[0] # !VB1L2Q;
UC1_SRG[0] = DFFE(UC1_SRG[0]_lut_out, GLOBAL(KE1_outclock0), , , KB1L55Q);


--UC1_SRG[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[1] at LC3_7_G4
--operation mode is normal

UC1_SRG[1]_lut_out = YB1_crc32_en & UC1_i5 # !YB1_crc32_en & UC1_SRG[1] # !VB1L2Q;
UC1_SRG[1] = DFFE(UC1_SRG[1]_lut_out, GLOBAL(KE1_outclock0), , , KB1L55Q);


--UC1_SRG[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[2] at LC1_8_G4
--operation mode is normal

UC1_SRG[2]_lut_out = YB1_crc32_en & UC1_i6 # !YB1_crc32_en & UC1_SRG[2] # !VB1L2Q;
UC1_SRG[2] = DFFE(UC1_SRG[2]_lut_out, GLOBAL(KE1_outclock0), , , KB1L55Q);


--YB1L61 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~711 at LC7_7_G4
--operation mode is normal

YB1L61 = UC1_SRG[31] # UC1_SRG[1] # UC1_SRG[0] # UC1_SRG[2];


--YB1L71 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~712 at LC5_15_G4
--operation mode is normal

YB1L71 = YB1L61 # YB1L31 # YB1L51 # YB1L41;


--YB1L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~17 at LC5_10_C4
--operation mode is normal

YB1L7 = YB1L71 # YB1L21;


--TB1L21Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|data_msg~reg at LC10_16_C4
--operation mode is normal

TB1L21Q_lut_out = VCC;
TB1L21Q = DFFE(TB1L21Q_lut_out, GLOBAL(KE1_outclock0), !FC1L62Q, , TB1L11);


--VB1L4Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|data_error~reg0 at LC4_4_C4
--operation mode is normal

VB1L4Q_lut_out = VB1L93Q # VB1L73Q;
VB1L4Q = DFFE(VB1L4Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--XB1L98Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|lh_edge~reg at LC8_10_N3
--operation mode is normal

XB1L98Q_lut_out = XB1L12 & (XB1L1 # !XB1L041 & XB1L241);
XB1L98Q = DFFE(XB1L98Q_lut_out, GLOBAL(KE1_outclock0), KB1L55Q, , );


--FC1L01Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|eof_stb~reg at LC6_1_C4
--operation mode is normal

FC1L01Q_lut_out = FC1L1 & FC1L3 & KC1_dffs[3] & FC1L2;
FC1L01Q = DFFE(FC1L01Q_lut_out, GLOBAL(KE1_outclock0), KB1L55Q, , );


--FC1L9Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|data_stb~reg at LC5_13_Q4
--operation mode is normal

FC1L9Q_lut_out = TC1L61Q & FC1L32Q;
FC1L9Q = DFFE(FC1L9Q_lut_out, GLOBAL(KE1_outclock0), KB1L55Q, , );


--FC1L62Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|stf_stb~reg at LC1_1_C4
--operation mode is normal

FC1L62Q_lut_out = FC1L1 & FC1L4 & !KC1_dffs[3] & FC1L2;
FC1L62Q = DFFE(FC1L62Q_lut_out, GLOBAL(KE1_outclock0), KB1L55Q, , );


--LB1_inst46[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[0] at LC4_10_A4
--operation mode is normal

LB1_inst46[0]_lut_out = LB1_inst45[0];
LB1_inst46[0] = DFFE(LB1_inst46[0]_lut_out, GLOBAL(KE1_outclock0), , , VB1L61);


--LB1_inst46[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[1] at LC2_10_A4
--operation mode is normal

LB1_inst46[1]_lut_out = LB1_inst45[1];
LB1_inst46[1] = DFFE(LB1_inst46[1]_lut_out, GLOBAL(KE1_outclock0), , , VB1L61);


--LB1_inst46[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[2] at LC8_10_A4
--operation mode is normal

LB1_inst46[2]_lut_out = LB1_inst45[2];
LB1_inst46[2] = DFFE(LB1_inst46[2]_lut_out, GLOBAL(KE1_outclock0), , , VB1L61);


--LB1_inst46[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[3] at LC10_10_A4
--operation mode is normal

LB1_inst46[3]_lut_out = LB1_inst45[3];
LB1_inst46[3] = DFFE(LB1_inst46[3]_lut_out, GLOBAL(KE1_outclock0), , , VB1L61);


--LB1_inst46[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[4] at LC9_10_A4
--operation mode is normal

LB1_inst46[4]_lut_out = LB1_inst45[4];
LB1_inst46[4] = DFFE(LB1_inst46[4]_lut_out, GLOBAL(KE1_outclock0), , , VB1L61);


--LB1_inst46[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[5] at LC7_10_A4
--operation mode is normal

LB1_inst46[5]_lut_out = LB1_inst45[5];
LB1_inst46[5] = DFFE(LB1_inst46[5]_lut_out, GLOBAL(KE1_outclock0), , , VB1L61);


--LB1_inst46[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[6] at LC8_11_A4
--operation mode is normal

LB1_inst46[6]_lut_out = LB1_inst45[6];
LB1_inst46[6] = DFFE(LB1_inst46[6]_lut_out, GLOBAL(KE1_outclock0), , , VB1L61);


--LB1_inst46[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[7] at LC6_10_A4
--operation mode is normal

LB1_inst46[7]_lut_out = LB1_inst45[7];
LB1_inst46[7] = DFFE(LB1_inst46[7]_lut_out, GLOBAL(KE1_outclock0), , , VB1L61);


--LB1_inst43[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[0] at LC5_10_A4
--operation mode is normal

LB1_inst43[0]_lut_out = KC1_dffs[0];
LB1_inst43[0] = DFFE(LB1_inst43[0]_lut_out, GLOBAL(KE1_outclock0), , , VB1L61);


--LB1_inst43[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[1] at LC6_11_A4
--operation mode is normal

LB1_inst43[1]_lut_out = KC1_dffs[1];
LB1_inst43[1] = DFFE(LB1_inst43[1]_lut_out, GLOBAL(KE1_outclock0), , , VB1L61);


--LB1_inst43[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[2] at LC5_12_A4
--operation mode is normal

LB1_inst43[2]_lut_out = KC1_dffs[2];
LB1_inst43[2] = DFFE(LB1_inst43[2]_lut_out, GLOBAL(KE1_outclock0), , , VB1L61);


--LB1_inst43[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[3] at LC10_11_A4
--operation mode is normal

LB1_inst43[3]_lut_out = KC1_dffs[3];
LB1_inst43[3] = DFFE(LB1_inst43[3]_lut_out, GLOBAL(KE1_outclock0), , , VB1L61);


--LB1_inst43[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[4] at LC9_11_A4
--operation mode is normal

LB1_inst43[4]_lut_out = KC1_dffs[4];
LB1_inst43[4] = DFFE(LB1_inst43[4]_lut_out, GLOBAL(KE1_outclock0), , , VB1L61);


--LB1_inst43[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[5] at LC3_12_A4
--operation mode is normal

LB1_inst43[5]_lut_out = KC1_dffs[5];
LB1_inst43[5] = DFFE(LB1_inst43[5]_lut_out, GLOBAL(KE1_outclock0), , , VB1L61);


--LB1_inst43[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[6] at LC9_12_A4
--operation mode is normal

LB1_inst43[6]_lut_out = KC1_dffs[6];
LB1_inst43[6] = DFFE(LB1_inst43[6]_lut_out, GLOBAL(KE1_outclock0), , , VB1L61);


--LB1_inst43[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[7] at LC5_11_A4
--operation mode is normal

LB1_inst43[7]_lut_out = KC1_dffs[7];
LB1_inst43[7] = DFFE(LB1_inst43[7]_lut_out, GLOBAL(KE1_outclock0), , , VB1L61);


--LB1_inst41[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[0] at LC7_6_A4
--operation mode is normal

LB1_inst41[0]_lut_out = KC1_dffs[0];
LB1_inst41[0] = DFFE(LB1_inst41[0]_lut_out, GLOBAL(KE1_outclock0), , , VB1L71);


--LB1_inst41[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[1] at LC3_6_A4
--operation mode is normal

LB1_inst41[1]_lut_out = KC1_dffs[1];
LB1_inst41[1] = DFFE(LB1_inst41[1]_lut_out, GLOBAL(KE1_outclock0), , , VB1L71);


--LB1_inst41[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[2] at LC5_6_A4
--operation mode is normal

LB1_inst41[2]_lut_out = KC1_dffs[2];
LB1_inst41[2] = DFFE(LB1_inst41[2]_lut_out, GLOBAL(KE1_outclock0), , , VB1L71);


--LB1_inst41[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[3] at LC6_5_A4
--operation mode is normal

LB1_inst41[3]_lut_out = KC1_dffs[3];
LB1_inst41[3] = DFFE(LB1_inst41[3]_lut_out, GLOBAL(KE1_outclock0), , , VB1L71);


--LB1_inst41[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[4] at LC5_5_A4
--operation mode is normal

LB1_inst41[4]_lut_out = KC1_dffs[4];
LB1_inst41[4] = DFFE(LB1_inst41[4]_lut_out, GLOBAL(KE1_outclock0), , , VB1L71);


--LB1_inst41[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[5] at LC6_6_A4
--operation mode is normal

LB1_inst41[5]_lut_out = KC1_dffs[5];
LB1_inst41[5] = DFFE(LB1_inst41[5]_lut_out, GLOBAL(KE1_outclock0), , , VB1L71);


--LB1_inst41[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[6] at LC9_6_A4
--operation mode is normal

LB1_inst41[6]_lut_out = KC1_dffs[6];
LB1_inst41[6] = DFFE(LB1_inst41[6]_lut_out, GLOBAL(KE1_outclock0), , , VB1L71);


--LB1_inst41[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[7] at LC10_5_A4
--operation mode is normal

LB1_inst41[7]_lut_out = KC1_dffs[7];
LB1_inst41[7] = DFFE(LB1_inst41[7]_lut_out, GLOBAL(KE1_outclock0), , , VB1L71);


--LB1_inst38[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[0] at LC9_4_A4
--operation mode is normal

LB1_inst38[0]_lut_out = KC1_dffs[0];
LB1_inst38[0] = DFFE(LB1_inst38[0]_lut_out, GLOBAL(KE1_outclock0), , , VB1L81);


--LB1_inst38[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[1] at LC5_14_A4
--operation mode is normal

LB1_inst38[1]_lut_out = KC1_dffs[1];
LB1_inst38[1] = DFFE(LB1_inst38[1]_lut_out, GLOBAL(KE1_outclock0), , , VB1L81);


--LB1_inst38[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[2] at LC5_16_A4
--operation mode is normal

LB1_inst38[2]_lut_out = KC1_dffs[2];
LB1_inst38[2] = DFFE(LB1_inst38[2]_lut_out, GLOBAL(KE1_outclock0), , , VB1L81);


--LB1_inst38[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[3] at LC9_16_A4
--operation mode is normal

LB1_inst38[3]_lut_out = KC1_dffs[3];
LB1_inst38[3] = DFFE(LB1_inst38[3]_lut_out, GLOBAL(KE1_outclock0), , , VB1L81);


--LB1_inst38[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[4] at LC7_16_A4
--operation mode is normal

LB1_inst38[4]_lut_out = KC1_dffs[4];
LB1_inst38[4] = DFFE(LB1_inst38[4]_lut_out, GLOBAL(KE1_outclock0), , , VB1L81);


--LB1_inst38[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[5] at LC9_14_A4
--operation mode is normal

LB1_inst38[5]_lut_out = KC1_dffs[5];
LB1_inst38[5] = DFFE(LB1_inst38[5]_lut_out, GLOBAL(KE1_outclock0), , , VB1L81);


--LB1_inst38[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[6] at LC7_14_A4
--operation mode is normal

LB1_inst38[6]_lut_out = KC1_dffs[6];
LB1_inst38[6] = DFFE(LB1_inst38[6]_lut_out, GLOBAL(KE1_outclock0), , , VB1L81);


--LB1_inst38[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[7] at LC8_15_A4
--operation mode is normal

LB1_inst38[7]_lut_out = KC1_dffs[7];
LB1_inst38[7] = DFFE(LB1_inst38[7]_lut_out, GLOBAL(KE1_outclock0), , , VB1L81);


--B1L33Q is ahb_slave:ahb_slave_inst|masterhready~reg0 at LC10_12_F1
--operation mode is normal

B1L33Q_lut_out = !B1L75Q & !B1L9 & (B1L35Q # !B1L01);
B1L33Q = DFFE(B1L33Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--PE1L1 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|_~0 at LC3_12_A3
--operation mode is normal

PE1L1 = RE1_portadataout[0] & RE2_portadataout[0];


--G1L1Q is ahb_master:inst_ahb_master|slavehwdata[0]~reg0 at LC6_2_E4
--operation mode is normal

G1L1Q_lut_out = R1L501Q;
G1L1Q = DFFE(G1L1Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L2Q is ahb_master:inst_ahb_master|slavehwdata[1]~reg0 at LC5_2_E4
--operation mode is normal

G1L2Q_lut_out = R1L601Q;
G1L2Q = DFFE(G1L2Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L3Q is ahb_master:inst_ahb_master|slavehwdata[2]~reg0 at LC4_2_E4
--operation mode is normal

G1L3Q_lut_out = R1L701Q;
G1L3Q = DFFE(G1L3Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L4Q is ahb_master:inst_ahb_master|slavehwdata[3]~reg0 at LC10_3_E4
--operation mode is normal

G1L4Q_lut_out = R1L801Q;
G1L4Q = DFFE(G1L4Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L5Q is ahb_master:inst_ahb_master|slavehwdata[4]~reg0 at LC8_2_E4
--operation mode is normal

G1L5Q_lut_out = R1L901Q;
G1L5Q = DFFE(G1L5Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L6Q is ahb_master:inst_ahb_master|slavehwdata[5]~reg0 at LC1_2_E4
--operation mode is normal

G1L6Q_lut_out = R1L011Q;
G1L6Q = DFFE(G1L6Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L7Q is ahb_master:inst_ahb_master|slavehwdata[6]~reg0 at LC7_1_E4
--operation mode is normal

G1L7Q_lut_out = R1L111Q;
G1L7Q = DFFE(G1L7Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L8Q is ahb_master:inst_ahb_master|slavehwdata[7]~reg0 at LC5_11_E4
--operation mode is normal

G1L8Q_lut_out = R1L211Q;
G1L8Q = DFFE(G1L8Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L9Q is ahb_master:inst_ahb_master|slavehwdata[8]~reg0 at LC1_14_E4
--operation mode is normal

G1L9Q_lut_out = R1L311Q;
G1L9Q = DFFE(G1L9Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L01Q is ahb_master:inst_ahb_master|slavehwdata[9]~reg0 at LC5_12_E4
--operation mode is normal

G1L01Q_lut_out = R1L411Q;
G1L01Q = DFFE(G1L01Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L11Q is ahb_master:inst_ahb_master|slavehwdata[10]~reg0 at LC4_1_E4
--operation mode is normal

G1L11Q_lut_out = R1L511Q;
G1L11Q = DFFE(G1L11Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L21Q is ahb_master:inst_ahb_master|slavehwdata[11]~reg0 at LC2_1_E4
--operation mode is normal

G1L21Q_lut_out = R1L611Q;
G1L21Q = DFFE(G1L21Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L31Q is ahb_master:inst_ahb_master|slavehwdata[12]~reg0 at LC5_13_E4
--operation mode is normal

G1L31Q_lut_out = R1L711Q;
G1L31Q = DFFE(G1L31Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L41Q is ahb_master:inst_ahb_master|slavehwdata[13]~reg0 at LC7_2_E4
--operation mode is normal

G1L41Q_lut_out = R1L811Q;
G1L41Q = DFFE(G1L41Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L51Q is ahb_master:inst_ahb_master|slavehwdata[14]~reg0 at LC10_1_E4
--operation mode is normal

G1L51Q_lut_out = R1L911Q;
G1L51Q = DFFE(G1L51Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L61Q is ahb_master:inst_ahb_master|slavehwdata[15]~reg0 at LC8_13_E4
--operation mode is normal

G1L61Q_lut_out = R1L021Q;
G1L61Q = DFFE(G1L61Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L71Q is ahb_master:inst_ahb_master|slavehwdata[16]~reg0 at LC10_11_E4
--operation mode is normal

G1L71Q_lut_out = R1L121Q;
G1L71Q = DFFE(G1L71Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L81Q is ahb_master:inst_ahb_master|slavehwdata[17]~reg0 at LC2_3_E4
--operation mode is normal

G1L81Q_lut_out = R1L221Q;
G1L81Q = DFFE(G1L81Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L91Q is ahb_master:inst_ahb_master|slavehwdata[18]~reg0 at LC9_12_E4
--operation mode is normal

G1L91Q_lut_out = R1L321Q;
G1L91Q = DFFE(G1L91Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L02Q is ahb_master:inst_ahb_master|slavehwdata[19]~reg0 at LC8_12_E4
--operation mode is normal

G1L02Q_lut_out = R1L421Q;
G1L02Q = DFFE(G1L02Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L12Q is ahb_master:inst_ahb_master|slavehwdata[20]~reg0 at LC2_13_E4
--operation mode is normal

G1L12Q_lut_out = R1L521Q;
G1L12Q = DFFE(G1L12Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L22Q is ahb_master:inst_ahb_master|slavehwdata[21]~reg0 at LC4_12_E4
--operation mode is normal

G1L22Q_lut_out = R1L621Q;
G1L22Q = DFFE(G1L22Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L32Q is ahb_master:inst_ahb_master|slavehwdata[22]~reg0 at LC4_14_E4
--operation mode is normal

G1L32Q_lut_out = R1L721Q;
G1L32Q = DFFE(G1L32Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L42Q is ahb_master:inst_ahb_master|slavehwdata[23]~reg0 at LC9_13_E4
--operation mode is normal

G1L42Q_lut_out = R1L821Q;
G1L42Q = DFFE(G1L42Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L52Q is ahb_master:inst_ahb_master|slavehwdata[24]~reg0 at LC10_13_E4
--operation mode is normal

G1L52Q_lut_out = R1L921Q;
G1L52Q = DFFE(G1L52Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L62Q is ahb_master:inst_ahb_master|slavehwdata[25]~reg0 at LC7_13_E4
--operation mode is normal

G1L62Q_lut_out = R1L031Q;
G1L62Q = DFFE(G1L62Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L72Q is ahb_master:inst_ahb_master|slavehwdata[26]~reg0 at LC4_11_E4
--operation mode is normal

G1L72Q_lut_out = R1L131Q;
G1L72Q = DFFE(G1L72Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L82Q is ahb_master:inst_ahb_master|slavehwdata[27]~reg0 at LC5_15_E4
--operation mode is normal

G1L82Q_lut_out = R1L231Q;
G1L82Q = DFFE(G1L82Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L92Q is ahb_master:inst_ahb_master|slavehwdata[28]~reg0 at LC7_14_E4
--operation mode is normal

G1L92Q_lut_out = R1L331Q;
G1L92Q = DFFE(G1L92Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L03Q is ahb_master:inst_ahb_master|slavehwdata[29]~reg0 at LC6_11_E4
--operation mode is normal

G1L03Q_lut_out = R1L431Q;
G1L03Q = DFFE(G1L03Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L13Q is ahb_master:inst_ahb_master|slavehwdata[30]~reg0 at LC9_11_E4
--operation mode is normal

G1L13Q_lut_out = R1L531Q;
G1L13Q = DFFE(G1L13Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L23Q is ahb_master:inst_ahb_master|slavehwdata[31]~reg0 at LC8_11_E4
--operation mode is normal

G1L23Q_lut_out = R1L631Q;
G1L23Q = DFFE(G1L23Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L329Q is slaveregister:slaveregister_inst|reg_rdata[0]~reg0 at LC4_4_L2
--operation mode is normal

Y1L329Q_lut_out = Y1L843 # Y1L943 # Y1L103 & Y1L136;
Y1L329Q = DFFE(Y1L329Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L429Q is slaveregister:slaveregister_inst|reg_rdata[1]~reg0 at LC9_15_G2
--operation mode is normal

Y1L429Q_lut_out = Y1L443 # Y1L543 # Y1L103 & Y1L336;
Y1L429Q = DFFE(Y1L429Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L529Q is slaveregister:slaveregister_inst|reg_rdata[2]~reg0 at LC5_4_M2
--operation mode is normal

Y1L529Q_lut_out = Y1L143 # Y1L243 # Y1L103 & Y1L536;
Y1L529Q = DFFE(Y1L529Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L629Q is slaveregister:slaveregister_inst|reg_rdata[3]~reg0 at LC4_15_L2
--operation mode is normal

Y1L629Q_lut_out = Y1L833 # Y1L933 # Y1L103 & Y1L736;
Y1L629Q = DFFE(Y1L629Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L729Q is slaveregister:slaveregister_inst|reg_rdata[4]~reg0 at LC5_11_E2
--operation mode is normal

Y1L729Q_lut_out = Y1L533 # Y1L433 # Y1L103 & Y1L936;
Y1L729Q = DFFE(Y1L729Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L829Q is slaveregister:slaveregister_inst|reg_rdata[5]~reg0 at LC5_5_K2
--operation mode is normal

Y1L829Q_lut_out = Y1L033 # Y1L133 # Y1L103 & Y1L146;
Y1L829Q = DFFE(Y1L829Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L929Q is slaveregister:slaveregister_inst|reg_rdata[6]~reg0 at LC6_4_E2
--operation mode is normal

Y1L929Q_lut_out = Y1L623 # Y1L823 # Y1L103 & Y1L346;
Y1L929Q = DFFE(Y1L929Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L039Q is slaveregister:slaveregister_inst|reg_rdata[7]~reg0 at LC5_13_C2
--operation mode is normal

Y1L039Q_lut_out = Y1L523 # Y1L423 # Y1L103 & Y1L546;
Y1L039Q = DFFE(Y1L039Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L139Q is slaveregister:slaveregister_inst|reg_rdata[8]~reg0 at LC7_11_M2
--operation mode is normal

Y1L139Q_lut_out = Y1L323 # Y1L223 # Y1L103 & Y1L746;
Y1L139Q = DFFE(Y1L139Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L239Q is slaveregister:slaveregister_inst|reg_rdata[9]~reg0 at LC5_15_F2
--operation mode is normal

Y1L239Q_lut_out = Y1L123 # Y1L023 # Y1L103 & Y1L946;
Y1L239Q = DFFE(Y1L239Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L339Q is slaveregister:slaveregister_inst|reg_rdata[10]~reg0 at LC4_11_J2
--operation mode is normal

Y1L339Q_lut_out = Y1L913 # Y1L813 # Y1L103 & Y1L156;
Y1L339Q = DFFE(Y1L339Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L439Q is slaveregister:slaveregister_inst|reg_rdata[11]~reg0 at LC5_15_J2
--operation mode is normal

Y1L439Q_lut_out = Y1L613 # Y1L713 # Y1L103 & Y1L356;
Y1L439Q = DFFE(Y1L439Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L539Q is slaveregister:slaveregister_inst|reg_rdata[12]~reg0 at LC4_4_A2
--operation mode is normal

Y1L539Q_lut_out = Y1L513 # Y1L413 # Y1L103 & Y1L556;
Y1L539Q = DFFE(Y1L539Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L639Q is slaveregister:slaveregister_inst|reg_rdata[13]~reg0 at LC5_15_A2
--operation mode is normal

Y1L639Q_lut_out = Y1L213 # Y1L313 # Y1L103 & Y1L756;
Y1L639Q = DFFE(Y1L639Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L739Q is slaveregister:slaveregister_inst|reg_rdata[14]~reg0 at LC10_10_A2
--operation mode is normal

Y1L739Q_lut_out = Y1L013 # Y1L113 # Y1L103 & Y1L956;
Y1L739Q = DFFE(Y1L739Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L839Q is slaveregister:slaveregister_inst|reg_rdata[15]~reg0 at LC5_7_D2
--operation mode is normal

Y1L839Q_lut_out = Y1L703 # Y1L803 # Y1L103 & Y1L166;
Y1L839Q = DFFE(Y1L839Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L939Q is slaveregister:slaveregister_inst|reg_rdata[16]~reg0 at LC3_1_F2
--operation mode is normal

Y1L939Q_lut_out = Y1L203 & (Y1L073 & Y1L303 # !Y1L073 & Y1L403);
Y1L939Q = DFFE(Y1L939Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L049Q is slaveregister:slaveregister_inst|reg_rdata[17]~reg0 at LC6_1_F1
--operation mode is normal

Y1L049Q_lut_out = Y1L203 & (Y1L892 # Y1L992 & Y1L724);
Y1L049Q = DFFE(Y1L049Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L149Q is slaveregister:slaveregister_inst|reg_rdata[18]~reg0 at LC5_9_M1
--operation mode is normal

Y1L149Q_lut_out = Y1L203 & (Y1L692 # Y1L992 & Y1L134);
Y1L149Q = DFFE(Y1L149Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L249Q is slaveregister:slaveregister_inst|reg_rdata[19]~reg0 at LC4_14_M1
--operation mode is normal

Y1L249Q_lut_out = Y1L203 & (Y1L492 # Y1L992 & Y1L534);
Y1L249Q = DFFE(Y1L249Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L349Q is slaveregister:slaveregister_inst|reg_rdata[20]~reg0 at LC9_12_E1
--operation mode is normal

Y1L349Q_lut_out = Y1L203 & (Y1L292 # Y1L992 & Y1L934);
Y1L349Q = DFFE(Y1L349Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L449Q is slaveregister:slaveregister_inst|reg_rdata[21]~reg0 at LC5_15_E1
--operation mode is normal

Y1L449Q_lut_out = Y1L203 & (Y1L092 # Y1L992 & Y1L344);
Y1L449Q = DFFE(Y1L449Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L549Q is slaveregister:slaveregister_inst|reg_rdata[22]~reg0 at LC5_13_H1
--operation mode is normal

Y1L549Q_lut_out = Y1L203 & (Y1L882 # Y1L992 & Y1L744);
Y1L549Q = DFFE(Y1L549Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L649Q is slaveregister:slaveregister_inst|reg_rdata[23]~reg0 at LC5_2_H1
--operation mode is normal

Y1L649Q_lut_out = Y1L203 & (Y1L682 # Y1L992 & Y1L154);
Y1L649Q = DFFE(Y1L649Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L749Q is slaveregister:slaveregister_inst|reg_rdata[24]~reg0 at LC3_13_C1
--operation mode is normal

Y1L749Q_lut_out = Y1L203 & (Y1L073 & Y1L382 # !Y1L073 & Y1L482);
Y1L749Q = DFFE(Y1L749Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L849Q is slaveregister:slaveregister_inst|reg_rdata[25]~reg0 at LC6_9_J1
--operation mode is normal

Y1L849Q_lut_out = Y1L203 & (Y1L182 # Y1L992 & Y1L954);
Y1L849Q = DFFE(Y1L849Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L949Q is slaveregister:slaveregister_inst|reg_rdata[26]~reg0 at LC3_12_J1
--operation mode is normal

Y1L949Q_lut_out = Y1L203 & (Y1L972 # Y1L992 & Y1L364);
Y1L949Q = DFFE(Y1L949Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L059Q is slaveregister:slaveregister_inst|reg_rdata[27]~reg0 at LC4_14_J1
--operation mode is normal

Y1L059Q_lut_out = Y1L203 & (Y1L772 # Y1L992 & Y1L764);
Y1L059Q = DFFE(Y1L059Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L159Q is slaveregister:slaveregister_inst|reg_rdata[28]~reg0 at LC3_14_I1
--operation mode is normal

Y1L159Q_lut_out = Y1L203 & (Y1L073 & Y1L472 # !Y1L073 & Y1L572);
Y1L159Q = DFFE(Y1L159Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L259Q is slaveregister:slaveregister_inst|reg_rdata[29]~reg0 at LC7_9_I1
--operation mode is normal

Y1L259Q_lut_out = Y1L203 & (Y1L372 # Y1L992 & Y1L574);
Y1L259Q = DFFE(Y1L259Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L359Q is slaveregister:slaveregister_inst|reg_rdata[30]~reg0 at LC7_7_I1
--operation mode is normal

Y1L359Q_lut_out = Y1L203 & (Y1L172 # Y1L992 & Y1L974);
Y1L359Q = DFFE(Y1L359Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L459Q is slaveregister:slaveregister_inst|reg_rdata[31]~reg0 at LC6_12_I1
--operation mode is normal

Y1L459Q_lut_out = Y1L203 & (Y1L962 # Y1L992 & Y1L384);
Y1L459Q = DFFE(Y1L459Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--KB1L77Q is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~32 at LC9_10_C3
--operation mode is normal

KB1L77Q_lut_out = KB1L12 # !V1L4Q & KB1L83;
KB1L77Q = DFFE(KB1L77Q_lut_out, GLOBAL(KE1_outclock0), , , );


--TB1L91Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|sysres_rcvd~reg at LC2_12_C3
--operation mode is normal

TB1L91Q_lut_out = TB1L2Q & TB1L81 & !TB1L3Q;
TB1L91Q = DFFE(TB1L91Q_lut_out, GLOBAL(KE1_outclock0), !FC1L62Q, , );


--V1L4Q is ROC:inst_ROC|RST~reg0 at LC5_8_O2
--operation mode is normal

V1L4Q_lut_out = !V1L3Q;
V1L4Q = DFFE(V1L4Q_lut_out, GLOBAL(KE1_outclock0), , , );


--KB1L24 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|COMM_RESET~1 at LC7_2_C3
--operation mode is normal

KB1L24 = !V1L4Q & (KB1L34Q # KB1L77Q & TB1L91Q);


--NB1L41Q is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|h_pulse~reg at LC4_1_B3
--operation mode is normal

NB1L41Q_lut_out = NB1L5 # NB1L41Q & (!NB1L01 # !NB1L1);
NB1L41Q = DFFE(NB1L41Q_lut_out, GLOBAL(KE1_outclock0), KB1L011Q, , );


--AE1L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dac_rs_tab_rect_01:inst15|dac_d[6]~675 at LC7_1_B3
--operation mode is normal

AE1L2 = !JB41_sload_path[4] & (!JB41_sload_path[2] & !JB41_sload_path[1] # !JB41_sload_path[3]);


--KC4_dffs[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[0] at LC6_3_B3
--operation mode is normal

KC4_dffs[0]_lut_out = FE1L31Q # KC4_dffs[1];
KC4_dffs[0] = DFFE(KC4_dffs[0]_lut_out, GLOBAL(KE1_outclock0), FE1L01Q, , FE1L21Q);


--NB1L51Q is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|l_pulse~reg at LC9_1_B3
--operation mode is normal

NB1L51Q_lut_out = NB1L2 & (KB1L701Q # !NB1L6 & NB1L51Q) # !NB1L2 & !NB1L6 & NB1L51Q;
NB1L51Q = DFFE(NB1L51Q_lut_out, GLOBAL(KE1_outclock0), KB1L011Q, , );


--AE1L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dac_rs_tab_rect_01:inst15|dac_d[0]~678 at LC10_1_B3
--operation mode is normal

AE1L1 = !JB41_sload_path[3] & !JB41_sload_path[2] # !JB41_sload_path[4];


--DB1_launch_mode[0] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|launch_mode[0] at LC3_7_L1
--operation mode is normal

DB1_launch_mode[0]_lut_out = !BB1L022Q & (DB1L11 # DB1L21);
DB1_launch_mode[0] = DFFE(DB1_launch_mode[0]_lut_out, !GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--DB1_discFF is atwd:atwd0|atwd_trigger:inst_atwd_trigger|discFF at LC3_1_A1
--operation mode is normal

DB1_discFF_lut_out = VCC;
DB1_discFF = DFFE(DB1_discFF_lut_out, GLOBAL(OneSPE), DB1_rst_trg, , );


--DB1_launch_mode[1] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|launch_mode[1] at LC8_7_L1
--operation mode is normal

DB1_launch_mode[1]_lut_out = !BB1L022Q & (DB1L11 # DB1L21 # !DB1L31);
DB1_launch_mode[1] = DFFE(DB1_launch_mode[1]_lut_out, !GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--BB1L162Q is atwd:atwd0|atwd_control:inst_atwd_control|state~27 at LC9_16_T4
--operation mode is normal

BB1L162Q_lut_out = BB1L15 # BB1L552Q & !BB1L002 & !BB1L591;
BB1L162Q = DFFE(BB1L162Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--BB1L752Q is atwd:atwd0|atwd_control:inst_atwd_control|state~23 at LC10_4_T2
--operation mode is normal

BB1L752Q_lut_out = BB1L852Q # DB1_TriggerComplete_in_sync & BB1L562Q;
BB1L752Q = DFFE(BB1L752Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--BB1L552Q is atwd:atwd0|atwd_control:inst_atwd_control|state~21 at LC5_15_T4
--operation mode is normal

BB1L552Q_lut_out = BB1L552Q & (BB1L64 # BB1L462Q & !BB1L54) # !BB1L552Q & BB1L462Q & !BB1L54;
BB1L552Q = DFFE(BB1L552Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--BB1L362Q is atwd:atwd0|atwd_control:inst_atwd_control|state~29 at LC7_16_T2
--operation mode is normal

BB1L362Q_lut_out = BB1L262Q & (BB1L112 # DB1_TriggerComplete_in_sync & BB1L362Q) # !BB1L262Q & DB1_TriggerComplete_in_sync & BB1L362Q;
BB1L362Q = DFFE(BB1L362Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--BB1L852Q is atwd:atwd0|atwd_control:inst_atwd_control|state~24 at LC10_16_T2
--operation mode is normal

BB1L852Q_lut_out = BB1L262Q & (!BB1_channel[1] # !BB1_channel[0]);
BB1L852Q = DFFE(BB1L852Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--BB1L652Q is atwd:atwd0|atwd_control:inst_atwd_control|state~22 at LC3_15_T2
--operation mode is normal

BB1L652Q_lut_out = BB1L062Q # BB1L952Q # !DB1_ATWDTrigger_sig & BB1L652Q;
BB1L652Q = DFFE(BB1L652Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--BB1L181 is atwd:atwd0|atwd_control:inst_atwd_control|i~5852 at LC5_15_T2
--operation mode is normal

BB1L181 = !BB1L852Q & !BB1L652Q & !BB1L362Q;


--BB1L562Q is atwd:atwd0|atwd_control:inst_atwd_control|state~31 at LC6_5_T2
--operation mode is normal

BB1L562Q_lut_out = BB1L652Q & (DB1_ATWDTrigger_sig # !DB1_TriggerComplete_in_sync & BB1L562Q) # !BB1L652Q & !DB1_TriggerComplete_in_sync & BB1L562Q;
BB1L562Q = DFFE(BB1L562Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--BB1L462Q is atwd:atwd0|atwd_control:inst_atwd_control|state~30 at LC6_15_T4
--operation mode is normal

BB1L462Q_lut_out = BB1L752Q # BB1L462Q & (BB1L502 # BB1L012);
BB1L462Q = DFFE(BB1L462Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--BB1L952Q is atwd:atwd0|atwd_control:inst_atwd_control|state~25 at LC7_5_T2
--operation mode is normal

BB1L952Q_lut_out = BB1L362Q & !DB1_TriggerComplete_in_sync;
BB1L952Q = DFFE(BB1L952Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--BB1L062Q is atwd:atwd0|atwd_control:inst_atwd_control|state~26 at LC8_16_O1
--operation mode is normal

BB1L062Q_lut_out = !BB2L552Q;
BB1L062Q = DFFE(BB1L062Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--BB1L281 is atwd:atwd0|atwd_control:inst_atwd_control|i~5853 at LC6_4_T2
--operation mode is normal

BB1L281 = !BB1L062Q & !BB1L952Q & !BB1L462Q & !BB1L562Q;


--BB1L84 is atwd:atwd0|atwd_control:inst_atwd_control|i~44 at LC5_15_B2
--operation mode is normal

BB1L84 = BB1L752Q # BB1L552Q # !BB1L181 # !BB1L281;


--BB1_counterclk_high is atwd:atwd0|atwd_control:inst_atwd_control|counterclk_high at LC3_6_B2
--operation mode is normal

BB1_counterclk_high_lut_out = BB1L162Q # BB1_counterclk_high & (!BB1L281 # !BB1L212);
BB1_counterclk_high = DFFE(BB1_counterclk_high_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1_counterclk_low is atwd:atwd0|atwd_control:inst_atwd_control|counterclk_low at LC5_3_T2
--operation mode is normal

BB1_counterclk_low_lut_out = BB1L312 # BB1_counterclk_low & (!BB1L212 # !BB1L281);
BB1_counterclk_low = DFFE(BB1_counterclk_low_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1_cclk is atwd:atwd0|atwd_control:inst_atwd_control|cclk at LC3_7_B2
--operation mode is normal

BB1_cclk_lut_out = BB1_counterclk_high # !BB1_counterclk_low & !BB1_cclk;
BB1_cclk = DFFE(BB1_cclk_lut_out, GLOBAL(KE2_outclock1), , , !V1L4Q);


--CB1L971Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~22 at LC2_15_B1
--operation mode is normal

CB1L971Q_lut_out = CB1L871Q & CB1_divide_cnt[1];
CB1L971Q = DFFE(CB1L971Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--CB1L081Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~23 at LC3_15_B1
--operation mode is normal

CB1L081Q_lut_out = CB1L971Q # CB1_divide_cnt[1] & CB1L081Q;
CB1L081Q = DFFE(CB1L081Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--CB1L381Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~26 at LC7_16_B1
--operation mode is normal

CB1L381Q_lut_out = CB1L281Q;
CB1L381Q = DFFE(CB1L381Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--CB1L281Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~25 at LC5_15_B1
--operation mode is normal

CB1L281Q_lut_out = CB1L181Q;
CB1L281Q = DFFE(CB1L281Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--CB1L011 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3130 at LC4_15_B1
--operation mode is normal

CB1L011 = !CB1L281Q & !CB1L381Q;


--BB1L381 is atwd:atwd0|atwd_control:inst_atwd_control|i~5854 at LC3_16_T4
--operation mode is normal

BB1L381 = BB1L281 & !BB1L752Q;


--BB2L552Q is atwd:atwd1|atwd_control:inst_atwd_control|state~20 at LC7_15_O1
--operation mode is normal

BB2L552Q_lut_out = VCC;
BB2L552Q = DFFE(BB2L552Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--BB1L262Q is atwd:atwd0|atwd_control:inst_atwd_control|state~28 at LC7_16_T4
--operation mode is normal

BB1L262Q_lut_out = BB1L162Q & CB1L471Q;
BB1L262Q = DFFE(BB1L262Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--BB1L481 is atwd:atwd0|atwd_control:inst_atwd_control|i~5855 at LC3_1_T2
--operation mode is normal

BB1L481 = !BB1L262Q & !BB1L162Q & BB2L552Q;


--BB1L05 is atwd:atwd0|atwd_control:inst_atwd_control|i~214 at LC3_16_T2
--operation mode is normal

BB1L05 = BB1L852Q & (BB1_channel[0] $ BB1_channel[1]);


--BB1L581 is atwd:atwd0|atwd_control:inst_atwd_control|i~5856 at LC5_16_T4
--operation mode is normal

BB1L581 = !BB1L162Q & !BB1L262Q;


--BB1L681 is atwd:atwd0|atwd_control:inst_atwd_control|i~5857 at LC7_4_T2
--operation mode is normal

BB1L681 = BB1L581 & !BB1L752Q & BB1L281 & !BB1L552Q;


--BB1L781 is atwd:atwd0|atwd_control:inst_atwd_control|i~5859 at LC4_5_T2
--operation mode is normal

BB1L781 = BB1L852Q # BB1L162Q # BB1L262Q # !BB2L552Q;


--BB1L881 is atwd:atwd0|atwd_control:inst_atwd_control|i~5860 at LC5_5_T2
--operation mode is normal

BB1L881 = BB1L552Q # BB1L652Q # BB1L362Q;


--BB1L981 is atwd:atwd0|atwd_control:inst_atwd_control|i~5862 at LC5_4_T2
--operation mode is normal

BB1L981 = BB1L562Q # BB1L752Q # BB1L462Q # BB1L952Q;


--BB1L091 is atwd:atwd0|atwd_control:inst_atwd_control|i~5863 at LC7_15_T2
--operation mode is normal

BB1L091 = !BB1L652Q & !BB1L852Q & BB2L552Q & !BB1L362Q;


--DB2_launch_mode[0] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|launch_mode[0] at LC6_7_L1
--operation mode is normal

DB2_launch_mode[0]_lut_out = !BB2L122Q & DB2_i99;
DB2_launch_mode[0] = DFFE(DB2_launch_mode[0]_lut_out, !GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--DB2_discFF is atwd:atwd1|atwd_trigger:inst_atwd_trigger|discFF at LC10_4_R1
--operation mode is normal

DB2_discFF_lut_out = VCC;
DB2_discFF = DFFE(DB2_discFF_lut_out, GLOBAL(OneSPE), DB2_rst_trg, , );


--DB2_launch_mode[1] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|launch_mode[1] at LC7_7_L1
--operation mode is normal

DB2_launch_mode[1]_lut_out = !BB2L122Q & (DB2_i99 # !BB2L2Q & !DB2L41);
DB2_launch_mode[1] = DFFE(DB2_launch_mode[1]_lut_out, !GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--BB2L162Q is atwd:atwd1|atwd_control:inst_atwd_control|state~27 at LC6_16_O4
--operation mode is normal

BB2L162Q_lut_out = BB2L15 # !BB2L791 & BB2L652Q & !BB2L202;
BB2L162Q = DFFE(BB2L162Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--BB2L362Q is atwd:atwd1|atwd_control:inst_atwd_control|state~29 at LC5_9_O1
--operation mode is normal

BB2L362Q_lut_out = BB2L362Q & (DB2_TriggerComplete_in_sync # BB2L262Q & BB2L302) # !BB2L362Q & BB2L262Q & BB2L302;
BB2L362Q = DFFE(BB2L362Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--BB2L952Q is atwd:atwd1|atwd_control:inst_atwd_control|state~24 at LC9_9_O1
--operation mode is normal

BB2L952Q_lut_out = BB2L262Q & (!BB2_channel[0] # !BB2_channel[1]);
BB2L952Q = DFFE(BB2L952Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--BB2L752Q is atwd:atwd1|atwd_control:inst_atwd_control|state~22 at LC9_15_O1
--operation mode is normal

BB2L752Q_lut_out = BB2L062Q # BB1L062Q # BB2L752Q & !DB2_ATWDTrigger_sig;
BB2L752Q = DFFE(BB2L752Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--BB2L971 is atwd:atwd1|atwd_control:inst_atwd_control|i~5711 at LC4_9_O1
--operation mode is normal

BB2L971 = !BB2L362Q & !BB2L752Q & !BB2L952Q;


--BB2L562Q is atwd:atwd1|atwd_control:inst_atwd_control|state~31 at LC6_16_O1
--operation mode is normal

BB2L562Q_lut_out = BB2L752Q & (DB2_ATWDTrigger_sig # BB2L562Q & !DB2_TriggerComplete_in_sync) # !BB2L752Q & BB2L562Q & !DB2_TriggerComplete_in_sync;
BB2L562Q = DFFE(BB2L562Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--BB2L462Q is atwd:atwd1|atwd_control:inst_atwd_control|state~30 at LC4_16_O4
--operation mode is normal

BB2L462Q_lut_out = BB2L852Q # BB2L462Q & (BB2L312 # BB2L802);
BB2L462Q = DFFE(BB2L462Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--BB2L062Q is atwd:atwd1|atwd_control:inst_atwd_control|state~25 at LC10_16_O1
--operation mode is normal

BB2L062Q_lut_out = BB2L362Q & !DB2_TriggerComplete_in_sync;
BB2L062Q = DFFE(BB2L062Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--BB2L081 is atwd:atwd1|atwd_control:inst_atwd_control|i~5712 at LC7_16_O1
--operation mode is normal

BB2L081 = !BB2L562Q & !BB1L062Q & !BB2L062Q & !BB2L462Q;


--BB2L852Q is atwd:atwd1|atwd_control:inst_atwd_control|state~23 at LC5_10_O1
--operation mode is normal

BB2L852Q_lut_out = BB2L952Q # BB2L562Q & DB2_TriggerComplete_in_sync;
BB2L852Q = DFFE(BB2L852Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--BB2L652Q is atwd:atwd1|atwd_control:inst_atwd_control|state~21 at LC5_16_O4
--operation mode is normal

BB2L652Q_lut_out = BB2L54 & BB2L652Q & BB2L64 # !BB2L54 & (BB2L462Q # BB2L652Q & BB2L64);
BB2L652Q = DFFE(BB2L652Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--BB2L181 is atwd:atwd1|atwd_control:inst_atwd_control|i~5713 at LC1_12_O2
--operation mode is normal

BB2L181 = !BB2L852Q & !BB2L652Q & BB2L081;


--BB2_counterclk_high is atwd:atwd1|atwd_control:inst_atwd_control|counterclk_high at LC5_16_O1
--operation mode is normal

BB2_counterclk_high_lut_out = BB2L162Q # BB2_counterclk_high & (!BB2L081 # !BB2L281);
BB2_counterclk_high = DFFE(BB2_counterclk_high_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2_counterclk_low is atwd:atwd1|atwd_control:inst_atwd_control|counterclk_low at LC5_15_O1
--operation mode is normal

BB2_counterclk_low_lut_out = BB2L412 # BB2_counterclk_low & (!BB2L081 # !BB2L281);
BB2_counterclk_low = DFFE(BB2_counterclk_low_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2_cclk is atwd:atwd1|atwd_control:inst_atwd_control|cclk at LC3_7_O1
--operation mode is normal

BB2_cclk_lut_out = BB2_counterclk_high # !BB2_counterclk_low & !BB2_cclk;
BB2_cclk = DFFE(BB2_cclk_lut_out, GLOBAL(KE2_outclock1), , , !V1L4Q);


--CB2L971Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~22 at LC5_16_S2
--operation mode is normal

CB2L971Q_lut_out = CB2L871Q & CB2_divide_cnt[1];
CB2L971Q = DFFE(CB2L971Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--CB2L081Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~23 at LC3_15_S2
--operation mode is normal

CB2L081Q_lut_out = CB2L971Q # CB2L081Q & CB2_divide_cnt[1];
CB2L081Q = DFFE(CB2L081Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--CB2L381Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~26 at LC4_16_S2
--operation mode is normal

CB2L381Q_lut_out = CB2L281Q;
CB2L381Q = DFFE(CB2L381Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--CB2L281Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~25 at LC10_15_S2
--operation mode is normal

CB2L281Q_lut_out = CB2L181Q;
CB2L281Q = DFFE(CB2L281Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--CB2L011 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3130 at LC4_15_S2
--operation mode is normal

CB2L011 = !CB2L281Q & !CB2L381Q;


--BB2L281 is atwd:atwd1|atwd_control:inst_atwd_control|i~5714 at LC3_16_O1
--operation mode is normal

BB2L281 = !BB2L362Q & !BB2L952Q;


--BB2L74 is atwd:atwd1|atwd_control:inst_atwd_control|i~30 at LC4_15_O1
--operation mode is normal

BB2L74 = BB2L852Q # BB2L752Q # !BB2L081 # !BB2L281;


--BB2L262Q is atwd:atwd1|atwd_control:inst_atwd_control|state~28 at LC5_13_O4
--operation mode is normal

BB2L262Q_lut_out = BB2L162Q & CB2L471Q;
BB2L262Q = DFFE(BB2L262Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--BB2L381 is atwd:atwd1|atwd_control:inst_atwd_control|i~5715 at LC7_13_O4
--operation mode is normal

BB2L381 = !BB2L262Q & !BB2L162Q;


--BB2L05 is atwd:atwd1|atwd_control:inst_atwd_control|i~214 at LC3_9_O1
--operation mode is normal

BB2L05 = BB2L952Q & (BB2_channel[1] $ BB2_channel[0]);


--BB2L481 is atwd:atwd1|atwd_control:inst_atwd_control|i~5716 at LC4_10_O1
--operation mode is normal

BB2L481 = BB2L381 & !BB2L852Q & BB2L081 & !BB2L652Q;


--BB2L581 is atwd:atwd1|atwd_control:inst_atwd_control|i~5718 at LC9_8_O1
--operation mode is normal

BB2L581 = !BB2L062Q & !BB1L062Q;


--BB2L681 is atwd:atwd1|atwd_control:inst_atwd_control|i~5719 at LC2_9_O1
--operation mode is normal

BB2L681 = !BB2L652Q & !BB2L562Q & BB2L581 & BB2L381;


--BB2L781 is atwd:atwd1|atwd_control:inst_atwd_control|i~5720 at LC8_9_O1
--operation mode is normal

BB2L781 = !BB2L852Q & !BB2L752Q;


--BB2L881 is atwd:atwd1|atwd_control:inst_atwd_control|i~5721 at LC4_16_O1
--operation mode is normal

BB2L881 = BB2L162Q # BB2L262Q # BB2L952Q # !BB2L552Q;


--BB2L981 is atwd:atwd1|atwd_control:inst_atwd_control|i~5722 at LC9_16_O1
--operation mode is normal

BB2L981 = BB2L362Q # BB2L752Q # BB2L652Q;


--BB2L091 is atwd:atwd1|atwd_control:inst_atwd_control|i~5724 at LC2_15_O1
--operation mode is normal

BB2L091 = BB2L462Q # BB2L562Q # BB2L852Q # BB2L062Q;


--BB2L191 is atwd:atwd1|atwd_control:inst_atwd_control|i~5725 at LC1_15_O1
--operation mode is normal

BB2L191 = BB2L552Q & !BB2L362Q & !BB2L752Q & !BB2L952Q;


--BB2L291 is atwd:atwd1|atwd_control:inst_atwd_control|i~5727 at LC6_14_O4
--operation mode is normal

BB2L291 = !BB2L852Q & BB2L081;


--P1_MultiSPE1 is hit_counter:inst_hit_counter|MultiSPE1 at LC3_14_G1
--operation mode is normal

P1_MultiSPE1_lut_out = P1_MultiSPE0;
P1_MultiSPE1 = DFFE(P1_MultiSPE1_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--P1_OneSPE1 is hit_counter:inst_hit_counter|OneSPE1 at LC3_12_G2
--operation mode is normal

P1_OneSPE1_lut_out = P1_OneSPE0;
P1_OneSPE1 = DFFE(P1_OneSPE1_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--M1_tick_old0 is fe_testpulse:inst_fe_testpulse|tick_old0 at LC3_8_Y1
--operation mode is normal

M1_tick_old0_lut_out = M1_tick_old;
M1_tick_old0 = DFFE(M1_tick_old0_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--M1_tick_old1 is fe_testpulse:inst_fe_testpulse|tick_old1 at LC10_8_Y1
--operation mode is normal

M1_tick_old1_lut_out = M1_tick_old0;
M1_tick_old1 = DFFE(M1_tick_old1_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--M1_cnt_oo is fe_testpulse:inst_fe_testpulse|cnt_oo at LC7_8_Y1
--operation mode is normal

M1_cnt_oo_lut_out = M1_cnt_o;
M1_cnt_oo = DFFE(M1_cnt_oo_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--M1_cnt_o is fe_testpulse:inst_fe_testpulse|cnt_o at LC5_7_F1
--operation mode is normal

M1_cnt_o_lut_out = M1L5 & (M1L31 # !Y1_command_1_local[19]) # !M1L5 & Y1_command_1_local[19] & M1L11;
M1_cnt_o = DFFE(M1_cnt_o_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--M1_i4 is fe_testpulse:inst_fe_testpulse|i4 at LC5_8_Y1
--operation mode is normal

M1_i4 = M1_cnt_o $ M1_cnt_oo;


--M1_tick_old is fe_testpulse:inst_fe_testpulse|tick_old at LC6_8_Y1
--operation mode is normal

M1_tick_old_lut_out = M1_cnt_o $ M1_cnt_oo;
M1_tick_old = DFFE(M1_tick_old_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--L1L81Q is fe_r2r:inst_fe_r2r|FE_PULSER_P[3]~reg0 at LC5_7_T3
--operation mode is normal

L1L81Q_lut_out = L1_cntp[3];
L1L81Q = DFFE(L1L81Q_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--L1_i113 is fe_r2r:inst_fe_r2r|i113 at LC6_2_I1
--operation mode is normal

L1_i113_lut_out = !Y1_command_0_local[30];
L1_i113 = DFFE(L1_i113_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--L1L71Q is fe_r2r:inst_fe_r2r|FE_PULSER_P[2]~reg0 at LC5_8_T3
--operation mode is normal

L1L71Q_lut_out = L1_cntp[2];
L1L71Q = DFFE(L1L71Q_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--L1L61Q is fe_r2r:inst_fe_r2r|FE_PULSER_P[1]~reg0 at LC7_8_T3
--operation mode is normal

L1L61Q_lut_out = L1_cntp[1];
L1L61Q = DFFE(L1L61Q_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--L1L51Q is fe_r2r:inst_fe_r2r|FE_PULSER_P[0]~reg0 at LC3_7_T3
--operation mode is normal

L1L51Q_lut_out = L1_cntp[0];
L1L51Q = DFFE(L1L51Q_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--L1L41Q is fe_r2r:inst_fe_r2r|FE_PULSER_N[3]~reg0 at LC5_1_T3
--operation mode is normal

L1L41Q_lut_out = L1_cntn[3];
L1L41Q = DFFE(L1L41Q_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--L1L31Q is fe_r2r:inst_fe_r2r|FE_PULSER_N[2]~reg0 at LC9_1_T3
--operation mode is normal

L1L31Q_lut_out = L1_cntn[2];
L1L31Q = DFFE(L1L31Q_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--L1L21Q is fe_r2r:inst_fe_r2r|FE_PULSER_N[1]~reg0 at LC8_1_T3
--operation mode is normal

L1L21Q_lut_out = L1_cntn[1];
L1L21Q = DFFE(L1L21Q_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--L1L11Q is fe_r2r:inst_fe_r2r|FE_PULSER_N[0]~reg0 at LC7_1_T3
--operation mode is normal

L1L11Q_lut_out = L1_cntn[0];
L1L11Q = DFFE(L1L11Q_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--U1_cnt[6] is r2r:inst_r2r|cnt[6] at LC4_13_I4
--operation mode is normal

U1_cnt[6]_lut_out = Y1_command_0_local[28] & !U1L63 & (!U1L22 # !U1_up);
U1_cnt[6] = DFFE(U1_cnt[6]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--U1_cnt[5] is r2r:inst_r2r|cnt[5] at LC9_13_I4
--operation mode is normal

U1_cnt[5]_lut_out = Y1_command_0_local[28] & (U1L73 # U1_up & U1L02);
U1_cnt[5] = DFFE(U1_cnt[5]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--U1_cnt[4] is r2r:inst_r2r|cnt[4] at LC6_15_I4
--operation mode is normal

U1_cnt[4]_lut_out = Y1_command_0_local[28] & (U1L83 # U1L81 & U1_up);
U1_cnt[4] = DFFE(U1_cnt[4]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--U1_cnt[3] is r2r:inst_r2r|cnt[3] at LC9_12_I4
--operation mode is normal

U1_cnt[3]_lut_out = Y1_command_0_local[28] & (U1L93 # U1L61 & U1_up);
U1_cnt[3] = DFFE(U1_cnt[3]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--U1_cnt[2] is r2r:inst_r2r|cnt[2] at LC2_13_I4
--operation mode is normal

U1_cnt[2]_lut_out = Y1_command_0_local[28] & (U1L04 # U1_up & U1L41);
U1_cnt[2] = DFFE(U1_cnt[2]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--U1_cnt[1] is r2r:inst_r2r|cnt[1] at LC7_11_I4
--operation mode is normal

U1_cnt[1]_lut_out = Y1_command_0_local[28] & (U1L14 # U1_up & U1L21);
U1_cnt[1] = DFFE(U1_cnt[1]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--U1_cnt[0] is r2r:inst_r2r|cnt[0] at LC7_15_I4
--operation mode is normal

U1_cnt[0]_lut_out = Y1_command_0_local[28] & (U1L24 # U1L01 & U1_up);
U1_cnt[0] = DFFE(U1_cnt[0]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--W1_LEDdelay[3] is single_led:inst_single_led|LEDdelay[3] at LC3_1_V1
--operation mode is normal

W1_LEDdelay[3]_lut_out = W1_LEDdelay[2];
W1_LEDdelay[3] = DFFE(W1_LEDdelay[3]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L24Q is coinc:inst_coinc|COINCIDENCE_OUT_DOWN~reg0 at LC5_11_W4
--operation mode is normal

K1L24Q_lut_out = K1_i48 & K1L45 # !K1_i48 & Y1_command_2_local[8] & !K1_coinc_down_high_delay[0];
K1L24Q = DFFE(K1L24Q_lut_out, GLOBAL(KE1_outclock0), , , );


--K1_i563 is coinc:inst_coinc|i563 at LC10_11_W4
--operation mode is normal

K1_i563_lut_out = K1_i48 & !K1L35 & K1L65 # !K1_i48 & K1L55;
K1_i563 = DFFE(K1_i563_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1_command_2_local[12] is slaveregister:slaveregister_inst|command_2_local[12] at LC5_11_Z1
--operation mode is normal

Y1_command_2_local[12]_lut_out = QE1_MASTERHWDATA[12];
Y1_command_2_local[12] = DFFE(Y1_command_2_local[12]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1_command_2_local[13] is slaveregister:slaveregister_inst|command_2_local[13] at LC8_9_Z1
--operation mode is normal

Y1_command_2_local[13]_lut_out = QE1_MASTERHWDATA[13];
Y1_command_2_local[13] = DFFE(Y1_command_2_local[13]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--K1L34Q is coinc:inst_coinc|COINCIDENCE_OUT_UP~reg0 at LC5_4_W4
--operation mode is normal

K1L34Q_lut_out = K1_i48 & (K1L85 # K1L95) # !K1_i48 & K1L75;
K1L34Q = DFFE(K1L34Q_lut_out, GLOBAL(KE1_outclock0), , , );


--K1_i565 is coinc:inst_coinc|i565 at LC7_11_W4
--operation mode is normal

K1_i565_lut_out = K1_i48 & K1L35 & K1L65 # !K1_i48 & K1L06;
K1_i565 = DFFE(K1_i565_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1_command_2_local[14] is slaveregister:slaveregister_inst|command_2_local[14] at LC4_9_Z1
--operation mode is normal

Y1_command_2_local[14]_lut_out = QE1_MASTERHWDATA[14];
Y1_command_2_local[14] = DFFE(Y1_command_2_local[14]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1_command_2_local[15] is slaveregister:slaveregister_inst|command_2_local[15] at LC7_9_Z1
--operation mode is normal

Y1_command_2_local[15]_lut_out = QE1_MASTERHWDATA[15];
Y1_command_2_local[15] = DFFE(Y1_command_2_local[15]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--F1_LEDdelay[3] is flasher_board:flasher_board_inst|LEDdelay[3] at LC3_15_L1
--operation mode is normal

F1_LEDdelay[3]_lut_out = F1_LEDdelay[2];
F1_LEDdelay[3] = DFFE(F1_LEDdelay[3]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--B1L54Q is ahb_slave:ahb_slave_inst|reg_address[12]~reg0 at LC6_15_J2
--operation mode is normal

B1L54Q_lut_out = B1L61 & QE1_MASTERHADDR[12] & B1L31 # !B1L61 & (B1L54Q # QE1_MASTERHADDR[12] & B1L31);
B1L54Q = DFFE(B1L54Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--B1L74Q is ahb_slave:ahb_slave_inst|reg_address[14]~reg0 at LC6_14_A2
--operation mode is normal

B1L74Q_lut_out = B1L61 & B1L31 & QE1_MASTERHADDR[14] # !B1L61 & (B1L74Q # B1L31 & QE1_MASTERHADDR[14]);
B1L74Q = DFFE(B1L74Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--B1L64Q is ahb_slave:ahb_slave_inst|reg_address[13]~reg0 at LC6_13_D2
--operation mode is normal

B1L64Q_lut_out = B1L64Q & (B1L31 & QE1_MASTERHADDR[13] # !B1L61) # !B1L64Q & B1L31 & QE1_MASTERHADDR[13];
B1L64Q = DFFE(B1L64Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--B1L84Q is ahb_slave:ahb_slave_inst|reg_address[15]~reg0 at LC3_9_F2
--operation mode is normal

B1L84Q_lut_out = QE1_MASTERHADDR[15] & (B1L31 # B1L84Q & !B1L61) # !QE1_MASTERHADDR[15] & B1L84Q & !B1L61;
B1L84Q = DFFE(B1L84Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L053 is slaveregister:slaveregister_inst|i1845~232 at LC3_15_J2
--operation mode is normal

Y1L053 = !B1L84Q & !B1L64Q & !B1L74Q & B1L54Q;


--B1L15Q is ahb_slave:ahb_slave_inst|reg_enable~reg0 at LC4_12_F1
--operation mode is normal

B1L15Q_lut_out = B1L71 # B1L6 & (B1L91 # B1L81);
B1L15Q = DFFE(B1L15Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--B1L25Q is ahb_slave:ahb_slave_inst|reg_write~reg0 at LC1_7_F1
--operation mode is normal

B1L25Q_lut_out = B1L02 # B1L25Q & (B1L75Q # !B1L61);
B1L25Q = DFFE(B1L25Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--B1L94Q is ahb_slave:ahb_slave_inst|reg_address[18]~reg0 at LC4_6_D2
--operation mode is normal

B1L94Q_lut_out = QE1_MASTERHADDR[18] & (B1L31 # B1L94Q & !B1L61) # !QE1_MASTERHADDR[18] & B1L94Q & !B1L61;
B1L94Q = DFFE(B1L94Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L731 is slaveregister:slaveregister_inst|command_2_local[26]~128 at LC6_14_F2
--operation mode is normal

Y1L731 = !B1L94Q & B1L25Q & B1L15Q;


--B1L05Q is ahb_slave:ahb_slave_inst|reg_address[19]~reg0 at LC9_6_D2
--operation mode is normal

B1L05Q_lut_out = QE1_MASTERHADDR[19] & (B1L31 # B1L05Q & !B1L61) # !QE1_MASTERHADDR[19] & B1L05Q & !B1L61;
B1L05Q = DFFE(B1L05Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--B1L53Q is ahb_slave:ahb_slave_inst|reg_address[2]~reg0 at LC10_3_K2
--operation mode is normal

B1L53Q_lut_out = QE1_MASTERHADDR[2] & (B1L31 # B1L53Q & !B1L61) # !QE1_MASTERHADDR[2] & B1L53Q & !B1L61;
B1L53Q = DFFE(B1L53Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L831 is slaveregister:slaveregister_inst|command_2_local[26]~129 at LC3_14_J2
--operation mode is normal

Y1L831 = Y1L731 & !B1L53Q & B1L05Q & Y1L053;

--Y1L141 is slaveregister:slaveregister_inst|command_2_local[26]~165 at LC3_14_J2
--operation mode is normal

Y1L141 = Y1L731 & !B1L53Q & B1L05Q & Y1L053;


--B1L73Q is ahb_slave:ahb_slave_inst|reg_address[4]~reg0 at LC10_13_D2
--operation mode is normal

B1L73Q_lut_out = QE1_MASTERHADDR[4] & (B1L31 # !B1L61 & B1L73Q) # !QE1_MASTERHADDR[4] & !B1L61 & B1L73Q;
B1L73Q = DFFE(B1L73Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--B1L83Q is ahb_slave:ahb_slave_inst|reg_address[5]~reg0 at LC7_8_J2
--operation mode is normal

B1L83Q_lut_out = QE1_MASTERHADDR[5] & (B1L31 # B1L83Q & !B1L61) # !QE1_MASTERHADDR[5] & B1L83Q & !B1L61;
B1L83Q = DFFE(B1L83Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L931 is slaveregister:slaveregister_inst|command_2_local[26]~130 at LC10_16_I1
--operation mode is normal

Y1L931 = B1L73Q & !B1L83Q;


--B1L63Q is ahb_slave:ahb_slave_inst|reg_address[3]~reg0 at LC10_8_J2
--operation mode is normal

B1L63Q_lut_out = QE1_MASTERHADDR[3] & (B1L31 # B1L63Q & !B1L61) # !QE1_MASTERHADDR[3] & B1L63Q & !B1L61;
B1L63Q = DFFE(B1L63Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--B1L93Q is ahb_slave:ahb_slave_inst|reg_address[6]~reg0 at LC8_8_J2
--operation mode is normal

B1L93Q_lut_out = QE1_MASTERHADDR[6] & (B1L31 # B1L93Q & !B1L61) # !QE1_MASTERHADDR[6] & B1L93Q & !B1L61;
B1L93Q = DFFE(B1L93Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L631 is slaveregister:slaveregister_inst|command_2_local[26]~34 at LC3_7_J2
--operation mode is normal

Y1L631 = Y1L831 & B1L63Q & !B1L93Q & Y1L931;


--Y1_command_2_local[28] is slaveregister:slaveregister_inst|command_2_local[28] at LC3_15_I1
--operation mode is normal

Y1_command_2_local[28]_lut_out = QE1_MASTERHWDATA[28];
Y1_command_2_local[28] = DFFE(Y1_command_2_local[28]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1_command_2_local[31] is slaveregister:slaveregister_inst|command_2_local[31] at LC3_12_I1
--operation mode is normal

Y1_command_2_local[31]_lut_out = QE1_MASTERHWDATA[31];
Y1_command_2_local[31] = DFFE(Y1_command_2_local[31]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1_command_2_local[29] is slaveregister:slaveregister_inst|command_2_local[29] at LC4_11_I1
--operation mode is normal

Y1_command_2_local[29]_lut_out = QE1_MASTERHWDATA[29];
Y1_command_2_local[29] = DFFE(Y1_command_2_local[29]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1_command_2_local[30] is slaveregister:slaveregister_inst|command_2_local[30] at LC3_6_I1
--operation mode is normal

Y1_command_2_local[30]_lut_out = QE1_MASTERHWDATA[30];
Y1_command_2_local[30] = DFFE(Y1_command_2_local[30]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--VB1L23Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state~29 at LC8_11_C4
--operation mode is normal

VB1L23Q_lut_out = VB1L8 & (!YB1L71 & !YB1L21 # !FC1L01Q);
VB1L23Q = DFFE(VB1L23Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--YB1_crc32_en is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32_en at LC5_3_G4
--operation mode is normal

YB1_crc32_en_lut_out = YB1L34Q & VB1L2Q;
YB1_crc32_en = DFFE(YB1_crc32_en_lut_out, GLOBAL(KE1_outclock0), , , KB1L55Q);


--VB1L2Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|crc_init~reg0 at LC3_5_C4
--operation mode is normal

VB1L2Q_lut_out = !VB1L83Q;
VB1L2Q = DFFE(VB1L2Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--KB1L55Q is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|rec_ena~reg at LC4_6_C3
--operation mode is normal

KB1L55Q_lut_out = KB1L84 # !V1L4Q & (KB1L35 # KB1L05);
KB1L55Q = DFFE(KB1L55Q_lut_out, GLOBAL(KE1_outclock0), , , );


--UC1_i16 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i16 at LC9_10_G4
--operation mode is normal

UC1_i16 = UC1_SRG[31] $ UC1_SRG[22];


--UC1_i17 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i17 at LC1_9_G4
--operation mode is normal

UC1_i17 = UC1_SRG[31] $ UC1_SRG[25];


--UC1_i15 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i15 at LC10_12_G4
--operation mode is normal

UC1_i15 = UC1_SRG[21] $ UC1_SRG[31];


--UC1_i14 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i14 at LC5_12_G4
--operation mode is normal

UC1_i14 = UC1_SRG[15] $ UC1_SRG[31];


--UC1_i12 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i12 at LC5_2_G4
--operation mode is normal

UC1_i12 = UC1_SRG[31] $ UC1_SRG[10];


--UC1_i13 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i13 at LC9_2_G4
--operation mode is normal

UC1_i13 = UC1_SRG[31] $ UC1_SRG[11];


--UC1_i9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i9 at LC2_14_G4
--operation mode is normal

UC1_i9 = UC1_SRG[31] $ UC1_SRG[6];


--UC1_i10 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i10 at LC8_14_G4
--operation mode is normal

UC1_i10 = UC1_SRG[31] $ UC1_SRG[7];


--UC1_i11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i11 at LC5_14_G4
--operation mode is normal

UC1_i11 = UC1_SRG[31] $ UC1_SRG[9];


--UC1_i7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i7 at LC2_8_G4
--operation mode is normal

UC1_i7 = UC1_SRG[31] $ UC1_SRG[3];


--UC1_i8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i8 at LC7_14_G4
--operation mode is normal

UC1_i8 = UC1_SRG[4] $ UC1_SRG[31];


--YB1_crc32_data is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32_data at LC3_6_G4
--operation mode is normal

YB1_crc32_data_lut_out = YB1_srg[7];
YB1_crc32_data = DFFE(YB1_crc32_data_lut_out, GLOBAL(KE1_outclock0), , , KB1L55Q);


--UC1_i4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i4 at LC6_6_G4
--operation mode is normal

UC1_i4 = UC1_SRG[31] $ YB1_crc32_data;


--UC1_i5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i5 at LC10_7_G4
--operation mode is normal

UC1_i5 = UC1_SRG[31] $ UC1_SRG[0];


--UC1_i6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i6 at LC6_8_G4
--operation mode is normal

UC1_i6 = UC1_SRG[1] $ UC1_SRG[31];


--VB1L12Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|msg_type_ena~reg0 at LC5_15_C4
--operation mode is normal

VB1L12Q_lut_out = VB1L52Q;
VB1L12Q = DFFE(VB1L12Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--KC1_dffs[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7] at LC3_2_Q4
--operation mode is normal

KC1_dffs[7]_lut_out = FC1L81Q;
KC1_dffs[7] = DFFE(KC1_dffs[7]_lut_out, GLOBAL(KE1_outclock0), FC1L8Q, , FC1L91Q);


--TB1L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|data_msg~58 at LC3_16_C4
--operation mode is normal

TB1L01 = FC1L9Q & VB1L12Q & (KC1_dffs[7] $ !A_nB);


--KC1_dffs[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4] at LC9_5_A4
--operation mode is normal

KC1_dffs[4]_lut_out = KC1_dffs[5];
KC1_dffs[4] = DFFE(KC1_dffs[4]_lut_out, GLOBAL(KE1_outclock0), FC1L8Q, , FC1L91Q);


--KC1_dffs[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6] at LC2_5_A4
--operation mode is normal

KC1_dffs[6]_lut_out = KC1_dffs[7];
KC1_dffs[6] = DFFE(KC1_dffs[6]_lut_out, GLOBAL(KE1_outclock0), FC1L8Q, , FC1L91Q);


--KC1_dffs[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5] at LC3_5_A4
--operation mode is normal

KC1_dffs[5]_lut_out = KC1_dffs[6];
KC1_dffs[5] = DFFE(KC1_dffs[5]_lut_out, GLOBAL(KE1_outclock0), FC1L8Q, , FC1L91Q);


--TB1L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|data_msg~59 at LC5_16_C4
--operation mode is normal

TB1L11 = TB1L01 & (KC1_dffs[4] # !KC1_dffs[6] # !KC1_dffs[5]);


--VB1L93Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state~36 at LC6_3_C4
--operation mode is normal

VB1L93Q_lut_out = VB1L31 # VB1L41 & (VB1L91 # VB1L02);
VB1L93Q = DFFE(VB1L93Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--VB1L73Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state~34 at LC7_11_C4
--operation mode is normal

VB1L73Q_lut_out = VB1L9 & VB1L13Q & (YB1L71 # YB1L21);
VB1L73Q = DFFE(VB1L73Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--XB1_dudt[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|dudt[8] at LC9_12_N3
--operation mode is normal

XB1_dudt[8]_lut_out = TC1L11Q;
XB1_dudt[8] = DFFE(XB1_dudt[8]_lut_out, GLOBAL(KE1_outclock0), , , !TC1L7Q);


--XB1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|_~911 at LC3_10_N3
--operation mode is normal

XB1L1 = XB1L011 # XB1L801 & !XB1_dudt[8];


--XB1L141 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_8~342 at LC6_5_N3
--operation mode is normal

XB1L141 = XB1L89 & XB1L001 & XB1L69;


--XB1L211 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_4~81 at LC7_5_N3
--operation mode is normal

XB1L211 = !XB1L29 & !XB1L49;


--XB1L311 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_4~82 at LC5_5_N3
--operation mode is normal

XB1L311 = !XB1L001 & !XB1L69 & XB1L211 & !XB1L89;


--XB1_dudt[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|dudt[4] at LC6_11_N3
--operation mode is normal

XB1_dudt[4]_lut_out = !TC1L51Q;
XB1_dudt[4] = DFFE(XB1_dudt[4]_lut_out, GLOBAL(KE1_outclock0), , , !TC1L7Q);


--XB1L411 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_4~83 at LC6_10_N3
--operation mode is normal

XB1L411 = !XB1L401 & !XB1L201 & !XB1L601;


--XB1L241 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_8~343 at LC4_10_N3
--operation mode is normal

XB1L241 = XB1L141 # !XB1L311 & !XB1_dudt[4] # !XB1L411;


--XB1L041 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_8~44 at LC2_10_N3
--operation mode is normal

XB1L041 = XB1L801 $ XB1_dudt[8];


--FC1L21 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq5~41 at LC9_14_Q4
--operation mode is normal

FC1L21 = !JB2_sload_path[4] & !JB2_sload_path[1] & !JB2_sload_path[3] & JB2_sload_path[0];


--FC1L32Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~36 at LC6_13_Q4
--operation mode is normal

FC1L32Q_lut_out = FC1L71 # FC1_rxcteq9 & FC1L52Q & JB3_sload_path[3];
FC1L32Q = DFFE(FC1L32Q_lut_out, GLOBAL(KE1_outclock0), KB1L55Q, , );


--TC1L61Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|rxd~reg at LC7_12_N3
--operation mode is normal

TC1L61Q_lut_out = XB1L44Q & (TC1L32 # !JB5_sload_path[4] & TC1L02Q);
TC1L61Q = DFFE(TC1L61Q_lut_out, GLOBAL(KE1_outclock0), KB1L55Q, , );


--FC1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~598 at LC7_14_Q4
--operation mode is normal

FC1L1 = JB2_sload_path[2] & !TC1L61Q & FC1L32Q & FC1L21;


--KC1_dffs[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] at LC8_5_A4
--operation mode is normal

KC1_dffs[0]_lut_out = KC1_dffs[1];
KC1_dffs[0] = DFFE(KC1_dffs[0]_lut_out, GLOBAL(KE1_outclock0), FC1L8Q, , FC1L91Q);


--KC1_dffs[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] at LC1_5_A4
--operation mode is normal

KC1_dffs[2]_lut_out = KC1_dffs[3];
KC1_dffs[2] = DFFE(KC1_dffs[2]_lut_out, GLOBAL(KE1_outclock0), FC1L8Q, , FC1L91Q);


--FC1L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~599 at LC3_1_C4
--operation mode is normal

FC1L2 = !KC1_dffs[2] & KC1_dffs[7] & KC1_dffs[0];


--KC1_dffs[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] at LC4_5_A4
--operation mode is normal

KC1_dffs[3]_lut_out = KC1_dffs[4];
KC1_dffs[3] = DFFE(KC1_dffs[3]_lut_out, GLOBAL(KE1_outclock0), FC1L8Q, , FC1L91Q);


--KC1_dffs[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] at LC7_5_A4
--operation mode is normal

KC1_dffs[1]_lut_out = KC1_dffs[2];
KC1_dffs[1] = DFFE(KC1_dffs[1]_lut_out, GLOBAL(KE1_outclock0), FC1L8Q, , FC1L91Q);


--FC1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~600 at LC10_1_C4
--operation mode is normal

FC1L3 = !KC1_dffs[5] & KC1_dffs[4] & !KC1_dffs[1] & !KC1_dffs[6];


--FC1L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~601 at LC7_1_C4
--operation mode is normal

FC1L4 = KC1_dffs[5] & !KC1_dffs[4] & KC1_dffs[1] & KC1_dffs[6];


--LB1_inst45[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[0] at LC3_10_A4
--operation mode is normal

LB1_inst45[0]_lut_out = KC1_dffs[0];
LB1_inst45[0] = DFFE(LB1_inst45[0]_lut_out, GLOBAL(KE1_outclock0), , , VB1L51);


--VB1L33Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state~30 at LC3_4_C4
--operation mode is normal

VB1L33Q_lut_out = !FC1L62Q & (VB1L23Q # !FC1L9Q & VB1L33Q);
VB1L33Q = DFFE(VB1L33Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--VB1L52Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state~22 at LC2_3_C4
--operation mode is normal

VB1L52Q_lut_out = !FC1L62Q & (FC1L9Q & VB1L42Q # !FC1L9Q & VB1L52Q);
VB1L52Q = DFFE(VB1L52Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--VB1L61 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|i412~14 at LC2_4_C4
--operation mode is normal

VB1L61 = FC1L9Q & (VB1L52Q # VB1L33Q);


--LB1_inst45[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[1] at LC4_11_A4
--operation mode is normal

LB1_inst45[1]_lut_out = KC1_dffs[1];
LB1_inst45[1] = DFFE(LB1_inst45[1]_lut_out, GLOBAL(KE1_outclock0), , , VB1L51);


--LB1_inst45[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[2] at LC7_9_A4
--operation mode is normal

LB1_inst45[2]_lut_out = KC1_dffs[2];
LB1_inst45[2] = DFFE(LB1_inst45[2]_lut_out, GLOBAL(KE1_outclock0), , , VB1L51);


--LB1_inst45[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[3] at LC10_9_A4
--operation mode is normal

LB1_inst45[3]_lut_out = KC1_dffs[3];
LB1_inst45[3] = DFFE(LB1_inst45[3]_lut_out, GLOBAL(KE1_outclock0), , , VB1L51);


--LB1_inst45[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[4] at LC9_9_A4
--operation mode is normal

LB1_inst45[4]_lut_out = KC1_dffs[4];
LB1_inst45[4] = DFFE(LB1_inst45[4]_lut_out, GLOBAL(KE1_outclock0), , , VB1L51);


--LB1_inst45[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[5] at LC3_9_A4
--operation mode is normal

LB1_inst45[5]_lut_out = KC1_dffs[5];
LB1_inst45[5] = DFFE(LB1_inst45[5]_lut_out, GLOBAL(KE1_outclock0), , , VB1L51);


--LB1_inst45[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[6] at LC7_12_A4
--operation mode is normal

LB1_inst45[6]_lut_out = KC1_dffs[6];
LB1_inst45[6] = DFFE(LB1_inst45[6]_lut_out, GLOBAL(KE1_outclock0), , , VB1L51);


--LB1_inst45[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[7] at LC2_11_A4
--operation mode is normal

LB1_inst45[7]_lut_out = KC1_dffs[7];
LB1_inst45[7] = DFFE(LB1_inst45[7]_lut_out, GLOBAL(KE1_outclock0), , , VB1L51);


--VB1L43Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state~31 at LC10_4_C4
--operation mode is normal

VB1L43Q_lut_out = !FC1L62Q & (FC1L9Q & VB1L33Q # !FC1L9Q & VB1L43Q);
VB1L43Q = DFFE(VB1L43Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--VB1L62Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state~23 at LC3_3_C4
--operation mode is normal

VB1L62Q_lut_out = !FC1L62Q & (FC1L9Q & VB1L52Q # !FC1L9Q & VB1L62Q);
VB1L62Q = DFFE(VB1L62Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--VB1L71 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|i424~14 at LC5_4_C4
--operation mode is normal

VB1L71 = FC1L9Q & (VB1L62Q # VB1L43Q);


--VB1L53Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state~32 at LC8_3_C4
--operation mode is normal

VB1L53Q_lut_out = !FC1L62Q & (FC1L9Q & VB1L43Q # !FC1L9Q & VB1L53Q);
VB1L53Q = DFFE(VB1L53Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--VB1L72Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state~24 at LC4_3_C4
--operation mode is normal

VB1L72Q_lut_out = !FC1L62Q & (FC1L9Q & VB1L62Q # !FC1L9Q & VB1L72Q);
VB1L72Q = DFFE(VB1L72Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--VB1L81 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|i430~14 at LC1_3_C4
--operation mode is normal

VB1L81 = FC1L9Q & (VB1L53Q # VB1L72Q);


--LB1_inst40[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[0] at LC2_14_A4
--operation mode is normal

LB1_inst40[0]_lut_out = JB8_q[0];
LB1_inst40[0] = DFFE(LB1_inst40[0]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , VB1L1Q);


--KB1L42Q is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|buf_res~reg at LC3_15_C3
--operation mode is normal

KB1L42Q_lut_out = !V1L4Q & TB1L7Q & (KB1L77Q # KB1L87Q);
KB1L42Q = DFFE(KB1L42Q_lut_out, GLOBAL(KE1_outclock0), , , );


--LB1_inst5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst5 at LC4_2_A4
--operation mode is normal

LB1_inst5 = VB1L4Q # VB1L22Q;


--LB1_inst40[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[1] at LC4_14_A4
--operation mode is normal

LB1_inst40[1]_lut_out = JB8_q[1];
LB1_inst40[1] = DFFE(LB1_inst40[1]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , VB1L1Q);


--LB1_inst40[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[2] at LC10_4_A4
--operation mode is normal

LB1_inst40[2]_lut_out = JB8_q[2];
LB1_inst40[2] = DFFE(LB1_inst40[2]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , VB1L1Q);


--LB1_inst40[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[3] at LC7_2_A4
--operation mode is normal

LB1_inst40[3]_lut_out = JB8_q[3];
LB1_inst40[3] = DFFE(LB1_inst40[3]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , VB1L1Q);


--LB1_inst40[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[4] at LC5_2_A4
--operation mode is normal

LB1_inst40[4]_lut_out = JB8_q[4];
LB1_inst40[4] = DFFE(LB1_inst40[4]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , VB1L1Q);


--LB1_inst40[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[5] at LC3_2_A4
--operation mode is normal

LB1_inst40[5]_lut_out = JB8_q[5];
LB1_inst40[5] = DFFE(LB1_inst40[5]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , VB1L1Q);


--LB1_inst40[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[6] at LC10_2_A4
--operation mode is normal

LB1_inst40[6]_lut_out = JB8_q[6];
LB1_inst40[6] = DFFE(LB1_inst40[6]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , VB1L1Q);


--LB1_inst40[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[7] at LC6_2_A4
--operation mode is normal

LB1_inst40[7]_lut_out = JB8_q[7];
LB1_inst40[7] = DFFE(LB1_inst40[7]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , VB1L1Q);


--LB1_inst40[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[8] at LC9_2_A4
--operation mode is normal

LB1_inst40[8]_lut_out = JB8_q[8];
LB1_inst40[8] = DFFE(LB1_inst40[8]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , VB1L1Q);


--LB1_inst40[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[9] at LC8_2_A4
--operation mode is normal

LB1_inst40[9]_lut_out = JB8_q[9];
LB1_inst40[9] = DFFE(LB1_inst40[9]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , VB1L1Q);


--LB1_inst40[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[10] at LC7_4_A4
--operation mode is normal

LB1_inst40[10]_lut_out = JB8_q[10];
LB1_inst40[10] = DFFE(LB1_inst40[10]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , VB1L1Q);


--LB1_inst40[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[11] at LC8_4_A4
--operation mode is normal

LB1_inst40[11]_lut_out = JB8_q[11];
LB1_inst40[11] = DFFE(LB1_inst40[11]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , VB1L1Q);


--LB1_inst40[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[12] at LC1_4_A4
--operation mode is normal

LB1_inst40[12]_lut_out = JB8_q[12];
LB1_inst40[12] = DFFE(LB1_inst40[12]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , VB1L1Q);


--ZD1L95Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|dpr_ren~reg at LC10_13_A3
--operation mode is normal

ZD1L95Q_lut_out = FE1L31Q & ZD1L901Q;
ZD1L95Q = DFFE(ZD1L95Q_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--B1L75Q is ahb_slave:ahb_slave_inst|slave_state~24 at LC7_11_F1
--operation mode is normal

B1L75Q_lut_out = !QE1_MASTERHWRITE & (B1L12 # B1L22 & B1L7);
B1L75Q = DFFE(B1L75Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--B1L65Q is ahb_slave:ahb_slave_inst|slave_state~23 at LC5_6_F1
--operation mode is normal

B1L65Q_lut_out = !B1L35Q & !B1L1 & (QE1_MASTERHTRANS[0] # QE1_MASTERHTRANS[1]);
B1L65Q = DFFE(B1L65Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--B1L55Q is ahb_slave:ahb_slave_inst|slave_state~22 at LC4_7_F1
--operation mode is normal

B1L55Q_lut_out = B1L42 # QE1_MASTERHWRITE & (B1L52 # B1L5);
B1L55Q = DFFE(B1L55Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--B1L8 is ahb_slave:ahb_slave_inst|i~8099 at LC6_13_F1
--operation mode is normal

B1L8 = B1L65Q # B1L55Q & (QE1_MASTERHWRITE # !QE1_MASTERHTRANS[1]);


--B1L45Q is ahb_slave:ahb_slave_inst|slave_state~21 at LC8_10_F1
--operation mode is normal

B1L45Q_lut_out = (B1L72 # QE1_MASTERHWRITE & B1L1 & B1L92) & CASCADE(B1L23);
B1L45Q = DFFE(B1L45Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--B1L3 is ahb_slave:ahb_slave_inst|i464~0 at LC7_13_F1
--operation mode is normal

B1L3 = QE1_MASTERHBURST[2] # QE1_MASTERHBURST[1] # !QE1_MASTERHTRANS[1] # !QE1_MASTERHBURST[0];


--B1L9 is ahb_slave:ahb_slave_inst|i~8100 at LC3_12_F1
--operation mode is normal

B1L9 = B1L8 # B1L45Q & (QE1_MASTERHWRITE # B1L3);


--B1L01 is ahb_slave:ahb_slave_inst|i~8101 at LC8_13_F1
--operation mode is normal

B1L01 = B1L13 # !QE1_MASTERHTRANS[1] & !QE1_MASTERHTRANS[0];


--B1L35Q is ahb_slave:ahb_slave_inst|slave_state~20 at LC7_5_F1
--operation mode is normal

B1L35Q_lut_out = !B1L62 & !B1L65Q & (B1L7 # !B1L82);
B1L35Q = DFFE(B1L35Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--R1L501Q is master_data_source:inst_master_data_source|wdata[0]~reg0 at LC4_3_E4
--operation mode is normal

R1L501Q_lut_out = !R1L401 & !R1L101 & R1L43;
R1L501Q = DFFE(R1L501Q_lut_out, !GLOBAL(KE1_outclock0), , , !V1L4Q);


--R1L601Q is master_data_source:inst_master_data_source|wdata[1]~reg0 at LC7_3_E4
--operation mode is normal

R1L601Q_lut_out = !R1L401 & !R1L101 & R1L63;
R1L601Q = DFFE(R1L601Q_lut_out, !GLOBAL(KE1_outclock0), , , !V1L4Q);


--R1L701Q is master_data_source:inst_master_data_source|wdata[2]~reg0 at LC5_3_E4
--operation mode is normal

R1L701Q_lut_out = !R1L401 & !R1L101 & R1L83;
R1L701Q = DFFE(R1L701Q_lut_out, !GLOBAL(KE1_outclock0), , , !V1L4Q);


--R1L801Q is master_data_source:inst_master_data_source|wdata[3]~reg0 at LC3_3_E4
--operation mode is normal

R1L801Q_lut_out = !R1L401 & !R1L101 & R1L04;
R1L801Q = DFFE(R1L801Q_lut_out, !GLOBAL(KE1_outclock0), , , !V1L4Q);


--R1L901Q is master_data_source:inst_master_data_source|wdata[4]~reg0 at LC8_3_E4
--operation mode is normal

R1L901Q_lut_out = !R1L401 & !R1L101 & R1L24;
R1L901Q = DFFE(R1L901Q_lut_out, !GLOBAL(KE1_outclock0), , , !V1L4Q);


--R1L011Q is master_data_source:inst_master_data_source|wdata[5]~reg0 at LC9_3_E4
--operation mode is normal

R1L011Q_lut_out = !R1L401 & !R1L101 & R1L44;
R1L011Q = DFFE(R1L011Q_lut_out, !GLOBAL(KE1_outclock0), , , !V1L4Q);


--R1L111Q is master_data_source:inst_master_data_source|wdata[6]~reg0 at LC10_2_E4
--operation mode is normal

R1L111Q_lut_out = !R1L101 & !R1L401 & R1L64;
R1L111Q = DFFE(R1L111Q_lut_out, !GLOBAL(KE1_outclock0), , , !V1L4Q);


--R1L211Q is master_data_source:inst_master_data_source|wdata[7]~reg0 at LC3_11_E4
--operation mode is normal

R1L211Q_lut_out = !R1L401 & !R1L101 & R1L84;
R1L211Q = DFFE(R1L211Q_lut_out, !GLOBAL(KE1_outclock0), , , !V1L4Q);


--R1L311Q is master_data_source:inst_master_data_source|wdata[8]~reg0 at LC3_14_E4
--operation mode is normal

R1L311Q_lut_out = !R1L101 & !R1L401 & R1L05;
R1L311Q = DFFE(R1L311Q_lut_out, !GLOBAL(KE1_outclock0), , , !V1L4Q);


--R1L411Q is master_data_source:inst_master_data_source|wdata[9]~reg0 at LC3_12_E4
--operation mode is normal

R1L411Q_lut_out = !R1L101 & !R1L401 & R1L25;
R1L411Q = DFFE(R1L411Q_lut_out, !GLOBAL(KE1_outclock0), , , !V1L4Q);


--R1L511Q is master_data_source:inst_master_data_source|wdata[10]~reg0 at LC2_2_E4
--operation mode is normal

R1L511Q_lut_out = !R1L101 & !R1L401 & R1L45;
R1L511Q = DFFE(R1L511Q_lut_out, !GLOBAL(KE1_outclock0), , , !V1L4Q);


--R1L611Q is master_data_source:inst_master_data_source|wdata[11]~reg0 at LC9_5_E4
--operation mode is normal

R1L611Q_lut_out = !R1L401 & !R1L101 & R1L65;
R1L611Q = DFFE(R1L611Q_lut_out, !GLOBAL(KE1_outclock0), , , !V1L4Q);


--R1L711Q is master_data_source:inst_master_data_source|wdata[12]~reg0 at LC6_3_E4
--operation mode is normal

R1L711Q_lut_out = !R1L401 & !R1L101 & R1L85;
R1L711Q = DFFE(R1L711Q_lut_out, !GLOBAL(KE1_outclock0), , , !V1L4Q);


--R1L811Q is master_data_source:inst_master_data_source|wdata[13]~reg0 at LC3_2_E4
--operation mode is normal

R1L811Q_lut_out = !R1L101 & !R1L401 & R1L06;
R1L811Q = DFFE(R1L811Q_lut_out, !GLOBAL(KE1_outclock0), , , !V1L4Q);


--R1L911Q is master_data_source:inst_master_data_source|wdata[14]~reg0 at LC9_2_E4
--operation mode is normal

R1L911Q_lut_out = !R1L101 & !R1L401 & R1L26;
R1L911Q = DFFE(R1L911Q_lut_out, !GLOBAL(KE1_outclock0), , , !V1L4Q);


--R1L021Q is master_data_source:inst_master_data_source|wdata[15]~reg0 at LC3_5_E4
--operation mode is normal

R1L021Q_lut_out = !R1L401 & !R1L101 & R1L46;
R1L021Q = DFFE(R1L021Q_lut_out, !GLOBAL(KE1_outclock0), , , !V1L4Q);


--R1L121Q is master_data_source:inst_master_data_source|wdata[16]~reg0 at LC2_11_E4
--operation mode is normal

R1L121Q_lut_out = !R1L401 & !R1L101 & R1L66;
R1L121Q = DFFE(R1L121Q_lut_out, !GLOBAL(KE1_outclock0), , , !V1L4Q);


--R1L221Q is master_data_source:inst_master_data_source|wdata[17]~reg0 at LC1_3_E4
--operation mode is normal

R1L221Q_lut_out = !R1L401 & !R1L101 & R1L86;
R1L221Q = DFFE(R1L221Q_lut_out, !GLOBAL(KE1_outclock0), , , !V1L4Q);


--R1L321Q is master_data_source:inst_master_data_source|wdata[18]~reg0 at LC10_12_E4
--operation mode is normal

R1L321Q_lut_out = !R1L101 & !R1L401 & R1L07;
R1L321Q = DFFE(R1L321Q_lut_out, !GLOBAL(KE1_outclock0), , , !V1L4Q);


--R1L421Q is master_data_source:inst_master_data_source|wdata[19]~reg0 at LC7_12_E4
--operation mode is normal

R1L421Q_lut_out = !R1L101 & !R1L401 & R1L27;
R1L421Q = DFFE(R1L421Q_lut_out, !GLOBAL(KE1_outclock0), , , !V1L4Q);


--R1L521Q is master_data_source:inst_master_data_source|wdata[20]~reg0 at LC3_13_E4
--operation mode is normal

R1L521Q_lut_out = !R1L401 & !R1L101 & R1L47;
R1L521Q = DFFE(R1L521Q_lut_out, !GLOBAL(KE1_outclock0), , , !V1L4Q);


--R1L621Q is master_data_source:inst_master_data_source|wdata[21]~reg0 at LC6_12_E4
--operation mode is normal

R1L621Q_lut_out = !R1L101 & !R1L401 & R1L67;
R1L621Q = DFFE(R1L621Q_lut_out, !GLOBAL(KE1_outclock0), , , !V1L4Q);


--R1L721Q is master_data_source:inst_master_data_source|wdata[22]~reg0 at LC9_14_E4
--operation mode is normal

R1L721Q_lut_out = !R1L101 & !R1L401 & R1L87;
R1L721Q = DFFE(R1L721Q_lut_out, !GLOBAL(KE1_outclock0), , , !V1L4Q);


--R1L821Q is master_data_source:inst_master_data_source|wdata[23]~reg0 at LC7_7_E4
--operation mode is normal

R1L821Q_lut_out = !R1L401 & !R1L101 & R1L08;
R1L821Q = DFFE(R1L821Q_lut_out, !GLOBAL(KE1_outclock0), , , !V1L4Q);


--R1L921Q is master_data_source:inst_master_data_source|wdata[24]~reg0 at LC8_7_E4
--operation mode is normal

R1L921Q_lut_out = !R1L401 & !R1L101 & R1L28;
R1L921Q = DFFE(R1L921Q_lut_out, !GLOBAL(KE1_outclock0), , , !V1L4Q);


--R1L031Q is master_data_source:inst_master_data_source|wdata[25]~reg0 at LC5_7_E4
--operation mode is normal

R1L031Q_lut_out = !R1L401 & !R1L101 & R1L48;
R1L031Q = DFFE(R1L031Q_lut_out, !GLOBAL(KE1_outclock0), , , !V1L4Q);


--R1L131Q is master_data_source:inst_master_data_source|wdata[26]~reg0 at LC10_10_E4
--operation mode is normal

R1L131Q_lut_out = !R1L101 & !R1L401 & R1L68;
R1L131Q = DFFE(R1L131Q_lut_out, !GLOBAL(KE1_outclock0), , , !V1L4Q);


--R1L231Q is master_data_source:inst_master_data_source|wdata[27]~reg0 at LC6_9_E4
--operation mode is normal

R1L231Q_lut_out = !R1L401 & !R1L101 & R1L88;
R1L231Q = DFFE(R1L231Q_lut_out, !GLOBAL(KE1_outclock0), , , !V1L4Q);


--R1L331Q is master_data_source:inst_master_data_source|wdata[28]~reg0 at LC3_9_E4
--operation mode is normal

R1L331Q_lut_out = !R1L401 & !R1L101 & R1L09;
R1L331Q = DFFE(R1L331Q_lut_out, !GLOBAL(KE1_outclock0), , , !V1L4Q);


--R1L431Q is master_data_source:inst_master_data_source|wdata[29]~reg0 at LC7_11_E4
--operation mode is normal

R1L431Q_lut_out = !R1L101 & R1L29 & !R1L401;
R1L431Q = DFFE(R1L431Q_lut_out, !GLOBAL(KE1_outclock0), , , !V1L4Q);


--R1L531Q is master_data_source:inst_master_data_source|wdata[30]~reg0 at LC8_10_E4
--operation mode is normal

R1L531Q_lut_out = !R1L101 & !R1L401 & R1L49;
R1L531Q = DFFE(R1L531Q_lut_out, !GLOBAL(KE1_outclock0), , , !V1L4Q);


--R1L631Q is master_data_source:inst_master_data_source|wdata[31]~reg0 at LC7_10_E4
--operation mode is normal

R1L631Q_lut_out = !R1L101 & !R1L401 & R1L69;
R1L631Q = DFFE(R1L631Q_lut_out, !GLOBAL(KE1_outclock0), , , !V1L4Q);


--NE1_q[0] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[0] at EC14_1_J2
NE1_q[0]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
NE1_q[0]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
NE1_q[0] = MEMORY_SEGMENT(, , , , , , , , , NE1_q[0]_write_address, NE1_q[0]_read_address);


--B1L34Q is ahb_slave:ahb_slave_inst|reg_address[10]~reg0 at LC6_8_J2
--operation mode is normal

B1L34Q_lut_out = B1L31 & (QE1_MASTERHADDR[10] # B1L34Q & !B1L61) # !B1L31 & B1L34Q & !B1L61;
B1L34Q = DFFE(B1L34Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L643 is slaveregister:slaveregister_inst|i1781~413 at LC3_1_A2
--operation mode is normal

Y1L643 = !B1L34Q & NE1_q[0];


--B1L14Q is ahb_slave:ahb_slave_inst|reg_address[8]~reg0 at LC7_14_J2
--operation mode is normal

B1L14Q_lut_out = B1L31 & (QE1_MASTERHADDR[8] # B1L14Q & !B1L61) # !B1L31 & B1L14Q & !B1L61;
B1L14Q = DFFE(B1L14Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L003 is slaveregister:slaveregister_inst|i1765~365 at LC6_3_D2
--operation mode is normal

Y1L003 = B1L14Q & B1L34Q;

--Y1L503 is slaveregister:slaveregister_inst|i1765~372 at LC6_3_D2
--operation mode is normal

Y1L503 = B1L14Q & B1L34Q;


--Y1L266 is slaveregister:slaveregister_inst|i~16113 at LC7_7_M2
--operation mode is normal

Y1L266 = !B1L73Q & B1L63Q & !B1L93Q & !B1L83Q;


--Y1_tx_dpr_wadr_local[0] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[0] at LC2_2_L2
--operation mode is normal

Y1_tx_dpr_wadr_local[0]_lut_out = !TB1L7Q & (Y1L953 & QE1_MASTERHWDATA[0] # !Y1L953 & Y1_tx_dpr_wadr_local[0]);
Y1_tx_dpr_wadr_local[0] = DFFE(Y1_tx_dpr_wadr_local[0]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--B1L04Q is ahb_slave:ahb_slave_inst|reg_address[7]~reg0 at LC3_8_J2
--operation mode is normal

B1L04Q_lut_out = QE1_MASTERHADDR[7] & (B1L31 # B1L04Q & !B1L61) # !QE1_MASTERHADDR[7] & B1L04Q & !B1L61;
B1L04Q = DFFE(B1L04Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L873 is slaveregister:slaveregister_inst|i~4128 at LC7_2_L2
--operation mode is normal

Y1L873 = Y1L266 & Y1_tx_dpr_wadr_local[0] & !B1L53Q & !B1L04Q;


--Y1_rx_dpr_radr_local[0] is slaveregister:slaveregister_inst|rx_dpr_radr_local[0] at LC9_15_L4
--operation mode is normal

Y1_rx_dpr_radr_local[0]_lut_out = !TB1L7Q & (Y1L163 & QE1_MASTERHWDATA[0] # !Y1L163 & Y1_rx_dpr_radr_local[0]);
Y1_rx_dpr_radr_local[0] = DFFE(Y1_rx_dpr_radr_local[0]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L366 is slaveregister:slaveregister_inst|i~16114 at LC5_1_J2
--operation mode is normal

Y1L366 = B1L83Q # B1L93Q # B1L04Q # !B1L73Q;


--Y1L673 is slaveregister:slaveregister_inst|i~4126 at LC9_3_L2
--operation mode is normal

Y1L673 = !B1L53Q & !Y1L366 & !B1L63Q & Y1_rx_dpr_radr_local[0];


--MB1_inst16[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[0] at LC6_1_H2
--operation mode is normal

MB1_inst16[0]_lut_out = JB31_q[0];
MB1_inst16[0] = DFFE(MB1_inst16[0]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , MB1_inst50);


--Y1L773 is slaveregister:slaveregister_inst|i~4127 at LC4_2_L2
--operation mode is normal

Y1L773 = B1L53Q & !B1L04Q & Y1L266 & MB1_inst16[0];


--Y1L27 is slaveregister:slaveregister_inst|command_0_local[30]~128 at LC3_14_D2
--operation mode is normal

Y1L27 = !B1L63Q & !B1L93Q & !B1L73Q & !B1L83Q;


--Y1_com_ctrl_local[0] is slaveregister:slaveregister_inst|com_ctrl_local[0] at LC6_11_L2
--operation mode is normal

Y1_com_ctrl_local[0]_lut_out = B1L05Q & QE1_MASTERHWDATA[2] # !B1L05Q & (B1L94Q & QE1_MASTERHWDATA[2] # !B1L94Q & QE1_MASTERHWDATA[0]);
Y1_com_ctrl_local[0] = DFFE(Y1_com_ctrl_local[0]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L7);


--Y1L466 is slaveregister:slaveregister_inst|i~16115 at LC3_2_L2
--operation mode is normal

Y1L466 = !B1L04Q & !B1L53Q & Y1_com_ctrl_local[0];


--KB1L74Q is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|reboot_gnt~reg at LC9_5_C3
--operation mode is normal

KB1L74Q_lut_out = !V1L4Q & (KB1L74Q # ZD1L56Q & KB1L58Q);
KB1L74Q = DFFE(KB1L74Q_lut_out, GLOBAL(KE1_outclock0), , , );


--Y1L566 is slaveregister:slaveregister_inst|i~16116 at LC9_4_A2
--operation mode is normal

Y1L566 = !B1L04Q & B1L53Q;


--Y1L666 is slaveregister:slaveregister_inst|i~16117 at LC1_2_L2
--operation mode is normal

Y1L666 = Y1L27 & (Y1L466 # KB1L74Q & Y1L566);


--Y1L766 is slaveregister:slaveregister_inst|i~16118 at LC8_2_L2
--operation mode is normal

Y1L766 = Y1L773 # Y1L673 # Y1L666 # Y1L873;


--Y1L041 is slaveregister:slaveregister_inst|command_2_local[26]~131 at LC3_6_A2
--operation mode is normal

Y1L041 = !B1L93Q & B1L73Q & !B1L83Q;


--Y1L573 is slaveregister:slaveregister_inst|i~4125 at LC5_1_A2
--operation mode is normal

Y1L573 = JB8_q[0] & Y1L566 & Y1L041 & !B1L63Q;


--Y1L743 is slaveregister:slaveregister_inst|i1781~414 at LC6_1_A2
--operation mode is normal

Y1L743 = Y1L643 # Y1L003 & (Y1L766 # Y1L573);


--Y1L073 is slaveregister:slaveregister_inst|i~0 at LC10_6_D2
--operation mode is normal

Y1L073 = B1L05Q # B1L94Q;


--B1L24Q is ahb_slave:ahb_slave_inst|reg_address[9]~reg0 at LC3_11_F2
--operation mode is normal

B1L24Q_lut_out = QE1_MASTERHADDR[9] & (B1L31 # B1L24Q & !B1L61) # !QE1_MASTERHADDR[9] & B1L24Q & !B1L61;
B1L24Q = DFFE(B1L24Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--B1L44Q is ahb_slave:ahb_slave_inst|reg_address[11]~reg0 at LC5_10_E2
--operation mode is normal

B1L44Q_lut_out = QE1_MASTERHADDR[11] & (B1L31 # B1L44Q & !B1L61) # !QE1_MASTERHADDR[11] & B1L44Q & !B1L61;
B1L44Q = DFFE(B1L44Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L843 is slaveregister:slaveregister_inst|i1781~415 at LC8_7_E2
--operation mode is normal

Y1L843 = !B1L44Q & Y1L743 & !B1L24Q & !Y1L073;


--Y1L866 is slaveregister:slaveregister_inst|i~16119 at LC6_13_F2
--operation mode is normal

Y1L866 = B1L54Q & !B1L74Q;


--HB4_q[0] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0] at EC2_1_K2
HB4_q[0]_data_in = N1L41;
HB4_q[0]_write_enable = N1L03;
HB4_q[0]_clock_0 = GLOBAL(KE1_outclock1);
HB4_q[0]_clock_1 = GLOBAL(KE1_outclock1);
HB4_q[0]_write_address = WR_ADDR(N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22, N1L12);
HB4_q[0]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[0] = MEMORY_SEGMENT(HB4_q[0]_data_in, HB4_q[0]_write_enable, HB4_q[0]_clock_0, HB4_q[0]_clock_1, , , , , VCC, HB4_q[0]_write_address, HB4_q[0]_read_address);


--Y1L943 is slaveregister:slaveregister_inst|i1781~416 at LC6_5_K2
--operation mode is normal

Y1L943 = Y1L866 & B1L64Q & Y1L073 & HB4_q[0];


--Y1L103 is slaveregister:slaveregister_inst|i1765~366 at LC7_6_D2
--operation mode is normal

Y1L103 = !B1L64Q & (B1L94Q # B1L05Q);


--HB1_q[0] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0] at EC4_1_G2
HB1_q[0]_data_in = C1L01;
HB1_q[0]_write_enable = C1L62;
HB1_q[0]_clock_0 = GLOBAL(KE1_outclock1);
HB1_q[0]_clock_1 = GLOBAL(KE1_outclock1);
HB1_q[0]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[0]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[0] = MEMORY_SEGMENT(HB1_q[0]_data_in, HB1_q[0]_write_enable, HB1_q[0]_clock_0, HB1_q[0]_clock_1, , , , , VCC, HB1_q[0]_write_address, HB1_q[0]_read_address);


--J1L33Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[32]~reg0 at LC3_4_L2
--operation mode is normal

J1L33Q_lut_out = JB03_sload_path[32];
J1L33Q = DFFE(J1L33Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1L604 is slaveregister:slaveregister_inst|i~4919 at LC7_4_L2
--operation mode is normal

Y1L604 = J1L33Q & !B1L83Q & B1L93Q;


--Y1_command_2_local[0] is slaveregister:slaveregister_inst|command_2_local[0] at LC3_14_L4
--operation mode is normal

Y1_command_2_local[0]_lut_out = QE1_MASTERHWDATA[0];
Y1_command_2_local[0] = DFFE(Y1_command_2_local[0]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1L966 is slaveregister:slaveregister_inst|i~16120 at LC8_15_L4
--operation mode is normal

Y1L966 = B1L83Q & Y1_rx_dpr_radr_local[0] & B1L93Q # !B1L83Q & Y1_command_2_local[0] & !B1L93Q;


--Y1_command_3_local[0] is slaveregister:slaveregister_inst|command_3_local[0] at LC7_12_L2
--operation mode is normal

Y1_command_3_local[0]_lut_out = QE1_MASTERHWDATA[0];
Y1_command_3_local[0] = DFFE(Y1_command_3_local[0]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L941);


--Y1_command_1_local[0] is slaveregister:slaveregister_inst|command_1_local[0] at LC9_12_L2
--operation mode is normal

Y1_command_1_local[0]_lut_out = QE1_MASTERHWDATA[0];
Y1_command_1_local[0] = DFFE(Y1_command_1_local[0]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1L076 is slaveregister:slaveregister_inst|i~16121 at LC5_11_L2
--operation mode is normal

Y1L076 = Y1_command_1_local[0] & (Y1_command_3_local[0] # !B1L83Q) # !Y1_command_1_local[0] & B1L83Q & Y1_command_3_local[0];


--J1L1Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[0]~reg0 at LC6_4_L2
--operation mode is normal

J1L1Q_lut_out = JB03_sload_path[0];
J1L1Q = DFFE(J1L1Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1L176 is slaveregister:slaveregister_inst|i~16122 at LC2_4_L2
--operation mode is normal

Y1L176 = B1L93Q & !B1L83Q & J1L1Q # !B1L93Q & Y1L076;


--Y1L494 is slaveregister:slaveregister_inst|i~5372 at LC10_4_L2
--operation mode is normal

Y1L494 = B1L73Q & (Y1L966 # B1L53Q) # !B1L73Q & !B1L53Q & Y1L176;


--Y1L276 is slaveregister:slaveregister_inst|i~16123 at LC8_14_A4
--operation mode is normal

Y1L276 = B1L83Q & (B1L93Q & JB8_q[0] # !B1L93Q & JB4_sload_path[0]);


--Y1L594 is slaveregister:slaveregister_inst|i~5373 at LC5_4_L2
--operation mode is normal

Y1L594 = Y1L494 & (Y1L276 # !B1L53Q) # !Y1L494 & B1L53Q & Y1L604;


--P1L28Q is hit_counter:inst_hit_counter|multiSPEcnt[0]~reg0 at LC5_5_G2
--operation mode is normal

P1L28Q_lut_out = JB52_sload_path[0];
P1L28Q = DFFE(P1L28Q_lut_out, GLOBAL(KE1_outclock0), , , P1L201);


--J1L05Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[0]~reg0 at LC8_5_L2
--operation mode is normal

J1L05Q_lut_out = JB03_sload_path[0];
J1L05Q = DFFE(J1L05Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--P1L301Q is hit_counter:inst_hit_counter|oneSPEcnt[0]~reg0 at LC6_10_G2
--operation mode is normal

P1L301Q_lut_out = JB62_sload_path[0];
P1L301Q = DFFE(P1L301Q_lut_out, GLOBAL(KE1_outclock0), , , P1L201);


--Y1L094 is slaveregister:slaveregister_inst|i~5368 at LC10_5_L2
--operation mode is normal

Y1L094 = B1L93Q & (B1L53Q # J1L05Q) # !B1L93Q & P1L301Q & !B1L53Q;


--J1L28Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[32]~reg0 at LC6_5_L2
--operation mode is normal

J1L28Q_lut_out = JB03_sload_path[32];
J1L28Q = DFFE(J1L28Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--Y1L194 is slaveregister:slaveregister_inst|i~5369 at LC5_5_L2
--operation mode is normal

Y1L194 = Y1L094 & (J1L28Q # !B1L53Q) # !Y1L094 & B1L53Q & P1L28Q;


--Q1L101Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[0]~reg0 at LC7_3_L1
--operation mode is normal

Q1L101Q_lut_out = JB72_sload_path[0];
Q1L101Q = DFFE(Q1L101Q_lut_out, GLOBAL(KE1_outclock0), , , Q1L641);


--Q1L741Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[0]~reg0 at LC3_2_L1
--operation mode is normal

Q1L741Q_lut_out = JB82_sload_path[0];
Q1L741Q = DFFE(Q1L741Q_lut_out, GLOBAL(KE1_outclock0), , , Q1L641);


--Y1L376 is slaveregister:slaveregister_inst|i~16124 at LC6_3_L1
--operation mode is normal

Y1L376 = Q1L101Q & (Q1L741Q # B1L53Q) # !Q1L101Q & Q1L741Q & !B1L53Q;


--Y1_command_4_local[0] is slaveregister:slaveregister_inst|command_4_local[0] at LC4_5_L1
--operation mode is normal

Y1_command_4_local[0]_lut_out = QE1_MASTERHWDATA[0];
Y1_command_4_local[0] = DFFE(Y1_command_4_local[0]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1L476 is slaveregister:slaveregister_inst|i~16125 at LC9_3_L1
--operation mode is normal

Y1L476 = B1L93Q & Y1_command_4_local[0] & !B1L53Q # !B1L93Q & Y1L376;


--DB1L4Q is atwd:atwd0|atwd_trigger:inst_atwd_trigger|done~reg0 at LC3_5_L2
--operation mode is normal

DB1L4Q_lut_out = !BB1L2Q & (DB1L01 # !DB1_enable_disc_sig & H1L21);
DB1L4Q = DFFE(DB1L4Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--Y1_command_0_local[0] is slaveregister:slaveregister_inst|command_0_local[0] at LC1_6_L2
--operation mode is normal

Y1_command_0_local[0]_lut_out = QE1_MASTERHWDATA[0];
Y1_command_0_local[0] = DFFE(Y1_command_0_local[0]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L17);


--Y1L884 is slaveregister:slaveregister_inst|i~5366 at LC4_6_L2
--operation mode is normal

Y1L884 = B1L93Q & (B1L53Q # JB03_sload_path[0]) # !B1L93Q & Y1_command_0_local[0] & !B1L53Q;


--Y1L984 is slaveregister:slaveregister_inst|i~5367 at LC9_5_L2
--operation mode is normal

Y1L984 = Y1L884 & (JB03_sload_path[32] # !B1L53Q) # !Y1L884 & DB1L4Q & B1L53Q;


--Y1L684 is slaveregister:slaveregister_inst|i~5364 at LC7_5_L2
--operation mode is normal

Y1L684 = B1L83Q & (Y1L476 # B1L73Q) # !B1L83Q & !B1L73Q & Y1L984;


--Y1_com_ctrl_local[2] is slaveregister:slaveregister_inst|com_ctrl_local[2] at LC10_2_L2
--operation mode is normal

Y1_com_ctrl_local[2]_lut_out = B1L05Q & QE1_MASTERHWDATA[0] # !B1L05Q & (B1L94Q & QE1_MASTERHWDATA[0] # !B1L94Q & QE1_MASTERHWDATA[2]);
Y1_com_ctrl_local[2] = DFFE(Y1_com_ctrl_local[2]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L7);


--Y1L294 is slaveregister:slaveregister_inst|i~5370 at LC8_1_L2
--operation mode is normal

Y1L294 = B1L93Q & (Y1_tx_dpr_wadr_local[0] # B1L53Q) # !B1L93Q & Y1_com_ctrl_local[2] & !B1L53Q;


--Y1L394 is slaveregister:slaveregister_inst|i~5371 at LC5_2_L2
--operation mode is normal

Y1L394 = Y1L294 & (MB1_inst16[0] # !B1L53Q) # !Y1L294 & KB1L74Q & B1L53Q;


--Y1L784 is slaveregister:slaveregister_inst|i~5365 at LC4_5_L2
--operation mode is normal

Y1L784 = Y1L684 & (Y1L394 # !B1L73Q) # !Y1L684 & Y1L194 & B1L73Q;


--Y1L576 is slaveregister:slaveregister_inst|i~16126 at LC9_4_L2
--operation mode is normal

Y1L576 = Y1L594 & (B1L63Q # Y1L784) # !Y1L594 & !B1L63Q & Y1L784;


--Y1L036 is slaveregister:slaveregister_inst|i~5508 at LC8_4_L2
--operation mode is normal

Y1L036 = B1L54Q & (B1L74Q # Y1L576) # !B1L54Q & NE1_q[0] & !B1L74Q;


--HB2_q[0] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0] at EC1_1_L2
HB2_q[0]_data_in = C2L01;
HB2_q[0]_write_enable = C2L62;
HB2_q[0]_clock_0 = GLOBAL(KE1_outclock1);
HB2_q[0]_clock_1 = GLOBAL(KE1_outclock1);
HB2_q[0]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[0]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[0] = MEMORY_SEGMENT(HB2_q[0]_data_in, HB2_q[0]_write_enable, HB2_q[0]_clock_0, HB2_q[0]_clock_1, , , , , VCC, HB2_q[0]_write_address, HB2_q[0]_read_address);


--Y1L136 is slaveregister:slaveregister_inst|i~5509 at LC1_4_L2
--operation mode is normal

Y1L136 = Y1L036 & (HB2_q[0] # !B1L74Q) # !Y1L036 & HB1_q[0] & B1L74Q;


--Y1L603 is slaveregister:slaveregister_inst|i1766~260 at LC4_7_E2
--operation mode is normal

Y1L603 = !B1L94Q & !B1L05Q & !B1L44Q & !B1L24Q;

--Y1L903 is slaveregister:slaveregister_inst|i1766~265 at LC4_7_E2
--operation mode is normal

Y1L903 = !B1L94Q & !B1L05Q & !B1L44Q & !B1L24Q;


--Y1_tx_dpr_wadr_local[1] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[1] at LC7_15_C1
--operation mode is normal

Y1_tx_dpr_wadr_local[1]_lut_out = !TB1L7Q & (Y1L953 & QE1_MASTERHWDATA[1] # !Y1L953 & Y1_tx_dpr_wadr_local[1]);
Y1_tx_dpr_wadr_local[1] = DFFE(Y1_tx_dpr_wadr_local[1]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L083 is slaveregister:slaveregister_inst|i~4135 at LC5_15_C1
--operation mode is normal

Y1L083 = !B1L04Q & Y1L266 & !B1L53Q & Y1_tx_dpr_wadr_local[1];


--ZD1L56Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|msg_sent~reg at LC2_16_A3
--operation mode is normal

ZD1L56Q_lut_out = !FE1L11Q & ZD1L711Q;
ZD1L56Q = DFFE(ZD1L56Q_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--MB1L03 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst50~34 at LC1_4_C3
--operation mode is normal

MB1L03 = ZD1L56Q & (QC6L71 # JB91_pre_out[15] # JB91_pre_out[14]);


--KB1L56Q is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|send_data~reg at LC8_9_C3
--operation mode is normal

KB1L56Q_lut_out = KB1L3 & (KB1L56Q & KB1L2 # !KB1L95) # !KB1L3 & KB1L56Q & KB1L2;
KB1L56Q = DFFE(KB1L56Q_lut_out, GLOBAL(KE1_outclock0), , , );


--Y1L051 is slaveregister:slaveregister_inst|command_3_local[0]~80 at LC8_14_J2
--operation mode is normal

Y1L051 = !B1L73Q & !B1L93Q;


--Y1L173 is slaveregister:slaveregister_inst|i~3 at LC7_13_J2
--operation mode is normal

Y1L173 = B1L63Q # B1L83Q # !Y1L051 # !Y1L566;


--Y1L676 is slaveregister:slaveregister_inst|i~16127 at LC5_3_C3
--operation mode is normal

Y1L676 = Y1L083 # !Y1L173 & MB1L03 & KB1L56Q;


--Y1_rx_dpr_radr_local[1] is slaveregister:slaveregister_inst|rx_dpr_radr_local[1] at LC5_15_A1
--operation mode is normal

Y1_rx_dpr_radr_local[1]_lut_out = !TB1L7Q & (Y1L163 & QE1_MASTERHWDATA[1] # !Y1L163 & Y1_rx_dpr_radr_local[1]);
Y1_rx_dpr_radr_local[1] = DFFE(Y1_rx_dpr_radr_local[1]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L373 is slaveregister:slaveregister_inst|i~6 at LC5_7_J2
--operation mode is normal

Y1L373 = B1L04Q # B1L53Q # B1L63Q # !Y1L041;


--Y1L473 is slaveregister:slaveregister_inst|i~7 at LC4_6_A1
--operation mode is normal

Y1L473 = B1L04Q # B1L63Q # !B1L53Q # !Y1L041;


--Y1L776 is slaveregister:slaveregister_inst|i~16128 at LC10_5_A1
--operation mode is normal

Y1L776 = Y1_rx_dpr_radr_local[1] & (JB8_q[1] & !Y1L473 # !Y1L373) # !Y1_rx_dpr_radr_local[1] & JB8_q[1] & !Y1L473;


--MB1_inst16[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[1] at LC10_1_H2
--operation mode is normal

MB1_inst16[1]_lut_out = JB31_q[1];
MB1_inst16[1] = DFFE(MB1_inst16[1]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , MB1_inst50);


--Y1L973 is slaveregister:slaveregister_inst|i~4134 at LC8_7_A2
--operation mode is normal

Y1L973 = Y1L266 & !B1L04Q & B1L53Q & MB1_inst16[1];


--Y1L343 is slaveregister:slaveregister_inst|i1780~405 at LC3_2_A2
--operation mode is normal

Y1L343 = Y1L003 & (Y1L776 # Y1L973 # Y1L676);


--NE1_q[1] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[1] at EC13_1_J2
NE1_q[1]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
NE1_q[1]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
NE1_q[1] = MEMORY_SEGMENT(, , , , , , , , , NE1_q[1]_write_address, NE1_q[1]_read_address);


--Y1L443 is slaveregister:slaveregister_inst|i1780~406 at LC6_2_A2
--operation mode is normal

Y1L443 = Y1L603 & (Y1L343 # NE1_q[1] & !B1L34Q);


--HB4_q[1] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1] at EC2_1_A2
HB4_q[1]_data_in = N1L31;
HB4_q[1]_write_enable = N1L03;
HB4_q[1]_clock_0 = GLOBAL(KE1_outclock1);
HB4_q[1]_clock_1 = GLOBAL(KE1_outclock1);
HB4_q[1]_write_address = WR_ADDR(N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22, N1L12);
HB4_q[1]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[1] = MEMORY_SEGMENT(HB4_q[1]_data_in, HB4_q[1]_write_enable, HB4_q[1]_clock_0, HB4_q[1]_clock_1, , , , , VCC, HB4_q[1]_write_address, HB4_q[1]_read_address);


--Y1L543 is slaveregister:slaveregister_inst|i1780~407 at LC4_16_A2
--operation mode is normal

Y1L543 = Y1L073 & Y1L866 & B1L64Q & HB4_q[1];


--J1L43Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[33]~reg0 at LC10_16_G2
--operation mode is normal

J1L43Q_lut_out = JB03_sload_path[33];
J1L43Q = DFFE(J1L43Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1L704 is slaveregister:slaveregister_inst|i~4922 at LC6_16_G2
--operation mode is normal

Y1L704 = B1L93Q & !B1L83Q & J1L43Q;


--Y1_command_2_local[1] is slaveregister:slaveregister_inst|command_2_local[1] at LC5_14_L4
--operation mode is normal

Y1_command_2_local[1]_lut_out = QE1_MASTERHWDATA[1];
Y1_command_2_local[1] = DFFE(Y1_command_2_local[1]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1L876 is slaveregister:slaveregister_inst|i~16129 at LC5_15_L4
--operation mode is normal

Y1L876 = B1L83Q & B1L93Q & Y1_rx_dpr_radr_local[1] # !B1L83Q & !B1L93Q & Y1_command_2_local[1];


--Y1_command_3_local[1] is slaveregister:slaveregister_inst|command_3_local[1] at LC5_12_L2
--operation mode is normal

Y1_command_3_local[1]_lut_out = QE1_MASTERHWDATA[1];
Y1_command_3_local[1] = DFFE(Y1_command_3_local[1]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L941);


--Y1_command_1_local[1] is slaveregister:slaveregister_inst|command_1_local[1] at LC1_12_L2
--operation mode is normal

Y1_command_1_local[1]_lut_out = QE1_MASTERHWDATA[1];
Y1_command_1_local[1] = DFFE(Y1_command_1_local[1]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1L976 is slaveregister:slaveregister_inst|i~16130 at LC7_11_L2
--operation mode is normal

Y1L976 = Y1_command_3_local[1] & (B1L83Q # Y1_command_1_local[1]) # !Y1_command_3_local[1] & !B1L83Q & Y1_command_1_local[1];


--J1L2Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[1]~reg0 at LC5_16_G2
--operation mode is normal

J1L2Q_lut_out = JB03_sload_path[1];
J1L2Q = DFFE(J1L2Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1L086 is slaveregister:slaveregister_inst|i~16131 at LC1_16_G2
--operation mode is normal

Y1L086 = B1L93Q & !B1L83Q & J1L2Q # !B1L93Q & Y1L976;


--Y1L405 is slaveregister:slaveregister_inst|i~5382 at LC9_16_G2
--operation mode is normal

Y1L405 = B1L73Q & (Y1L876 # B1L53Q) # !B1L73Q & !B1L53Q & Y1L086;


--Y1L186 is slaveregister:slaveregister_inst|i~16132 at LC1_14_A4
--operation mode is normal

Y1L186 = B1L83Q & (B1L93Q & JB8_q[1] # !B1L93Q & JB4_sload_path[1]);


--Y1L505 is slaveregister:slaveregister_inst|i~5383 at LC3_15_G2
--operation mode is normal

Y1L505 = Y1L405 & (Y1L186 # !B1L53Q) # !Y1L405 & B1L53Q & Y1L704;


--Q1L201Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[1]~reg0 at LC9_3_C2
--operation mode is normal

Q1L201Q_lut_out = JB72_sload_path[1];
Q1L201Q = DFFE(Q1L201Q_lut_out, GLOBAL(KE1_outclock0), , , Q1L641);


--Y1L286 is slaveregister:slaveregister_inst|i~16133 at LC5_3_I2
--operation mode is normal

Y1L286 = B1L83Q & Q1L201Q & !B1L93Q # !B1L83Q & B1L93Q & JB03_sload_path[33];


--Y1_com_ctrl_local[1] is slaveregister:slaveregister_inst|com_ctrl_local[1] at LC5_3_G2
--operation mode is normal

Y1_com_ctrl_local[1]_lut_out = QE1_MASTERHWDATA[1];
Y1_com_ctrl_local[1] = DFFE(Y1_com_ctrl_local[1]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L7);


--J1L15Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[1]~reg0 at LC4_2_G2
--operation mode is normal

J1L15Q_lut_out = JB03_sload_path[1];
J1L15Q = DFFE(J1L15Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--P1L401Q is hit_counter:inst_hit_counter|oneSPEcnt[1]~reg0 at LC6_2_G2
--operation mode is normal

P1L401Q_lut_out = JB62_sload_path[1];
P1L401Q = DFFE(P1L401Q_lut_out, GLOBAL(KE1_outclock0), , , P1L201);


--Y1L005 is slaveregister:slaveregister_inst|i~5378 at LC2_2_G2
--operation mode is normal

Y1L005 = B1L93Q & (B1L83Q # J1L15Q) # !B1L93Q & P1L401Q & !B1L83Q;


--Y1L105 is slaveregister:slaveregister_inst|i~5379 at LC10_2_G2
--operation mode is normal

Y1L105 = Y1L005 & (Y1_tx_dpr_wadr_local[1] # !B1L83Q) # !Y1L005 & Y1_com_ctrl_local[1] & B1L83Q;


--Q1L841Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[1]~reg0 at LC9_8_C2
--operation mode is normal

Q1L841Q_lut_out = JB82_sload_path[1];
Q1L841Q = DFFE(Q1L841Q_lut_out, GLOBAL(KE1_outclock0), , , Q1L641);


--Y1_command_0_local[1] is slaveregister:slaveregister_inst|command_0_local[1] at LC5_4_G2
--operation mode is normal

Y1_command_0_local[1]_lut_out = QE1_MASTERHWDATA[1];
Y1_command_0_local[1] = DFFE(Y1_command_0_local[1]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L17);


--Y1L894 is slaveregister:slaveregister_inst|i~5376 at LC3_4_G2
--operation mode is normal

Y1L894 = B1L93Q & (B1L83Q # JB03_sload_path[1]) # !B1L93Q & !B1L83Q & Y1_command_0_local[1];


--Y1_command_4_local[1] is slaveregister:slaveregister_inst|command_4_local[1] at LC5_5_L1
--operation mode is normal

Y1_command_4_local[1]_lut_out = QE1_MASTERHWDATA[1];
Y1_command_4_local[1] = DFFE(Y1_command_4_local[1]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1L994 is slaveregister:slaveregister_inst|i~5377 at LC1_3_G2
--operation mode is normal

Y1L994 = Y1L894 & (Y1_command_4_local[1] # !B1L83Q) # !Y1L894 & B1L83Q & Q1L841Q;


--Y1L694 is slaveregister:slaveregister_inst|i~5374 at LC9_2_G2
--operation mode is normal

Y1L694 = B1L73Q & (Y1L105 # B1L53Q) # !B1L73Q & !B1L53Q & Y1L994;


--KB1L95 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|send_ctrl~136 at LC4_10_C3
--operation mode is normal

KB1L95 = !JB91_pre_out[14] & !JB91_pre_out[15] & !QC6L71;


--MB1_inst50 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst50 at LC5_1_C3
--operation mode is normal

MB1_inst50 = !KB1L95 & KB1L56Q & ZD1L56Q;


--J1L38Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[33]~reg0 at LC5_7_G2
--operation mode is normal

J1L38Q_lut_out = JB03_sload_path[33];
J1L38Q = DFFE(J1L38Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--P1L38Q is hit_counter:inst_hit_counter|multiSPEcnt[1]~reg0 at LC6_7_G2
--operation mode is normal

P1L38Q_lut_out = JB52_sload_path[1];
P1L38Q = DFFE(P1L38Q_lut_out, GLOBAL(KE1_outclock0), , , P1L201);


--Y1L205 is slaveregister:slaveregister_inst|i~5380 at LC8_7_G2
--operation mode is normal

Y1L205 = B1L93Q & (B1L83Q # J1L38Q) # !B1L93Q & !B1L83Q & P1L38Q;


--Y1L305 is slaveregister:slaveregister_inst|i~5381 at LC6_3_G2
--operation mode is normal

Y1L305 = Y1L205 & (MB1_inst16[1] # !B1L83Q) # !Y1L205 & MB1_inst50 & B1L83Q;


--Y1L794 is slaveregister:slaveregister_inst|i~5375 at LC5_2_G2
--operation mode is normal

Y1L794 = Y1L694 & (Y1L305 # !B1L53Q) # !Y1L694 & B1L53Q & Y1L286;


--Y1L386 is slaveregister:slaveregister_inst|i~16134 at LC4_15_G2
--operation mode is normal

Y1L386 = Y1L505 & (B1L63Q # Y1L794) # !Y1L505 & !B1L63Q & Y1L794;


--HB1_q[1] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1] at EC1_1_G2
HB1_q[1]_data_in = C1L9;
HB1_q[1]_write_enable = C1L62;
HB1_q[1]_clock_0 = GLOBAL(KE1_outclock1);
HB1_q[1]_clock_1 = GLOBAL(KE1_outclock1);
HB1_q[1]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[1]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[1] = MEMORY_SEGMENT(HB1_q[1]_data_in, HB1_q[1]_write_enable, HB1_q[1]_clock_0, HB1_q[1]_clock_1, , , , , VCC, HB1_q[1]_write_address, HB1_q[1]_read_address);


--Y1L236 is slaveregister:slaveregister_inst|i~5510 at LC8_16_G2
--operation mode is normal

Y1L236 = B1L74Q & (B1L54Q # HB1_q[1]) # !B1L74Q & NE1_q[1] & !B1L54Q;


--HB2_q[1] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1] at EC4_1_O2
HB2_q[1]_data_in = C2L9;
HB2_q[1]_write_enable = C2L62;
HB2_q[1]_clock_0 = GLOBAL(KE1_outclock1);
HB2_q[1]_clock_1 = GLOBAL(KE1_outclock1);
HB2_q[1]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[1]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[1] = MEMORY_SEGMENT(HB2_q[1]_data_in, HB2_q[1]_write_enable, HB2_q[1]_clock_0, HB2_q[1]_clock_1, , , , , VCC, HB2_q[1]_write_address, HB2_q[1]_read_address);


--Y1L336 is slaveregister:slaveregister_inst|i~5511 at LC5_15_G2
--operation mode is normal

Y1L336 = Y1L236 & (HB2_q[1] # !B1L54Q) # !Y1L236 & B1L54Q & Y1L386;


--NE1_q[2] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[2] at EC11_1_J2
NE1_q[2]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
NE1_q[2]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
NE1_q[2] = MEMORY_SEGMENT(, , , , , , , , , NE1_q[2]_write_address, NE1_q[2]_read_address);


--Y1L043 is slaveregister:slaveregister_inst|i1779~241 at LC3_3_M2
--operation mode is normal

Y1L043 = !B1L34Q & NE1_q[2];


--MB1_inst16[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[2] at LC7_1_H2
--operation mode is normal

MB1_inst16[2]_lut_out = JB31_q[2];
MB1_inst16[2] = DFFE(MB1_inst16[2]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , MB1_inst50);


--Y1L483 is slaveregister:slaveregister_inst|i~4140 at LC3_4_M2
--operation mode is normal

Y1L483 = B1L53Q & Y1L266 & !B1L04Q & MB1_inst16[2];


--Y1_tx_dpr_wadr_local[2] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[2] at LC7_4_M2
--operation mode is normal

Y1_tx_dpr_wadr_local[2]_lut_out = !TB1L7Q & (Y1L953 & QE1_MASTERHWDATA[2] # !Y1L953 & Y1_tx_dpr_wadr_local[2]);
Y1_tx_dpr_wadr_local[2] = DFFE(Y1_tx_dpr_wadr_local[2]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L583 is slaveregister:slaveregister_inst|i~4141 at LC9_4_M2
--operation mode is normal

Y1L583 = !B1L04Q & Y1L266 & Y1_tx_dpr_wadr_local[2] & !B1L53Q;


--Y1_rx_dpr_radr_local[2] is slaveregister:slaveregister_inst|rx_dpr_radr_local[2] at LC8_4_M2
--operation mode is normal

Y1_rx_dpr_radr_local[2]_lut_out = !TB1L7Q & (Y1L163 & QE1_MASTERHWDATA[2] # !Y1L163 & Y1_rx_dpr_radr_local[2]);
Y1_rx_dpr_radr_local[2] = DFFE(Y1_rx_dpr_radr_local[2]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L383 is slaveregister:slaveregister_inst|i~4139 at LC6_4_M2
--operation mode is normal

Y1L383 = !B1L63Q & Y1_rx_dpr_radr_local[2] & !B1L53Q & !Y1L366;


--Y1L283 is slaveregister:slaveregister_inst|i~4138 at LC4_4_M2
--operation mode is normal

Y1L283 = Y1L041 & Y1L566 & !B1L63Q & JB8_q[2];


--Y1L486 is slaveregister:slaveregister_inst|i~16135 at LC2_4_M2
--operation mode is normal

Y1L486 = Y1L583 # Y1L383 # Y1L283 # Y1L483;


--WD1L78 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_6~350 at LC3_6_H2
--operation mode is normal

WD1L78 = WD1L63 # WD1L83 # WD1L43 & WD1L23;


--WD1L88 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_6~351 at LC1_6_H2
--operation mode is normal

WD1L88 = WD1L24 # WD1L64 # WD1L04 # WD1L44;


--WD1L98 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_6~352 at LC8_7_H2
--operation mode is normal

WD1L98 = WD1L84 & (WD1L88 # WD1L78);


--WD1L09 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_6~353 at LC9_7_H2
--operation mode is normal

WD1L09 = WD1L65 # WD1L25 # WD1L05 # WD1L45;


--WD1_tx_dpr_waddr[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_waddr[14] at LC2_3_H2
--operation mode is normal

WD1_tx_dpr_waddr[14]_lut_out = Y1_tx_dpr_wadr_local[14];
WD1_tx_dpr_waddr[14] = DFFE(WD1_tx_dpr_waddr[14]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , MB1_inst46);


--WD1_tx_dpr_waddr[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_waddr[15] at LC5_3_H2
--operation mode is normal

WD1_tx_dpr_waddr[15]_lut_out = Y1_tx_dpr_wadr_local[15];
WD1_tx_dpr_waddr[15] = DFFE(WD1_tx_dpr_waddr[15]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , MB1_inst46);


--WD1L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_1~152 at LC4_3_H2
--operation mode is normal

WD1L2 = WD1_tx_dpr_waddr[15] & JB31_q[14] & JB31_q[15] & !WD1_tx_dpr_waddr[14] # !WD1_tx_dpr_waddr[15] & (JB31_q[15] # JB31_q[14] & !WD1_tx_dpr_waddr[14]);


--WD1L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_1~153 at LC9_3_H2
--operation mode is normal

WD1L3 = WD1_tx_dpr_waddr[15] & JB31_q[15] & (JB31_q[14] $ !WD1_tx_dpr_waddr[14]) # !WD1_tx_dpr_waddr[15] & !JB31_q[15] & (JB31_q[14] $ !WD1_tx_dpr_waddr[14]);


--WD1_tx_dpr_waddr[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_waddr[13] at LC6_3_H2
--operation mode is normal

WD1_tx_dpr_waddr[13]_lut_out = Y1_tx_dpr_wadr_local[13];
WD1_tx_dpr_waddr[13] = DFFE(WD1_tx_dpr_waddr[13]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , MB1_inst46);


--WD1L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_1~9 at LC7_3_H2
--operation mode is normal

WD1L1 = WD1L2 # !WD1_tx_dpr_waddr[13] & WD1L3 & JB31_q[13];

--WD1L4 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_1~155 at LC7_3_H2
--operation mode is normal

WD1L4 = WD1L2 # !WD1_tx_dpr_waddr[13] & WD1L3 & JB31_q[13];


--WD1L19 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_6~354 at LC1_7_H2
--operation mode is normal

WD1L19 = !WD1L1 & (WD1L85 # WD1L98 # WD1L09);


--Y1L183 is slaveregister:slaveregister_inst|i~4137 at LC4_7_H2
--operation mode is normal

Y1L183 = Y1L486 # !Y1L173 & (WD1L59 # WD1L19);


--Y1L143 is slaveregister:slaveregister_inst|i1779~242 at LC10_4_M2
--operation mode is normal

Y1L143 = Y1L603 & (Y1L043 # Y1L003 & Y1L183);


--HB4_q[2] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2] at EC1_1_F2
HB4_q[2]_data_in = N1L21;
HB4_q[2]_write_enable = N1L03;
HB4_q[2]_clock_0 = GLOBAL(KE1_outclock1);
HB4_q[2]_clock_1 = GLOBAL(KE1_outclock1);
HB4_q[2]_write_address = WR_ADDR(N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22, N1L12);
HB4_q[2]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[2] = MEMORY_SEGMENT(HB4_q[2]_data_in, HB4_q[2]_write_enable, HB4_q[2]_clock_0, HB4_q[2]_clock_1, , , , , VCC, HB4_q[2]_write_address, HB4_q[2]_read_address);


--Y1L243 is slaveregister:slaveregister_inst|i1779~243 at LC5_16_F2
--operation mode is normal

Y1L243 = Y1L866 & Y1L073 & B1L64Q & HB4_q[2];


--HB1_q[2] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2] at EC2_1_M2
HB1_q[2]_data_in = C1L8;
HB1_q[2]_write_enable = C1L62;
HB1_q[2]_clock_0 = GLOBAL(KE1_outclock1);
HB1_q[2]_clock_1 = GLOBAL(KE1_outclock1);
HB1_q[2]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[2]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[2] = MEMORY_SEGMENT(HB1_q[2]_data_in, HB1_q[2]_write_enable, HB1_q[2]_clock_0, HB1_q[2]_clock_1, , , , , VCC, HB1_q[2]_write_address, HB1_q[2]_read_address);


--J1L53Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[34]~reg0 at LC1_6_M2
--operation mode is normal

J1L53Q_lut_out = JB03_sload_path[34];
J1L53Q = DFFE(J1L53Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1L804 is slaveregister:slaveregister_inst|i~4925 at LC6_6_M2
--operation mode is normal

Y1L804 = B1L93Q & !B1L83Q & J1L53Q;


--Y1_command_2_local[2] is slaveregister:slaveregister_inst|command_2_local[2] at LC6_9_Z1
--operation mode is normal

Y1_command_2_local[2]_lut_out = QE1_MASTERHWDATA[2];
Y1_command_2_local[2] = DFFE(Y1_command_2_local[2]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1L586 is slaveregister:slaveregister_inst|i~16136 at LC3_6_M2
--operation mode is normal

Y1L586 = B1L83Q & B1L93Q & Y1_rx_dpr_radr_local[2] # !B1L83Q & !B1L93Q & Y1_command_2_local[2];


--Y1_command_3_local[2] is slaveregister:slaveregister_inst|command_3_local[2] at LC2_7_M2
--operation mode is normal

Y1_command_3_local[2]_lut_out = QE1_MASTERHWDATA[2];
Y1_command_3_local[2] = DFFE(Y1_command_3_local[2]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L941);


--Y1_command_1_local[2] is slaveregister:slaveregister_inst|command_1_local[2] at LC3_7_M2
--operation mode is normal

Y1_command_1_local[2]_lut_out = QE1_MASTERHWDATA[2];
Y1_command_1_local[2] = DFFE(Y1_command_1_local[2]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1L686 is slaveregister:slaveregister_inst|i~16137 at LC5_7_M2
--operation mode is normal

Y1L686 = B1L83Q & Y1_command_3_local[2] # !B1L83Q & Y1_command_1_local[2];


--J1L3Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[2]~reg0 at LC10_6_M2
--operation mode is normal

J1L3Q_lut_out = JB03_sload_path[2];
J1L3Q = DFFE(J1L3Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1L786 is slaveregister:slaveregister_inst|i~16138 at LC4_6_M2
--operation mode is normal

Y1L786 = B1L93Q & !B1L83Q & J1L3Q # !B1L93Q & Y1L686;


--Y1L415 is slaveregister:slaveregister_inst|i~5392 at LC5_5_M2
--operation mode is normal

Y1L415 = B1L73Q & (Y1L586 # B1L53Q) # !B1L73Q & !B1L53Q & Y1L786;


--Y1L886 is slaveregister:slaveregister_inst|i~16139 at LC8_6_M2
--operation mode is normal

Y1L886 = B1L83Q & (B1L93Q & JB8_q[2] # !B1L93Q & JB4_sload_path[2]);


--Y1L515 is slaveregister:slaveregister_inst|i~5393 at LC4_5_M2
--operation mode is normal

Y1L515 = Y1L415 & (Y1L886 # !B1L53Q) # !Y1L415 & B1L53Q & Y1L804;


--Q1L301Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[2]~reg0 at LC3_1_C2
--operation mode is normal

Q1L301Q_lut_out = JB72_sload_path[2];
Q1L301Q = DFFE(Q1L301Q_lut_out, GLOBAL(KE1_outclock0), , , Q1L641);


--Y1L986 is slaveregister:slaveregister_inst|i~16140 at LC5_6_M2
--operation mode is normal

Y1L986 = B1L83Q & !B1L93Q & Q1L301Q # !B1L83Q & B1L93Q & JB03_sload_path[34];


--J1L25Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[2]~reg0 at LC2_2_R2
--operation mode is normal

J1L25Q_lut_out = JB03_sload_path[2];
J1L25Q = DFFE(J1L25Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--P1L501Q is hit_counter:inst_hit_counter|oneSPEcnt[2]~reg0 at LC3_10_G2
--operation mode is normal

P1L501Q_lut_out = JB62_sload_path[2];
P1L501Q = DFFE(P1L501Q_lut_out, GLOBAL(KE1_outclock0), , , P1L201);


--Y1L015 is slaveregister:slaveregister_inst|i~5388 at LC5_2_R2
--operation mode is normal

Y1L015 = B1L93Q & (B1L83Q # J1L25Q) # !B1L93Q & P1L501Q & !B1L83Q;


--Y1L115 is slaveregister:slaveregister_inst|i~5389 at LC9_2_R2
--operation mode is normal

Y1L115 = Y1L015 & (Y1_tx_dpr_wadr_local[2] # !B1L83Q) # !Y1L015 & B1L83Q & Y1_com_ctrl_local[0];


--Q1L941Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[2]~reg0 at LC3_8_C2
--operation mode is normal

Q1L941Q_lut_out = JB82_sload_path[2];
Q1L941Q = DFFE(Q1L941Q_lut_out, GLOBAL(KE1_outclock0), , , Q1L641);


--Y1_command_0_local[2] is slaveregister:slaveregister_inst|command_0_local[2] at LC3_5_E2
--operation mode is normal

Y1_command_0_local[2]_lut_out = QE1_MASTERHWDATA[2];
Y1_command_0_local[2] = DFFE(Y1_command_0_local[2]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L17);


--Y1L805 is slaveregister:slaveregister_inst|i~5386 at LC3_6_E2
--operation mode is normal

Y1L805 = B1L93Q & (B1L83Q # JB03_sload_path[2]) # !B1L93Q & !B1L83Q & Y1_command_0_local[2];


--Y1_command_4_local[2] is slaveregister:slaveregister_inst|command_4_local[2] at LC9_4_L1
--operation mode is normal

Y1_command_4_local[2]_lut_out = QE1_MASTERHWDATA[2];
Y1_command_4_local[2] = DFFE(Y1_command_4_local[2]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1L905 is slaveregister:slaveregister_inst|i~5387 at LC5_6_E2
--operation mode is normal

Y1L905 = Y1L805 & (Y1_command_4_local[2] # !B1L83Q) # !Y1L805 & B1L83Q & Q1L941Q;


--Y1L605 is slaveregister:slaveregister_inst|i~5384 at LC7_5_M2
--operation mode is normal

Y1L605 = B1L73Q & (B1L53Q # Y1L115) # !B1L73Q & !B1L53Q & Y1L905;


--WD1L29 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_6~355 at LC8_8_H2
--operation mode is normal

WD1L29 = WD1L25 # WD1L05;


--WD1L39 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_6~356 at LC5_7_H2
--operation mode is normal

WD1L39 = WD1L98 # WD1L45 # WD1L29 # WD1L65;


--WD1L49 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_6~357 at LC2_7_H2
--operation mode is normal

WD1L49 = WD1L59 # !WD1L1 & (WD1L39 # WD1L85);


--J1L48Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[34]~reg0 at LC10_7_H2
--operation mode is normal

J1L48Q_lut_out = JB03_sload_path[34];
J1L48Q = DFFE(J1L48Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--P1L48Q is hit_counter:inst_hit_counter|multiSPEcnt[2]~reg0 at LC9_7_G2
--operation mode is normal

P1L48Q_lut_out = JB52_sload_path[2];
P1L48Q = DFFE(P1L48Q_lut_out, GLOBAL(KE1_outclock0), , , P1L201);


--Y1L215 is slaveregister:slaveregister_inst|i~5390 at LC3_7_H2
--operation mode is normal

Y1L215 = B1L93Q & (B1L83Q # J1L48Q) # !B1L93Q & P1L48Q & !B1L83Q;


--Y1L315 is slaveregister:slaveregister_inst|i~5391 at LC7_7_H2
--operation mode is normal

Y1L315 = Y1L215 & (MB1_inst16[2] # !B1L83Q) # !Y1L215 & WD1L49 & B1L83Q;


--Y1L705 is slaveregister:slaveregister_inst|i~5385 at LC1_5_M2
--operation mode is normal

Y1L705 = Y1L605 & (Y1L315 # !B1L53Q) # !Y1L605 & Y1L986 & B1L53Q;


--Y1L096 is slaveregister:slaveregister_inst|i~16141 at LC3_5_M2
--operation mode is normal

Y1L096 = B1L63Q & Y1L515 # !B1L63Q & Y1L705;


--Y1L436 is slaveregister:slaveregister_inst|i~5512 at LC2_5_M2
--operation mode is normal

Y1L436 = B1L54Q & (B1L74Q # Y1L096) # !B1L54Q & NE1_q[2] & !B1L74Q;


--HB2_q[2] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2] at EC2_1_O2
HB2_q[2]_data_in = C2L8;
HB2_q[2]_write_enable = C2L62;
HB2_q[2]_clock_0 = GLOBAL(KE1_outclock1);
HB2_q[2]_clock_1 = GLOBAL(KE1_outclock1);
HB2_q[2]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[2]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[2] = MEMORY_SEGMENT(HB2_q[2]_data_in, HB2_q[2]_write_enable, HB2_q[2]_clock_0, HB2_q[2]_clock_1, , , , , VCC, HB2_q[2]_write_address, HB2_q[2]_read_address);


--Y1L536 is slaveregister:slaveregister_inst|i~5513 at LC10_5_M2
--operation mode is normal

Y1L536 = Y1L436 & (HB2_q[2] # !B1L74Q) # !Y1L436 & HB1_q[2] & B1L74Q;


--NE1_q[3] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[3] at EC2_1_J2
NE1_q[3]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
NE1_q[3]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
NE1_q[3] = MEMORY_SEGMENT(, , , , , , , , , NE1_q[3]_write_address, NE1_q[3]_read_address);


--Y1L633 is slaveregister:slaveregister_inst|i1778~405 at LC3_7_E2
--operation mode is normal

Y1L633 = !B1L34Q & NE1_q[3];


--Y1_tx_dpr_wadr_local[3] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[3] at LC6_7_L2
--operation mode is normal

Y1_tx_dpr_wadr_local[3]_lut_out = !TB1L7Q & (Y1L953 & QE1_MASTERHWDATA[3] # !Y1L953 & Y1_tx_dpr_wadr_local[3]);
Y1_tx_dpr_wadr_local[3] = DFFE(Y1_tx_dpr_wadr_local[3]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L983 is slaveregister:slaveregister_inst|i~4147 at LC4_1_L2
--operation mode is normal

Y1L983 = !B1L04Q & Y1L266 & Y1_tx_dpr_wadr_local[3] & !B1L53Q;


--Y1_rx_dpr_radr_local[3] is slaveregister:slaveregister_inst|rx_dpr_radr_local[3] at LC10_15_L4
--operation mode is normal

Y1_rx_dpr_radr_local[3]_lut_out = !TB1L7Q & (Y1L163 & QE1_MASTERHWDATA[3] # !Y1L163 & Y1_rx_dpr_radr_local[3]);
Y1_rx_dpr_radr_local[3] = DFFE(Y1_rx_dpr_radr_local[3]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L783 is slaveregister:slaveregister_inst|i~4145 at LC5_3_L2
--operation mode is normal

Y1L783 = !B1L53Q & !Y1L366 & !B1L63Q & Y1_rx_dpr_radr_local[3];


--Y1L683 is slaveregister:slaveregister_inst|i~4144 at LC10_1_L2
--operation mode is normal

Y1L683 = JB8_q[3] & !B1L63Q & Y1L566 & Y1L041;


--MB1_inst16[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[3] at LC3_1_H2
--operation mode is normal

MB1_inst16[3]_lut_out = JB31_q[3];
MB1_inst16[3] = DFFE(MB1_inst16[3]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , MB1_inst50);


--Y1L883 is slaveregister:slaveregister_inst|i~4146 at LC7_1_L2
--operation mode is normal

Y1L883 = MB1_inst16[3] & Y1L266 & !B1L04Q & B1L53Q;


--Y1L196 is slaveregister:slaveregister_inst|i~16142 at LC5_1_L2
--operation mode is normal

Y1L196 = Y1L683 # Y1L883 # Y1L983 # Y1L783;


--QC1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|last_node[0]~15 at LC8_7_X4
--operation mode is normal

QC1L1 = JB7_pre_out[14] # QC1_or_node[0][6] # JB7_pre_out[15];


--Y1L093 is slaveregister:slaveregister_inst|i~4148 at LC7_7_E2
--operation mode is normal

Y1L093 = !B1L04Q & B1L53Q & Y1L27 & QC1L1;


--Y1L733 is slaveregister:slaveregister_inst|i1778~406 at LC1_7_E2
--operation mode is normal

Y1L733 = Y1L633 # Y1L003 & (Y1L196 # Y1L093);


--Y1L833 is slaveregister:slaveregister_inst|i1778~407 at LC10_7_E2
--operation mode is normal

Y1L833 = !B1L44Q & !Y1L073 & Y1L733 & !B1L24Q;


--HB4_q[3] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3] at EC3_1_A2
HB4_q[3]_data_in = N1L11;
HB4_q[3]_write_enable = N1L03;
HB4_q[3]_clock_0 = GLOBAL(KE1_outclock1);
HB4_q[3]_clock_1 = GLOBAL(KE1_outclock1);
HB4_q[3]_write_address = WR_ADDR(N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22, N1L12);
HB4_q[3]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[3] = MEMORY_SEGMENT(HB4_q[3]_data_in, HB4_q[3]_write_enable, HB4_q[3]_clock_0, HB4_q[3]_clock_1, , , , , VCC, HB4_q[3]_write_address, HB4_q[3]_read_address);


--Y1L933 is slaveregister:slaveregister_inst|i1778~408 at LC9_16_A2
--operation mode is normal

Y1L933 = Y1L073 & Y1L866 & B1L64Q & HB4_q[3];


--J1L63Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[35]~reg0 at LC3_15_L2
--operation mode is normal

J1L63Q_lut_out = JB03_sload_path[35];
J1L63Q = DFFE(J1L63Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1L904 is slaveregister:slaveregister_inst|i~4928 at LC5_15_L2
--operation mode is normal

Y1L904 = B1L93Q & !B1L83Q & J1L63Q;


--Y1_command_2_local[3] is slaveregister:slaveregister_inst|command_2_local[3] at LC3_15_L4
--operation mode is normal

Y1_command_2_local[3]_lut_out = QE1_MASTERHWDATA[3];
Y1_command_2_local[3] = DFFE(Y1_command_2_local[3]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1L296 is slaveregister:slaveregister_inst|i~16143 at LC1_15_L4
--operation mode is normal

Y1L296 = B1L83Q & Y1_rx_dpr_radr_local[3] & B1L93Q # !B1L83Q & Y1_command_2_local[3] & !B1L93Q;


--Y1_command_3_local[3] is slaveregister:slaveregister_inst|command_3_local[3] at LC7_3_L2
--operation mode is normal

Y1_command_3_local[3]_lut_out = QE1_MASTERHWDATA[3];
Y1_command_3_local[3] = DFFE(Y1_command_3_local[3]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L941);


--Y1_command_1_local[3] is slaveregister:slaveregister_inst|command_1_local[3] at LC3_3_L2
--operation mode is normal

Y1_command_1_local[3]_lut_out = QE1_MASTERHWDATA[3];
Y1_command_1_local[3] = DFFE(Y1_command_1_local[3]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1L396 is slaveregister:slaveregister_inst|i~16144 at LC6_3_L2
--operation mode is normal

Y1L396 = Y1_command_3_local[3] & (B1L83Q # Y1_command_1_local[3]) # !Y1_command_3_local[3] & !B1L83Q & Y1_command_1_local[3];


--J1L4Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[3]~reg0 at LC1_15_L2
--operation mode is normal

J1L4Q_lut_out = JB03_sload_path[3];
J1L4Q = DFFE(J1L4Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1L496 is slaveregister:slaveregister_inst|i~16145 at LC10_15_L2
--operation mode is normal

Y1L496 = B1L93Q & !B1L83Q & J1L4Q # !B1L93Q & Y1L396;


--Y1L425 is slaveregister:slaveregister_inst|i~5402 at LC6_15_L2
--operation mode is normal

Y1L425 = B1L73Q & (Y1L296 # B1L53Q) # !B1L73Q & !B1L53Q & Y1L496;


--Y1L596 is slaveregister:slaveregister_inst|i~16146 at LC9_15_L2
--operation mode is normal

Y1L596 = B1L83Q & (B1L93Q & JB8_q[3] # !B1L93Q & JB4_sload_path[3]);


--Y1L525 is slaveregister:slaveregister_inst|i~5403 at LC8_15_L2
--operation mode is normal

Y1L525 = Y1L425 & (Y1L596 # !B1L53Q) # !Y1L425 & B1L53Q & Y1L904;


--Q1L401Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[3]~reg0 at LC5_1_C2
--operation mode is normal

Q1L401Q_lut_out = JB72_sload_path[3];
Q1L401Q = DFFE(Q1L401Q_lut_out, GLOBAL(KE1_outclock0), , , Q1L641);


--Y1L696 is slaveregister:slaveregister_inst|i~16147 at LC4_7_L2
--operation mode is normal

Y1L696 = B1L83Q & Q1L401Q & !B1L93Q # !B1L83Q & B1L93Q & JB03_sload_path[35];


--Y1_com_ctrl_local[3] is slaveregister:slaveregister_inst|com_ctrl_local[3] at LC9_2_L2
--operation mode is normal

Y1_com_ctrl_local[3]_lut_out = QE1_MASTERHWDATA[3];
Y1_com_ctrl_local[3] = DFFE(Y1_com_ctrl_local[3]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L7);


--J1L35Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[3]~reg0 at LC3_1_L2
--operation mode is normal

J1L35Q_lut_out = JB03_sload_path[3];
J1L35Q = DFFE(J1L35Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--P1L601Q is hit_counter:inst_hit_counter|oneSPEcnt[3]~reg0 at LC3_6_L2
--operation mode is normal

P1L601Q_lut_out = JB62_sload_path[3];
P1L601Q = DFFE(P1L601Q_lut_out, GLOBAL(KE1_outclock0), , , P1L201);


--Y1L025 is slaveregister:slaveregister_inst|i~5398 at LC6_1_L2
--operation mode is normal

Y1L025 = B1L93Q & (B1L83Q # J1L35Q) # !B1L93Q & P1L601Q & !B1L83Q;


--Y1L125 is slaveregister:slaveregister_inst|i~5399 at LC9_1_L2
--operation mode is normal

Y1L125 = Y1L025 & (Y1_tx_dpr_wadr_local[3] # !B1L83Q) # !Y1L025 & B1L83Q & Y1_com_ctrl_local[3];


--Q1L051Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[3]~reg0 at LC6_8_C2
--operation mode is normal

Q1L051Q_lut_out = JB82_sload_path[3];
Q1L051Q = DFFE(Q1L051Q_lut_out, GLOBAL(KE1_outclock0), , , Q1L641);


--Y1_command_0_local[3] is slaveregister:slaveregister_inst|command_0_local[3] at LC2_6_L2
--operation mode is normal

Y1_command_0_local[3]_lut_out = QE1_MASTERHWDATA[3];
Y1_command_0_local[3] = DFFE(Y1_command_0_local[3]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L17);


--Y1L815 is slaveregister:slaveregister_inst|i~5396 at LC9_6_L2
--operation mode is normal

Y1L815 = B1L93Q & (B1L83Q # JB03_sload_path[3]) # !B1L93Q & Y1_command_0_local[3] & !B1L83Q;


--Y1_command_4_local[3] is slaveregister:slaveregister_inst|command_4_local[3] at LC6_5_L1
--operation mode is normal

Y1_command_4_local[3]_lut_out = QE1_MASTERHWDATA[3];
Y1_command_4_local[3] = DFFE(Y1_command_4_local[3]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1L915 is slaveregister:slaveregister_inst|i~5397 at LC10_6_L2
--operation mode is normal

Y1L915 = Y1L815 & (Y1_command_4_local[3] # !B1L83Q) # !Y1L815 & Q1L051Q & B1L83Q;


--Y1L615 is slaveregister:slaveregister_inst|i~5394 at LC8_6_L2
--operation mode is normal

Y1L615 = B1L73Q & (B1L53Q # Y1L125) # !B1L73Q & !B1L53Q & Y1L915;


--J1L58Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[35]~reg0 at LC7_10_L2
--operation mode is normal

J1L58Q_lut_out = JB03_sload_path[35];
J1L58Q = DFFE(J1L58Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--P1L58Q is hit_counter:inst_hit_counter|multiSPEcnt[3]~reg0 at LC4_10_L2
--operation mode is normal

P1L58Q_lut_out = JB52_sload_path[3];
P1L58Q = DFFE(P1L58Q_lut_out, GLOBAL(KE1_outclock0), , , P1L201);


--Y1L225 is slaveregister:slaveregister_inst|i~5400 at LC1_10_L2
--operation mode is normal

Y1L225 = B1L93Q & (B1L83Q # J1L58Q) # !B1L93Q & !B1L83Q & P1L58Q;


--Y1L325 is slaveregister:slaveregister_inst|i~5401 at LC10_9_L2
--operation mode is normal

Y1L325 = Y1L225 & (MB1_inst16[3] # !B1L83Q) # !Y1L225 & B1L83Q & QC1L1;


--Y1L715 is slaveregister:slaveregister_inst|i~5395 at LC7_6_L2
--operation mode is normal

Y1L715 = Y1L615 & (Y1L325 # !B1L53Q) # !Y1L615 & Y1L696 & B1L53Q;


--Y1L796 is slaveregister:slaveregister_inst|i~16148 at LC2_15_L2
--operation mode is normal

Y1L796 = Y1L525 & (B1L63Q # Y1L715) # !Y1L525 & !B1L63Q & Y1L715;


--HB1_q[3] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3] at EC1_1_M2
HB1_q[3]_data_in = C1L7;
HB1_q[3]_write_enable = C1L62;
HB1_q[3]_clock_0 = GLOBAL(KE1_outclock1);
HB1_q[3]_clock_1 = GLOBAL(KE1_outclock1);
HB1_q[3]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[3]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[3] = MEMORY_SEGMENT(HB1_q[3]_data_in, HB1_q[3]_write_enable, HB1_q[3]_clock_0, HB1_q[3]_clock_1, , , , , VCC, HB1_q[3]_write_address, HB1_q[3]_read_address);


--Y1L636 is slaveregister:slaveregister_inst|i~5514 at LC5_16_M2
--operation mode is normal

Y1L636 = B1L74Q & (B1L54Q # HB1_q[3]) # !B1L74Q & !B1L54Q & NE1_q[3];


--HB2_q[3] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3] at EC1_1_O2
HB2_q[3]_data_in = C2L7;
HB2_q[3]_write_enable = C2L62;
HB2_q[3]_clock_0 = GLOBAL(KE1_outclock1);
HB2_q[3]_clock_1 = GLOBAL(KE1_outclock1);
HB2_q[3]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[3]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[3] = MEMORY_SEGMENT(HB2_q[3]_data_in, HB2_q[3]_write_enable, HB2_q[3]_clock_0, HB2_q[3]_clock_1, , , , , VCC, HB2_q[3]_write_address, HB2_q[3]_read_address);


--Y1L736 is slaveregister:slaveregister_inst|i~5515 at LC7_15_L2
--operation mode is normal

Y1L736 = Y1L636 & (HB2_q[3] # !B1L54Q) # !Y1L636 & B1L54Q & Y1L796;


--NE1_q[4] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[4] at EC6_1_J2
NE1_q[4]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
NE1_q[4]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
NE1_q[4] = MEMORY_SEGMENT(, , , , , , , , , NE1_q[4]_write_address, NE1_q[4]_read_address);


--Y1L233 is slaveregister:slaveregister_inst|i1777~429 at LC7_14_E2
--operation mode is normal

Y1L233 = !B1L34Q & NE1_q[4];


--Y1_tx_dpr_wadr_local[4] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[4] at LC10_8_E2
--operation mode is normal

Y1_tx_dpr_wadr_local[4]_lut_out = !TB1L7Q & (Y1L953 & QE1_MASTERHWDATA[4] # !Y1L953 & Y1_tx_dpr_wadr_local[4]);
Y1_tx_dpr_wadr_local[4] = DFFE(Y1_tx_dpr_wadr_local[4]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L493 is slaveregister:slaveregister_inst|i~4153 at LC2_8_E2
--operation mode is normal

Y1L493 = Y1L266 & !B1L53Q & Y1_tx_dpr_wadr_local[4] & !B1L04Q;


--Y1_rx_dpr_radr_local[4] is slaveregister:slaveregister_inst|rx_dpr_radr_local[4] at LC4_8_E2
--operation mode is normal

Y1_rx_dpr_radr_local[4]_lut_out = !TB1L7Q & (Y1L163 & QE1_MASTERHWDATA[4] # !Y1L163 & Y1_rx_dpr_radr_local[4]);
Y1_rx_dpr_radr_local[4] = DFFE(Y1_rx_dpr_radr_local[4]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L293 is slaveregister:slaveregister_inst|i~4151 at LC5_8_E2
--operation mode is normal

Y1L293 = !B1L63Q & !B1L53Q & Y1_rx_dpr_radr_local[4] & !Y1L366;


--Y1L193 is slaveregister:slaveregister_inst|i~4150 at LC5_9_E2
--operation mode is normal

Y1L193 = Y1L566 & Y1L041 & !B1L63Q & JB8_q[4];


--MB1_inst16[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[4] at LC4_1_H2
--operation mode is normal

MB1_inst16[4]_lut_out = JB31_q[4];
MB1_inst16[4] = DFFE(MB1_inst16[4]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , MB1_inst50);


--Y1L393 is slaveregister:slaveregister_inst|i~4152 at LC3_8_E2
--operation mode is normal

Y1L393 = MB1_inst16[4] & B1L53Q & Y1L266 & !B1L04Q;


--Y1L896 is slaveregister:slaveregister_inst|i~16149 at LC6_8_E2
--operation mode is normal

Y1L896 = Y1L293 # Y1L193 # Y1L493 # Y1L393;


--TB1L7Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|comres_rcvd~reg at LC2_11_C3
--operation mode is normal

TB1L7Q_lut_out = TB1L3Q & !TB1L4Q & TB1L6Q & TB1L61;
TB1L7Q = DFFE(TB1L7Q_lut_out, GLOBAL(KE1_outclock0), !FC1L62Q, , );


--Y1L593 is slaveregister:slaveregister_inst|i~4154 at LC3_13_E2
--operation mode is normal

Y1L593 = Y1L27 & B1L53Q & !B1L04Q & TB1L7Q;


--Y1L333 is slaveregister:slaveregister_inst|i1777~430 at LC2_13_E2
--operation mode is normal

Y1L333 = Y1L233 # Y1L003 & (Y1L896 # Y1L593);


--Y1L433 is slaveregister:slaveregister_inst|i1777~431 at LC3_10_E2
--operation mode is normal

Y1L433 = !Y1L073 & !B1L24Q & !B1L44Q & Y1L333;


--HB4_q[4] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4] at EC4_1_A2
HB4_q[4]_data_in = N1L01;
HB4_q[4]_write_enable = N1L03;
HB4_q[4]_clock_0 = GLOBAL(KE1_outclock1);
HB4_q[4]_clock_1 = GLOBAL(KE1_outclock1);
HB4_q[4]_write_address = WR_ADDR(N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22, N1L12);
HB4_q[4]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[4] = MEMORY_SEGMENT(HB4_q[4]_data_in, HB4_q[4]_write_enable, HB4_q[4]_clock_0, HB4_q[4]_clock_1, , , , , VCC, HB4_q[4]_write_address, HB4_q[4]_read_address);


--Y1L533 is slaveregister:slaveregister_inst|i1777~432 at LC2_16_A2
--operation mode is normal

Y1L533 = Y1L073 & Y1L866 & B1L64Q & HB4_q[4];


--HB1_q[4] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4] at EC2_1_G2
HB1_q[4]_data_in = C1L6;
HB1_q[4]_write_enable = C1L62;
HB1_q[4]_clock_0 = GLOBAL(KE1_outclock1);
HB1_q[4]_clock_1 = GLOBAL(KE1_outclock1);
HB1_q[4]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[4]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[4] = MEMORY_SEGMENT(HB1_q[4]_data_in, HB1_q[4]_write_enable, HB1_q[4]_clock_0, HB1_q[4]_clock_1, , , , , VCC, HB1_q[4]_write_address, HB1_q[4]_read_address);


--J1L73Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[36]~reg0 at LC4_15_E2
--operation mode is normal

J1L73Q_lut_out = JB03_sload_path[36];
J1L73Q = DFFE(J1L73Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1L014 is slaveregister:slaveregister_inst|i~4931 at LC9_14_E2
--operation mode is normal

Y1L014 = !B1L83Q & B1L93Q & J1L73Q;


--Y1_command_2_local[4] is slaveregister:slaveregister_inst|command_2_local[4] at LC10_15_E2
--operation mode is normal

Y1_command_2_local[4]_lut_out = QE1_MASTERHWDATA[4];
Y1_command_2_local[4] = DFFE(Y1_command_2_local[4]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1L996 is slaveregister:slaveregister_inst|i~16150 at LC8_14_E2
--operation mode is normal

Y1L996 = B1L83Q & Y1_rx_dpr_radr_local[4] & B1L93Q # !B1L83Q & !B1L93Q & Y1_command_2_local[4];


--Y1_command_3_local[4] is slaveregister:slaveregister_inst|command_3_local[4] at LC3_11_E1
--operation mode is normal

Y1_command_3_local[4]_lut_out = QE1_MASTERHWDATA[4];
Y1_command_3_local[4] = DFFE(Y1_command_3_local[4]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L941);


--Y1_command_1_local[4] is slaveregister:slaveregister_inst|command_1_local[4] at LC5_11_E1
--operation mode is normal

Y1_command_1_local[4]_lut_out = QE1_MASTERHWDATA[4];
Y1_command_1_local[4] = DFFE(Y1_command_1_local[4]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1L007 is slaveregister:slaveregister_inst|i~16151 at LC9_11_E1
--operation mode is normal

Y1L007 = Y1_command_1_local[4] & (Y1_command_3_local[4] # !B1L83Q) # !Y1_command_1_local[4] & B1L83Q & Y1_command_3_local[4];


--J1L5Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[4]~reg0 at LC9_15_E2
--operation mode is normal

J1L5Q_lut_out = JB03_sload_path[4];
J1L5Q = DFFE(J1L5Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1L107 is slaveregister:slaveregister_inst|i~16152 at LC3_14_E2
--operation mode is normal

Y1L107 = B1L93Q & !B1L83Q & J1L5Q # !B1L93Q & Y1L007;


--Y1L435 is slaveregister:slaveregister_inst|i~5412 at LC10_14_E2
--operation mode is normal

Y1L435 = B1L73Q & (Y1L996 # B1L53Q) # !B1L73Q & !B1L53Q & Y1L107;


--Y1L207 is slaveregister:slaveregister_inst|i~16153 at LC5_14_E2
--operation mode is normal

Y1L207 = B1L83Q & (B1L93Q & JB8_q[4] # !B1L93Q & JB4_sload_path[4]);


--Y1L535 is slaveregister:slaveregister_inst|i~5413 at LC5_13_E2
--operation mode is normal

Y1L535 = Y1L435 & (Y1L207 # !B1L53Q) # !Y1L435 & Y1L014 & B1L53Q;


--Q1L501Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[4]~reg0 at LC3_3_C2
--operation mode is normal

Q1L501Q_lut_out = JB72_sload_path[4];
Q1L501Q = DFFE(Q1L501Q_lut_out, GLOBAL(KE1_outclock0), , , Q1L641);


--Y1L307 is slaveregister:slaveregister_inst|i~16154 at LC6_12_E2
--operation mode is normal

Y1L307 = B1L83Q & Q1L501Q & !B1L93Q # !B1L83Q & B1L93Q & JB03_sload_path[36];


--Y1_com_ctrl_local[4] is slaveregister:slaveregister_inst|com_ctrl_local[4] at LC6_11_E2
--operation mode is normal

Y1_com_ctrl_local[4]_lut_out = QE1_MASTERHWDATA[4];
Y1_com_ctrl_local[4] = DFFE(Y1_com_ctrl_local[4]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L7);


--J1L45Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[4]~reg0 at LC3_9_E2
--operation mode is normal

J1L45Q_lut_out = JB03_sload_path[4];
J1L45Q = DFFE(J1L45Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--P1L701Q is hit_counter:inst_hit_counter|oneSPEcnt[4]~reg0 at LC7_10_G2
--operation mode is normal

P1L701Q_lut_out = JB62_sload_path[4];
P1L701Q = DFFE(P1L701Q_lut_out, GLOBAL(KE1_outclock0), , , P1L201);


--Y1L035 is slaveregister:slaveregister_inst|i~5408 at LC6_9_E2
--operation mode is normal

Y1L035 = B1L93Q & (B1L83Q # J1L45Q) # !B1L93Q & P1L701Q & !B1L83Q;


--Y1L135 is slaveregister:slaveregister_inst|i~5409 at LC2_11_E2
--operation mode is normal

Y1L135 = Y1L035 & (Y1_tx_dpr_wadr_local[4] # !B1L83Q) # !Y1L035 & Y1_com_ctrl_local[4] & B1L83Q;


--Q1L151Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[4]~reg0 at LC5_10_C2
--operation mode is normal

Q1L151Q_lut_out = JB82_sload_path[4];
Q1L151Q = DFFE(Q1L151Q_lut_out, GLOBAL(KE1_outclock0), , , Q1L641);


--Y1_command_0_local[4] is slaveregister:slaveregister_inst|command_0_local[4] at LC8_12_E2
--operation mode is normal

Y1_command_0_local[4]_lut_out = QE1_MASTERHWDATA[4];
Y1_command_0_local[4] = DFFE(Y1_command_0_local[4]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L17);


--Y1L825 is slaveregister:slaveregister_inst|i~5406 at LC9_12_E2
--operation mode is normal

Y1L825 = B1L93Q & (B1L83Q # JB03_sload_path[4]) # !B1L93Q & !B1L83Q & Y1_command_0_local[4];


--Y1_command_4_local[4] is slaveregister:slaveregister_inst|command_4_local[4] at LC5_12_E2
--operation mode is normal

Y1_command_4_local[4]_lut_out = QE1_MASTERHWDATA[4];
Y1_command_4_local[4] = DFFE(Y1_command_4_local[4]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1L925 is slaveregister:slaveregister_inst|i~5407 at LC4_12_E2
--operation mode is normal

Y1L925 = Y1L825 & (Y1_command_4_local[4] # !B1L83Q) # !Y1L825 & Q1L151Q & B1L83Q;


--Y1L625 is slaveregister:slaveregister_inst|i~5404 at LC1_11_E2
--operation mode is normal

Y1L625 = B1L73Q & (B1L53Q # Y1L135) # !B1L73Q & !B1L53Q & Y1L925;


--J1L68Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[36]~reg0 at LC9_8_E2
--operation mode is normal

J1L68Q_lut_out = JB03_sload_path[36];
J1L68Q = DFFE(J1L68Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--P1L68Q is hit_counter:inst_hit_counter|multiSPEcnt[4]~reg0 at LC6_5_G2
--operation mode is normal

P1L68Q_lut_out = JB52_sload_path[4];
P1L68Q = DFFE(P1L68Q_lut_out, GLOBAL(KE1_outclock0), , , P1L201);


--Y1L235 is slaveregister:slaveregister_inst|i~5410 at LC8_8_E2
--operation mode is normal

Y1L235 = B1L93Q & (B1L83Q # J1L68Q) # !B1L93Q & !B1L83Q & P1L68Q;


--Y1L335 is slaveregister:slaveregister_inst|i~5411 at LC7_8_E2
--operation mode is normal

Y1L335 = Y1L235 & (MB1_inst16[4] # !B1L83Q) # !Y1L235 & TB1L7Q & B1L83Q;


--Y1L725 is slaveregister:slaveregister_inst|i~5405 at LC10_11_E2
--operation mode is normal

Y1L725 = Y1L625 & (Y1L335 # !B1L53Q) # !Y1L625 & B1L53Q & Y1L307;


--Y1L407 is slaveregister:slaveregister_inst|i~16155 at LC8_11_E2
--operation mode is normal

Y1L407 = Y1L535 & (B1L63Q # Y1L725) # !Y1L535 & !B1L63Q & Y1L725;


--Y1L836 is slaveregister:slaveregister_inst|i~5516 at LC7_11_E2
--operation mode is normal

Y1L836 = B1L54Q & (B1L74Q # Y1L407) # !B1L54Q & NE1_q[4] & !B1L74Q;


--HB2_q[4] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4] at EC3_1_O2
HB2_q[4]_data_in = C2L6;
HB2_q[4]_write_enable = C2L62;
HB2_q[4]_clock_0 = GLOBAL(KE1_outclock1);
HB2_q[4]_clock_1 = GLOBAL(KE1_outclock1);
HB2_q[4]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[4]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[4] = MEMORY_SEGMENT(HB2_q[4]_data_in, HB2_q[4]_write_enable, HB2_q[4]_clock_0, HB2_q[4]_clock_1, , , , , VCC, HB2_q[4]_write_address, HB2_q[4]_read_address);


--Y1L936 is slaveregister:slaveregister_inst|i~5517 at LC9_11_E2
--operation mode is normal

Y1L936 = Y1L836 & (HB2_q[4] # !B1L74Q) # !Y1L836 & HB1_q[4] & B1L74Q;


--NE1_q[5] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[5] at EC7_1_J2
NE1_q[5]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
NE1_q[5]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
NE1_q[5] = MEMORY_SEGMENT(, , , , , , , , , NE1_q[5]_write_address, NE1_q[5]_read_address);


--Y1L923 is slaveregister:slaveregister_inst|i1776~241 at LC3_5_K2
--operation mode is normal

Y1L923 = !B1L34Q & NE1_q[5];


--MB1_inst16[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[5] at LC5_5_H2
--operation mode is normal

MB1_inst16[5]_lut_out = JB31_q[5];
MB1_inst16[5] = DFFE(MB1_inst16[5]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , MB1_inst50);


--Y1L993 is slaveregister:slaveregister_inst|i~4158 at LC6_4_K2
--operation mode is normal

Y1L993 = B1L53Q & !B1L04Q & Y1L266 & MB1_inst16[5];


--Y1_tx_dpr_wadr_local[5] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[5] at LC6_3_K2
--operation mode is normal

Y1_tx_dpr_wadr_local[5]_lut_out = !TB1L7Q & (Y1L953 & QE1_MASTERHWDATA[5] # !Y1L953 & Y1_tx_dpr_wadr_local[5]);
Y1_tx_dpr_wadr_local[5] = DFFE(Y1_tx_dpr_wadr_local[5]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L004 is slaveregister:slaveregister_inst|i~4159 at LC3_2_K2
--operation mode is normal

Y1L004 = Y1L266 & !B1L53Q & !B1L04Q & Y1_tx_dpr_wadr_local[5];


--Y1_rx_dpr_radr_local[5] is slaveregister:slaveregister_inst|rx_dpr_radr_local[5] at LC9_3_K2
--operation mode is normal

Y1_rx_dpr_radr_local[5]_lut_out = !TB1L7Q & (Y1L163 & QE1_MASTERHWDATA[5] # !Y1L163 & Y1_rx_dpr_radr_local[5]);
Y1_rx_dpr_radr_local[5] = DFFE(Y1_rx_dpr_radr_local[5]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L893 is slaveregister:slaveregister_inst|i~4157 at LC3_3_K2
--operation mode is normal

Y1L893 = !Y1L366 & !B1L53Q & Y1_rx_dpr_radr_local[5] & !B1L63Q;


--Y1L793 is slaveregister:slaveregister_inst|i~4156 at LC5_16_K4
--operation mode is normal

Y1L793 = Y1L041 & JB8_q[5] & !B1L63Q & Y1L566;


--Y1L507 is slaveregister:slaveregister_inst|i~16156 at LC5_3_K2
--operation mode is normal

Y1L507 = Y1L793 # Y1L893 # Y1L004 # Y1L993;


--Y1L693 is slaveregister:slaveregister_inst|i~4155 at LC3_4_K2
--operation mode is normal

Y1L693 = Y1L507 # !Y1L173 & (BC1L221 # BC1L321);


--Y1L033 is slaveregister:slaveregister_inst|i1776~242 at LC9_5_K2
--operation mode is normal

Y1L033 = Y1L603 & (Y1L923 # Y1L003 & Y1L693);


--HB4_q[5] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5] at EC1_1_K2
HB4_q[5]_data_in = N1L9;
HB4_q[5]_write_enable = N1L03;
HB4_q[5]_clock_0 = GLOBAL(KE1_outclock1);
HB4_q[5]_clock_1 = GLOBAL(KE1_outclock1);
HB4_q[5]_write_address = WR_ADDR(N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22, N1L12);
HB4_q[5]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[5] = MEMORY_SEGMENT(HB4_q[5]_data_in, HB4_q[5]_write_enable, HB4_q[5]_clock_0, HB4_q[5]_clock_1, , , , , VCC, HB4_q[5]_write_address, HB4_q[5]_read_address);


--Y1L133 is slaveregister:slaveregister_inst|i1776~243 at LC7_5_K2
--operation mode is normal

Y1L133 = Y1L866 & B1L64Q & Y1L073 & HB4_q[5];


--J1L83Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[37]~reg0 at LC5_11_K2
--operation mode is normal

J1L83Q_lut_out = JB03_sload_path[37];
J1L83Q = DFFE(J1L83Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1L114 is slaveregister:slaveregister_inst|i~4934 at LC9_10_K2
--operation mode is normal

Y1L114 = !B1L83Q & B1L93Q & J1L83Q;


--Y1_command_2_local[5] is slaveregister:slaveregister_inst|command_2_local[5] at LC3_12_K2
--operation mode is normal

Y1_command_2_local[5]_lut_out = QE1_MASTERHWDATA[5];
Y1_command_2_local[5] = DFFE(Y1_command_2_local[5]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1L607 is slaveregister:slaveregister_inst|i~16157 at LC7_11_K2
--operation mode is normal

Y1L607 = B1L83Q & Y1_rx_dpr_radr_local[5] & B1L93Q # !B1L83Q & !B1L93Q & Y1_command_2_local[5];


--Y1_command_3_local[5] is slaveregister:slaveregister_inst|command_3_local[5] at LC5_2_K2
--operation mode is normal

Y1_command_3_local[5]_lut_out = QE1_MASTERHWDATA[5];
Y1_command_3_local[5] = DFFE(Y1_command_3_local[5]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L941);


--Y1_command_1_local[5] is slaveregister:slaveregister_inst|command_1_local[5] at LC4_2_K2
--operation mode is normal

Y1_command_1_local[5]_lut_out = QE1_MASTERHWDATA[5];
Y1_command_1_local[5] = DFFE(Y1_command_1_local[5]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1L707 is slaveregister:slaveregister_inst|i~16158 at LC7_3_K2
--operation mode is normal

Y1L707 = Y1_command_3_local[5] & (Y1_command_1_local[5] # B1L83Q) # !Y1_command_3_local[5] & Y1_command_1_local[5] & !B1L83Q;


--J1L6Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[5]~reg0 at LC6_11_K2
--operation mode is normal

J1L6Q_lut_out = JB03_sload_path[5];
J1L6Q = DFFE(J1L6Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1L807 is slaveregister:slaveregister_inst|i~16159 at LC10_10_K2
--operation mode is normal

Y1L807 = B1L93Q & !B1L83Q & J1L6Q # !B1L93Q & Y1L707;


--Y1L445 is slaveregister:slaveregister_inst|i~5422 at LC7_10_K2
--operation mode is normal

Y1L445 = B1L73Q & (Y1L607 # B1L53Q) # !B1L73Q & !B1L53Q & Y1L807;


--Y1L907 is slaveregister:slaveregister_inst|i~16160 at LC6_12_A4
--operation mode is normal

Y1L907 = B1L83Q & (B1L93Q & JB8_q[5] # !B1L93Q & JB4_sload_path[5]);


--Y1L545 is slaveregister:slaveregister_inst|i~5423 at LC3_9_K2
--operation mode is normal

Y1L545 = Y1L445 & (Y1L907 # !B1L53Q) # !Y1L445 & B1L53Q & Y1L114;


--Q1L601Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[5]~reg0 at LC5_3_C2
--operation mode is normal

Q1L601Q_lut_out = JB72_sload_path[5];
Q1L601Q = DFFE(Q1L601Q_lut_out, GLOBAL(KE1_outclock0), , , Q1L641);


--Y1L017 is slaveregister:slaveregister_inst|i~16161 at LC10_7_K2
--operation mode is normal

Y1L017 = B1L93Q & !B1L83Q & JB03_sload_path[37] # !B1L93Q & Q1L601Q & B1L83Q;


--Y1_com_ctrl_local[5] is slaveregister:slaveregister_inst|com_ctrl_local[5] at LC10_6_K2
--operation mode is normal

Y1_com_ctrl_local[5]_lut_out = QE1_MASTERHWDATA[5];
Y1_com_ctrl_local[5] = DFFE(Y1_com_ctrl_local[5]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L7);


--J1L55Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[5]~reg0 at LC6_8_K2
--operation mode is normal

J1L55Q_lut_out = JB03_sload_path[5];
J1L55Q = DFFE(J1L55Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--P1L801Q is hit_counter:inst_hit_counter|oneSPEcnt[5]~reg0 at LC9_7_K2
--operation mode is normal

P1L801Q_lut_out = JB62_sload_path[5];
P1L801Q = DFFE(P1L801Q_lut_out, GLOBAL(KE1_outclock0), , , P1L201);


--Y1L045 is slaveregister:slaveregister_inst|i~5418 at LC1_7_K2
--operation mode is normal

Y1L045 = B1L93Q & (B1L83Q # J1L55Q) # !B1L93Q & P1L801Q & !B1L83Q;


--Y1L145 is slaveregister:slaveregister_inst|i~5419 at LC6_6_K2
--operation mode is normal

Y1L145 = Y1L045 & (Y1_tx_dpr_wadr_local[5] # !B1L83Q) # !Y1L045 & B1L83Q & Y1_com_ctrl_local[5];


--Q1L251Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[5]~reg0 at LC6_10_C2
--operation mode is normal

Q1L251Q_lut_out = JB82_sload_path[5];
Q1L251Q = DFFE(Q1L251Q_lut_out, GLOBAL(KE1_outclock0), , , Q1L641);


--Y1_command_0_local[5] is slaveregister:slaveregister_inst|command_0_local[5] at LC5_8_K2
--operation mode is normal

Y1_command_0_local[5]_lut_out = QE1_MASTERHWDATA[5];
Y1_command_0_local[5] = DFFE(Y1_command_0_local[5]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L17);


--Y1L835 is slaveregister:slaveregister_inst|i~5416 at LC8_7_K2
--operation mode is normal

Y1L835 = B1L93Q & (B1L83Q # JB03_sload_path[5]) # !B1L93Q & !B1L83Q & Y1_command_0_local[5];


--Y1_command_4_local[5] is slaveregister:slaveregister_inst|command_4_local[5] at LC4_6_K2
--operation mode is normal

Y1_command_4_local[5]_lut_out = QE1_MASTERHWDATA[5];
Y1_command_4_local[5] = DFFE(Y1_command_4_local[5]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1L935 is slaveregister:slaveregister_inst|i~5417 at LC2_6_K2
--operation mode is normal

Y1L935 = Y1L835 & (Y1_command_4_local[5] # !B1L83Q) # !Y1L835 & B1L83Q & Q1L251Q;


--Y1L635 is slaveregister:slaveregister_inst|i~5414 at LC8_6_K2
--operation mode is normal

Y1L635 = B1L73Q & (Y1L145 # B1L53Q) # !B1L73Q & !B1L53Q & Y1L935;


--BC1_dpr_radr[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_radr[15] at LC8_10_K4
--operation mode is normal

BC1_dpr_radr[15]_lut_out = Y1_rx_dpr_radr_local[15];
BC1_dpr_radr[15] = DFFE(BC1_dpr_radr[15]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , Y1L889Q);


--BC1_dpr_radr[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_radr[14] at LC4_10_K4
--operation mode is normal

BC1_dpr_radr[14]_lut_out = Y1_rx_dpr_radr_local[14];
BC1_dpr_radr[14] = DFFE(BC1_dpr_radr[14]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , Y1L889Q);


--BC1_dpr_wadr[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_wadr[14] at LC7_10_K4
--operation mode is normal

BC1_dpr_wadr[14]_lut_out = JB8_q[14];
BC1_dpr_wadr[14] = DFFE(BC1_dpr_wadr[14]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--BC1_dpr_wadr[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_wadr[15] at LC3_10_K4
--operation mode is normal

BC1_dpr_wadr[15]_lut_out = JB8_q[15];
BC1_dpr_wadr[15] = DFFE(BC1_dpr_wadr[15]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--BC1L63 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_1~152 at LC1_10_K4
--operation mode is normal

BC1L63 = BC1_dpr_radr[15] & (!BC1_dpr_wadr[14] & BC1_dpr_radr[14] # !BC1_dpr_wadr[15]) # !BC1_dpr_radr[15] & !BC1_dpr_wadr[14] & BC1_dpr_radr[14] & !BC1_dpr_wadr[15];


--BC1L73 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_1~153 at LC2_10_K4
--operation mode is normal

BC1L73 = BC1_dpr_wadr[14] & BC1_dpr_radr[14] & (BC1_dpr_radr[15] $ !BC1_dpr_wadr[15]) # !BC1_dpr_wadr[14] & !BC1_dpr_radr[14] & (BC1_dpr_radr[15] $ !BC1_dpr_wadr[15]);


--BC1_dpr_radr[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_radr[13] at LC8_15_K4
--operation mode is normal

BC1_dpr_radr[13]_lut_out = Y1_rx_dpr_radr_local[13];
BC1_dpr_radr[13] = DFFE(BC1_dpr_radr[13]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , Y1L889Q);


--BC1_dpr_wadr[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_wadr[13] at LC5_6_K4
--operation mode is normal

BC1_dpr_wadr[13]_lut_out = JB8_q[13];
BC1_dpr_wadr[13] = DFFE(BC1_dpr_wadr[13]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--BC1L53 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_1~9 at LC8_9_K4
--operation mode is normal

BC1L53 = BC1L63 # BC1_dpr_radr[13] & BC1L73 & !BC1_dpr_wadr[13];

--BC1L83 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_1~155 at LC8_9_K4
--operation mode is normal

BC1L83 = BC1L63 # BC1_dpr_radr[13] & BC1L73 & !BC1_dpr_wadr[13];


--BC1L811 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_6~324 at LC6_16_K4
--operation mode is normal

BC1L811 = BC1L321 # !BC1L53 & !BC1L29 & BC1L421;


--J1L78Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[37]~reg0 at LC4_4_K2
--operation mode is normal

J1L78Q_lut_out = JB03_sload_path[37];
J1L78Q = DFFE(J1L78Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--P1L78Q is hit_counter:inst_hit_counter|multiSPEcnt[5]~reg0 at LC10_4_K2
--operation mode is normal

P1L78Q_lut_out = JB52_sload_path[5];
P1L78Q = DFFE(P1L78Q_lut_out, GLOBAL(KE1_outclock0), , , P1L201);


--Y1L245 is slaveregister:slaveregister_inst|i~5420 at LC2_4_K2
--operation mode is normal

Y1L245 = B1L93Q & (B1L83Q # J1L78Q) # !B1L93Q & P1L78Q & !B1L83Q;


--Y1L345 is slaveregister:slaveregister_inst|i~5421 at LC9_4_K2
--operation mode is normal

Y1L345 = Y1L245 & (MB1_inst16[5] # !B1L83Q) # !Y1L245 & BC1L811 & B1L83Q;


--Y1L735 is slaveregister:slaveregister_inst|i~5415 at LC3_6_K2
--operation mode is normal

Y1L735 = Y1L635 & (Y1L345 # !B1L53Q) # !Y1L635 & B1L53Q & Y1L017;


--Y1L117 is slaveregister:slaveregister_inst|i~16162 at LC5_6_K2
--operation mode is normal

Y1L117 = Y1L545 & (B1L63Q # Y1L735) # !Y1L545 & !B1L63Q & Y1L735;


--HB1_q[5] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5] at EC3_1_E2
HB1_q[5]_data_in = C1L5;
HB1_q[5]_write_enable = C1L62;
HB1_q[5]_clock_0 = GLOBAL(KE1_outclock1);
HB1_q[5]_clock_1 = GLOBAL(KE1_outclock1);
HB1_q[5]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[5]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[5] = MEMORY_SEGMENT(HB1_q[5]_data_in, HB1_q[5]_write_enable, HB1_q[5]_clock_0, HB1_q[5]_clock_1, , , , , VCC, HB1_q[5]_write_address, HB1_q[5]_read_address);


--Y1L046 is slaveregister:slaveregister_inst|i~5518 at LC4_7_K2
--operation mode is normal

Y1L046 = B1L74Q & (B1L54Q # HB1_q[5]) # !B1L74Q & NE1_q[5] & !B1L54Q;


--HB2_q[5] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5] at EC4_1_I2
HB2_q[5]_data_in = C2L5;
HB2_q[5]_write_enable = C2L62;
HB2_q[5]_clock_0 = GLOBAL(KE1_outclock1);
HB2_q[5]_clock_1 = GLOBAL(KE1_outclock1);
HB2_q[5]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[5]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[5] = MEMORY_SEGMENT(HB2_q[5]_data_in, HB2_q[5]_write_enable, HB2_q[5]_clock_0, HB2_q[5]_clock_1, , , , , VCC, HB2_q[5]_write_address, HB2_q[5]_read_address);


--Y1L146 is slaveregister:slaveregister_inst|i~5519 at LC9_6_K2
--operation mode is normal

Y1L146 = Y1L046 & (HB2_q[5] # !B1L54Q) # !Y1L046 & B1L54Q & Y1L117;


--HB4_q[6] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6] at EC1_1_A2
HB4_q[6]_data_in = N1L8;
HB4_q[6]_write_enable = N1L03;
HB4_q[6]_clock_0 = GLOBAL(KE1_outclock1);
HB4_q[6]_clock_1 = GLOBAL(KE1_outclock1);
HB4_q[6]_write_address = WR_ADDR(N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22, N1L12);
HB4_q[6]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[6] = MEMORY_SEGMENT(HB4_q[6]_data_in, HB4_q[6]_write_enable, HB4_q[6]_clock_0, HB4_q[6]_clock_1, , , , , VCC, HB4_q[6]_write_address, HB4_q[6]_read_address);


--Y1L623 is slaveregister:slaveregister_inst|i1775~431 at LC10_16_A2
--operation mode is normal

Y1L623 = Y1L073 & Y1L866 & B1L64Q & HB4_q[6];


--HB1_q[6] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6] at EC1_1_E2
HB1_q[6]_data_in = C1L4;
HB1_q[6]_write_enable = C1L62;
HB1_q[6]_clock_0 = GLOBAL(KE1_outclock1);
HB1_q[6]_clock_1 = GLOBAL(KE1_outclock1);
HB1_q[6]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[6]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[6] = MEMORY_SEGMENT(HB1_q[6]_data_in, HB1_q[6]_write_enable, HB1_q[6]_clock_0, HB1_q[6]_clock_1, , , , , VCC, HB1_q[6]_write_address, HB1_q[6]_read_address);


--J1L93Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[38]~reg0 at LC1_1_E2
--operation mode is normal

J1L93Q_lut_out = JB03_sload_path[38];
J1L93Q = DFFE(J1L93Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1L214 is slaveregister:slaveregister_inst|i~4937 at LC9_1_E2
--operation mode is normal

Y1L214 = B1L93Q & !B1L83Q & J1L93Q;


--Y1_rx_dpr_radr_local[6] is slaveregister:slaveregister_inst|rx_dpr_radr_local[6] at LC1_8_E2
--operation mode is normal

Y1_rx_dpr_radr_local[6]_lut_out = !TB1L7Q & (Y1L163 & QE1_MASTERHWDATA[6] # !Y1L163 & Y1_rx_dpr_radr_local[6]);
Y1_rx_dpr_radr_local[6] = DFFE(Y1_rx_dpr_radr_local[6]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1_command_2_local[6] is slaveregister:slaveregister_inst|command_2_local[6] at LC3_2_E2
--operation mode is normal

Y1_command_2_local[6]_lut_out = QE1_MASTERHWDATA[6];
Y1_command_2_local[6] = DFFE(Y1_command_2_local[6]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1L217 is slaveregister:slaveregister_inst|i~16163 at LC4_2_E2
--operation mode is normal

Y1L217 = B1L83Q & Y1_rx_dpr_radr_local[6] & B1L93Q # !B1L83Q & !B1L93Q & Y1_command_2_local[6];


--Y1_command_3_local[6] is slaveregister:slaveregister_inst|command_3_local[6] at LC6_2_E2
--operation mode is normal

Y1_command_3_local[6]_lut_out = QE1_MASTERHWDATA[6];
Y1_command_3_local[6] = DFFE(Y1_command_3_local[6]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L941);


--Y1_command_1_local[6] is slaveregister:slaveregister_inst|command_1_local[6] at LC7_1_E2
--operation mode is normal

Y1_command_1_local[6]_lut_out = QE1_MASTERHWDATA[6];
Y1_command_1_local[6] = DFFE(Y1_command_1_local[6]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1L317 is slaveregister:slaveregister_inst|i~16164 at LC5_1_E2
--operation mode is normal

Y1L317 = Y1_command_1_local[6] & (Y1_command_3_local[6] # !B1L83Q) # !Y1_command_1_local[6] & B1L83Q & Y1_command_3_local[6];


--J1L7Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[6]~reg0 at LC10_1_E2
--operation mode is normal

J1L7Q_lut_out = JB03_sload_path[6];
J1L7Q = DFFE(J1L7Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1L417 is slaveregister:slaveregister_inst|i~16165 at LC2_1_E2
--operation mode is normal

Y1L417 = B1L93Q & !B1L83Q & J1L7Q # !B1L93Q & Y1L317;


--Y1L455 is slaveregister:slaveregister_inst|i~5432 at LC8_1_E2
--operation mode is normal

Y1L455 = B1L73Q & (Y1L217 # B1L53Q) # !B1L73Q & !B1L53Q & Y1L417;


--Y1L517 is slaveregister:slaveregister_inst|i~16166 at LC3_1_E2
--operation mode is normal

Y1L517 = B1L83Q & (B1L93Q & JB8_q[6] # !B1L93Q & JB4_sload_path[6]);


--Y1L555 is slaveregister:slaveregister_inst|i~5433 at LC6_1_E2
--operation mode is normal

Y1L555 = Y1L455 & (Y1L517 # !B1L53Q) # !Y1L455 & Y1L214 & B1L53Q;


--Q1L701Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[6]~reg0 at LC6_3_C2
--operation mode is normal

Q1L701Q_lut_out = JB72_sload_path[6];
Q1L701Q = DFFE(Q1L701Q_lut_out, GLOBAL(KE1_outclock0), , , Q1L641);


--Y1L617 is slaveregister:slaveregister_inst|i~16167 at LC5_5_I2
--operation mode is normal

Y1L617 = B1L93Q & !B1L83Q & JB03_sload_path[38] # !B1L93Q & Q1L701Q & B1L83Q;


--Y1_com_ctrl_local[6] is slaveregister:slaveregister_inst|com_ctrl_local[6] at LC9_4_E2
--operation mode is normal

Y1_com_ctrl_local[6]_lut_out = QE1_MASTERHWDATA[6];
Y1_com_ctrl_local[6] = DFFE(Y1_com_ctrl_local[6]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L7);


--J1L65Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[6]~reg0 at LC3_2_G2
--operation mode is normal

J1L65Q_lut_out = JB03_sload_path[6];
J1L65Q = DFFE(J1L65Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--P1L901Q is hit_counter:inst_hit_counter|oneSPEcnt[6]~reg0 at LC8_2_G2
--operation mode is normal

P1L901Q_lut_out = JB62_sload_path[6];
P1L901Q = DFFE(P1L901Q_lut_out, GLOBAL(KE1_outclock0), , , P1L201);


--Y1L055 is slaveregister:slaveregister_inst|i~5428 at LC7_2_G2
--operation mode is normal

Y1L055 = B1L93Q & (B1L83Q # J1L65Q) # !B1L93Q & P1L901Q & !B1L83Q;


--Y1_tx_dpr_wadr_local[6] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[6] at LC6_14_E2
--operation mode is normal

Y1_tx_dpr_wadr_local[6]_lut_out = !TB1L7Q & (Y1L953 & QE1_MASTERHWDATA[6] # !Y1L953 & Y1_tx_dpr_wadr_local[6]);
Y1_tx_dpr_wadr_local[6] = DFFE(Y1_tx_dpr_wadr_local[6]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L155 is slaveregister:slaveregister_inst|i~5429 at LC2_4_E2
--operation mode is normal

Y1L155 = Y1L055 & (Y1_tx_dpr_wadr_local[6] # !B1L83Q) # !Y1L055 & Y1_com_ctrl_local[6] & B1L83Q;


--Q1L351Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[6]~reg0 at LC5_8_C2
--operation mode is normal

Q1L351Q_lut_out = JB82_sload_path[6];
Q1L351Q = DFFE(Q1L351Q_lut_out, GLOBAL(KE1_outclock0), , , Q1L641);


--Y1_command_0_local[6] is slaveregister:slaveregister_inst|command_0_local[6] at LC6_5_E2
--operation mode is normal

Y1_command_0_local[6]_lut_out = QE1_MASTERHWDATA[6];
Y1_command_0_local[6] = DFFE(Y1_command_0_local[6]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L17);


--Y1L845 is slaveregister:slaveregister_inst|i~5426 at LC9_6_E2
--operation mode is normal

Y1L845 = B1L93Q & (B1L83Q # JB03_sload_path[6]) # !B1L93Q & !B1L83Q & Y1_command_0_local[6];


--Y1_command_4_local[6] is slaveregister:slaveregister_inst|command_4_local[6] at LC10_5_E2
--operation mode is normal

Y1_command_4_local[6]_lut_out = QE1_MASTERHWDATA[6];
Y1_command_4_local[6] = DFFE(Y1_command_4_local[6]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1L945 is slaveregister:slaveregister_inst|i~5427 at LC9_5_E2
--operation mode is normal

Y1L945 = Y1L845 & (Y1_command_4_local[6] # !B1L83Q) # !Y1L845 & B1L83Q & Q1L351Q;


--Y1L645 is slaveregister:slaveregister_inst|i~5424 at LC1_4_E2
--operation mode is normal

Y1L645 = B1L73Q & (B1L53Q # Y1L155) # !B1L73Q & Y1L945 & !B1L53Q;


--KB1L04Q is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|com_avail~reg at LC6_8_C3
--operation mode is normal

KB1L04Q_lut_out = KB1L22 # KB1L04Q & (KB1L14 # KB1_SV8);
KB1L04Q = DFFE(KB1L04Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--J1L88Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[38]~reg0 at LC4_3_E2
--operation mode is normal

J1L88Q_lut_out = JB03_sload_path[38];
J1L88Q = DFFE(J1L88Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--P1L88Q is hit_counter:inst_hit_counter|multiSPEcnt[6]~reg0 at LC3_5_G2
--operation mode is normal

P1L88Q_lut_out = JB52_sload_path[6];
P1L88Q = DFFE(P1L88Q_lut_out, GLOBAL(KE1_outclock0), , , P1L201);


--Y1L255 is slaveregister:slaveregister_inst|i~5430 at LC7_3_E2
--operation mode is normal

Y1L255 = B1L93Q & (B1L83Q # J1L88Q) # !B1L93Q & !B1L83Q & P1L88Q;


--MB1_inst16[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[6] at LC7_5_H2
--operation mode is normal

MB1_inst16[6]_lut_out = JB31_q[6];
MB1_inst16[6] = DFFE(MB1_inst16[6]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , MB1_inst50);


--Y1L355 is slaveregister:slaveregister_inst|i~5431 at LC5_3_E2
--operation mode is normal

Y1L355 = Y1L255 & (MB1_inst16[6] # !B1L83Q) # !Y1L255 & KB1L04Q & B1L83Q;


--Y1L745 is slaveregister:slaveregister_inst|i~5425 at LC4_4_E2
--operation mode is normal

Y1L745 = Y1L645 & (Y1L355 # !B1L53Q) # !Y1L645 & B1L53Q & Y1L617;


--Y1L717 is slaveregister:slaveregister_inst|i~16168 at LC7_4_E2
--operation mode is normal

Y1L717 = B1L63Q & Y1L555 # !B1L63Q & Y1L745;


--NE1_q[6] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[6] at EC16_1_J2
NE1_q[6]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
NE1_q[6]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
NE1_q[6] = MEMORY_SEGMENT(, , , , , , , , , NE1_q[6]_write_address, NE1_q[6]_read_address);


--Y1L246 is slaveregister:slaveregister_inst|i~5520 at LC8_4_E2
--operation mode is normal

Y1L246 = B1L54Q & (B1L74Q # Y1L717) # !B1L54Q & NE1_q[6] & !B1L74Q;


--HB2_q[6] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6] at EC3_1_I2
HB2_q[6]_data_in = C2L4;
HB2_q[6]_write_enable = C2L62;
HB2_q[6]_clock_0 = GLOBAL(KE1_outclock1);
HB2_q[6]_clock_1 = GLOBAL(KE1_outclock1);
HB2_q[6]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[6]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[6] = MEMORY_SEGMENT(HB2_q[6]_data_in, HB2_q[6]_write_enable, HB2_q[6]_clock_0, HB2_q[6]_clock_1, , , , , VCC, HB2_q[6]_write_address, HB2_q[6]_read_address);


--Y1L346 is slaveregister:slaveregister_inst|i~5521 at LC5_4_E2
--operation mode is normal

Y1L346 = Y1L246 & (HB2_q[6] # !B1L74Q) # !Y1L246 & HB1_q[6] & B1L74Q;


--NE1_q[7] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[7] at EC3_1_J2
NE1_q[7]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
NE1_q[7]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
NE1_q[7] = MEMORY_SEGMENT(, , , , , , , , , NE1_q[7]_write_address, NE1_q[7]_read_address);


--Y1L817 is slaveregister:slaveregister_inst|i~16169 at LC10_4_C2
--operation mode is normal

Y1L817 = !B1L34Q & NE1_q[7];


--Y1_tx_dpr_wadr_local[7] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[7] at LC7_6_C2
--operation mode is normal

Y1_tx_dpr_wadr_local[7]_lut_out = !TB1L7Q & (Y1L953 & QE1_MASTERHWDATA[7] # !Y1L953 & Y1_tx_dpr_wadr_local[7]);
Y1_tx_dpr_wadr_local[7] = DFFE(Y1_tx_dpr_wadr_local[7]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L917 is slaveregister:slaveregister_inst|i~16170 at LC6_6_C2
--operation mode is normal

Y1L917 = Y1_tx_dpr_wadr_local[7] & Y1L266 & !B1L53Q & !B1L04Q;


--MB1_inst16[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[7] at LC3_5_H2
--operation mode is normal

MB1_inst16[7]_lut_out = JB31_q[7];
MB1_inst16[7] = DFFE(MB1_inst16[7]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , MB1_inst50);


--Y1L027 is slaveregister:slaveregister_inst|i~16171 at LC10_6_C2
--operation mode is normal

Y1L027 = MB1_inst16[7] & !B1L04Q & B1L53Q & Y1L266;


--Y1_rx_dpr_radr_local[7] is slaveregister:slaveregister_inst|rx_dpr_radr_local[7] at LC6_7_C2
--operation mode is normal

Y1_rx_dpr_radr_local[7]_lut_out = !TB1L7Q & (Y1L163 & QE1_MASTERHWDATA[7] # !Y1L163 & Y1_rx_dpr_radr_local[7]);
Y1_rx_dpr_radr_local[7] = DFFE(Y1_rx_dpr_radr_local[7]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L127 is slaveregister:slaveregister_inst|i~16172 at LC5_6_C2
--operation mode is normal

Y1L127 = !B1L63Q & Y1_rx_dpr_radr_local[7] & !B1L53Q & !Y1L366;


--Y1L227 is slaveregister:slaveregister_inst|i~16173 at LC3_6_C2
--operation mode is normal

Y1L227 = JB8_q[7] & Y1L041 & !B1L63Q & Y1L566;


--Y1L327 is slaveregister:slaveregister_inst|i~16174 at LC8_5_C2
--operation mode is normal

Y1L327 = Y1L227 # Y1L027 # Y1L917 # Y1L127;


--Y1L423 is slaveregister:slaveregister_inst|i1774~256 at LC8_4_C2
--operation mode is normal

Y1L423 = Y1L603 & (Y1L817 # Y1L327 & Y1L003);


--HB4_q[7] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7] at EC3_1_F2
HB4_q[7]_data_in = N1L7;
HB4_q[7]_write_enable = N1L03;
HB4_q[7]_clock_0 = GLOBAL(KE1_outclock1);
HB4_q[7]_clock_1 = GLOBAL(KE1_outclock1);
HB4_q[7]_write_address = WR_ADDR(N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22, N1L12);
HB4_q[7]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[7] = MEMORY_SEGMENT(HB4_q[7]_data_in, HB4_q[7]_write_enable, HB4_q[7]_clock_0, HB4_q[7]_clock_1, , , , , VCC, HB4_q[7]_write_address, HB4_q[7]_read_address);


--Y1L523 is slaveregister:slaveregister_inst|i1774~257 at LC10_16_F2
--operation mode is normal

Y1L523 = Y1L866 & Y1L073 & B1L64Q & HB4_q[7];


--Y1_command_2_local[7] is slaveregister:slaveregister_inst|command_2_local[7] at LC9_6_C2
--operation mode is normal

Y1_command_2_local[7]_lut_out = QE1_MASTERHWDATA[7];
Y1_command_2_local[7] = DFFE(Y1_command_2_local[7]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1L427 is slaveregister:slaveregister_inst|i~16175 at LC3_7_C2
--operation mode is normal

Y1L427 = B1L83Q & B1L93Q & Y1_rx_dpr_radr_local[7] # !B1L83Q & !B1L93Q & Y1_command_2_local[7];


--J1L04Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[39]~reg0 at LC6_15_C2
--operation mode is normal

J1L04Q_lut_out = JB03_sload_path[39];
J1L04Q = DFFE(J1L04Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1L314 is slaveregister:slaveregister_inst|i~4940 at LC10_15_C2
--operation mode is normal

Y1L314 = B1L93Q & !B1L83Q & J1L04Q;


--Y1_command_3_local[7] is slaveregister:slaveregister_inst|command_3_local[7] at LC5_7_C2
--operation mode is normal

Y1_command_3_local[7]_lut_out = QE1_MASTERHWDATA[7];
Y1_command_3_local[7] = DFFE(Y1_command_3_local[7]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L941);


--Y1_command_1_local[7] is slaveregister:slaveregister_inst|command_1_local[7] at LC1_16_C2
--operation mode is normal

Y1_command_1_local[7]_lut_out = QE1_MASTERHWDATA[7];
Y1_command_1_local[7] = DFFE(Y1_command_1_local[7]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1L527 is slaveregister:slaveregister_inst|i~16176 at LC2_15_C2
--operation mode is normal

Y1L527 = Y1_command_3_local[7] & (B1L83Q # Y1_command_1_local[7]) # !Y1_command_3_local[7] & !B1L83Q & Y1_command_1_local[7];


--J1L8Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[7]~reg0 at LC8_15_C2
--operation mode is normal

J1L8Q_lut_out = JB03_sload_path[7];
J1L8Q = DFFE(J1L8Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1L627 is slaveregister:slaveregister_inst|i~16177 at LC5_15_C2
--operation mode is normal

Y1L627 = B1L93Q & !B1L83Q & J1L8Q # !B1L93Q & Y1L527;


--Y1L265 is slaveregister:slaveregister_inst|i~5440 at LC4_15_C2
--operation mode is normal

Y1L265 = B1L53Q & (Y1L314 # B1L73Q) # !B1L53Q & !B1L73Q & Y1L627;


--Y1L727 is slaveregister:slaveregister_inst|i~16178 at LC3_15_C2
--operation mode is normal

Y1L727 = B1L83Q & (B1L93Q & JB8_q[7] # !B1L93Q & JB4_sload_path[7]);


--Y1L365 is slaveregister:slaveregister_inst|i~5441 at LC9_15_C2
--operation mode is normal

Y1L365 = Y1L265 & (Y1L727 # !B1L73Q) # !Y1L265 & Y1L427 & B1L73Q;


--Q1L801Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[7]~reg0 at LC7_3_C2
--operation mode is normal

Q1L801Q_lut_out = JB72_sload_path[7];
Q1L801Q = DFFE(Q1L801Q_lut_out, GLOBAL(KE1_outclock0), , , Q1L641);


--Y1L827 is slaveregister:slaveregister_inst|i~16179 at LC7_12_I2
--operation mode is normal

Y1L827 = B1L83Q & Q1L801Q & !B1L93Q # !B1L83Q & B1L93Q & JB03_sload_path[39];


--Y1_com_ctrl_local[7] is slaveregister:slaveregister_inst|com_ctrl_local[7] at LC3_13_C2
--operation mode is normal

Y1_com_ctrl_local[7]_lut_out = QE1_MASTERHWDATA[7];
Y1_com_ctrl_local[7] = DFFE(Y1_com_ctrl_local[7]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L7);


--J1L75Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[7]~reg0 at LC2_7_G2
--operation mode is normal

J1L75Q_lut_out = JB03_sload_path[7];
J1L75Q = DFFE(J1L75Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--P1L011Q is hit_counter:inst_hit_counter|oneSPEcnt[7]~reg0 at LC4_7_G2
--operation mode is normal

P1L011Q_lut_out = JB62_sload_path[7];
P1L011Q = DFFE(P1L011Q_lut_out, GLOBAL(KE1_outclock0), , , P1L201);


--Y1L065 is slaveregister:slaveregister_inst|i~5438 at LC10_7_G2
--operation mode is normal

Y1L065 = B1L93Q & (B1L83Q # J1L75Q) # !B1L93Q & !B1L83Q & P1L011Q;


--Y1L165 is slaveregister:slaveregister_inst|i~5439 at LC2_13_C2
--operation mode is normal

Y1L165 = Y1L065 & (Y1_tx_dpr_wadr_local[7] # !B1L83Q) # !Y1L065 & Y1_com_ctrl_local[7] & B1L83Q;


--Q1L451Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[7]~reg0 at LC10_12_C2
--operation mode is normal

Q1L451Q_lut_out = JB82_sload_path[7];
Q1L451Q = DFFE(Q1L451Q_lut_out, GLOBAL(KE1_outclock0), , , Q1L641);


--Y1_command_0_local[7] is slaveregister:slaveregister_inst|command_0_local[7] at LC7_15_C2
--operation mode is normal

Y1_command_0_local[7]_lut_out = QE1_MASTERHWDATA[7];
Y1_command_0_local[7] = DFFE(Y1_command_0_local[7]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L17);


--Y1L855 is slaveregister:slaveregister_inst|i~5436 at LC8_14_C2
--operation mode is normal

Y1L855 = B1L93Q & (B1L83Q # JB03_sload_path[7]) # !B1L93Q & !B1L83Q & Y1_command_0_local[7];


--Y1_command_4_local[7] is slaveregister:slaveregister_inst|command_4_local[7] at LC3_12_C2
--operation mode is normal

Y1_command_4_local[7]_lut_out = QE1_MASTERHWDATA[7];
Y1_command_4_local[7] = DFFE(Y1_command_4_local[7]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1L955 is slaveregister:slaveregister_inst|i~5437 at LC1_13_C2
--operation mode is normal

Y1L955 = Y1L855 & (Y1_command_4_local[7] # !B1L83Q) # !Y1L855 & B1L83Q & Q1L451Q;


--Y1L655 is slaveregister:slaveregister_inst|i~5434 at LC4_13_C2
--operation mode is normal

Y1L655 = B1L73Q & (B1L53Q # Y1L165) # !B1L73Q & Y1L955 & !B1L53Q;


--J1L98Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[39]~reg0 at LC4_14_C2
--operation mode is normal

J1L98Q_lut_out = JB03_sload_path[39];
J1L98Q = DFFE(J1L98Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--P1L98Q is hit_counter:inst_hit_counter|multiSPEcnt[7]~reg0 at LC6_14_C2
--operation mode is normal

P1L98Q_lut_out = JB52_sload_path[7];
P1L98Q = DFFE(P1L98Q_lut_out, GLOBAL(KE1_outclock0), , , P1L201);


--Y1L927 is slaveregister:slaveregister_inst|i~16180 at LC9_14_C2
--operation mode is normal

Y1L927 = P1L98Q & (J1L98Q # !B1L93Q) # !P1L98Q & B1L93Q & J1L98Q;


--Y1L037 is slaveregister:slaveregister_inst|i~16181 at LC5_14_C2
--operation mode is normal

Y1L037 = B1L83Q & MB1_inst16[7] & B1L93Q # !B1L83Q & Y1L927;


--Y1L755 is slaveregister:slaveregister_inst|i~5435 at LC10_13_C2
--operation mode is normal

Y1L755 = Y1L655 & (Y1L037 # !B1L53Q) # !Y1L655 & B1L53Q & Y1L827;


--Y1L137 is slaveregister:slaveregister_inst|i~16182 at LC6_13_C2
--operation mode is normal

Y1L137 = Y1L365 & (B1L63Q # Y1L755) # !Y1L365 & !B1L63Q & Y1L755;


--HB1_q[7] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7] at EC4_1_E2
HB1_q[7]_data_in = C1L3;
HB1_q[7]_write_enable = C1L62;
HB1_q[7]_clock_0 = GLOBAL(KE1_outclock1);
HB1_q[7]_clock_1 = GLOBAL(KE1_outclock1);
HB1_q[7]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[7]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[7] = MEMORY_SEGMENT(HB1_q[7]_data_in, HB1_q[7]_write_enable, HB1_q[7]_clock_0, HB1_q[7]_clock_1, , , , , VCC, HB1_q[7]_write_address, HB1_q[7]_read_address);


--Y1L446 is slaveregister:slaveregister_inst|i~5522 at LC7_14_C2
--operation mode is normal

Y1L446 = B1L74Q & (B1L54Q # HB1_q[7]) # !B1L74Q & NE1_q[7] & !B1L54Q;


--HB2_q[7] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7] at EC2_1_I2
HB2_q[7]_data_in = C2L3;
HB2_q[7]_write_enable = C2L62;
HB2_q[7]_clock_0 = GLOBAL(KE1_outclock1);
HB2_q[7]_clock_1 = GLOBAL(KE1_outclock1);
HB2_q[7]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[7]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[7] = MEMORY_SEGMENT(HB2_q[7]_data_in, HB2_q[7]_write_enable, HB2_q[7]_clock_0, HB2_q[7]_clock_1, , , , , VCC, HB2_q[7]_write_address, HB2_q[7]_read_address);


--Y1L546 is slaveregister:slaveregister_inst|i~5523 at LC9_13_C2
--operation mode is normal

Y1L546 = Y1L446 & (HB2_q[7] # !B1L54Q) # !Y1L446 & B1L54Q & Y1L137;


--NE1_q[8] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[8] at EC4_1_J2
NE1_q[8]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
NE1_q[8]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
NE1_q[8] = MEMORY_SEGMENT(, , , , , , , , , NE1_q[8]_write_address, NE1_q[8]_read_address);


--Y1L237 is slaveregister:slaveregister_inst|i~16183 at LC4_13_M2
--operation mode is normal

Y1L237 = !B1L34Q & NE1_q[8];


--Y1_tx_dpr_wadr_local[8] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[8] at LC6_14_M2
--operation mode is normal

Y1_tx_dpr_wadr_local[8]_lut_out = !TB1L7Q & (Y1L953 & QE1_MASTERHWDATA[8] # !Y1L953 & Y1_tx_dpr_wadr_local[8]);
Y1_tx_dpr_wadr_local[8] = DFFE(Y1_tx_dpr_wadr_local[8]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L337 is slaveregister:slaveregister_inst|i~16184 at LC7_14_M2
--operation mode is normal

Y1L337 = !B1L53Q & !B1L04Q & Y1_tx_dpr_wadr_local[8] & Y1L266;


--MB1_inst16[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[8] at LC6_5_H2
--operation mode is normal

MB1_inst16[8]_lut_out = JB31_q[8];
MB1_inst16[8] = DFFE(MB1_inst16[8]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , MB1_inst50);


--Y1L437 is slaveregister:slaveregister_inst|i~16185 at LC5_14_M2
--operation mode is normal

Y1L437 = B1L53Q & !B1L04Q & MB1_inst16[8] & Y1L266;


--Y1_rx_dpr_radr_local[8] is slaveregister:slaveregister_inst|rx_dpr_radr_local[8] at LC7_10_M2
--operation mode is normal

Y1_rx_dpr_radr_local[8]_lut_out = !TB1L7Q & (Y1L163 & QE1_MASTERHWDATA[8] # !Y1L163 & Y1_rx_dpr_radr_local[8]);
Y1_rx_dpr_radr_local[8] = DFFE(Y1_rx_dpr_radr_local[8]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L537 is slaveregister:slaveregister_inst|i~16186 at LC3_10_M2
--operation mode is normal

Y1L537 = Y1_rx_dpr_radr_local[8] & !B1L53Q & !B1L63Q & !Y1L366;


--Y1L637 is slaveregister:slaveregister_inst|i~16187 at LC6_4_A2
--operation mode is normal

Y1L637 = Y1L041 & Y1L566 & JB8_q[8] & !B1L63Q;


--Y1L737 is slaveregister:slaveregister_inst|i~16188 at LC8_13_M2
--operation mode is normal

Y1L737 = Y1L537 # Y1L437 # Y1L637 # Y1L337;


--Y1L223 is slaveregister:slaveregister_inst|i1773~256 at LC5_12_M2
--operation mode is normal

Y1L223 = Y1L603 & (Y1L237 # Y1L003 & Y1L737);


--HB4_q[8] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[8] at EC2_1_F2
HB4_q[8]_data_in = N1L6;
HB4_q[8]_write_enable = N1L03;
HB4_q[8]_clock_0 = GLOBAL(KE1_outclock1);
HB4_q[8]_clock_1 = GLOBAL(KE1_outclock1);
HB4_q[8]_write_address = WR_ADDR(N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22, N1L12);
HB4_q[8]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[8] = MEMORY_SEGMENT(HB4_q[8]_data_in, HB4_q[8]_write_enable, HB4_q[8]_clock_0, HB4_q[8]_clock_1, , , , , VCC, HB4_q[8]_write_address, HB4_q[8]_read_address);


--Y1L323 is slaveregister:slaveregister_inst|i1773~257 at LC8_16_F2
--operation mode is normal

Y1L323 = Y1L866 & Y1L073 & B1L64Q & HB4_q[8];


--HB1_q[8] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[8] at EC2_1_E2
HB1_q[8]_data_in = C1L2;
HB1_q[8]_write_enable = C1L62;
HB1_q[8]_clock_0 = GLOBAL(KE1_outclock1);
HB1_q[8]_clock_1 = GLOBAL(KE1_outclock1);
HB1_q[8]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[8]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[8] = MEMORY_SEGMENT(HB1_q[8]_data_in, HB1_q[8]_write_enable, HB1_q[8]_clock_0, HB1_q[8]_clock_1, , , , , VCC, HB1_q[8]_write_address, HB1_q[8]_read_address);


--K1_FF_down_a is coinc:inst_coinc|FF_down_a at LC5_10_Z1
--operation mode is normal

K1_FF_down_a_lut_out = VCC;
K1_FF_down_a = DFFE(K1_FF_down_a_lut_out, COINC_DOWN_A, Y1_command_2_local[12], , );


--Y1L837 is slaveregister:slaveregister_inst|i~16189 at LC3_10_Z1
--operation mode is normal

Y1L837 = K1_FF_down_a & (COINC_DOWN_A # Y1_command_2_local[2]) # !K1_FF_down_a & COINC_DOWN_A & !Y1_command_2_local[2];


--Y1_command_2_local[8] is slaveregister:slaveregister_inst|command_2_local[8] at LC4_11_Z1
--operation mode is normal

Y1_command_2_local[8]_lut_out = QE1_MASTERHWDATA[8];
Y1_command_2_local[8] = DFFE(Y1_command_2_local[8]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1L937 is slaveregister:slaveregister_inst|i~16190 at LC6_10_Z1
--operation mode is normal

Y1L937 = !B1L93Q & (B1L53Q & Y1L837 # !B1L53Q & Y1_command_2_local[8]);


--Y1_command_3_local[8] is slaveregister:slaveregister_inst|command_3_local[8] at LC3_11_M2
--operation mode is normal

Y1_command_3_local[8]_lut_out = QE1_MASTERHWDATA[8];
Y1_command_3_local[8] = DFFE(Y1_command_3_local[8]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L941);


--Y1L414 is slaveregister:slaveregister_inst|i~4942 at LC6_11_M2
--operation mode is normal

Y1L414 = !B1L93Q & !B1L53Q & Y1_command_3_local[8];


--J1L14Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[40]~reg0 at LC7_12_M2
--operation mode is normal

J1L14Q_lut_out = JB03_sload_path[40];
J1L14Q = DFFE(J1L14Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--J1L9Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[8]~reg0 at LC3_9_M2
--operation mode is normal

J1L9Q_lut_out = JB03_sload_path[8];
J1L9Q = DFFE(J1L9Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1_command_1_local[8] is slaveregister:slaveregister_inst|command_1_local[8] at LC6_10_M2
--operation mode is normal

Y1_command_1_local[8]_lut_out = QE1_MASTERHWDATA[8];
Y1_command_1_local[8] = DFFE(Y1_command_1_local[8]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1L047 is slaveregister:slaveregister_inst|i~16191 at LC5_9_M2
--operation mode is normal

Y1L047 = Y1_command_1_local[8] & (J1L9Q # !B1L93Q) # !Y1_command_1_local[8] & B1L93Q & J1L9Q;


--Y1L147 is slaveregister:slaveregister_inst|i~16192 at LC1_11_M2
--operation mode is normal

Y1L147 = B1L53Q & B1L93Q & J1L14Q # !B1L53Q & Y1L047;


--Y1L275 is slaveregister:slaveregister_inst|i~5450 at LC10_11_M2
--operation mode is normal

Y1L275 = B1L83Q & (Y1L414 # B1L73Q) # !B1L83Q & !B1L73Q & Y1L147;


--Y1L247 is slaveregister:slaveregister_inst|i~16193 at LC5_3_A2
--operation mode is normal

Y1L247 = JB8_q[8] & (B1L93Q # JB4_sload_path[8]) # !JB8_q[8] & !B1L93Q & JB4_sload_path[8];


--Y1L347 is slaveregister:slaveregister_inst|i~16194 at LC5_10_M2
--operation mode is normal

Y1L347 = B1L53Q & Y1L247 # !B1L53Q & B1L93Q & Y1_rx_dpr_radr_local[8];


--Y1L375 is slaveregister:slaveregister_inst|i~5451 at LC2_11_M2
--operation mode is normal

Y1L375 = Y1L275 & (Y1L347 # !B1L73Q) # !Y1L275 & Y1L937 & B1L73Q;


--P1L09Q is hit_counter:inst_hit_counter|multiSPEcnt[8]~reg0 at LC7_7_G2
--operation mode is normal

P1L09Q_lut_out = JB52_sload_path[8];
P1L09Q = DFFE(P1L09Q_lut_out, GLOBAL(KE1_outclock0), , , P1L201);


--DB2L4Q is atwd:atwd1|atwd_trigger:inst_atwd_trigger|done~reg0 at LC10_16_L2
--operation mode is normal

DB2L4Q_lut_out = !BB2L2Q & (DB2L01 # !DB2_enable_disc_sig & H1L31);
DB2L4Q = DFFE(DB2L4Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--Y1L865 is slaveregister:slaveregister_inst|i~5446 at LC3_16_L2
--operation mode is normal

Y1L865 = B1L93Q & (JB03_sload_path[40] # B1L73Q) # !B1L93Q & !B1L73Q & DB2L4Q;


--J1L09Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[40]~reg0 at LC7_16_L2
--operation mode is normal

J1L09Q_lut_out = JB03_sload_path[40];
J1L09Q = DFFE(J1L09Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--Y1L965 is slaveregister:slaveregister_inst|i~5447 at LC9_16_L2
--operation mode is normal

Y1L965 = Y1L865 & (J1L09Q # !B1L73Q) # !Y1L865 & P1L09Q & B1L73Q;


--Y1_com_ctrl_local[8] is slaveregister:slaveregister_inst|com_ctrl_local[8] at LC3_14_M2
--operation mode is normal

Y1_com_ctrl_local[8]_lut_out = QE1_MASTERHWDATA[8];
Y1_com_ctrl_local[8] = DFFE(Y1_com_ctrl_local[8]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L7);


--Y1_command_4_local[8] is slaveregister:slaveregister_inst|command_4_local[8] at LC3_10_L1
--operation mode is normal

Y1_command_4_local[8]_lut_out = QE1_MASTERHWDATA[8];
Y1_command_4_local[8] = DFFE(Y1_command_4_local[8]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Q1L551Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[8]~reg0 at LC9_10_C2
--operation mode is normal

Q1L551Q_lut_out = JB82_sload_path[8];
Q1L551Q = DFFE(Q1L551Q_lut_out, GLOBAL(KE1_outclock0), , , Q1L641);


--Y1L075 is slaveregister:slaveregister_inst|i~5448 at LC2_13_M2
--operation mode is normal

Y1L075 = B1L93Q & (B1L73Q # Y1_command_4_local[8]) # !B1L93Q & !B1L73Q & Q1L551Q;


--Y1L175 is slaveregister:slaveregister_inst|i~5449 at LC5_13_M2
--operation mode is normal

Y1L175 = Y1L075 & (Y1_tx_dpr_wadr_local[8] # !B1L73Q) # !Y1L075 & B1L73Q & Y1_com_ctrl_local[8];


--P1L111Q is hit_counter:inst_hit_counter|oneSPEcnt[8]~reg0 at LC6_13_M2
--operation mode is normal

P1L111Q_lut_out = JB62_sload_path[8];
P1L111Q = DFFE(P1L111Q_lut_out, GLOBAL(KE1_outclock0), , , P1L201);


--Y1_command_0_local[8] is slaveregister:slaveregister_inst|command_0_local[8] at LC4_9_L1
--operation mode is normal

Y1_command_0_local[8]_lut_out = QE1_MASTERHWDATA[8];
Y1_command_0_local[8] = DFFE(Y1_command_0_local[8]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L17);


--Y1L665 is slaveregister:slaveregister_inst|i~5444 at LC1_12_M2
--operation mode is normal

Y1L665 = B1L93Q & (B1L73Q # JB03_sload_path[8]) # !B1L93Q & !B1L73Q & Y1_command_0_local[8];


--J1L85Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[8]~reg0 at LC1_13_M2
--operation mode is normal

J1L85Q_lut_out = JB03_sload_path[8];
J1L85Q = DFFE(J1L85Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--Y1L765 is slaveregister:slaveregister_inst|i~5445 at LC10_12_M2
--operation mode is normal

Y1L765 = Y1L665 & (J1L85Q # !B1L73Q) # !Y1L665 & P1L111Q & B1L73Q;


--Y1L465 is slaveregister:slaveregister_inst|i~5442 at LC3_12_M2
--operation mode is normal

Y1L465 = B1L83Q & (B1L53Q # Y1L175) # !B1L83Q & !B1L53Q & Y1L765;


--Q1L901Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[8]~reg0 at LC10_3_C2
--operation mode is normal

Q1L901Q_lut_out = JB72_sload_path[8];
Q1L901Q = DFFE(Q1L901Q_lut_out, GLOBAL(KE1_outclock0), , , Q1L641);


--Y1L447 is slaveregister:slaveregister_inst|i~16195 at LC7_13_M2
--operation mode is normal

Y1L447 = B1L73Q & MB1_inst16[8] & B1L93Q # !B1L73Q & !B1L93Q & Q1L901Q;


--Y1L565 is slaveregister:slaveregister_inst|i~5443 at LC6_12_M2
--operation mode is normal

Y1L565 = Y1L465 & (Y1L447 # !B1L53Q) # !Y1L465 & Y1L965 & B1L53Q;


--Y1L547 is slaveregister:slaveregister_inst|i~16196 at LC9_11_M2
--operation mode is normal

Y1L547 = Y1L565 & (Y1L375 # !B1L63Q) # !Y1L565 & B1L63Q & Y1L375;


--Y1L646 is slaveregister:slaveregister_inst|i~5524 at LC8_11_M2
--operation mode is normal

Y1L646 = B1L54Q & (B1L74Q # Y1L547) # !B1L54Q & NE1_q[8] & !B1L74Q;


--HB2_q[8] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[8] at EC1_1_I2
HB2_q[8]_data_in = C2L2;
HB2_q[8]_write_enable = C2L62;
HB2_q[8]_clock_0 = GLOBAL(KE1_outclock1);
HB2_q[8]_clock_1 = GLOBAL(KE1_outclock1);
HB2_q[8]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[8]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[8] = MEMORY_SEGMENT(HB2_q[8]_data_in, HB2_q[8]_write_enable, HB2_q[8]_clock_0, HB2_q[8]_clock_1, , , , , VCC, HB2_q[8]_write_address, HB2_q[8]_read_address);


--Y1L746 is slaveregister:slaveregister_inst|i~5525 at LC4_11_M2
--operation mode is normal

Y1L746 = Y1L646 & (HB2_q[8] # !B1L74Q) # !Y1L646 & B1L74Q & HB1_q[8];


--NE1_q[9] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[9] at EC15_1_J2
NE1_q[9]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
NE1_q[9]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
NE1_q[9] = MEMORY_SEGMENT(, , , , , , , , , NE1_q[9]_write_address, NE1_q[9]_read_address);


--Y1L647 is slaveregister:slaveregister_inst|i~16197 at LC3_14_F2
--operation mode is normal

Y1L647 = !B1L34Q & NE1_q[9];


--Y1_tx_dpr_wadr_local[9] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[9] at LC3_12_D2
--operation mode is normal

Y1_tx_dpr_wadr_local[9]_lut_out = !TB1L7Q & (Y1L953 & QE1_MASTERHWDATA[9] # !Y1L953 & Y1_tx_dpr_wadr_local[9]);
Y1_tx_dpr_wadr_local[9] = DFFE(Y1_tx_dpr_wadr_local[9]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L747 is slaveregister:slaveregister_inst|i~16198 at LC6_1_D2
--operation mode is normal

Y1L747 = Y1_tx_dpr_wadr_local[9] & !B1L04Q & !B1L53Q & Y1L266;


--MB1_inst16[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[9] at LC9_1_H2
--operation mode is normal

MB1_inst16[9]_lut_out = JB31_q[9];
MB1_inst16[9] = DFFE(MB1_inst16[9]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , MB1_inst50);


--Y1L847 is slaveregister:slaveregister_inst|i~16199 at LC10_1_D2
--operation mode is normal

Y1L847 = MB1_inst16[9] & !B1L04Q & B1L53Q & Y1L266;


--Y1_rx_dpr_radr_local[9] is slaveregister:slaveregister_inst|rx_dpr_radr_local[9] at LC9_3_D2
--operation mode is normal

Y1_rx_dpr_radr_local[9]_lut_out = !TB1L7Q & (Y1L163 & QE1_MASTERHWDATA[9] # !Y1L163 & Y1_rx_dpr_radr_local[9]);
Y1_rx_dpr_radr_local[9] = DFFE(Y1_rx_dpr_radr_local[9]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L947 is slaveregister:slaveregister_inst|i~16200 at LC6_2_D2
--operation mode is normal

Y1L947 = !Y1L366 & !B1L53Q & !B1L63Q & Y1_rx_dpr_radr_local[9];


--Y1L057 is slaveregister:slaveregister_inst|i~16201 at LC3_5_A2
--operation mode is normal

Y1L057 = Y1L566 & Y1L041 & !B1L63Q & JB8_q[9];


--Y1L157 is slaveregister:slaveregister_inst|i~16202 at LC4_1_D2
--operation mode is normal

Y1L157 = Y1L747 # Y1L947 # Y1L057 # Y1L847;


--Y1L023 is slaveregister:slaveregister_inst|i1772~256 at LC10_14_F2
--operation mode is normal

Y1L023 = Y1L603 & (Y1L647 # Y1L157 & Y1L003);


--HB4_q[9] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[9] at EC4_1_F2
HB4_q[9]_data_in = N1L5;
HB4_q[9]_write_enable = N1L03;
HB4_q[9]_clock_0 = GLOBAL(KE1_outclock1);
HB4_q[9]_clock_1 = GLOBAL(KE1_outclock1);
HB4_q[9]_write_address = WR_ADDR(N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22, N1L12);
HB4_q[9]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[9] = MEMORY_SEGMENT(HB4_q[9]_data_in, HB4_q[9]_write_enable, HB4_q[9]_clock_0, HB4_q[9]_clock_1, , , , , VCC, HB4_q[9]_write_address, HB4_q[9]_read_address);


--Y1L123 is slaveregister:slaveregister_inst|i1772~257 at LC6_16_F2
--operation mode is normal

Y1L123 = Y1L866 & Y1L073 & B1L64Q & HB4_q[9];


--K1_FF_down_abar is coinc:inst_coinc|FF_down_abar at LC6_3_Z1
--operation mode is normal

K1_FF_down_abar_lut_out = VCC;
K1_FF_down_abar = DFFE(K1_FF_down_abar_lut_out, !COINC_DOWN_ABAR, Y1_command_2_local[12], , );


--Y1L257 is slaveregister:slaveregister_inst|i~16203 at LC3_3_Z1
--operation mode is normal

Y1L257 = COINC_DOWN_ABAR & (!K1_FF_down_abar # !Y1_command_2_local[2]) # !COINC_DOWN_ABAR & Y1_command_2_local[2] & !K1_FF_down_abar;


--Y1_command_2_local[9] is slaveregister:slaveregister_inst|command_2_local[9] at LC9_4_Z1
--operation mode is normal

Y1_command_2_local[9]_lut_out = QE1_MASTERHWDATA[9];
Y1_command_2_local[9] = DFFE(Y1_command_2_local[9]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1L357 is slaveregister:slaveregister_inst|i~16204 at LC5_3_Z1
--operation mode is normal

Y1L357 = !B1L93Q & (B1L53Q & Y1L257 # !B1L53Q & Y1_command_2_local[9]);


--Y1_command_3_local[9] is slaveregister:slaveregister_inst|command_3_local[9] at LC4_15_D2
--operation mode is normal

Y1_command_3_local[9]_lut_out = QE1_MASTERHWDATA[9];
Y1_command_3_local[9] = DFFE(Y1_command_3_local[9]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L941);


--Y1L514 is slaveregister:slaveregister_inst|i~4944 at LC4_16_D2
--operation mode is normal

Y1L514 = !B1L53Q & Y1_command_3_local[9] & !B1L93Q;


--J1L24Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[41]~reg0 at LC9_16_D2
--operation mode is normal

J1L24Q_lut_out = JB03_sload_path[41];
J1L24Q = DFFE(J1L24Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--J1L01Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[9]~reg0 at LC3_15_D2
--operation mode is normal

J1L01Q_lut_out = JB03_sload_path[9];
J1L01Q = DFFE(J1L01Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1_command_1_local[9] is slaveregister:slaveregister_inst|command_1_local[9] at LC6_14_D2
--operation mode is normal

Y1_command_1_local[9]_lut_out = QE1_MASTERHWDATA[9];
Y1_command_1_local[9] = DFFE(Y1_command_1_local[9]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1L457 is slaveregister:slaveregister_inst|i~16205 at LC10_15_D2
--operation mode is normal

Y1L457 = B1L93Q & J1L01Q # !B1L93Q & Y1_command_1_local[9];


--Y1L557 is slaveregister:slaveregister_inst|i~16206 at LC8_15_D2
--operation mode is normal

Y1L557 = B1L53Q & J1L24Q & B1L93Q # !B1L53Q & Y1L457;


--Y1L085 is slaveregister:slaveregister_inst|i~5458 at LC10_16_D2
--operation mode is normal

Y1L085 = B1L83Q & (B1L73Q # Y1L514) # !B1L83Q & !B1L73Q & Y1L557;


--Y1L657 is slaveregister:slaveregister_inst|i~16207 at LC6_9_A4
--operation mode is normal

Y1L657 = B1L93Q & JB8_q[9] # !B1L93Q & JB4_sload_path[9];


--Y1L757 is slaveregister:slaveregister_inst|i~16208 at LC5_9_A4
--operation mode is normal

Y1L757 = B1L53Q & Y1L657 # !B1L53Q & Y1_rx_dpr_radr_local[9] & B1L93Q;


--Y1L185 is slaveregister:slaveregister_inst|i~5459 at LC6_16_D2
--operation mode is normal

Y1L185 = Y1L085 & (Y1L757 # !B1L73Q) # !Y1L085 & B1L73Q & Y1L357;


--Q1L011Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[9]~reg0 at LC8_16_I2
--operation mode is normal

Q1L011Q_lut_out = JB72_sload_path[9];
Q1L011Q = DFFE(Q1L011Q_lut_out, GLOBAL(KE1_outclock0), , , Q1L641);


--Y1L857 is slaveregister:slaveregister_inst|i~16209 at LC10_15_I2
--operation mode is normal

Y1L857 = B1L93Q & !B1L83Q & JB03_sload_path[41] # !B1L93Q & Q1L011Q & B1L83Q;


--Y1_com_ctrl_local[9] is slaveregister:slaveregister_inst|com_ctrl_local[9] at LC5_1_D2
--operation mode is normal

Y1_com_ctrl_local[9]_lut_out = !QE1_MASTERHWDATA[9];
Y1_com_ctrl_local[9] = DFFE(Y1_com_ctrl_local[9]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L7);


--J1L95Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[9]~reg0 at LC8_1_D2
--operation mode is normal

J1L95Q_lut_out = JB03_sload_path[9];
J1L95Q = DFFE(J1L95Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--P1L211Q is hit_counter:inst_hit_counter|oneSPEcnt[9]~reg0 at LC5_10_G2
--operation mode is normal

P1L211Q_lut_out = JB62_sload_path[9];
P1L211Q = DFFE(P1L211Q_lut_out, GLOBAL(KE1_outclock0), , , P1L201);


--Y1L875 is slaveregister:slaveregister_inst|i~5456 at LC3_1_D2
--operation mode is normal

Y1L875 = B1L93Q & (B1L83Q # J1L95Q) # !B1L93Q & P1L211Q & !B1L83Q;


--Y1L975 is slaveregister:slaveregister_inst|i~5457 at LC9_1_D2
--operation mode is normal

Y1L975 = Y1L875 & (Y1_tx_dpr_wadr_local[9] # !B1L83Q) # !Y1L875 & !Y1_com_ctrl_local[9] & B1L83Q;


--Q1L651Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[9]~reg0 at LC7_8_C2
--operation mode is normal

Q1L651Q_lut_out = JB82_sload_path[9];
Q1L651Q = DFFE(Q1L651Q_lut_out, GLOBAL(KE1_outclock0), , , Q1L641);


--Y1_command_0_local[9] is slaveregister:slaveregister_inst|command_0_local[9] at LC5_14_D2
--operation mode is normal

Y1_command_0_local[9]_lut_out = QE1_MASTERHWDATA[9];
Y1_command_0_local[9] = DFFE(Y1_command_0_local[9]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L17);


--Y1L675 is slaveregister:slaveregister_inst|i~5454 at LC4_3_D2
--operation mode is normal

Y1L675 = B1L93Q & (B1L83Q # JB03_sload_path[9]) # !B1L93Q & Y1_command_0_local[9] & !B1L83Q;


--Y1_command_4_local[9] is slaveregister:slaveregister_inst|command_4_local[9] at LC3_2_D2
--operation mode is normal

Y1_command_4_local[9]_lut_out = QE1_MASTERHWDATA[9];
Y1_command_4_local[9] = DFFE(Y1_command_4_local[9]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1L775 is slaveregister:slaveregister_inst|i~5455 at LC5_2_D2
--operation mode is normal

Y1L775 = Y1L675 & (Y1_command_4_local[9] # !B1L83Q) # !Y1L675 & Q1L651Q & B1L83Q;


--Y1L475 is slaveregister:slaveregister_inst|i~5452 at LC7_1_D2
--operation mode is normal

Y1L475 = B1L73Q & (Y1L975 # B1L53Q) # !B1L73Q & !B1L53Q & Y1L775;


--J1L19Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[41]~reg0 at LC2_9_D2
--operation mode is normal

J1L19Q_lut_out = JB03_sload_path[41];
J1L19Q = DFFE(J1L19Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--P1L19Q is hit_counter:inst_hit_counter|multiSPEcnt[9]~reg0 at LC9_9_D2
--operation mode is normal

P1L19Q_lut_out = JB52_sload_path[9];
P1L19Q = DFFE(P1L19Q_lut_out, GLOBAL(KE1_outclock0), , , P1L201);


--Y1L957 is slaveregister:slaveregister_inst|i~16210 at LC4_9_D2
--operation mode is normal

Y1L957 = P1L19Q & (J1L19Q # !B1L93Q) # !P1L19Q & B1L93Q & J1L19Q;


--Y1L067 is slaveregister:slaveregister_inst|i~16211 at LC7_9_D2
--operation mode is normal

Y1L067 = B1L83Q & MB1_inst16[9] & B1L93Q # !B1L83Q & Y1L957;


--Y1L575 is slaveregister:slaveregister_inst|i~5453 at LC5_16_D2
--operation mode is normal

Y1L575 = Y1L475 & (Y1L067 # !B1L53Q) # !Y1L475 & Y1L857 & B1L53Q;


--Y1L167 is slaveregister:slaveregister_inst|i~16212 at LC7_16_D2
--operation mode is normal

Y1L167 = Y1L575 & (Y1L185 # !B1L63Q) # !Y1L575 & B1L63Q & Y1L185;


--HB1_q[9] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[9] at EC3_1_B2
HB1_q[9]_data_in = C1L1;
HB1_q[9]_write_enable = C1L62;
HB1_q[9]_clock_0 = GLOBAL(KE1_outclock1);
HB1_q[9]_clock_1 = GLOBAL(KE1_outclock1);
HB1_q[9]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[9]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[9] = MEMORY_SEGMENT(HB1_q[9]_data_in, HB1_q[9]_write_enable, HB1_q[9]_clock_0, HB1_q[9]_clock_1, , , , , VCC, HB1_q[9]_write_address, HB1_q[9]_read_address);


--Y1L846 is slaveregister:slaveregister_inst|i~5526 at LC3_16_D2
--operation mode is normal

Y1L846 = B1L74Q & (B1L54Q # HB1_q[9]) # !B1L74Q & !B1L54Q & NE1_q[9];


--HB2_q[9] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[9] at EC1_1_D2
HB2_q[9]_data_in = C2L1;
HB2_q[9]_write_enable = C2L62;
HB2_q[9]_clock_0 = GLOBAL(KE1_outclock1);
HB2_q[9]_clock_1 = GLOBAL(KE1_outclock1);
HB2_q[9]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[9]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[9] = MEMORY_SEGMENT(HB2_q[9]_data_in, HB2_q[9]_write_enable, HB2_q[9]_clock_0, HB2_q[9]_clock_1, , , , , VCC, HB2_q[9]_write_address, HB2_q[9]_read_address);


--Y1L946 is slaveregister:slaveregister_inst|i~5527 at LC8_16_D2
--operation mode is normal

Y1L946 = Y1L846 & (HB2_q[9] # !B1L54Q) # !Y1L846 & B1L54Q & Y1L167;


--NE1_q[10] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[10] at EC10_1_J2
NE1_q[10]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
NE1_q[10]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
NE1_q[10] = MEMORY_SEGMENT(, , , , , , , , , NE1_q[10]_write_address, NE1_q[10]_read_address);


--Y1L267 is slaveregister:slaveregister_inst|i~16213 at LC3_9_J2
--operation mode is normal

Y1L267 = !B1L34Q & NE1_q[10];


--Y1_tx_dpr_wadr_local[10] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[10] at LC6_9_J2
--operation mode is normal

Y1_tx_dpr_wadr_local[10]_lut_out = !TB1L7Q & (Y1L953 & QE1_MASTERHWDATA[10] # !Y1L953 & Y1_tx_dpr_wadr_local[10]);
Y1_tx_dpr_wadr_local[10] = DFFE(Y1_tx_dpr_wadr_local[10]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L367 is slaveregister:slaveregister_inst|i~16214 at LC7_10_J2
--operation mode is normal

Y1L367 = Y1L266 & !B1L04Q & Y1_tx_dpr_wadr_local[10] & !B1L53Q;


--MB1_inst16[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[10] at LC9_5_H2
--operation mode is normal

MB1_inst16[10]_lut_out = JB31_q[10];
MB1_inst16[10] = DFFE(MB1_inst16[10]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , MB1_inst50);


--Y1L467 is slaveregister:slaveregister_inst|i~16215 at LC6_10_J2
--operation mode is normal

Y1L467 = MB1_inst16[10] & !B1L04Q & Y1L266 & B1L53Q;


--Y1_rx_dpr_radr_local[10] is slaveregister:slaveregister_inst|rx_dpr_radr_local[10] at LC6_2_J2
--operation mode is normal

Y1_rx_dpr_radr_local[10]_lut_out = !TB1L7Q & (Y1L163 & QE1_MASTERHWDATA[10] # !Y1L163 & Y1_rx_dpr_radr_local[10]);
Y1_rx_dpr_radr_local[10] = DFFE(Y1_rx_dpr_radr_local[10]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L567 is slaveregister:slaveregister_inst|i~16216 at LC3_2_J2
--operation mode is normal

Y1L567 = !Y1L366 & !B1L53Q & Y1_rx_dpr_radr_local[10] & !B1L63Q;


--Y1L667 is slaveregister:slaveregister_inst|i~16217 at LC3_10_J2
--operation mode is normal

Y1L667 = Y1L566 & !B1L63Q & Y1L041 & JB8_q[10];


--Y1L767 is slaveregister:slaveregister_inst|i~16218 at LC10_10_J2
--operation mode is normal

Y1L767 = Y1L367 # Y1L467 # Y1L567 # Y1L667;


--Y1L813 is slaveregister:slaveregister_inst|i1771~256 at LC9_10_J2
--operation mode is normal

Y1L813 = Y1L603 & (Y1L267 # Y1L003 & Y1L767);


--HB4_q[10] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[10] at EC3_1_C2
HB4_q[10]_data_in = N1L51;
HB4_q[10]_write_enable = N1L03;
HB4_q[10]_clock_0 = GLOBAL(KE1_outclock1);
HB4_q[10]_clock_1 = GLOBAL(KE1_outclock1);
HB4_q[10]_write_address = WR_ADDR(N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22, N1L12);
HB4_q[10]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[10] = MEMORY_SEGMENT(HB4_q[10]_data_in, HB4_q[10]_write_enable, HB4_q[10]_clock_0, HB4_q[10]_clock_1, , , , , VCC, HB4_q[10]_write_address, HB4_q[10]_read_address);


--Y1L913 is slaveregister:slaveregister_inst|i1771~257 at LC9_12_C2
--operation mode is normal

Y1L913 = Y1L073 & Y1L866 & B1L64Q & HB4_q[10];


--HB1_q[10] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[10] at EC4_1_M2
HB1_q[10]_data_in = C1L61;
HB1_q[10]_write_enable = C1L62;
HB1_q[10]_clock_0 = GLOBAL(KE1_outclock1);
HB1_q[10]_clock_1 = GLOBAL(KE1_outclock1);
HB1_q[10]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[10]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[10] = MEMORY_SEGMENT(HB1_q[10]_data_in, HB1_q[10]_write_enable, HB1_q[10]_clock_0, HB1_q[10]_clock_1, , , , , VCC, HB1_q[10]_write_address, HB1_q[10]_read_address);


--K1_FF_down_b is coinc:inst_coinc|FF_down_b at LC3_10_Y2
--operation mode is normal

K1_FF_down_b_lut_out = VCC;
K1_FF_down_b = DFFE(K1_FF_down_b_lut_out, COINC_DOWN_B, Y1_command_2_local[13], , );


--Y1L867 is slaveregister:slaveregister_inst|i~16219 at LC5_10_Y2
--operation mode is normal

Y1L867 = COINC_DOWN_B & (K1_FF_down_b # !Y1_command_2_local[2]) # !COINC_DOWN_B & Y1_command_2_local[2] & K1_FF_down_b;


--Y1_command_2_local[10] is slaveregister:slaveregister_inst|command_2_local[10] at LC5_6_J2
--operation mode is normal

Y1_command_2_local[10]_lut_out = QE1_MASTERHWDATA[10];
Y1_command_2_local[10] = DFFE(Y1_command_2_local[10]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1L967 is slaveregister:slaveregister_inst|i~16220 at LC9_7_J2
--operation mode is normal

Y1L967 = !B1L93Q & (B1L53Q & Y1L867 # !B1L53Q & Y1_command_2_local[10]);


--Y1_command_3_local[10] is slaveregister:slaveregister_inst|command_3_local[10] at LC7_5_J2
--operation mode is normal

Y1_command_3_local[10]_lut_out = QE1_MASTERHWDATA[10];
Y1_command_3_local[10] = DFFE(Y1_command_3_local[10]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L941);


--Y1L614 is slaveregister:slaveregister_inst|i~4946 at LC7_4_J2
--operation mode is normal

Y1L614 = !B1L93Q & !B1L53Q & Y1_command_3_local[10];


--J1L34Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[42]~reg0 at LC10_12_J2
--operation mode is normal

J1L34Q_lut_out = JB03_sload_path[42];
J1L34Q = DFFE(J1L34Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--J1L11Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[10]~reg0 at LC6_12_J2
--operation mode is normal

J1L11Q_lut_out = JB03_sload_path[10];
J1L11Q = DFFE(J1L11Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1_command_1_local[10] is slaveregister:slaveregister_inst|command_1_local[10] at LC9_8_J2
--operation mode is normal

Y1_command_1_local[10]_lut_out = QE1_MASTERHWDATA[10];
Y1_command_1_local[10] = DFFE(Y1_command_1_local[10]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1L077 is slaveregister:slaveregister_inst|i~16221 at LC2_12_J2
--operation mode is normal

Y1L077 = Y1_command_1_local[10] & (J1L11Q # !B1L93Q) # !Y1_command_1_local[10] & B1L93Q & J1L11Q;


--Y1L177 is slaveregister:slaveregister_inst|i~16222 at LC1_12_J2
--operation mode is normal

Y1L177 = B1L53Q & J1L34Q & B1L93Q # !B1L53Q & Y1L077;


--Y1L885 is slaveregister:slaveregister_inst|i~5466 at LC3_11_J2
--operation mode is normal

Y1L885 = B1L83Q & (Y1L614 # B1L73Q) # !B1L83Q & !B1L73Q & Y1L177;


--Y1L277 is slaveregister:slaveregister_inst|i~16223 at LC10_15_A4
--operation mode is normal

Y1L277 = JB8_q[10] & (B1L93Q # JB4_sload_path[10]) # !JB8_q[10] & !B1L93Q & JB4_sload_path[10];


--Y1L377 is slaveregister:slaveregister_inst|i~16224 at LC3_1_J2
--operation mode is normal

Y1L377 = B1L53Q & Y1L277 # !B1L53Q & Y1_rx_dpr_radr_local[10] & B1L93Q;


--Y1L985 is slaveregister:slaveregister_inst|i~5467 at LC2_11_J2
--operation mode is normal

Y1L985 = Y1L885 & (Y1L377 # !B1L73Q) # !Y1L885 & Y1L967 & B1L73Q;


--Q1L111Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[10]~reg0 at LC10_5_C2
--operation mode is normal

Q1L111Q_lut_out = JB72_sload_path[10];
Q1L111Q = DFFE(Q1L111Q_lut_out, GLOBAL(KE1_outclock0), , , Q1L641);


--Y1L477 is slaveregister:slaveregister_inst|i~16225 at LC7_12_J2
--operation mode is normal

Y1L477 = B1L93Q & !B1L83Q & JB03_sload_path[42] # !B1L93Q & Q1L111Q & B1L83Q;


--Y1_com_ctrl_local[10] is slaveregister:slaveregister_inst|com_ctrl_local[10] at LC5_9_J2
--operation mode is normal

Y1_com_ctrl_local[10]_lut_out = !QE1_MASTERHWDATA[10];
Y1_com_ctrl_local[10] = DFFE(Y1_com_ctrl_local[10]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L7);


--J1L06Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[10]~reg0 at LC8_10_J2
--operation mode is normal

J1L06Q_lut_out = JB03_sload_path[10];
J1L06Q = DFFE(J1L06Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--P1L311Q is hit_counter:inst_hit_counter|oneSPEcnt[10]~reg0 at LC9_14_G2
--operation mode is normal

P1L311Q_lut_out = JB62_sload_path[10];
P1L311Q = DFFE(P1L311Q_lut_out, GLOBAL(KE1_outclock0), , , P1L201);


--Y1L685 is slaveregister:slaveregister_inst|i~5464 at LC5_10_J2
--operation mode is normal

Y1L685 = B1L93Q & (B1L83Q # J1L06Q) # !B1L93Q & P1L311Q & !B1L83Q;


--Y1L785 is slaveregister:slaveregister_inst|i~5465 at LC4_10_J2
--operation mode is normal

Y1L785 = Y1L685 & (Y1_tx_dpr_wadr_local[10] # !B1L83Q) # !Y1L685 & B1L83Q & !Y1_com_ctrl_local[10];


--Q1L751Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[10]~reg0 at LC6_12_C2
--operation mode is normal

Q1L751Q_lut_out = JB82_sload_path[10];
Q1L751Q = DFFE(Q1L751Q_lut_out, GLOBAL(KE1_outclock0), , , Q1L641);


--Y1_command_0_local[10] is slaveregister:slaveregister_inst|command_0_local[10] at LC8_13_J2
--operation mode is normal

Y1_command_0_local[10]_lut_out = QE1_MASTERHWDATA[10];
Y1_command_0_local[10] = DFFE(Y1_command_0_local[10]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L17);


--Y1L485 is slaveregister:slaveregister_inst|i~5462 at LC3_12_J2
--operation mode is normal

Y1L485 = B1L93Q & (B1L83Q # JB03_sload_path[10]) # !B1L93Q & !B1L83Q & Y1_command_0_local[10];


--Y1_command_4_local[10] is slaveregister:slaveregister_inst|command_4_local[10] at LC4_13_J2
--operation mode is normal

Y1_command_4_local[10]_lut_out = QE1_MASTERHWDATA[10];
Y1_command_4_local[10] = DFFE(Y1_command_4_local[10]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1L585 is slaveregister:slaveregister_inst|i~5463 at LC4_12_J2
--operation mode is normal

Y1L585 = Y1L485 & (Y1_command_4_local[10] # !B1L83Q) # !Y1L485 & B1L83Q & Q1L751Q;


--Y1L285 is slaveregister:slaveregister_inst|i~5460 at LC8_11_J2
--operation mode is normal

Y1L285 = B1L73Q & (B1L53Q # Y1L785) # !B1L73Q & !B1L53Q & Y1L585;


--J1L29Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[42]~reg0 at LC10_10_L2
--operation mode is normal

J1L29Q_lut_out = JB03_sload_path[42];
J1L29Q = DFFE(J1L29Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--P1L29Q is hit_counter:inst_hit_counter|multiSPEcnt[10]~reg0 at LC3_10_L2
--operation mode is normal

P1L29Q_lut_out = JB52_sload_path[10];
P1L29Q = DFFE(P1L29Q_lut_out, GLOBAL(KE1_outclock0), , , P1L201);


--Y1L577 is slaveregister:slaveregister_inst|i~16226 at LC8_10_L2
--operation mode is normal

Y1L577 = P1L29Q & (J1L29Q # !B1L93Q) # !P1L29Q & B1L93Q & J1L29Q;


--Y1L677 is slaveregister:slaveregister_inst|i~16227 at LC6_10_L2
--operation mode is normal

Y1L677 = B1L83Q & MB1_inst16[10] & B1L93Q # !B1L83Q & Y1L577;


--Y1L385 is slaveregister:slaveregister_inst|i~5461 at LC10_11_J2
--operation mode is normal

Y1L385 = Y1L285 & (Y1L677 # !B1L53Q) # !Y1L285 & B1L53Q & Y1L477;


--Y1L777 is slaveregister:slaveregister_inst|i~16228 at LC5_11_J2
--operation mode is normal

Y1L777 = Y1L985 & (B1L63Q # Y1L385) # !Y1L985 & !B1L63Q & Y1L385;


--Y1L056 is slaveregister:slaveregister_inst|i~5528 at LC6_11_J2
--operation mode is normal

Y1L056 = B1L54Q & (B1L74Q # Y1L777) # !B1L54Q & NE1_q[10] & !B1L74Q;


--HB2_q[10] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[10] at EC2_1_L2
HB2_q[10]_data_in = C2L61;
HB2_q[10]_write_enable = C2L62;
HB2_q[10]_clock_0 = GLOBAL(KE1_outclock1);
HB2_q[10]_clock_1 = GLOBAL(KE1_outclock1);
HB2_q[10]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[10]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[10] = MEMORY_SEGMENT(HB2_q[10]_data_in, HB2_q[10]_write_enable, HB2_q[10]_clock_0, HB2_q[10]_clock_1, , , , , VCC, HB2_q[10]_write_address, HB2_q[10]_read_address);


--Y1L156 is slaveregister:slaveregister_inst|i~5529 at LC9_11_J2
--operation mode is normal

Y1L156 = Y1L056 & (HB2_q[10] # !B1L74Q) # !Y1L056 & B1L74Q & HB1_q[10];


--NE1_q[11] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[11] at EC1_1_J2
NE1_q[11]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
NE1_q[11]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
NE1_q[11] = MEMORY_SEGMENT(, , , , , , , , , NE1_q[11]_write_address, NE1_q[11]_read_address);


--Y1L877 is slaveregister:slaveregister_inst|i~16229 at LC5_8_J2
--operation mode is normal

Y1L877 = !B1L34Q & NE1_q[11];


--Y1_tx_dpr_wadr_local[11] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[11] at LC1_3_J2
--operation mode is normal

Y1_tx_dpr_wadr_local[11]_lut_out = !TB1L7Q & (Y1L953 & QE1_MASTERHWDATA[11] # !Y1L953 & Y1_tx_dpr_wadr_local[11]);
Y1_tx_dpr_wadr_local[11] = DFFE(Y1_tx_dpr_wadr_local[11]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L977 is slaveregister:slaveregister_inst|i~16230 at LC7_3_J2
--operation mode is normal

Y1L977 = Y1_tx_dpr_wadr_local[11] & Y1L266 & !B1L04Q & !B1L53Q;


--MB1_inst16[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[11] at LC8_13_H2
--operation mode is normal

MB1_inst16[11]_lut_out = JB31_q[11];
MB1_inst16[11] = DFFE(MB1_inst16[11]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , MB1_inst50);


--Y1L087 is slaveregister:slaveregister_inst|i~16231 at LC2_3_J2
--operation mode is normal

Y1L087 = Y1L266 & B1L53Q & !B1L04Q & MB1_inst16[11];


--Y1_rx_dpr_radr_local[11] is slaveregister:slaveregister_inst|rx_dpr_radr_local[11] at LC3_14_J4
--operation mode is normal

Y1_rx_dpr_radr_local[11]_lut_out = !TB1L7Q & (Y1L163 & QE1_MASTERHWDATA[11] # !Y1L163 & Y1_rx_dpr_radr_local[11]);
Y1_rx_dpr_radr_local[11] = DFFE(Y1_rx_dpr_radr_local[11]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L187 is slaveregister:slaveregister_inst|i~16232 at LC5_2_J2
--operation mode is normal

Y1L187 = !Y1L366 & !B1L63Q & !B1L53Q & Y1_rx_dpr_radr_local[11];


--Y1L287 is slaveregister:slaveregister_inst|i~16233 at LC5_4_J2
--operation mode is normal

Y1L287 = Y1L566 & !B1L63Q & JB8_q[11] & Y1L041;


--Y1L387 is slaveregister:slaveregister_inst|i~16234 at LC8_3_J2
--operation mode is normal

Y1L387 = Y1L977 # Y1L287 # Y1L187 # Y1L087;


--Y1L613 is slaveregister:slaveregister_inst|i1770~256 at LC7_9_J2
--operation mode is normal

Y1L613 = Y1L603 & (Y1L877 # Y1L003 & Y1L387);


--HB4_q[11] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[11] at EC1_1_C2
HB4_q[11]_data_in = N1L02;
HB4_q[11]_write_enable = N1L03;
HB4_q[11]_clock_0 = GLOBAL(KE1_outclock1);
HB4_q[11]_clock_1 = GLOBAL(KE1_outclock1);
HB4_q[11]_write_address = WR_ADDR(N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22, N1L12);
HB4_q[11]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[11] = MEMORY_SEGMENT(HB4_q[11]_data_in, HB4_q[11]_write_enable, HB4_q[11]_clock_0, HB4_q[11]_clock_1, , , , , VCC, HB4_q[11]_write_address, HB4_q[11]_read_address);


--Y1L713 is slaveregister:slaveregister_inst|i1770~257 at LC3_16_C2
--operation mode is normal

Y1L713 = Y1L073 & Y1L866 & B1L64Q & HB4_q[11];


--K1_FF_down_bbar is coinc:inst_coinc|FF_down_bbar at LC3_8_Z1
--operation mode is normal

K1_FF_down_bbar_lut_out = VCC;
K1_FF_down_bbar = DFFE(K1_FF_down_bbar_lut_out, !COINC_DOWN_BBAR, Y1_command_2_local[13], , );


--Y1L487 is slaveregister:slaveregister_inst|i~16235 at LC6_8_Z1
--operation mode is normal

Y1L487 = COINC_DOWN_BBAR & (!Y1_command_2_local[2] # !K1_FF_down_bbar) # !COINC_DOWN_BBAR & !K1_FF_down_bbar & Y1_command_2_local[2];


--Y1_command_2_local[11] is slaveregister:slaveregister_inst|command_2_local[11] at LC3_6_J2
--operation mode is normal

Y1_command_2_local[11]_lut_out = QE1_MASTERHWDATA[11];
Y1_command_2_local[11] = DFFE(Y1_command_2_local[11]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1L587 is slaveregister:slaveregister_inst|i~16236 at LC3_16_J2
--operation mode is normal

Y1L587 = !B1L93Q & (B1L53Q & Y1L487 # !B1L53Q & Y1_command_2_local[11]);


--Y1_command_3_local[11] is slaveregister:slaveregister_inst|command_3_local[11] at LC5_5_J2
--operation mode is normal

Y1_command_3_local[11]_lut_out = QE1_MASTERHWDATA[11];
Y1_command_3_local[11] = DFFE(Y1_command_3_local[11]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L941);


--Y1L714 is slaveregister:slaveregister_inst|i~4948 at LC7_16_J2
--operation mode is normal

Y1L714 = !B1L53Q & !B1L93Q & Y1_command_3_local[11];


--J1L44Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[43]~reg0 at LC7_15_J2
--operation mode is normal

J1L44Q_lut_out = JB03_sload_path[43];
J1L44Q = DFFE(J1L44Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--J1L21Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[11]~reg0 at LC6_14_J2
--operation mode is normal

J1L21Q_lut_out = JB03_sload_path[11];
J1L21Q = DFFE(J1L21Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1_command_1_local[11] is slaveregister:slaveregister_inst|command_1_local[11] at LC6_7_J2
--operation mode is normal

Y1_command_1_local[11]_lut_out = QE1_MASTERHWDATA[11];
Y1_command_1_local[11] = DFFE(Y1_command_1_local[11]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1L687 is slaveregister:slaveregister_inst|i~16237 at LC9_14_J2
--operation mode is normal

Y1L687 = B1L93Q & J1L21Q # !B1L93Q & Y1_command_1_local[11];


--Y1L787 is slaveregister:slaveregister_inst|i~16238 at LC10_14_J2
--operation mode is normal

Y1L787 = B1L53Q & B1L93Q & J1L44Q # !B1L53Q & Y1L687;


--Y1L695 is slaveregister:slaveregister_inst|i~5474 at LC4_16_J2
--operation mode is normal

Y1L695 = B1L83Q & (Y1L714 # B1L73Q) # !B1L83Q & !B1L73Q & Y1L787;


--Y1L887 is slaveregister:slaveregister_inst|i~16239 at LC3_3_K4
--operation mode is normal

Y1L887 = JB8_q[11] & (JB4_sload_path[11] # B1L93Q) # !JB8_q[11] & JB4_sload_path[11] & !B1L93Q;


--Y1L987 is slaveregister:slaveregister_inst|i~16240 at LC5_3_K4
--operation mode is normal

Y1L987 = B1L53Q & Y1L887 # !B1L53Q & Y1_rx_dpr_radr_local[11] & B1L93Q;


--Y1L795 is slaveregister:slaveregister_inst|i~5475 at LC9_16_J2
--operation mode is normal

Y1L795 = Y1L695 & (Y1L987 # !B1L73Q) # !Y1L695 & Y1L587 & B1L73Q;


--Q1L211Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[11]~reg0 at LC7_5_C2
--operation mode is normal

Q1L211Q_lut_out = JB72_sload_path[11];
Q1L211Q = DFFE(Q1L211Q_lut_out, GLOBAL(KE1_outclock0), , , Q1L641);


--Y1L097 is slaveregister:slaveregister_inst|i~16241 at LC8_16_J2
--operation mode is normal

Y1L097 = B1L83Q & Q1L211Q & !B1L93Q # !B1L83Q & B1L93Q & JB03_sload_path[43];


--Y1_com_ctrl_local[11] is slaveregister:slaveregister_inst|com_ctrl_local[11] at LC8_4_J2
--operation mode is normal

Y1_com_ctrl_local[11]_lut_out = QE1_MASTERHWDATA[11];
Y1_com_ctrl_local[11] = DFFE(Y1_com_ctrl_local[11]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L7);


--J1L16Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[11]~reg0 at LC9_4_J2
--operation mode is normal

J1L16Q_lut_out = JB03_sload_path[11];
J1L16Q = DFFE(J1L16Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--P1L411Q is hit_counter:inst_hit_counter|oneSPEcnt[11]~reg0 at LC5_14_G2
--operation mode is normal

P1L411Q_lut_out = JB62_sload_path[11];
P1L411Q = DFFE(P1L411Q_lut_out, GLOBAL(KE1_outclock0), , , P1L201);


--Y1L495 is slaveregister:slaveregister_inst|i~5472 at LC6_3_J2
--operation mode is normal

Y1L495 = B1L93Q & (B1L83Q # J1L16Q) # !B1L93Q & P1L411Q & !B1L83Q;


--Y1L595 is slaveregister:slaveregister_inst|i~5473 at LC4_3_J2
--operation mode is normal

Y1L595 = Y1L495 & (Y1_tx_dpr_wadr_local[11] # !B1L83Q) # !Y1L495 & B1L83Q & Y1_com_ctrl_local[11];


--Q1L851Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[11]~reg0 at LC3_10_C2
--operation mode is normal

Q1L851Q_lut_out = JB82_sload_path[11];
Q1L851Q = DFFE(Q1L851Q_lut_out, GLOBAL(KE1_outclock0), , , Q1L641);


--Y1_command_0_local[11] is slaveregister:slaveregister_inst|command_0_local[11] at LC5_9_L1
--operation mode is normal

Y1_command_0_local[11]_lut_out = QE1_MASTERHWDATA[11];
Y1_command_0_local[11] = DFFE(Y1_command_0_local[11]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L17);


--Y1L295 is slaveregister:slaveregister_inst|i~5470 at LC10_4_J2
--operation mode is normal

Y1L295 = B1L93Q & (B1L83Q # JB03_sload_path[11]) # !B1L93Q & Y1_command_0_local[11] & !B1L83Q;


--Y1_command_4_local[11] is slaveregister:slaveregister_inst|command_4_local[11] at LC9_3_J2
--operation mode is normal

Y1_command_4_local[11]_lut_out = QE1_MASTERHWDATA[11];
Y1_command_4_local[11] = DFFE(Y1_command_4_local[11]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1L395 is slaveregister:slaveregister_inst|i~5471 at LC3_3_J2
--operation mode is normal

Y1L395 = Y1L295 & (Y1_command_4_local[11] # !B1L83Q) # !Y1L295 & B1L83Q & Q1L851Q;


--Y1L095 is slaveregister:slaveregister_inst|i~5468 at LC10_3_J2
--operation mode is normal

Y1L095 = B1L73Q & (Y1L595 # B1L53Q) # !B1L73Q & !B1L53Q & Y1L395;


--J1L39Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[43]~reg0 at LC2_13_K2
--operation mode is normal

J1L39Q_lut_out = JB03_sload_path[43];
J1L39Q = DFFE(J1L39Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--P1L39Q is hit_counter:inst_hit_counter|multiSPEcnt[11]~reg0 at LC4_14_K2
--operation mode is normal

P1L39Q_lut_out = JB52_sload_path[11];
P1L39Q = DFFE(P1L39Q_lut_out, GLOBAL(KE1_outclock0), , , P1L201);


--Y1L197 is slaveregister:slaveregister_inst|i~16242 at LC7_13_K2
--operation mode is normal

Y1L197 = P1L39Q & (J1L39Q # !B1L93Q) # !P1L39Q & B1L93Q & J1L39Q;


--Y1L297 is slaveregister:slaveregister_inst|i~16243 at LC6_16_J2
--operation mode is normal

Y1L297 = B1L83Q & MB1_inst16[11] & B1L93Q # !B1L83Q & Y1L197;


--Y1L195 is slaveregister:slaveregister_inst|i~5469 at LC2_16_J2
--operation mode is normal

Y1L195 = Y1L095 & (Y1L297 # !B1L53Q) # !Y1L095 & Y1L097 & B1L53Q;


--Y1L397 is slaveregister:slaveregister_inst|i~16244 at LC5_16_J2
--operation mode is normal

Y1L397 = Y1L195 & (Y1L795 # !B1L63Q) # !Y1L195 & B1L63Q & Y1L795;


--HB1_q[11] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[11] at EC4_1_B2
HB1_q[11]_data_in = C1L51;
HB1_q[11]_write_enable = C1L62;
HB1_q[11]_clock_0 = GLOBAL(KE1_outclock1);
HB1_q[11]_clock_1 = GLOBAL(KE1_outclock1);
HB1_q[11]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[11]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[11] = MEMORY_SEGMENT(HB1_q[11]_data_in, HB1_q[11]_write_enable, HB1_q[11]_clock_0, HB1_q[11]_clock_1, , , , , VCC, HB1_q[11]_write_address, HB1_q[11]_read_address);


--Y1L256 is slaveregister:slaveregister_inst|i~5530 at LC10_16_J2
--operation mode is normal

Y1L256 = B1L74Q & (B1L54Q # HB1_q[11]) # !B1L74Q & !B1L54Q & NE1_q[11];


--HB2_q[11] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[11] at EC2_1_D2
HB2_q[11]_data_in = C2L51;
HB2_q[11]_write_enable = C2L62;
HB2_q[11]_clock_0 = GLOBAL(KE1_outclock1);
HB2_q[11]_clock_1 = GLOBAL(KE1_outclock1);
HB2_q[11]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[11]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[11] = MEMORY_SEGMENT(HB2_q[11]_data_in, HB2_q[11]_write_enable, HB2_q[11]_clock_0, HB2_q[11]_clock_1, , , , , VCC, HB2_q[11]_write_address, HB2_q[11]_read_address);


--Y1L356 is slaveregister:slaveregister_inst|i~5531 at LC1_16_J2
--operation mode is normal

Y1L356 = Y1L256 & (HB2_q[11] # !B1L54Q) # !Y1L256 & B1L54Q & Y1L397;


--NE1_q[12] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[12] at EC5_1_J2
NE1_q[12]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
NE1_q[12]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
NE1_q[12] = MEMORY_SEGMENT(, , , , , , , , , NE1_q[12]_write_address, NE1_q[12]_read_address);


--Y1L497 is slaveregister:slaveregister_inst|i~16245 at LC1_4_A2
--operation mode is normal

Y1L497 = !B1L34Q & NE1_q[12];


--Y1_tx_dpr_wadr_local[12] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[12] at LC7_7_A2
--operation mode is normal

Y1_tx_dpr_wadr_local[12]_lut_out = !TB1L7Q & (Y1L953 & QE1_MASTERHWDATA[12] # !Y1L953 & Y1_tx_dpr_wadr_local[12]);
Y1_tx_dpr_wadr_local[12] = DFFE(Y1_tx_dpr_wadr_local[12]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L597 is slaveregister:slaveregister_inst|i~16246 at LC6_7_A2
--operation mode is normal

Y1L597 = Y1L266 & !B1L53Q & Y1_tx_dpr_wadr_local[12] & !B1L04Q;


--MB1_inst16[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[12] at LC5_1_H2
--operation mode is normal

MB1_inst16[12]_lut_out = JB31_q[12];
MB1_inst16[12] = DFFE(MB1_inst16[12]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , MB1_inst50);


--Y1L697 is slaveregister:slaveregister_inst|i~16247 at LC9_7_A2
--operation mode is normal

Y1L697 = Y1L266 & !B1L04Q & B1L53Q & MB1_inst16[12];


--Y1_rx_dpr_radr_local[12] is slaveregister:slaveregister_inst|rx_dpr_radr_local[12] at LC7_2_A2
--operation mode is normal

Y1_rx_dpr_radr_local[12]_lut_out = !TB1L7Q & (Y1L163 & QE1_MASTERHWDATA[12] # !Y1L163 & Y1_rx_dpr_radr_local[12]);
Y1_rx_dpr_radr_local[12] = DFFE(Y1_rx_dpr_radr_local[12]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L797 is slaveregister:slaveregister_inst|i~16248 at LC4_6_A2
--operation mode is normal

Y1L797 = !Y1L366 & !B1L53Q & !B1L63Q & Y1_rx_dpr_radr_local[12];


--Y1L897 is slaveregister:slaveregister_inst|i~16249 at LC1_7_A2
--operation mode is normal

Y1L897 = Y1L566 & !B1L63Q & Y1L041 & JB8_q[12];


--Y1L997 is slaveregister:slaveregister_inst|i~16250 at LC6_6_A2
--operation mode is normal

Y1L997 = Y1L697 # Y1L597 # Y1L797 # Y1L897;


--Y1L413 is slaveregister:slaveregister_inst|i1769~256 at LC6_3_A2
--operation mode is normal

Y1L413 = Y1L603 & (Y1L497 # Y1L997 & Y1L003);


--HB4_q[12] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[12] at EC4_1_C2
HB4_q[12]_data_in = N1L91;
HB4_q[12]_write_enable = N1L03;
HB4_q[12]_clock_0 = GLOBAL(KE1_outclock1);
HB4_q[12]_clock_1 = GLOBAL(KE1_outclock1);
HB4_q[12]_write_address = WR_ADDR(N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22, N1L12);
HB4_q[12]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[12] = MEMORY_SEGMENT(HB4_q[12]_data_in, HB4_q[12]_write_enable, HB4_q[12]_clock_0, HB4_q[12]_clock_1, , , , , VCC, HB4_q[12]_write_address, HB4_q[12]_read_address);


--Y1L513 is slaveregister:slaveregister_inst|i1769~257 at LC5_16_A2
--operation mode is normal

Y1L513 = Y1L073 & Y1L866 & B1L64Q & HB4_q[12];


--HB1_q[12] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[12] at EC2_1_B2
HB1_q[12]_data_in = C1L41;
HB1_q[12]_write_enable = C1L62;
HB1_q[12]_clock_0 = GLOBAL(KE1_outclock1);
HB1_q[12]_clock_1 = GLOBAL(KE1_outclock1);
HB1_q[12]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[12]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[12] = MEMORY_SEGMENT(HB1_q[12]_data_in, HB1_q[12]_write_enable, HB1_q[12]_clock_0, HB1_q[12]_clock_1, , , , , VCC, HB1_q[12]_write_address, HB1_q[12]_read_address);


--K1_FF_up_a is coinc:inst_coinc|FF_up_a at LC6_14_Z1
--operation mode is normal

K1_FF_up_a_lut_out = VCC;
K1_FF_up_a = DFFE(K1_FF_up_a_lut_out, COINC_UP_A, Y1_command_2_local[12], , );


--Y1L008 is slaveregister:slaveregister_inst|i~16251 at LC9_14_Z1
--operation mode is normal

Y1L008 = COINC_UP_A & (K1_FF_up_a # !Y1_command_2_local[2]) # !COINC_UP_A & Y1_command_2_local[2] & K1_FF_up_a;


--Y1L108 is slaveregister:slaveregister_inst|i~16252 at LC1_14_Z1
--operation mode is normal

Y1L108 = !B1L93Q & (B1L53Q & Y1L008 # !B1L53Q & Y1_command_2_local[12]);


--Y1_command_3_local[12] is slaveregister:slaveregister_inst|command_3_local[12] at LC3_3_A2
--operation mode is normal

Y1_command_3_local[12]_lut_out = QE1_MASTERHWDATA[12];
Y1_command_3_local[12] = DFFE(Y1_command_3_local[12]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L941);


--Y1L814 is slaveregister:slaveregister_inst|i~4950 at LC4_3_A2
--operation mode is normal

Y1L814 = Y1_command_3_local[12] & !B1L93Q & !B1L53Q;


--J1L54Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[44]~reg0 at LC5_14_A2
--operation mode is normal

J1L54Q_lut_out = JB03_sload_path[44];
J1L54Q = DFFE(J1L54Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--J1L31Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[12]~reg0 at LC3_14_A2
--operation mode is normal

J1L31Q_lut_out = JB03_sload_path[12];
J1L31Q = DFFE(J1L31Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1_command_1_local[12] is slaveregister:slaveregister_inst|command_1_local[12] at LC7_15_A2
--operation mode is normal

Y1_command_1_local[12]_lut_out = !QE1_MASTERHWDATA[12];
Y1_command_1_local[12] = DFFE(Y1_command_1_local[12]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1L208 is slaveregister:slaveregister_inst|i~16253 at LC7_14_A2
--operation mode is normal

Y1L208 = Y1_command_1_local[12] & B1L93Q & J1L31Q # !Y1_command_1_local[12] & (J1L31Q # !B1L93Q);


--Y1L308 is slaveregister:slaveregister_inst|i~16254 at LC9_13_A2
--operation mode is normal

Y1L308 = B1L53Q & B1L93Q & J1L54Q # !B1L53Q & Y1L208;


--Y1L406 is slaveregister:slaveregister_inst|i~5482 at LC5_6_A2
--operation mode is normal

Y1L406 = B1L83Q & (Y1L814 # B1L73Q) # !B1L83Q & !B1L73Q & Y1L308;


--Y1L408 is slaveregister:slaveregister_inst|i~16255 at LC5_5_K4
--operation mode is normal

Y1L408 = JB8_q[12] & (B1L93Q # JB4_sload_path[12]) # !JB8_q[12] & !B1L93Q & JB4_sload_path[12];


--Y1L508 is slaveregister:slaveregister_inst|i~16256 at LC6_5_K4
--operation mode is normal

Y1L508 = B1L53Q & Y1L408 # !B1L53Q & Y1_rx_dpr_radr_local[12] & B1L93Q;


--Y1L506 is slaveregister:slaveregister_inst|i~5483 at LC7_6_A2
--operation mode is normal

Y1L506 = Y1L406 & (Y1L508 # !B1L73Q) # !Y1L406 & B1L73Q & Y1L108;


--Q1L311Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[12]~reg0 at LC6_5_C2
--operation mode is normal

Q1L311Q_lut_out = JB72_sload_path[12];
Q1L311Q = DFFE(Q1L311Q_lut_out, GLOBAL(KE1_outclock0), , , Q1L641);


--Y1L608 is slaveregister:slaveregister_inst|i~16257 at LC5_5_A2
--operation mode is normal

Y1L608 = B1L83Q & Q1L311Q & !B1L93Q # !B1L83Q & B1L93Q & JB03_sload_path[44];


--Y1_com_ctrl_local[12] is slaveregister:slaveregister_inst|com_ctrl_local[12] at LC7_5_A2
--operation mode is normal

Y1_com_ctrl_local[12]_lut_out = !QE1_MASTERHWDATA[12];
Y1_com_ctrl_local[12] = DFFE(Y1_com_ctrl_local[12]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L7);


--J1L26Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[12]~reg0 at LC8_6_A2
--operation mode is normal

J1L26Q_lut_out = JB03_sload_path[12];
J1L26Q = DFFE(J1L26Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--P1L511Q is hit_counter:inst_hit_counter|oneSPEcnt[12]~reg0 at LC6_14_G2
--operation mode is normal

P1L511Q_lut_out = JB62_sload_path[12];
P1L511Q = DFFE(P1L511Q_lut_out, GLOBAL(KE1_outclock0), , , P1L201);


--Y1L206 is slaveregister:slaveregister_inst|i~5480 at LC2_6_A2
--operation mode is normal

Y1L206 = B1L93Q & (B1L83Q # J1L26Q) # !B1L93Q & !B1L83Q & P1L511Q;


--Y1L306 is slaveregister:slaveregister_inst|i~5481 at LC10_6_A2
--operation mode is normal

Y1L306 = Y1L206 & (Y1_tx_dpr_wadr_local[12] # !B1L83Q) # !Y1L206 & B1L83Q & !Y1_com_ctrl_local[12];


--Q1L951Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[12]~reg0 at LC3_8_A2
--operation mode is normal

Q1L951Q_lut_out = JB82_sload_path[12];
Q1L951Q = DFFE(Q1L951Q_lut_out, GLOBAL(KE1_outclock0), , , Q1L641);


--Y1_command_0_local[12] is slaveregister:slaveregister_inst|command_0_local[12] at LC5_7_A2
--operation mode is normal

Y1_command_0_local[12]_lut_out = QE1_MASTERHWDATA[12];
Y1_command_0_local[12] = DFFE(Y1_command_0_local[12]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L17);


--Y1L006 is slaveregister:slaveregister_inst|i~5478 at LC6_8_A2
--operation mode is normal

Y1L006 = B1L93Q & (B1L83Q # JB03_sload_path[12]) # !B1L93Q & !B1L83Q & Y1_command_0_local[12];


--Y1_command_4_local[12] is slaveregister:slaveregister_inst|command_4_local[12] at LC10_2_A1
--operation mode is normal

Y1_command_4_local[12]_lut_out = QE1_MASTERHWDATA[12];
Y1_command_4_local[12] = DFFE(Y1_command_4_local[12]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1L106 is slaveregister:slaveregister_inst|i~5479 at LC4_7_A2
--operation mode is normal

Y1L106 = Y1L006 & (Y1_command_4_local[12] # !B1L83Q) # !Y1L006 & Q1L951Q & B1L83Q;


--Y1L895 is slaveregister:slaveregister_inst|i~5476 at LC9_6_A2
--operation mode is normal

Y1L895 = B1L73Q & (Y1L306 # B1L53Q) # !B1L73Q & !B1L53Q & Y1L106;


--J1L49Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[44]~reg0 at LC1_4_K2
--operation mode is normal

J1L49Q_lut_out = JB03_sload_path[44];
J1L49Q = DFFE(J1L49Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--P1L49Q is hit_counter:inst_hit_counter|multiSPEcnt[12]~reg0 at LC8_4_K2
--operation mode is normal

P1L49Q_lut_out = JB52_sload_path[12];
P1L49Q = DFFE(P1L49Q_lut_out, GLOBAL(KE1_outclock0), , , P1L201);


--Y1L708 is slaveregister:slaveregister_inst|i~16258 at LC7_4_K2
--operation mode is normal

Y1L708 = P1L49Q & (J1L49Q # !B1L93Q) # !P1L49Q & B1L93Q & J1L49Q;


--Y1L808 is slaveregister:slaveregister_inst|i~16259 at LC1_5_A2
--operation mode is normal

Y1L808 = B1L83Q & MB1_inst16[12] & B1L93Q # !B1L83Q & Y1L708;


--Y1L995 is slaveregister:slaveregister_inst|i~5477 at LC10_5_A2
--operation mode is normal

Y1L995 = Y1L895 & (Y1L808 # !B1L53Q) # !Y1L895 & B1L53Q & Y1L608;


--Y1L908 is slaveregister:slaveregister_inst|i~16260 at LC8_5_A2
--operation mode is normal

Y1L908 = Y1L995 & (Y1L506 # !B1L63Q) # !Y1L995 & B1L63Q & Y1L506;


--Y1L456 is slaveregister:slaveregister_inst|i~5532 at LC2_5_A2
--operation mode is normal

Y1L456 = B1L54Q & (B1L74Q # Y1L908) # !B1L54Q & !B1L74Q & NE1_q[12];


--HB2_q[12] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[12] at EC3_1_D2
HB2_q[12]_data_in = C2L41;
HB2_q[12]_write_enable = C2L62;
HB2_q[12]_clock_0 = GLOBAL(KE1_outclock1);
HB2_q[12]_clock_1 = GLOBAL(KE1_outclock1);
HB2_q[12]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[12]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[12] = MEMORY_SEGMENT(HB2_q[12]_data_in, HB2_q[12]_write_enable, HB2_q[12]_clock_0, HB2_q[12]_clock_1, , , , , VCC, HB2_q[12]_write_address, HB2_q[12]_read_address);


--Y1L556 is slaveregister:slaveregister_inst|i~5533 at LC4_5_A2
--operation mode is normal

Y1L556 = Y1L456 & (HB2_q[12] # !B1L74Q) # !Y1L456 & HB1_q[12] & B1L74Q;


--NE1_q[13] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[13] at EC12_1_J2
NE1_q[13]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
NE1_q[13]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
NE1_q[13] = MEMORY_SEGMENT(, , , , , , , , , NE1_q[13]_write_address, NE1_q[13]_read_address);


--Y1L018 is slaveregister:slaveregister_inst|i~16261 at LC3_15_A2
--operation mode is normal

Y1L018 = NE1_q[13] & !B1L34Q;


--Y1_tx_dpr_wadr_local[13] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[13] at LC7_15_K2
--operation mode is normal

Y1_tx_dpr_wadr_local[13]_lut_out = !TB1L7Q & (Y1L953 & QE1_MASTERHWDATA[13] # !Y1L953 & Y1_tx_dpr_wadr_local[13]);
Y1_tx_dpr_wadr_local[13] = DFFE(Y1_tx_dpr_wadr_local[13]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L118 is slaveregister:slaveregister_inst|i~16262 at LC10_14_K2
--operation mode is normal

Y1L118 = !B1L04Q & Y1_tx_dpr_wadr_local[13] & Y1L266 & !B1L53Q;


--MB1_inst16[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[13] at LC10_13_H2
--operation mode is normal

MB1_inst16[13]_lut_out = JB31_q[13];
MB1_inst16[13] = DFFE(MB1_inst16[13]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , MB1_inst50);


--Y1L218 is slaveregister:slaveregister_inst|i~16263 at LC7_14_K2
--operation mode is normal

Y1L218 = Y1L266 & MB1_inst16[13] & !B1L04Q & B1L53Q;


--Y1_rx_dpr_radr_local[13] is slaveregister:slaveregister_inst|rx_dpr_radr_local[13] at LC7_5_K4
--operation mode is normal

Y1_rx_dpr_radr_local[13]_lut_out = !TB1L7Q & (Y1L163 & QE1_MASTERHWDATA[13] # !Y1L163 & Y1_rx_dpr_radr_local[13]);
Y1_rx_dpr_radr_local[13] = DFFE(Y1_rx_dpr_radr_local[13]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L318 is slaveregister:slaveregister_inst|i~16264 at LC9_16_K2
--operation mode is normal

Y1L318 = !Y1L366 & Y1_rx_dpr_radr_local[13] & !B1L53Q & !B1L63Q;


--Y1L418 is slaveregister:slaveregister_inst|i~16265 at LC3_6_K4
--operation mode is normal

Y1L418 = Y1L566 & Y1L041 & !B1L63Q & JB8_q[13];


--Y1L518 is slaveregister:slaveregister_inst|i~16266 at LC5_13_K2
--operation mode is normal

Y1L518 = Y1L318 # Y1L118 # Y1L418 # Y1L218;


--Y1L213 is slaveregister:slaveregister_inst|i1768~256 at LC9_15_A2
--operation mode is normal

Y1L213 = Y1L603 & (Y1L018 # Y1L518 & Y1L003);


--HB4_q[13] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[13] at EC2_1_C2
HB4_q[13]_data_in = N1L81;
HB4_q[13]_write_enable = N1L03;
HB4_q[13]_clock_0 = GLOBAL(KE1_outclock1);
HB4_q[13]_clock_1 = GLOBAL(KE1_outclock1);
HB4_q[13]_write_address = WR_ADDR(N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22, N1L12);
HB4_q[13]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[13] = MEMORY_SEGMENT(HB4_q[13]_data_in, HB4_q[13]_write_enable, HB4_q[13]_clock_0, HB4_q[13]_clock_1, , , , , VCC, HB4_q[13]_write_address, HB4_q[13]_read_address);


--Y1L313 is slaveregister:slaveregister_inst|i1768~257 at LC7_16_A2
--operation mode is normal

Y1L313 = Y1L073 & Y1L866 & B1L64Q & HB4_q[13];


--K1_FF_up_abar is coinc:inst_coinc|FF_up_abar at LC10_14_Z1
--operation mode is normal

K1_FF_up_abar_lut_out = VCC;
K1_FF_up_abar = DFFE(K1_FF_up_abar_lut_out, !COINC_UP_ABAR, Y1_command_2_local[12], , );


--Y1L618 is slaveregister:slaveregister_inst|i~16267 at LC3_14_Z1
--operation mode is normal

Y1L618 = COINC_UP_ABAR & (!K1_FF_up_abar # !Y1_command_2_local[2]) # !COINC_UP_ABAR & Y1_command_2_local[2] & !K1_FF_up_abar;


--Y1L718 is slaveregister:slaveregister_inst|i~16268 at LC7_14_Z1
--operation mode is normal

Y1L718 = !B1L93Q & (B1L53Q & Y1L618 # !B1L53Q & Y1_command_2_local[13]);


--Y1_command_3_local[13] is slaveregister:slaveregister_inst|command_3_local[13] at LC3_16_K2
--operation mode is normal

Y1_command_3_local[13]_lut_out = QE1_MASTERHWDATA[13];
Y1_command_3_local[13] = DFFE(Y1_command_3_local[13]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L941);


--Y1L914 is slaveregister:slaveregister_inst|i~4952 at LC2_16_K2
--operation mode is normal

Y1L914 = Y1_command_3_local[13] & !B1L93Q & !B1L53Q;


--J1L64Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[45]~reg0 at LC5_12_K2
--operation mode is normal

J1L64Q_lut_out = JB03_sload_path[45];
J1L64Q = DFFE(J1L64Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--J1L41Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[13]~reg0 at LC3_10_K2
--operation mode is normal

J1L41Q_lut_out = JB03_sload_path[13];
J1L41Q = DFFE(J1L41Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1_command_1_local[13] is slaveregister:slaveregister_inst|command_1_local[13] at LC1_11_K2
--operation mode is normal

Y1_command_1_local[13]_lut_out = !QE1_MASTERHWDATA[13];
Y1_command_1_local[13] = DFFE(Y1_command_1_local[13]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1L818 is slaveregister:slaveregister_inst|i~16269 at LC6_10_K2
--operation mode is normal

Y1L818 = Y1_command_1_local[13] & B1L93Q & J1L41Q # !Y1_command_1_local[13] & (J1L41Q # !B1L93Q);


--Y1L918 is slaveregister:slaveregister_inst|i~16270 at LC4_15_K2
--operation mode is normal

Y1L918 = B1L53Q & B1L93Q & J1L64Q # !B1L53Q & Y1L818;


--Y1L216 is slaveregister:slaveregister_inst|i~5490 at LC9_15_K2
--operation mode is normal

Y1L216 = B1L83Q & (Y1L914 # B1L73Q) # !B1L83Q & !B1L73Q & Y1L918;


--Y1L028 is slaveregister:slaveregister_inst|i~16271 at LC3_5_K4
--operation mode is normal

Y1L028 = JB8_q[13] & (B1L93Q # JB4_sload_path[13]) # !JB8_q[13] & !B1L93Q & JB4_sload_path[13];


--Y1L128 is slaveregister:slaveregister_inst|i~16272 at LC9_5_K4
--operation mode is normal

Y1L128 = B1L53Q & Y1L028 # !B1L53Q & Y1_rx_dpr_radr_local[13] & B1L93Q;


--Y1L316 is slaveregister:slaveregister_inst|i~5491 at LC1_15_K2
--operation mode is normal

Y1L316 = Y1L216 & (Y1L128 # !B1L73Q) # !Y1L216 & Y1L718 & B1L73Q;


--Q1L411Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[13]~reg0 at LC3_5_C2
--operation mode is normal

Q1L411Q_lut_out = JB72_sload_path[13];
Q1L411Q = DFFE(Q1L411Q_lut_out, GLOBAL(KE1_outclock0), , , Q1L641);


--Y1L228 is slaveregister:slaveregister_inst|i~16273 at LC5_16_K2
--operation mode is normal

Y1L228 = B1L83Q & Q1L411Q & !B1L93Q # !B1L83Q & B1L93Q & JB03_sload_path[45];


--Y1_com_ctrl_local[13] is slaveregister:slaveregister_inst|com_ctrl_local[13] at LC5_10_K2
--operation mode is normal

Y1_com_ctrl_local[13]_lut_out = QE1_MASTERHWDATA[13];
Y1_com_ctrl_local[13] = DFFE(Y1_com_ctrl_local[13]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L7);


--J1L36Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[13]~reg0 at LC6_14_K2
--operation mode is normal

J1L36Q_lut_out = JB03_sload_path[13];
J1L36Q = DFFE(J1L36Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--P1L611Q is hit_counter:inst_hit_counter|oneSPEcnt[13]~reg0 at LC8_14_K2
--operation mode is normal

P1L611Q_lut_out = JB62_sload_path[13];
P1L611Q = DFFE(P1L611Q_lut_out, GLOBAL(KE1_outclock0), , , P1L201);


--Y1L016 is slaveregister:slaveregister_inst|i~5488 at LC3_14_K2
--operation mode is normal

Y1L016 = B1L93Q & (B1L83Q # J1L36Q) # !B1L93Q & !B1L83Q & P1L611Q;


--Y1L116 is slaveregister:slaveregister_inst|i~5489 at LC5_14_K2
--operation mode is normal

Y1L116 = Y1L016 & (Y1_tx_dpr_wadr_local[13] # !B1L83Q) # !Y1L016 & B1L83Q & Y1_com_ctrl_local[13];


--Q1L061Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[13]~reg0 at LC7_12_C2
--operation mode is normal

Q1L061Q_lut_out = JB82_sload_path[13];
Q1L061Q = DFFE(Q1L061Q_lut_out, GLOBAL(KE1_outclock0), , , Q1L641);


--Y1_command_0_local[13] is slaveregister:slaveregister_inst|command_0_local[13] at LC7_16_K2
--operation mode is normal

Y1_command_0_local[13]_lut_out = QE1_MASTERHWDATA[13];
Y1_command_0_local[13] = DFFE(Y1_command_0_local[13]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L17);


--Y1L806 is slaveregister:slaveregister_inst|i~5486 at LC8_15_K2
--operation mode is normal

Y1L806 = B1L93Q & (B1L83Q # JB03_sload_path[13]) # !B1L93Q & !B1L83Q & Y1_command_0_local[13];


--Y1_command_4_local[13] is slaveregister:slaveregister_inst|command_4_local[13] at LC3_14_K1
--operation mode is normal

Y1_command_4_local[13]_lut_out = QE1_MASTERHWDATA[13];
Y1_command_4_local[13] = DFFE(Y1_command_4_local[13]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1L906 is slaveregister:slaveregister_inst|i~5487 at LC6_15_K2
--operation mode is normal

Y1L906 = Y1L806 & (Y1_command_4_local[13] # !B1L83Q) # !Y1L806 & Q1L061Q & B1L83Q;


--Y1L606 is slaveregister:slaveregister_inst|i~5484 at LC10_15_K2
--operation mode is normal

Y1L606 = B1L73Q & (B1L53Q # Y1L116) # !B1L73Q & !B1L53Q & Y1L906;


--J1L59Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[45]~reg0 at LC1_13_K2
--operation mode is normal

J1L59Q_lut_out = JB03_sload_path[45];
J1L59Q = DFFE(J1L59Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--P1L59Q is hit_counter:inst_hit_counter|multiSPEcnt[13]~reg0 at LC9_13_K2
--operation mode is normal

P1L59Q_lut_out = JB52_sload_path[13];
P1L59Q = DFFE(P1L59Q_lut_out, GLOBAL(KE1_outclock0), , , P1L201);


--Y1L328 is slaveregister:slaveregister_inst|i~16274 at LC3_13_K2
--operation mode is normal

Y1L328 = P1L59Q & (J1L59Q # !B1L93Q) # !P1L59Q & B1L93Q & J1L59Q;


--Y1L428 is slaveregister:slaveregister_inst|i~16275 at LC6_13_K2
--operation mode is normal

Y1L428 = B1L83Q & MB1_inst16[13] & B1L93Q # !B1L83Q & Y1L328;


--Y1L706 is slaveregister:slaveregister_inst|i~5485 at LC3_15_K2
--operation mode is normal

Y1L706 = Y1L606 & (Y1L428 # !B1L53Q) # !Y1L606 & B1L53Q & Y1L228;


--Y1L528 is slaveregister:slaveregister_inst|i~16276 at LC2_15_K2
--operation mode is normal

Y1L528 = Y1L316 & (B1L63Q # Y1L706) # !Y1L316 & !B1L63Q & Y1L706;


--HB1_q[13] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[13] at EC3_1_M2
HB1_q[13]_data_in = C1L31;
HB1_q[13]_write_enable = C1L62;
HB1_q[13]_clock_0 = GLOBAL(KE1_outclock1);
HB1_q[13]_clock_1 = GLOBAL(KE1_outclock1);
HB1_q[13]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[13]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[13] = MEMORY_SEGMENT(HB1_q[13]_data_in, HB1_q[13]_write_enable, HB1_q[13]_clock_0, HB1_q[13]_clock_1, , , , , VCC, HB1_q[13]_write_address, HB1_q[13]_read_address);


--Y1L656 is slaveregister:slaveregister_inst|i~5534 at LC10_15_A2
--operation mode is normal

Y1L656 = B1L74Q & (B1L54Q # HB1_q[13]) # !B1L74Q & !B1L54Q & NE1_q[13];


--HB2_q[13] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[13] at EC4_1_L2
HB2_q[13]_data_in = C2L31;
HB2_q[13]_write_enable = C2L62;
HB2_q[13]_clock_0 = GLOBAL(KE1_outclock1);
HB2_q[13]_clock_1 = GLOBAL(KE1_outclock1);
HB2_q[13]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[13]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[13] = MEMORY_SEGMENT(HB2_q[13]_data_in, HB2_q[13]_write_enable, HB2_q[13]_clock_0, HB2_q[13]_clock_1, , , , , VCC, HB2_q[13]_write_address, HB2_q[13]_read_address);


--Y1L756 is slaveregister:slaveregister_inst|i~5535 at LC6_15_A2
--operation mode is normal

Y1L756 = Y1L656 & (HB2_q[13] # !B1L54Q) # !Y1L656 & Y1L528 & B1L54Q;


--NE1_q[14] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[14] at EC8_1_J2
NE1_q[14]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
NE1_q[14]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
NE1_q[14] = MEMORY_SEGMENT(, , , , , , , , , NE1_q[14]_write_address, NE1_q[14]_read_address);


--Y1L628 is slaveregister:slaveregister_inst|i~16277 at LC9_3_A2
--operation mode is normal

Y1L628 = !B1L34Q & NE1_q[14];


--Y1_tx_dpr_wadr_local[14] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[14] at LC3_7_A2
--operation mode is normal

Y1_tx_dpr_wadr_local[14]_lut_out = !TB1L7Q & (Y1L953 & QE1_MASTERHWDATA[14] # !Y1L953 & Y1_tx_dpr_wadr_local[14]);
Y1_tx_dpr_wadr_local[14] = DFFE(Y1_tx_dpr_wadr_local[14]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L728 is slaveregister:slaveregister_inst|i~16278 at LC7_4_A2
--operation mode is normal

Y1L728 = !B1L53Q & Y1_tx_dpr_wadr_local[14] & Y1L266 & !B1L04Q;


--MB1_inst16[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[14] at LC6_12_A2
--operation mode is normal

MB1_inst16[14]_lut_out = JB31_q[14];
MB1_inst16[14] = DFFE(MB1_inst16[14]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , MB1_inst50);


--Y1L828 is slaveregister:slaveregister_inst|i~16279 at LC5_4_A2
--operation mode is normal

Y1L828 = MB1_inst16[14] & B1L53Q & Y1L266 & !B1L04Q;


--Y1_rx_dpr_radr_local[14] is slaveregister:slaveregister_inst|rx_dpr_radr_local[14] at LC5_10_K4
--operation mode is normal

Y1_rx_dpr_radr_local[14]_lut_out = !TB1L7Q & (Y1L163 & QE1_MASTERHWDATA[14] # !Y1L163 & Y1_rx_dpr_radr_local[14]);
Y1_rx_dpr_radr_local[14] = DFFE(Y1_rx_dpr_radr_local[14]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L928 is slaveregister:slaveregister_inst|i~16280 at LC6_7_K2
--operation mode is normal

Y1L928 = !B1L53Q & !B1L63Q & !Y1L366 & Y1_rx_dpr_radr_local[14];


--Y1L038 is slaveregister:slaveregister_inst|i~16281 at LC3_4_A2
--operation mode is normal

Y1L038 = Y1L041 & !B1L63Q & JB8_q[14] & Y1L566;


--Y1L138 is slaveregister:slaveregister_inst|i~16282 at LC7_3_A2
--operation mode is normal

Y1L138 = Y1L038 # Y1L828 # Y1L928 # Y1L728;


--Y1L013 is slaveregister:slaveregister_inst|i1767~256 at LC9_2_A2
--operation mode is normal

Y1L013 = Y1L603 & (Y1L628 # Y1L003 & Y1L138);


--HB4_q[14] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[14] at EC3_1_K2
HB4_q[14]_data_in = N1L71;
HB4_q[14]_write_enable = N1L03;
HB4_q[14]_clock_0 = GLOBAL(KE1_outclock1);
HB4_q[14]_clock_1 = GLOBAL(KE1_outclock1);
HB4_q[14]_write_address = WR_ADDR(N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22, N1L12);
HB4_q[14]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[14] = MEMORY_SEGMENT(HB4_q[14]_data_in, HB4_q[14]_write_enable, HB4_q[14]_clock_0, HB4_q[14]_clock_1, , , , , VCC, HB4_q[14]_write_address, HB4_q[14]_read_address);


--Y1L113 is slaveregister:slaveregister_inst|i1767~257 at LC9_14_K2
--operation mode is normal

Y1L113 = Y1L073 & Y1L866 & B1L64Q & HB4_q[14];


--HB1_q[14] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[14] at EC1_1_B2
HB1_q[14]_data_in = C1L21;
HB1_q[14]_write_enable = C1L62;
HB1_q[14]_clock_0 = GLOBAL(KE1_outclock1);
HB1_q[14]_clock_1 = GLOBAL(KE1_outclock1);
HB1_q[14]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[14]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[14] = MEMORY_SEGMENT(HB1_q[14]_data_in, HB1_q[14]_write_enable, HB1_q[14]_clock_0, HB1_q[14]_clock_1, , , , , VCC, HB1_q[14]_write_address, HB1_q[14]_read_address);


--K1_FF_up_b is coinc:inst_coinc|FF_up_b at LC3_9_Z1
--operation mode is normal

K1_FF_up_b_lut_out = VCC;
K1_FF_up_b = DFFE(K1_FF_up_b_lut_out, COINC_UP_B, Y1_command_2_local[13], , );


--Y1L238 is slaveregister:slaveregister_inst|i~16283 at LC10_9_Z1
--operation mode is normal

Y1L238 = COINC_UP_B & (K1_FF_up_b # !Y1_command_2_local[2]) # !COINC_UP_B & Y1_command_2_local[2] & K1_FF_up_b;


--Y1L338 is slaveregister:slaveregister_inst|i~16284 at LC9_9_Z1
--operation mode is normal

Y1L338 = !B1L93Q & (B1L53Q & Y1L238 # !B1L53Q & Y1_command_2_local[14]);


--Y1_command_3_local[14] is slaveregister:slaveregister_inst|command_3_local[14] at LC10_3_A2
--operation mode is normal

Y1_command_3_local[14]_lut_out = QE1_MASTERHWDATA[14];
Y1_command_3_local[14] = DFFE(Y1_command_3_local[14]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L941);


--Y1L024 is slaveregister:slaveregister_inst|i~4954 at LC10_4_A2
--operation mode is normal

Y1L024 = !B1L53Q & !B1L93Q & Y1_command_3_local[14];


--J1L74Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[46]~reg0 at LC8_9_A2
--operation mode is normal

J1L74Q_lut_out = JB03_sload_path[46];
J1L74Q = DFFE(J1L74Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--J1L51Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[14]~reg0 at LC9_9_A2
--operation mode is normal

J1L51Q_lut_out = JB03_sload_path[14];
J1L51Q = DFFE(J1L51Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1_command_1_local[14] is slaveregister:slaveregister_inst|command_1_local[14] at LC5_9_A2
--operation mode is normal

Y1_command_1_local[14]_lut_out = !QE1_MASTERHWDATA[14];
Y1_command_1_local[14] = DFFE(Y1_command_1_local[14]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1L438 is slaveregister:slaveregister_inst|i~16285 at LC10_9_A2
--operation mode is normal

Y1L438 = Y1_command_1_local[14] & B1L93Q & J1L51Q # !Y1_command_1_local[14] & (J1L51Q # !B1L93Q);


--Y1L538 is slaveregister:slaveregister_inst|i~16286 at LC4_9_A2
--operation mode is normal

Y1L538 = B1L53Q & B1L93Q & J1L74Q # !B1L53Q & Y1L438;


--Y1L026 is slaveregister:slaveregister_inst|i~5498 at LC2_9_A2
--operation mode is normal

Y1L026 = B1L83Q & (Y1L024 # B1L73Q) # !B1L83Q & !B1L73Q & Y1L538;


--Y1L638 is slaveregister:slaveregister_inst|i~16287 at LC9_15_A4
--operation mode is normal

Y1L638 = JB8_q[14] & (B1L93Q # JB4_sload_path[14]) # !JB8_q[14] & !B1L93Q & JB4_sload_path[14];


--Y1L738 is slaveregister:slaveregister_inst|i~16288 at LC10_14_A4
--operation mode is normal

Y1L738 = B1L53Q & Y1L638 # !B1L53Q & Y1_rx_dpr_radr_local[14] & B1L93Q;


--Y1L126 is slaveregister:slaveregister_inst|i~5499 at LC3_10_A2
--operation mode is normal

Y1L126 = Y1L026 & (Y1L738 # !B1L73Q) # !Y1L026 & B1L73Q & Y1L338;


--Q1L511Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[14]~reg0 at LC9_5_C2
--operation mode is normal

Q1L511Q_lut_out = JB72_sload_path[14];
Q1L511Q = DFFE(Q1L511Q_lut_out, GLOBAL(KE1_outclock0), , , Q1L641);


--Y1L838 is slaveregister:slaveregister_inst|i~16289 at LC9_11_A2
--operation mode is normal

Y1L838 = B1L83Q & !B1L93Q & Q1L511Q # !B1L83Q & B1L93Q & JB03_sload_path[46];


--Y1_com_ctrl_local[14] is slaveregister:slaveregister_inst|com_ctrl_local[14] at LC5_12_A2
--operation mode is normal

Y1_com_ctrl_local[14]_lut_out = QE1_MASTERHWDATA[14];
Y1_com_ctrl_local[14] = DFFE(Y1_com_ctrl_local[14]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L7);


--J1L46Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[14]~reg0 at LC7_11_A2
--operation mode is normal

J1L46Q_lut_out = JB03_sload_path[14];
J1L46Q = DFFE(J1L46Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--P1L711Q is hit_counter:inst_hit_counter|oneSPEcnt[14]~reg0 at LC7_14_G2
--operation mode is normal

P1L711Q_lut_out = JB62_sload_path[14];
P1L711Q = DFFE(P1L711Q_lut_out, GLOBAL(KE1_outclock0), , , P1L201);


--Y1L816 is slaveregister:slaveregister_inst|i~5496 at LC3_11_A2
--operation mode is normal

Y1L816 = B1L93Q & (B1L83Q # J1L46Q) # !B1L93Q & !B1L83Q & P1L711Q;


--Y1L916 is slaveregister:slaveregister_inst|i~5497 at LC5_11_A2
--operation mode is normal

Y1L916 = Y1L816 & (Y1_tx_dpr_wadr_local[14] # !B1L83Q) # !Y1L816 & B1L83Q & Y1_com_ctrl_local[14];


--Q1L161Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[14]~reg0 at LC5_12_C2
--operation mode is normal

Q1L161Q_lut_out = JB82_sload_path[14];
Q1L161Q = DFFE(Q1L161Q_lut_out, GLOBAL(KE1_outclock0), , , Q1L641);


--Y1_command_0_local[14] is slaveregister:slaveregister_inst|command_0_local[14] at LC5_8_A2
--operation mode is normal

Y1_command_0_local[14]_lut_out = QE1_MASTERHWDATA[14];
Y1_command_0_local[14] = DFFE(Y1_command_0_local[14]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L17);


--Y1L616 is slaveregister:slaveregister_inst|i~5494 at LC3_9_A2
--operation mode is normal

Y1L616 = B1L93Q & (B1L83Q # JB03_sload_path[14]) # !B1L93Q & !B1L83Q & Y1_command_0_local[14];


--Y1_command_4_local[14] is slaveregister:slaveregister_inst|command_4_local[14] at LC6_2_A1
--operation mode is normal

Y1_command_4_local[14]_lut_out = QE1_MASTERHWDATA[14];
Y1_command_4_local[14] = DFFE(Y1_command_4_local[14]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1L716 is slaveregister:slaveregister_inst|i~5495 at LC6_9_A2
--operation mode is normal

Y1L716 = Y1L616 & (Y1_command_4_local[14] # !B1L83Q) # !Y1L616 & B1L83Q & Q1L161Q;


--Y1L416 is slaveregister:slaveregister_inst|i~5492 at LC1_10_A2
--operation mode is normal

Y1L416 = B1L73Q & (B1L53Q # Y1L916) # !B1L73Q & Y1L716 & !B1L53Q;


--J1L69Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[46]~reg0 at LC2_14_C2
--operation mode is normal

J1L69Q_lut_out = JB03_sload_path[46];
J1L69Q = DFFE(J1L69Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--P1L69Q is hit_counter:inst_hit_counter|multiSPEcnt[14]~reg0 at LC3_14_C2
--operation mode is normal

P1L69Q_lut_out = JB52_sload_path[14];
P1L69Q = DFFE(P1L69Q_lut_out, GLOBAL(KE1_outclock0), , , P1L201);


--Y1L938 is slaveregister:slaveregister_inst|i~16290 at LC10_14_C2
--operation mode is normal

Y1L938 = P1L69Q & (J1L69Q # !B1L93Q) # !P1L69Q & B1L93Q & J1L69Q;


--Y1L048 is slaveregister:slaveregister_inst|i~16291 at LC10_11_A2
--operation mode is normal

Y1L048 = B1L83Q & MB1_inst16[14] & B1L93Q # !B1L83Q & Y1L938;


--Y1L516 is slaveregister:slaveregister_inst|i~5493 at LC2_10_A2
--operation mode is normal

Y1L516 = Y1L416 & (Y1L048 # !B1L53Q) # !Y1L416 & Y1L838 & B1L53Q;


--Y1L148 is slaveregister:slaveregister_inst|i~16292 at LC4_10_A2
--operation mode is normal

Y1L148 = Y1L516 & (Y1L126 # !B1L63Q) # !Y1L516 & B1L63Q & Y1L126;


--Y1L856 is slaveregister:slaveregister_inst|i~5536 at LC8_10_A2
--operation mode is normal

Y1L856 = B1L54Q & (B1L74Q # Y1L148) # !B1L54Q & !B1L74Q & NE1_q[14];


--HB2_q[14] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[14] at EC4_1_D2
HB2_q[14]_data_in = C2L21;
HB2_q[14]_write_enable = C2L62;
HB2_q[14]_clock_0 = GLOBAL(KE1_outclock1);
HB2_q[14]_clock_1 = GLOBAL(KE1_outclock1);
HB2_q[14]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[14]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[14] = MEMORY_SEGMENT(HB2_q[14]_data_in, HB2_q[14]_write_enable, HB2_q[14]_clock_0, HB2_q[14]_clock_1, , , , , VCC, HB2_q[14]_write_address, HB2_q[14]_read_address);


--Y1L956 is slaveregister:slaveregister_inst|i~5537 at LC7_10_A2
--operation mode is normal

Y1L956 = Y1L856 & (HB2_q[14] # !B1L74Q) # !Y1L856 & HB1_q[14] & B1L74Q;


--NE1_q[15] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[15] at EC9_1_J2
NE1_q[15]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
NE1_q[15]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
NE1_q[15] = MEMORY_SEGMENT(, , , , , , , , , NE1_q[15]_write_address, NE1_q[15]_read_address);


--Y1L703 is slaveregister:slaveregister_inst|i1766~261 at LC8_3_D2
--operation mode is normal

Y1L703 = Y1L603 & (Y1L229 # !B1L34Q & NE1_q[15]);


--HB4_q[15] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[15] at EC4_1_K2
HB4_q[15]_data_in = N1L61;
HB4_q[15]_write_enable = N1L03;
HB4_q[15]_clock_0 = GLOBAL(KE1_outclock1);
HB4_q[15]_clock_1 = GLOBAL(KE1_outclock1);
HB4_q[15]_write_address = WR_ADDR(N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22, N1L12);
HB4_q[15]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[15] = MEMORY_SEGMENT(HB4_q[15]_data_in, HB4_q[15]_write_enable, HB4_q[15]_clock_0, HB4_q[15]_clock_1, , , , , VCC, HB4_q[15]_write_address, HB4_q[15]_read_address);


--Y1L803 is slaveregister:slaveregister_inst|i1766~262 at LC3_7_D2
--operation mode is normal

Y1L803 = Y1L866 & B1L64Q & Y1L073 & HB4_q[15];


--K1_FF_up_bbar is coinc:inst_coinc|FF_up_bbar at LC5_8_Z1
--operation mode is normal

K1_FF_up_bbar_lut_out = VCC;
K1_FF_up_bbar = DFFE(K1_FF_up_bbar_lut_out, !COINC_UP_BBAR, Y1_command_2_local[13], , );


--Y1L248 is slaveregister:slaveregister_inst|i~16293 at LC7_8_Z1
--operation mode is normal

Y1L248 = COINC_UP_BBAR & (!K1_FF_up_bbar # !Y1_command_2_local[2]) # !COINC_UP_BBAR & Y1_command_2_local[2] & !K1_FF_up_bbar;


--Y1L348 is slaveregister:slaveregister_inst|i~16294 at LC5_9_Z1
--operation mode is normal

Y1L348 = !B1L93Q & (B1L53Q & Y1L248 # !B1L53Q & Y1_command_2_local[15]);


--Y1_command_3_local[15] is slaveregister:slaveregister_inst|command_3_local[15] at LC7_7_D2
--operation mode is normal

Y1_command_3_local[15]_lut_out = QE1_MASTERHWDATA[15];
Y1_command_3_local[15] = DFFE(Y1_command_3_local[15]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L941);


--Y1L124 is slaveregister:slaveregister_inst|i~4956 at LC6_7_D2
--operation mode is normal

Y1L124 = !B1L53Q & !B1L93Q & Y1_command_3_local[15];


--J1L84Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[47]~reg0 at LC3_11_D2
--operation mode is normal

J1L84Q_lut_out = JB03_sload_path[47];
J1L84Q = DFFE(J1L84Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--J1L61Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[15]~reg0 at LC5_10_D2
--operation mode is normal

J1L61Q_lut_out = JB03_sload_path[15];
J1L61Q = DFFE(J1L61Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1_command_1_local[15] is slaveregister:slaveregister_inst|command_1_local[15] at LC1_10_D2
--operation mode is normal

Y1_command_1_local[15]_lut_out = !QE1_MASTERHWDATA[15];
Y1_command_1_local[15] = DFFE(Y1_command_1_local[15]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1L448 is slaveregister:slaveregister_inst|i~16295 at LC8_9_D2
--operation mode is normal

Y1L448 = Y1_command_1_local[15] & B1L93Q & J1L61Q # !Y1_command_1_local[15] & (J1L61Q # !B1L93Q);


--Y1L548 is slaveregister:slaveregister_inst|i~16296 at LC6_8_D2
--operation mode is normal

Y1L548 = B1L53Q & J1L84Q & B1L93Q # !B1L53Q & Y1L448;


--Y1L826 is slaveregister:slaveregister_inst|i~5506 at LC2_8_D2
--operation mode is normal

Y1L826 = B1L83Q & (B1L73Q # Y1L124) # !B1L83Q & !B1L73Q & Y1L548;


--Y1L648 is slaveregister:slaveregister_inst|i~16297 at LC3_16_A4
--operation mode is normal

Y1L648 = B1L93Q & JB8_q[15] # !B1L93Q & JB4_sload_path[15];


--Y1_rx_dpr_radr_local[15] is slaveregister:slaveregister_inst|rx_dpr_radr_local[15] at LC5_3_D2
--operation mode is normal

Y1_rx_dpr_radr_local[15]_lut_out = !TB1L7Q & (Y1L163 & QE1_MASTERHWDATA[15] # !Y1L163 & Y1_rx_dpr_radr_local[15]);
Y1_rx_dpr_radr_local[15] = DFFE(Y1_rx_dpr_radr_local[15]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L748 is slaveregister:slaveregister_inst|i~16298 at LC6_16_A4
--operation mode is normal

Y1L748 = B1L53Q & Y1L648 # !B1L53Q & B1L93Q & Y1_rx_dpr_radr_local[15];


--Y1L926 is slaveregister:slaveregister_inst|i~5507 at LC7_8_D2
--operation mode is normal

Y1L926 = Y1L826 & (Y1L748 # !B1L73Q) # !Y1L826 & B1L73Q & Y1L348;


--Q1L611Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[15]~reg0 at LC5_5_C2
--operation mode is normal

Q1L611Q_lut_out = JB72_sload_path[15];
Q1L611Q = DFFE(Q1L611Q_lut_out, GLOBAL(KE1_outclock0), , , Q1L641);


--Y1L848 is slaveregister:slaveregister_inst|i~16299 at LC1_9_D2
--operation mode is normal

Y1L848 = B1L83Q & Q1L611Q & !B1L93Q # !B1L83Q & B1L93Q & JB03_sload_path[47];


--Y1_com_ctrl_local[15] is slaveregister:slaveregister_inst|com_ctrl_local[15] at LC9_5_D2
--operation mode is normal

Y1_com_ctrl_local[15]_lut_out = QE1_MASTERHWDATA[15];
Y1_com_ctrl_local[15] = DFFE(Y1_com_ctrl_local[15]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L7);


--J1L56Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[15]~reg0 at LC5_4_D2
--operation mode is normal

J1L56Q_lut_out = JB03_sload_path[15];
J1L56Q = DFFE(J1L56Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--P1L811Q is hit_counter:inst_hit_counter|oneSPEcnt[15]~reg0 at LC3_14_G2
--operation mode is normal

P1L811Q_lut_out = JB62_sload_path[15];
P1L811Q = DFFE(P1L811Q_lut_out, GLOBAL(KE1_outclock0), , , P1L201);


--Y1L626 is slaveregister:slaveregister_inst|i~5504 at LC3_4_D2
--operation mode is normal

Y1L626 = B1L93Q & (B1L83Q # J1L56Q) # !B1L93Q & P1L811Q & !B1L83Q;


--Y1_tx_dpr_wadr_local[15] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[15] at LC3_3_D2
--operation mode is normal

Y1_tx_dpr_wadr_local[15]_lut_out = !TB1L7Q & (Y1L953 & QE1_MASTERHWDATA[15] # !Y1L953 & Y1_tx_dpr_wadr_local[15]);
Y1_tx_dpr_wadr_local[15] = DFFE(Y1_tx_dpr_wadr_local[15]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L726 is slaveregister:slaveregister_inst|i~5505 at LC7_4_D2
--operation mode is normal

Y1L726 = Y1L626 & (Y1_tx_dpr_wadr_local[15] # !B1L83Q) # !Y1L626 & B1L83Q & Y1_com_ctrl_local[15];


--Q1L261Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[15]~reg0 at LC7_10_C2
--operation mode is normal

Q1L261Q_lut_out = JB82_sload_path[15];
Q1L261Q = DFFE(Q1L261Q_lut_out, GLOBAL(KE1_outclock0), , , Q1L641);


--Y1_command_0_local[15] is slaveregister:slaveregister_inst|command_0_local[15] at LC5_9_K2
--operation mode is normal

Y1_command_0_local[15]_lut_out = QE1_MASTERHWDATA[15];
Y1_command_0_local[15] = DFFE(Y1_command_0_local[15]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L17);


--Y1L426 is slaveregister:slaveregister_inst|i~5502 at LC8_4_D2
--operation mode is normal

Y1L426 = B1L93Q & (B1L83Q # JB03_sload_path[15]) # !B1L93Q & Y1_command_0_local[15] & !B1L83Q;


--Y1_command_4_local[15] is slaveregister:slaveregister_inst|command_4_local[15] at LC10_3_D2
--operation mode is normal

Y1_command_4_local[15]_lut_out = QE1_MASTERHWDATA[15];
Y1_command_4_local[15] = DFFE(Y1_command_4_local[15]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1L526 is slaveregister:slaveregister_inst|i~5503 at LC6_4_D2
--operation mode is normal

Y1L526 = Y1L426 & (Y1_command_4_local[15] # !B1L83Q) # !Y1L426 & B1L83Q & Q1L261Q;


--Y1L226 is slaveregister:slaveregister_inst|i~5500 at LC5_8_D2
--operation mode is normal

Y1L226 = B1L73Q & (Y1L726 # B1L53Q) # !B1L73Q & !B1L53Q & Y1L526;


--MB1_inst16[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[15] at LC9_13_H2
--operation mode is normal

MB1_inst16[15]_lut_out = JB31_q[15];
MB1_inst16[15] = DFFE(MB1_inst16[15]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , MB1_inst50);


--J1L79Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[47]~reg0 at LC6_9_D2
--operation mode is normal

J1L79Q_lut_out = JB03_sload_path[47];
J1L79Q = DFFE(J1L79Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--P1L79Q is hit_counter:inst_hit_counter|multiSPEcnt[15]~reg0 at LC3_9_G2
--operation mode is normal

P1L79Q_lut_out = JB52_sload_path[15];
P1L79Q = DFFE(P1L79Q_lut_out, GLOBAL(KE1_outclock0), , , P1L201);


--Y1L948 is slaveregister:slaveregister_inst|i~16300 at LC10_9_D2
--operation mode is normal

Y1L948 = P1L79Q & (J1L79Q # !B1L93Q) # !P1L79Q & B1L93Q & J1L79Q;


--Y1L058 is slaveregister:slaveregister_inst|i~16301 at LC4_8_D2
--operation mode is normal

Y1L058 = B1L83Q & B1L93Q & MB1_inst16[15] # !B1L83Q & Y1L948;


--Y1L326 is slaveregister:slaveregister_inst|i~5501 at LC9_8_D2
--operation mode is normal

Y1L326 = Y1L226 & (Y1L058 # !B1L53Q) # !Y1L226 & B1L53Q & Y1L848;


--Y1L158 is slaveregister:slaveregister_inst|i~16302 at LC3_8_D2
--operation mode is normal

Y1L158 = B1L63Q & Y1L926 # !B1L63Q & Y1L326;


--HB1_q[15] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[15] at EC3_1_G2
HB1_q[15]_data_in = C1L11;
HB1_q[15]_write_enable = C1L62;
HB1_q[15]_clock_0 = GLOBAL(KE1_outclock1);
HB1_q[15]_clock_1 = GLOBAL(KE1_outclock1);
HB1_q[15]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[15]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[15] = MEMORY_SEGMENT(HB1_q[15]_data_in, HB1_q[15]_write_enable, HB1_q[15]_clock_0, HB1_q[15]_clock_1, , , , , VCC, HB1_q[15]_write_address, HB1_q[15]_read_address);


--Y1L066 is slaveregister:slaveregister_inst|i~5538 at LC5_9_D2
--operation mode is normal

Y1L066 = B1L74Q & (B1L54Q # HB1_q[15]) # !B1L74Q & NE1_q[15] & !B1L54Q;


--HB2_q[15] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[15] at EC3_1_L2
HB2_q[15]_data_in = C2L11;
HB2_q[15]_write_enable = C2L62;
HB2_q[15]_clock_0 = GLOBAL(KE1_outclock1);
HB2_q[15]_clock_1 = GLOBAL(KE1_outclock1);
HB2_q[15]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[15]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[15] = MEMORY_SEGMENT(HB2_q[15]_data_in, HB2_q[15]_write_enable, HB2_q[15]_clock_0, HB2_q[15]_clock_1, , , , , VCC, HB2_q[15]_write_address, HB2_q[15]_read_address);


--Y1L166 is slaveregister:slaveregister_inst|i~5539 at LC8_8_D2
--operation mode is normal

Y1L166 = Y1L066 & (HB2_q[15] # !B1L54Q) # !Y1L066 & B1L54Q & Y1L158;


--Y1L203 is slaveregister:slaveregister_inst|i1765~367 at LC6_2_F2
--operation mode is normal

Y1L203 = Y1L866 & (Y1L103 # Y1L603 & Y1L003) # !Y1L866 & Y1L603 & Y1L003;


--N1L2Q is flash_ADC:inst_flash_ADC|done~reg0 at LC3_2_F2
--operation mode is normal

N1L2Q_lut_out = !N1_i16 & (N1_i18 & JB42_sload_path[9] # !N1_i18 & N1L2Q);
N1L2Q = DFFE(N1L2Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--J1L66Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[16]~reg0 at LC7_3_F2
--operation mode is normal

J1L66Q_lut_out = JB03_sload_path[16];
J1L66Q = DFFE(J1L66Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--Y1_command_2_local[16] is slaveregister:slaveregister_inst|command_2_local[16] at LC5_4_F2
--operation mode is normal

Y1_command_2_local[16]_lut_out = QE1_MASTERHWDATA[16];
Y1_command_2_local[16] = DFFE(Y1_command_2_local[16]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1L258 is slaveregister:slaveregister_inst|i~16303 at LC4_3_F2
--operation mode is normal

Y1L258 = B1L93Q & !B1L63Q & J1L66Q # !B1L93Q & B1L63Q & Y1_command_2_local[16];


--Y1_command_4_local[16] is slaveregister:slaveregister_inst|command_4_local[16] at LC8_13_F2
--operation mode is normal

Y1_command_4_local[16]_lut_out = QE1_MASTERHWDATA[16];
Y1_command_4_local[16] = DFFE(Y1_command_4_local[16]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1_command_3_local[16] is slaveregister:slaveregister_inst|command_3_local[16] at LC3_5_F2
--operation mode is normal

Y1_command_3_local[16]_lut_out = QE1_MASTERHWDATA[16];
Y1_command_3_local[16] = DFFE(Y1_command_3_local[16]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L941);


--Y1L358 is slaveregister:slaveregister_inst|i~16304 at LC1_4_F2
--operation mode is normal

Y1L358 = B1L63Q & !B1L93Q & Y1_command_3_local[16] # !B1L63Q & Y1_command_4_local[16] & B1L93Q;


--Y1_command_1_local[16] is slaveregister:slaveregister_inst|command_1_local[16] at LC6_4_F1
--operation mode is normal

Y1_command_1_local[16]_lut_out = QE1_MASTERHWDATA[16];
Y1_command_1_local[16] = DFFE(Y1_command_1_local[16]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1_command_0_local[16] is slaveregister:slaveregister_inst|command_0_local[16] at LC7_4_F2
--operation mode is normal

Y1_command_0_local[16]_lut_out = QE1_MASTERHWDATA[16];
Y1_command_0_local[16] = DFFE(Y1_command_0_local[16]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L17);


--Y1L424 is slaveregister:slaveregister_inst|i~5302 at LC6_4_F2
--operation mode is normal

Y1L424 = B1L93Q & (B1L63Q # JB03_sload_path[16]) # !B1L93Q & Y1_command_0_local[16] & !B1L63Q;


--J1L71Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[16]~reg0 at LC10_3_F2
--operation mode is normal

J1L71Q_lut_out = JB03_sload_path[16];
J1L71Q = DFFE(J1L71Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1L524 is slaveregister:slaveregister_inst|i~5303 at LC3_3_F2
--operation mode is normal

Y1L524 = Y1L424 & (J1L71Q # !B1L63Q) # !Y1L424 & B1L63Q & Y1_command_1_local[16];


--Y1L224 is slaveregister:slaveregister_inst|i~5300 at LC8_3_F2
--operation mode is normal

Y1L224 = B1L83Q & (B1L73Q # Y1L358) # !B1L83Q & !B1L73Q & Y1L524;


--Y1_rx_dpr_radr_local[16] is slaveregister:slaveregister_inst|rx_dpr_radr_local[16] at LC7_16_F1
--operation mode is normal

Y1_rx_dpr_radr_local[16]_lut_out = !TB1L7Q & (Y1L163 & QE1_MASTERHWDATA[16] # !Y1L163 & Y1_rx_dpr_radr_local[16]);
Y1_rx_dpr_radr_local[16] = DFFE(Y1_rx_dpr_radr_local[16]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1_tx_dpr_wadr_local[16] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[16] at LC10_16_F1
--operation mode is normal

Y1_tx_dpr_wadr_local[16]_lut_out = !TB1L7Q & (Y1L953 & QE1_MASTERHWDATA[16] # !Y1L953 & Y1_tx_dpr_wadr_local[16]);
Y1_tx_dpr_wadr_local[16] = DFFE(Y1_tx_dpr_wadr_local[16]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1_com_ctrl_local[16] is slaveregister:slaveregister_inst|com_ctrl_local[16] at LC3_16_F1
--operation mode is normal

Y1_com_ctrl_local[16]_lut_out = QE1_MASTERHWDATA[16];
Y1_com_ctrl_local[16] = DFFE(Y1_com_ctrl_local[16]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L7);


--Y1L458 is slaveregister:slaveregister_inst|i~16305 at LC6_16_F1
--operation mode is normal

Y1L458 = Y1_tx_dpr_wadr_local[16] & (B1L93Q # Y1_com_ctrl_local[16]) # !Y1_tx_dpr_wadr_local[16] & !B1L93Q & Y1_com_ctrl_local[16];


--Y1L558 is slaveregister:slaveregister_inst|i~16306 at LC9_16_F1
--operation mode is normal

Y1L558 = B1L63Q & Y1_rx_dpr_radr_local[16] & B1L93Q # !B1L63Q & Y1L458;


--Y1L324 is slaveregister:slaveregister_inst|i~5301 at LC2_3_F2
--operation mode is normal

Y1L324 = Y1L224 & (Y1L558 # !B1L73Q) # !Y1L224 & B1L73Q & Y1L258;


--Y1L303 is slaveregister:slaveregister_inst|i1765~368 at LC7_2_F2
--operation mode is normal

Y1L303 = B1L53Q & N1L2Q & Y1L27 # !B1L53Q & Y1L324;


--Y1L273 is slaveregister:slaveregister_inst|i~4 at LC8_16_F1
--operation mode is normal

Y1L273 = B1L04Q # B1L53Q # !Y1L266;


--Y1L403 is slaveregister:slaveregister_inst|i1765~369 at LC1_16_F1
--operation mode is normal

Y1L403 = Y1_rx_dpr_radr_local[16] & (Y1_tx_dpr_wadr_local[16] & !Y1L273 # !Y1L373) # !Y1_rx_dpr_radr_local[16] & Y1_tx_dpr_wadr_local[16] & !Y1L273;


--Y1_tx_dpr_wadr_local[17] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[17] at LC5_5_F1
--operation mode is normal

Y1_tx_dpr_wadr_local[17]_lut_out = !TB1L7Q & (Y1L953 & QE1_MASTERHWDATA[17] # !Y1L953 & Y1_tx_dpr_wadr_local[17]);
Y1_tx_dpr_wadr_local[17] = DFFE(Y1_tx_dpr_wadr_local[17]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L792 is slaveregister:slaveregister_inst|i1764~232 at LC5_3_F1
--operation mode is normal

Y1L792 = !B1L04Q & Y1_tx_dpr_wadr_local[17] & !B1L53Q & Y1L266;


--Y1_rx_dpr_radr_local[17] is slaveregister:slaveregister_inst|rx_dpr_radr_local[17] at LC3_3_F1
--operation mode is normal

Y1_rx_dpr_radr_local[17]_lut_out = !TB1L7Q & (Y1L163 & QE1_MASTERHWDATA[17] # !Y1L163 & Y1_rx_dpr_radr_local[17]);
Y1_rx_dpr_radr_local[17] = DFFE(Y1_rx_dpr_radr_local[17]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L892 is slaveregister:slaveregister_inst|i1764~233 at LC7_2_F1
--operation mode is normal

Y1L892 = !Y1L073 & (Y1L792 # !Y1L373 & Y1_rx_dpr_radr_local[17]);


--Y1L992 is slaveregister:slaveregister_inst|i1764~234 at LC5_6_D2
--operation mode is normal

Y1L992 = !B1L53Q & (B1L05Q # B1L94Q);


--J1L76Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[17]~reg0 at LC1_2_F1
--operation mode is normal

J1L76Q_lut_out = JB03_sload_path[17];
J1L76Q = DFFE(J1L76Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--Y1_command_2_local[17] is slaveregister:slaveregister_inst|command_2_local[17] at LC6_14_F1
--operation mode is normal

Y1_command_2_local[17]_lut_out = QE1_MASTERHWDATA[17];
Y1_command_2_local[17] = DFFE(Y1_command_2_local[17]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1L658 is slaveregister:slaveregister_inst|i~16307 at LC3_1_F1
--operation mode is normal

Y1L658 = B1L93Q & !B1L63Q & J1L76Q # !B1L93Q & Y1_command_2_local[17] & B1L63Q;


--Y1_command_4_local[17] is slaveregister:slaveregister_inst|command_4_local[17] at LC6_2_F1
--operation mode is normal

Y1_command_4_local[17]_lut_out = QE1_MASTERHWDATA[17];
Y1_command_4_local[17] = DFFE(Y1_command_4_local[17]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1_command_3_local[17] is slaveregister:slaveregister_inst|command_3_local[17] at LC6_3_F1
--operation mode is normal

Y1_command_3_local[17]_lut_out = QE1_MASTERHWDATA[17];
Y1_command_3_local[17] = DFFE(Y1_command_3_local[17]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L941);


--Y1L758 is slaveregister:slaveregister_inst|i~16308 at LC5_2_F1
--operation mode is normal

Y1L758 = B1L63Q & !B1L93Q & Y1_command_3_local[17] # !B1L63Q & Y1_command_4_local[17] & B1L93Q;


--Y1_command_1_local[17] is slaveregister:slaveregister_inst|command_1_local[17] at LC5_4_F1
--operation mode is normal

Y1_command_1_local[17]_lut_out = QE1_MASTERHWDATA[17];
Y1_command_1_local[17] = DFFE(Y1_command_1_local[17]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1_command_0_local[17] is slaveregister:slaveregister_inst|command_0_local[17] at LC3_14_F1
--operation mode is normal

Y1_command_0_local[17]_lut_out = QE1_MASTERHWDATA[17];
Y1_command_0_local[17] = DFFE(Y1_command_0_local[17]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L17);


--Y1L824 is slaveregister:slaveregister_inst|i~5306 at LC4_1_F1
--operation mode is normal

Y1L824 = B1L93Q & (B1L63Q # JB03_sload_path[17]) # !B1L93Q & Y1_command_0_local[17] & !B1L63Q;


--J1L81Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[17]~reg0 at LC2_1_F1
--operation mode is normal

J1L81Q_lut_out = JB03_sload_path[17];
J1L81Q = DFFE(J1L81Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1L924 is slaveregister:slaveregister_inst|i~5307 at LC10_1_F1
--operation mode is normal

Y1L924 = Y1L824 & (J1L81Q # !B1L63Q) # !Y1L824 & B1L63Q & Y1_command_1_local[17];


--Y1L624 is slaveregister:slaveregister_inst|i~5304 at LC8_1_F1
--operation mode is normal

Y1L624 = B1L83Q & (B1L73Q # Y1L758) # !B1L83Q & !B1L73Q & Y1L924;


--Y1_com_ctrl_local[17] is slaveregister:slaveregister_inst|com_ctrl_local[17] at LC3_5_F1
--operation mode is normal

Y1_com_ctrl_local[17]_lut_out = QE1_MASTERHWDATA[17];
Y1_com_ctrl_local[17] = DFFE(Y1_com_ctrl_local[17]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L7);


--Y1L858 is slaveregister:slaveregister_inst|i~16309 at LC10_5_F1
--operation mode is normal

Y1L858 = Y1_com_ctrl_local[17] & (Y1_tx_dpr_wadr_local[17] # !B1L93Q) # !Y1_com_ctrl_local[17] & Y1_tx_dpr_wadr_local[17] & B1L93Q;


--Y1L958 is slaveregister:slaveregister_inst|i~16310 at LC3_4_F1
--operation mode is normal

Y1L958 = B1L63Q & Y1_rx_dpr_radr_local[17] & B1L93Q # !B1L63Q & Y1L858;


--Y1L724 is slaveregister:slaveregister_inst|i~5305 at LC9_1_F1
--operation mode is normal

Y1L724 = Y1L624 & (Y1L958 # !B1L73Q) # !Y1L624 & B1L73Q & Y1L658;


--Y1_tx_dpr_wadr_local[18] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[18] at LC1_14_M1
--operation mode is normal

Y1_tx_dpr_wadr_local[18]_lut_out = !TB1L7Q & (Y1L953 & QE1_MASTERHWDATA[18] # !Y1L953 & Y1_tx_dpr_wadr_local[18]);
Y1_tx_dpr_wadr_local[18] = DFFE(Y1_tx_dpr_wadr_local[18]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L592 is slaveregister:slaveregister_inst|i1763~231 at LC8_14_M1
--operation mode is normal

Y1L592 = !B1L04Q & Y1_tx_dpr_wadr_local[18] & !B1L53Q & Y1L266;


--Y1_rx_dpr_radr_local[18] is slaveregister:slaveregister_inst|rx_dpr_radr_local[18] at LC6_9_M1
--operation mode is normal

Y1_rx_dpr_radr_local[18]_lut_out = !TB1L7Q & (Y1L163 & QE1_MASTERHWDATA[18] # !Y1L163 & Y1_rx_dpr_radr_local[18]);
Y1_rx_dpr_radr_local[18] = DFFE(Y1_rx_dpr_radr_local[18]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L692 is slaveregister:slaveregister_inst|i1763~232 at LC5_10_M1
--operation mode is normal

Y1L692 = !Y1L073 & (Y1L592 # Y1_rx_dpr_radr_local[18] & !Y1L373);


--J1L86Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[18]~reg0 at LC10_11_M1
--operation mode is normal

J1L86Q_lut_out = JB03_sload_path[18];
J1L86Q = DFFE(J1L86Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--Y1_command_2_local[18] is slaveregister:slaveregister_inst|command_2_local[18] at LC3_9_M1
--operation mode is normal

Y1_command_2_local[18]_lut_out = QE1_MASTERHWDATA[18];
Y1_command_2_local[18] = DFFE(Y1_command_2_local[18]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1L068 is slaveregister:slaveregister_inst|i~16311 at LC1_10_M1
--operation mode is normal

Y1L068 = B1L63Q & !B1L93Q & Y1_command_2_local[18] # !B1L63Q & B1L93Q & J1L86Q;


--Y1_command_4_local[18] is slaveregister:slaveregister_inst|command_4_local[18] at LC5_12_M1
--operation mode is normal

Y1_command_4_local[18]_lut_out = QE1_MASTERHWDATA[18];
Y1_command_4_local[18] = DFFE(Y1_command_4_local[18]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1_command_3_local[18] is slaveregister:slaveregister_inst|command_3_local[18] at LC6_6_M1
--operation mode is normal

Y1_command_3_local[18]_lut_out = QE1_MASTERHWDATA[18];
Y1_command_3_local[18] = DFFE(Y1_command_3_local[18]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L941);


--Y1L168 is slaveregister:slaveregister_inst|i~16312 at LC6_11_M1
--operation mode is normal

Y1L168 = B1L93Q & !B1L63Q & Y1_command_4_local[18] # !B1L93Q & Y1_command_3_local[18] & B1L63Q;


--Y1_command_1_local[18] is slaveregister:slaveregister_inst|command_1_local[18] at LC6_8_F1
--operation mode is normal

Y1_command_1_local[18]_lut_out = QE1_MASTERHWDATA[18];
Y1_command_1_local[18] = DFFE(Y1_command_1_local[18]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1_command_0_local[18] is slaveregister:slaveregister_inst|command_0_local[18] at LC6_12_M1
--operation mode is normal

Y1_command_0_local[18]_lut_out = QE1_MASTERHWDATA[18];
Y1_command_0_local[18] = DFFE(Y1_command_0_local[18]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L17);


--Y1L234 is slaveregister:slaveregister_inst|i~5310 at LC7_11_M1
--operation mode is normal

Y1L234 = B1L93Q & (B1L63Q # JB03_sload_path[18]) # !B1L93Q & !B1L63Q & Y1_command_0_local[18];


--J1L91Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[18]~reg0 at LC5_11_M1
--operation mode is normal

J1L91Q_lut_out = JB03_sload_path[18];
J1L91Q = DFFE(J1L91Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1L334 is slaveregister:slaveregister_inst|i~5311 at LC9_10_M1
--operation mode is normal

Y1L334 = Y1L234 & (J1L91Q # !B1L63Q) # !Y1L234 & B1L63Q & Y1_command_1_local[18];


--Y1L034 is slaveregister:slaveregister_inst|i~5308 at LC3_10_M1
--operation mode is normal

Y1L034 = B1L83Q & (B1L73Q # Y1L168) # !B1L83Q & !B1L73Q & Y1L334;


--Y1_com_ctrl_local[18] is slaveregister:slaveregister_inst|com_ctrl_local[18] at LC3_14_M1
--operation mode is normal

Y1_com_ctrl_local[18]_lut_out = QE1_MASTERHWDATA[18];
Y1_com_ctrl_local[18] = DFFE(Y1_com_ctrl_local[18]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L7);


--Y1L268 is slaveregister:slaveregister_inst|i~16313 at LC6_15_M1
--operation mode is normal

Y1L268 = Y1_com_ctrl_local[18] & (Y1_tx_dpr_wadr_local[18] # !B1L93Q) # !Y1_com_ctrl_local[18] & Y1_tx_dpr_wadr_local[18] & B1L93Q;


--Y1L368 is slaveregister:slaveregister_inst|i~16314 at LC10_10_M1
--operation mode is normal

Y1L368 = B1L63Q & B1L93Q & Y1_rx_dpr_radr_local[18] # !B1L63Q & Y1L268;


--Y1L134 is slaveregister:slaveregister_inst|i~5309 at LC7_10_M1
--operation mode is normal

Y1L134 = Y1L034 & (Y1L368 # !B1L73Q) # !Y1L034 & B1L73Q & Y1L068;


--Y1_tx_dpr_wadr_local[19] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[19] at LC6_14_M1
--operation mode is normal

Y1_tx_dpr_wadr_local[19]_lut_out = !TB1L7Q & (Y1L953 & QE1_MASTERHWDATA[19] # !Y1L953 & Y1_tx_dpr_wadr_local[19]);
Y1_tx_dpr_wadr_local[19] = DFFE(Y1_tx_dpr_wadr_local[19]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L392 is slaveregister:slaveregister_inst|i1762~231 at LC2_14_M1
--operation mode is normal

Y1L392 = !B1L04Q & Y1_tx_dpr_wadr_local[19] & !B1L53Q & Y1L266;


--Y1_rx_dpr_radr_local[19] is slaveregister:slaveregister_inst|rx_dpr_radr_local[19] at LC7_14_M1
--operation mode is normal

Y1_rx_dpr_radr_local[19]_lut_out = !TB1L7Q & (Y1L163 & QE1_MASTERHWDATA[19] # !Y1L163 & Y1_rx_dpr_radr_local[19]);
Y1_rx_dpr_radr_local[19] = DFFE(Y1_rx_dpr_radr_local[19]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L492 is slaveregister:slaveregister_inst|i1762~232 at LC4_15_M1
--operation mode is normal

Y1L492 = !Y1L073 & (Y1L392 # Y1_rx_dpr_radr_local[19] & !Y1L373);


--J1L96Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[19]~reg0 at LC2_15_M1
--operation mode is normal

J1L96Q_lut_out = JB03_sload_path[19];
J1L96Q = DFFE(J1L96Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--Y1_command_2_local[19] is slaveregister:slaveregister_inst|command_2_local[19] at LC3_6_M1
--operation mode is normal

Y1_command_2_local[19]_lut_out = QE1_MASTERHWDATA[19];
Y1_command_2_local[19] = DFFE(Y1_command_2_local[19]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1L468 is slaveregister:slaveregister_inst|i~16315 at LC10_15_M1
--operation mode is normal

Y1L468 = B1L63Q & !B1L93Q & Y1_command_2_local[19] # !B1L63Q & B1L93Q & J1L96Q;


--Y1_command_4_local[19] is slaveregister:slaveregister_inst|command_4_local[19] at LC4_16_M1
--operation mode is normal

Y1_command_4_local[19]_lut_out = QE1_MASTERHWDATA[19];
Y1_command_4_local[19] = DFFE(Y1_command_4_local[19]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1_command_3_local[19] is slaveregister:slaveregister_inst|command_3_local[19] at LC5_6_M1
--operation mode is normal

Y1_command_3_local[19]_lut_out = QE1_MASTERHWDATA[19];
Y1_command_3_local[19] = DFFE(Y1_command_3_local[19]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L941);


--Y1L568 is slaveregister:slaveregister_inst|i~16316 at LC1_15_M1
--operation mode is normal

Y1L568 = B1L63Q & !B1L93Q & Y1_command_3_local[19] # !B1L63Q & B1L93Q & Y1_command_4_local[19];


--Y1_command_1_local[19] is slaveregister:slaveregister_inst|command_1_local[19] at LC10_8_F1
--operation mode is normal

Y1_command_1_local[19]_lut_out = QE1_MASTERHWDATA[19];
Y1_command_1_local[19] = DFFE(Y1_command_1_local[19]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1_command_0_local[19] is slaveregister:slaveregister_inst|command_0_local[19] at LC3_12_M1
--operation mode is normal

Y1_command_0_local[19]_lut_out = QE1_MASTERHWDATA[19];
Y1_command_0_local[19] = DFFE(Y1_command_0_local[19]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L17);


--Y1L634 is slaveregister:slaveregister_inst|i~5314 at LC5_16_M1
--operation mode is normal

Y1L634 = B1L93Q & (B1L63Q # JB03_sload_path[19]) # !B1L93Q & Y1_command_0_local[19] & !B1L63Q;


--J1L02Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[19]~reg0 at LC6_16_M1
--operation mode is normal

J1L02Q_lut_out = JB03_sload_path[19];
J1L02Q = DFFE(J1L02Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1L734 is slaveregister:slaveregister_inst|i~5315 at LC7_15_M1
--operation mode is normal

Y1L734 = Y1L634 & (J1L02Q # !B1L63Q) # !Y1L634 & B1L63Q & Y1_command_1_local[19];


--Y1L434 is slaveregister:slaveregister_inst|i~5312 at LC9_15_M1
--operation mode is normal

Y1L434 = B1L83Q & (B1L73Q # Y1L568) # !B1L83Q & !B1L73Q & Y1L734;


--Y1_com_ctrl_local[19] is slaveregister:slaveregister_inst|com_ctrl_local[19] at LC10_14_M1
--operation mode is normal

Y1_com_ctrl_local[19]_lut_out = QE1_MASTERHWDATA[19];
Y1_com_ctrl_local[19] = DFFE(Y1_com_ctrl_local[19]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L7);


--Y1L668 is slaveregister:slaveregister_inst|i~16317 at LC9_14_M1
--operation mode is normal

Y1L668 = Y1_com_ctrl_local[19] & (Y1_tx_dpr_wadr_local[19] # !B1L93Q) # !Y1_com_ctrl_local[19] & B1L93Q & Y1_tx_dpr_wadr_local[19];


--Y1L768 is slaveregister:slaveregister_inst|i~16318 at LC8_15_M1
--operation mode is normal

Y1L768 = B1L63Q & B1L93Q & Y1_rx_dpr_radr_local[19] # !B1L63Q & Y1L668;


--Y1L534 is slaveregister:slaveregister_inst|i~5313 at LC5_15_M1
--operation mode is normal

Y1L534 = Y1L434 & (Y1L768 # !B1L73Q) # !Y1L434 & Y1L468 & B1L73Q;


--Y1_tx_dpr_wadr_local[20] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[20] at LC1_12_E1
--operation mode is normal

Y1_tx_dpr_wadr_local[20]_lut_out = !TB1L7Q & (Y1L953 & QE1_MASTERHWDATA[20] # !Y1L953 & Y1_tx_dpr_wadr_local[20]);
Y1_tx_dpr_wadr_local[20] = DFFE(Y1_tx_dpr_wadr_local[20]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L192 is slaveregister:slaveregister_inst|i1761~231 at LC3_12_E1
--operation mode is normal

Y1L192 = !B1L04Q & Y1_tx_dpr_wadr_local[20] & !B1L53Q & Y1L266;


--Y1_rx_dpr_radr_local[20] is slaveregister:slaveregister_inst|rx_dpr_radr_local[20] at LC9_13_E1
--operation mode is normal

Y1_rx_dpr_radr_local[20]_lut_out = !TB1L7Q & (Y1L163 & QE1_MASTERHWDATA[20] # !Y1L163 & Y1_rx_dpr_radr_local[20]);
Y1_rx_dpr_radr_local[20] = DFFE(Y1_rx_dpr_radr_local[20]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L292 is slaveregister:slaveregister_inst|i1761~232 at LC6_12_E1
--operation mode is normal

Y1L292 = !Y1L073 & (Y1L192 # Y1_rx_dpr_radr_local[20] & !Y1L373);


--J1L07Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[20]~reg0 at LC4_13_E1
--operation mode is normal

J1L07Q_lut_out = JB03_sload_path[20];
J1L07Q = DFFE(J1L07Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--Y1_command_2_local[20] is slaveregister:slaveregister_inst|command_2_local[20] at LC3_3_E1
--operation mode is normal

Y1_command_2_local[20]_lut_out = QE1_MASTERHWDATA[20];
Y1_command_2_local[20] = DFFE(Y1_command_2_local[20]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1L868 is slaveregister:slaveregister_inst|i~16319 at LC6_13_E1
--operation mode is normal

Y1L868 = B1L63Q & !B1L93Q & Y1_command_2_local[20] # !B1L63Q & B1L93Q & J1L07Q;


--Y1_command_4_local[20] is slaveregister:slaveregister_inst|command_4_local[20] at LC3_4_E1
--operation mode is normal

Y1_command_4_local[20]_lut_out = QE1_MASTERHWDATA[20];
Y1_command_4_local[20] = DFFE(Y1_command_4_local[20]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1_command_3_local[20] is slaveregister:slaveregister_inst|command_3_local[20] at LC3_5_E1
--operation mode is normal

Y1_command_3_local[20]_lut_out = QE1_MASTERHWDATA[20];
Y1_command_3_local[20] = DFFE(Y1_command_3_local[20]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L941);


--Y1L968 is slaveregister:slaveregister_inst|i~16320 at LC5_5_E1
--operation mode is normal

Y1L968 = B1L63Q & !B1L93Q & Y1_command_3_local[20] # !B1L63Q & B1L93Q & Y1_command_4_local[20];


--Y1_command_1_local[20] is slaveregister:slaveregister_inst|command_1_local[20] at LC10_11_E1
--operation mode is normal

Y1_command_1_local[20]_lut_out = QE1_MASTERHWDATA[20];
Y1_command_1_local[20] = DFFE(Y1_command_1_local[20]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1_command_0_local[20] is slaveregister:slaveregister_inst|command_0_local[20] at LC3_14_E1
--operation mode is normal

Y1_command_0_local[20]_lut_out = QE1_MASTERHWDATA[20];
Y1_command_0_local[20] = DFFE(Y1_command_0_local[20]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L17);


--Y1L044 is slaveregister:slaveregister_inst|i~5318 at LC1_14_E1
--operation mode is normal

Y1L044 = B1L93Q & (B1L63Q # JB03_sload_path[20]) # !B1L93Q & !B1L63Q & Y1_command_0_local[20];


--J1L12Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[20]~reg0 at LC5_14_E1
--operation mode is normal

J1L12Q_lut_out = JB03_sload_path[20];
J1L12Q = DFFE(J1L12Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1L144 is slaveregister:slaveregister_inst|i~5319 at LC8_13_E1
--operation mode is normal

Y1L144 = Y1L044 & (J1L12Q # !B1L63Q) # !Y1L044 & B1L63Q & Y1_command_1_local[20];


--Y1L834 is slaveregister:slaveregister_inst|i~5316 at LC3_13_E1
--operation mode is normal

Y1L834 = B1L83Q & (Y1L968 # B1L73Q) # !B1L83Q & !B1L73Q & Y1L144;


--Y1_com_ctrl_local[20] is slaveregister:slaveregister_inst|com_ctrl_local[20] at LC4_12_E1
--operation mode is normal

Y1_com_ctrl_local[20]_lut_out = QE1_MASTERHWDATA[20];
Y1_com_ctrl_local[20] = DFFE(Y1_com_ctrl_local[20]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L7);


--Y1L078 is slaveregister:slaveregister_inst|i~16321 at LC5_13_E1
--operation mode is normal

Y1L078 = Y1_com_ctrl_local[20] & (Y1_tx_dpr_wadr_local[20] # !B1L93Q) # !Y1_com_ctrl_local[20] & Y1_tx_dpr_wadr_local[20] & B1L93Q;


--Y1L178 is slaveregister:slaveregister_inst|i~16322 at LC7_13_E1
--operation mode is normal

Y1L178 = B1L63Q & Y1_rx_dpr_radr_local[20] & B1L93Q # !B1L63Q & Y1L078;


--Y1L934 is slaveregister:slaveregister_inst|i~5317 at LC2_13_E1
--operation mode is normal

Y1L934 = Y1L834 & (Y1L178 # !B1L73Q) # !Y1L834 & Y1L868 & B1L73Q;


--Y1_tx_dpr_wadr_local[21] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[21] at LC10_12_E1
--operation mode is normal

Y1_tx_dpr_wadr_local[21]_lut_out = !TB1L7Q & (Y1L953 & QE1_MASTERHWDATA[21] # !Y1L953 & Y1_tx_dpr_wadr_local[21]);
Y1_tx_dpr_wadr_local[21] = DFFE(Y1_tx_dpr_wadr_local[21]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L982 is slaveregister:slaveregister_inst|i1760~231 at LC7_12_E1
--operation mode is normal

Y1L982 = !B1L04Q & Y1_tx_dpr_wadr_local[21] & !B1L53Q & Y1L266;


--Y1_rx_dpr_radr_local[21] is slaveregister:slaveregister_inst|rx_dpr_radr_local[21] at LC6_3_E1
--operation mode is normal

Y1_rx_dpr_radr_local[21]_lut_out = !TB1L7Q & (Y1L163 & QE1_MASTERHWDATA[21] # !Y1L163 & Y1_rx_dpr_radr_local[21]);
Y1_rx_dpr_radr_local[21] = DFFE(Y1_rx_dpr_radr_local[21]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L092 is slaveregister:slaveregister_inst|i1760~232 at LC3_15_E1
--operation mode is normal

Y1L092 = !Y1L073 & (Y1L982 # Y1_rx_dpr_radr_local[21] & !Y1L373);


--J1L17Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[21]~reg0 at LC10_15_E1
--operation mode is normal

J1L17Q_lut_out = JB03_sload_path[21];
J1L17Q = DFFE(J1L17Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--Y1_command_2_local[21] is slaveregister:slaveregister_inst|command_2_local[21] at LC5_3_E1
--operation mode is normal

Y1_command_2_local[21]_lut_out = QE1_MASTERHWDATA[21];
Y1_command_2_local[21] = DFFE(Y1_command_2_local[21]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1L278 is slaveregister:slaveregister_inst|i~16323 at LC2_15_E1
--operation mode is normal

Y1L278 = B1L93Q & !B1L63Q & J1L17Q # !B1L93Q & Y1_command_2_local[21] & B1L63Q;


--Y1_command_4_local[21] is slaveregister:slaveregister_inst|command_4_local[21] at LC4_16_E1
--operation mode is normal

Y1_command_4_local[21]_lut_out = QE1_MASTERHWDATA[21];
Y1_command_4_local[21] = DFFE(Y1_command_4_local[21]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1_command_3_local[21] is slaveregister:slaveregister_inst|command_3_local[21] at LC6_11_E1
--operation mode is normal

Y1_command_3_local[21]_lut_out = QE1_MASTERHWDATA[21];
Y1_command_3_local[21] = DFFE(Y1_command_3_local[21]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L941);


--Y1L378 is slaveregister:slaveregister_inst|i~16324 at LC1_15_E1
--operation mode is normal

Y1L378 = B1L93Q & !B1L63Q & Y1_command_4_local[21] # !B1L93Q & Y1_command_3_local[21] & B1L63Q;


--Y1_command_1_local[21] is slaveregister:slaveregister_inst|command_1_local[21] at LC7_11_E1
--operation mode is normal

Y1_command_1_local[21]_lut_out = QE1_MASTERHWDATA[21];
Y1_command_1_local[21] = DFFE(Y1_command_1_local[21]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1_command_0_local[21] is slaveregister:slaveregister_inst|command_0_local[21] at LC6_14_E1
--operation mode is normal

Y1_command_0_local[21]_lut_out = QE1_MASTERHWDATA[21];
Y1_command_0_local[21] = DFFE(Y1_command_0_local[21]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L17);


--Y1L444 is slaveregister:slaveregister_inst|i~5322 at LC9_15_E1
--operation mode is normal

Y1L444 = B1L93Q & (B1L63Q # JB03_sload_path[21]) # !B1L93Q & !B1L63Q & Y1_command_0_local[21];


--J1L22Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[21]~reg0 at LC5_16_E1
--operation mode is normal

J1L22Q_lut_out = JB03_sload_path[21];
J1L22Q = DFFE(J1L22Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1L544 is slaveregister:slaveregister_inst|i~5323 at LC8_15_E1
--operation mode is normal

Y1L544 = Y1L444 & (J1L22Q # !B1L63Q) # !Y1L444 & Y1_command_1_local[21] & B1L63Q;


--Y1L244 is slaveregister:slaveregister_inst|i~5320 at LC6_15_E1
--operation mode is normal

Y1L244 = B1L83Q & (Y1L378 # B1L73Q) # !B1L83Q & !B1L73Q & Y1L544;


--Y1_com_ctrl_local[21] is slaveregister:slaveregister_inst|com_ctrl_local[21] at LC8_12_E1
--operation mode is normal

Y1_com_ctrl_local[21]_lut_out = !QE1_MASTERHWDATA[21];
Y1_com_ctrl_local[21] = DFFE(Y1_com_ctrl_local[21]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L7);


--Y1L478 is slaveregister:slaveregister_inst|i~16325 at LC10_13_E1
--operation mode is normal

Y1L478 = Y1_com_ctrl_local[21] & Y1_tx_dpr_wadr_local[21] & B1L93Q # !Y1_com_ctrl_local[21] & (Y1_tx_dpr_wadr_local[21] # !B1L93Q);


--Y1L578 is slaveregister:slaveregister_inst|i~16326 at LC4_15_E1
--operation mode is normal

Y1L578 = B1L63Q & Y1_rx_dpr_radr_local[21] & B1L93Q # !B1L63Q & Y1L478;


--Y1L344 is slaveregister:slaveregister_inst|i~5321 at LC7_15_E1
--operation mode is normal

Y1L344 = Y1L244 & (Y1L578 # !B1L73Q) # !Y1L244 & Y1L278 & B1L73Q;


--Y1_tx_dpr_wadr_local[22] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[22] at LC3_2_H1
--operation mode is normal

Y1_tx_dpr_wadr_local[22]_lut_out = !TB1L7Q & (Y1L953 & QE1_MASTERHWDATA[22] # !Y1L953 & Y1_tx_dpr_wadr_local[22]);
Y1_tx_dpr_wadr_local[22] = DFFE(Y1_tx_dpr_wadr_local[22]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L782 is slaveregister:slaveregister_inst|i1759~231 at LC7_2_H1
--operation mode is normal

Y1L782 = !B1L04Q & !B1L53Q & Y1_tx_dpr_wadr_local[22] & Y1L266;


--Y1_rx_dpr_radr_local[22] is slaveregister:slaveregister_inst|rx_dpr_radr_local[22] at LC3_13_H1
--operation mode is normal

Y1_rx_dpr_radr_local[22]_lut_out = !TB1L7Q & (Y1L163 & QE1_MASTERHWDATA[22] # !Y1L163 & Y1_rx_dpr_radr_local[22]);
Y1_rx_dpr_radr_local[22] = DFFE(Y1_rx_dpr_radr_local[22]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L882 is slaveregister:slaveregister_inst|i1759~232 at LC7_13_H1
--operation mode is normal

Y1L882 = !Y1L073 & (Y1L782 # Y1_rx_dpr_radr_local[22] & !Y1L373);


--J1L27Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[22]~reg0 at LC10_14_H1
--operation mode is normal

J1L27Q_lut_out = JB03_sload_path[22];
J1L27Q = DFFE(J1L27Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--Y1_command_2_local[22] is slaveregister:slaveregister_inst|command_2_local[22] at LC9_14_H1
--operation mode is normal

Y1_command_2_local[22]_lut_out = QE1_MASTERHWDATA[22];
Y1_command_2_local[22] = DFFE(Y1_command_2_local[22]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1L678 is slaveregister:slaveregister_inst|i~16327 at LC5_14_H1
--operation mode is normal

Y1L678 = B1L63Q & Y1_command_2_local[22] & !B1L93Q # !B1L63Q & B1L93Q & J1L27Q;


--Y1_command_4_local[22] is slaveregister:slaveregister_inst|command_4_local[22] at LC3_5_H1
--operation mode is normal

Y1_command_4_local[22]_lut_out = QE1_MASTERHWDATA[22];
Y1_command_4_local[22] = DFFE(Y1_command_4_local[22]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1_command_3_local[22] is slaveregister:slaveregister_inst|command_3_local[22] at LC6_13_H1
--operation mode is normal

Y1_command_3_local[22]_lut_out = QE1_MASTERHWDATA[22];
Y1_command_3_local[22] = DFFE(Y1_command_3_local[22]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L941);


--Y1L778 is slaveregister:slaveregister_inst|i~16328 at LC7_14_H1
--operation mode is normal

Y1L778 = B1L93Q & !B1L63Q & Y1_command_4_local[22] # !B1L93Q & B1L63Q & Y1_command_3_local[22];


--Y1_command_1_local[22] is slaveregister:slaveregister_inst|command_1_local[22] at LC2_15_H1
--operation mode is normal

Y1_command_1_local[22]_lut_out = QE1_MASTERHWDATA[22];
Y1_command_1_local[22] = DFFE(Y1_command_1_local[22]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1_command_0_local[22] is slaveregister:slaveregister_inst|command_0_local[22] at LC5_15_H1
--operation mode is normal

Y1_command_0_local[22]_lut_out = QE1_MASTERHWDATA[22];
Y1_command_0_local[22] = DFFE(Y1_command_0_local[22]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L17);


--Y1L844 is slaveregister:slaveregister_inst|i~5326 at LC10_16_H1
--operation mode is normal

Y1L844 = B1L93Q & (B1L63Q # JB03_sload_path[22]) # !B1L93Q & !B1L63Q & Y1_command_0_local[22];


--J1L32Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[22]~reg0 at LC4_16_H1
--operation mode is normal

J1L32Q_lut_out = JB03_sload_path[22];
J1L32Q = DFFE(J1L32Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1L944 is slaveregister:slaveregister_inst|i~5327 at LC6_15_H1
--operation mode is normal

Y1L944 = Y1L844 & (J1L32Q # !B1L63Q) # !Y1L844 & Y1_command_1_local[22] & B1L63Q;


--Y1L644 is slaveregister:slaveregister_inst|i~5324 at LC3_14_H1
--operation mode is normal

Y1L644 = B1L83Q & (B1L73Q # Y1L778) # !B1L83Q & !B1L73Q & Y1L944;


--Y1_com_ctrl_local[22] is slaveregister:slaveregister_inst|com_ctrl_local[22] at LC6_2_H1
--operation mode is normal

Y1_com_ctrl_local[22]_lut_out = QE1_MASTERHWDATA[22];
Y1_com_ctrl_local[22] = DFFE(Y1_com_ctrl_local[22]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L7);


--Y1L878 is slaveregister:slaveregister_inst|i~16329 at LC8_2_H1
--operation mode is normal

Y1L878 = Y1_com_ctrl_local[22] & (Y1_tx_dpr_wadr_local[22] # !B1L93Q) # !Y1_com_ctrl_local[22] & Y1_tx_dpr_wadr_local[22] & B1L93Q;


--Y1L978 is slaveregister:slaveregister_inst|i~16330 at LC8_14_H1
--operation mode is normal

Y1L978 = B1L63Q & B1L93Q & Y1_rx_dpr_radr_local[22] # !B1L63Q & Y1L878;


--Y1L744 is slaveregister:slaveregister_inst|i~5325 at LC1_14_H1
--operation mode is normal

Y1L744 = Y1L644 & (Y1L978 # !B1L73Q) # !Y1L644 & Y1L678 & B1L73Q;


--Y1_tx_dpr_wadr_local[23] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[23] at LC1_2_H1
--operation mode is normal

Y1_tx_dpr_wadr_local[23]_lut_out = !TB1L7Q & (Y1L953 & QE1_MASTERHWDATA[23] # !Y1L953 & Y1_tx_dpr_wadr_local[23]);
Y1_tx_dpr_wadr_local[23] = DFFE(Y1_tx_dpr_wadr_local[23]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L582 is slaveregister:slaveregister_inst|i1758~231 at LC10_2_H1
--operation mode is normal

Y1L582 = !B1L53Q & Y1_tx_dpr_wadr_local[23] & !B1L04Q & Y1L266;


--Y1_rx_dpr_radr_local[23] is slaveregister:slaveregister_inst|rx_dpr_radr_local[23] at LC2_2_H1
--operation mode is normal

Y1_rx_dpr_radr_local[23]_lut_out = !TB1L7Q & (Y1L163 & QE1_MASTERHWDATA[23] # !Y1L163 & Y1_rx_dpr_radr_local[23]);
Y1_rx_dpr_radr_local[23] = DFFE(Y1_rx_dpr_radr_local[23]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L682 is slaveregister:slaveregister_inst|i1758~232 at LC6_3_H1
--operation mode is normal

Y1L682 = !Y1L073 & (Y1L582 # Y1_rx_dpr_radr_local[23] & !Y1L373);


--J1L37Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[23]~reg0 at LC2_3_H1
--operation mode is normal

J1L37Q_lut_out = JB03_sload_path[23];
J1L37Q = DFFE(J1L37Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--Y1_command_2_local[23] is slaveregister:slaveregister_inst|command_2_local[23] at LC5_1_H1
--operation mode is normal

Y1_command_2_local[23]_lut_out = QE1_MASTERHWDATA[23];
Y1_command_2_local[23] = DFFE(Y1_command_2_local[23]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1L088 is slaveregister:slaveregister_inst|i~16331 at LC9_3_H1
--operation mode is normal

Y1L088 = B1L93Q & !B1L63Q & J1L37Q # !B1L93Q & Y1_command_2_local[23] & B1L63Q;


--Y1_command_4_local[23] is slaveregister:slaveregister_inst|command_4_local[23] at LC5_5_H1
--operation mode is normal

Y1_command_4_local[23]_lut_out = QE1_MASTERHWDATA[23];
Y1_command_4_local[23] = DFFE(Y1_command_4_local[23]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1_command_3_local[23] is slaveregister:slaveregister_inst|command_3_local[23] at LC3_1_H1
--operation mode is normal

Y1_command_3_local[23]_lut_out = QE1_MASTERHWDATA[23];
Y1_command_3_local[23] = DFFE(Y1_command_3_local[23]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L941);


--Y1L188 is slaveregister:slaveregister_inst|i~16332 at LC3_4_H1
--operation mode is normal

Y1L188 = B1L93Q & !B1L63Q & Y1_command_4_local[23] # !B1L93Q & Y1_command_3_local[23] & B1L63Q;


--Y1_command_1_local[23] is slaveregister:slaveregister_inst|command_1_local[23] at LC3_3_H1
--operation mode is normal

Y1_command_1_local[23]_lut_out = QE1_MASTERHWDATA[23];
Y1_command_1_local[23] = DFFE(Y1_command_1_local[23]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1_command_0_local[23] is slaveregister:slaveregister_inst|command_0_local[23] at LC7_4_H1
--operation mode is normal

Y1_command_0_local[23]_lut_out = QE1_MASTERHWDATA[23];
Y1_command_0_local[23] = DFFE(Y1_command_0_local[23]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L17);


--Y1L254 is slaveregister:slaveregister_inst|i~5330 at LC6_4_H1
--operation mode is normal

Y1L254 = B1L93Q & (B1L63Q # JB03_sload_path[23]) # !B1L93Q & !B1L63Q & Y1_command_0_local[23];


--J1L42Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[23]~reg0 at LC1_4_H1
--operation mode is normal

J1L42Q_lut_out = JB03_sload_path[23];
J1L42Q = DFFE(J1L42Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1L354 is slaveregister:slaveregister_inst|i~5331 at LC4_3_H1
--operation mode is normal

Y1L354 = Y1L254 & (J1L42Q # !B1L63Q) # !Y1L254 & Y1_command_1_local[23] & B1L63Q;


--Y1L054 is slaveregister:slaveregister_inst|i~5328 at LC7_3_H1
--operation mode is normal

Y1L054 = B1L83Q & (B1L73Q # Y1L188) # !B1L83Q & !B1L73Q & Y1L354;


--Y1_com_ctrl_local[23] is slaveregister:slaveregister_inst|com_ctrl_local[23] at LC9_2_H1
--operation mode is normal

Y1_com_ctrl_local[23]_lut_out = QE1_MASTERHWDATA[23];
Y1_com_ctrl_local[23] = DFFE(Y1_com_ctrl_local[23]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L7);


--Y1L288 is slaveregister:slaveregister_inst|i~16333 at LC10_3_H1
--operation mode is normal

Y1L288 = Y1_com_ctrl_local[23] & (Y1_tx_dpr_wadr_local[23] # !B1L93Q) # !Y1_com_ctrl_local[23] & Y1_tx_dpr_wadr_local[23] & B1L93Q;


--Y1L388 is slaveregister:slaveregister_inst|i~16334 at LC8_3_H1
--operation mode is normal

Y1L388 = B1L63Q & B1L93Q & Y1_rx_dpr_radr_local[23] # !B1L63Q & Y1L288;


--Y1L154 is slaveregister:slaveregister_inst|i~5329 at LC5_3_H1
--operation mode is normal

Y1L154 = Y1L054 & (Y1L388 # !B1L73Q) # !Y1L054 & B1L73Q & Y1L088;


--Y1L282 is slaveregister:slaveregister_inst|i1757~326 at LC5_15_I1
--operation mode is normal

Y1L282 = !B1L93Q & B1L53Q & B1L63Q & Y1L931;


--J1L47Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[24]~reg0 at LC10_14_C1
--operation mode is normal

J1L47Q_lut_out = JB03_sload_path[24];
J1L47Q = DFFE(J1L47Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--Y1_command_2_local[24] is slaveregister:slaveregister_inst|command_2_local[24] at LC5_14_F1
--operation mode is normal

Y1_command_2_local[24]_lut_out = QE1_MASTERHWDATA[24];
Y1_command_2_local[24] = DFFE(Y1_command_2_local[24]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1L488 is slaveregister:slaveregister_inst|i~16335 at LC6_14_C1
--operation mode is normal

Y1L488 = B1L63Q & !B1L93Q & Y1_command_2_local[24] # !B1L63Q & B1L93Q & J1L47Q;


--Y1_command_4_local[24] is slaveregister:slaveregister_inst|command_4_local[24] at LC3_11_J1
--operation mode is normal

Y1_command_4_local[24]_lut_out = QE1_MASTERHWDATA[24];
Y1_command_4_local[24] = DFFE(Y1_command_4_local[24]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1_command_3_local[24] is slaveregister:slaveregister_inst|command_3_local[24] at LC3_8_J1
--operation mode is normal

Y1_command_3_local[24]_lut_out = QE1_MASTERHWDATA[24];
Y1_command_3_local[24] = DFFE(Y1_command_3_local[24]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L941);


--Y1L588 is slaveregister:slaveregister_inst|i~16336 at LC10_11_J1
--operation mode is normal

Y1L588 = B1L63Q & Y1_command_3_local[24] & !B1L93Q # !B1L63Q & B1L93Q & Y1_command_4_local[24];


--Y1_command_1_local[24] is slaveregister:slaveregister_inst|command_1_local[24] at LC2_15_C1
--operation mode is normal

Y1_command_1_local[24]_lut_out = QE1_MASTERHWDATA[24];
Y1_command_1_local[24] = DFFE(Y1_command_1_local[24]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1_command_0_local[24] is slaveregister:slaveregister_inst|command_0_local[24] at LC10_10_F1
--operation mode is normal

Y1_command_0_local[24]_lut_out = QE1_MASTERHWDATA[24];
Y1_command_0_local[24] = DFFE(Y1_command_0_local[24]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L17);


--Y1L654 is slaveregister:slaveregister_inst|i~5334 at LC4_15_C1
--operation mode is normal

Y1L654 = B1L93Q & (B1L63Q # JB03_sload_path[24]) # !B1L93Q & Y1_command_0_local[24] & !B1L63Q;


--J1L52Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[24]~reg0 at LC3_14_C1
--operation mode is normal

J1L52Q_lut_out = JB03_sload_path[24];
J1L52Q = DFFE(J1L52Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1L754 is slaveregister:slaveregister_inst|i~5335 at LC8_14_C1
--operation mode is normal

Y1L754 = Y1L654 & (J1L52Q # !B1L63Q) # !Y1L654 & B1L63Q & Y1_command_1_local[24];


--Y1L454 is slaveregister:slaveregister_inst|i~5332 at LC5_14_C1
--operation mode is normal

Y1L454 = B1L83Q & (B1L73Q # Y1L588) # !B1L83Q & !B1L73Q & Y1L754;


--Y1_rx_dpr_radr_local[24] is slaveregister:slaveregister_inst|rx_dpr_radr_local[24] at LC5_16_F1
--operation mode is normal

Y1_rx_dpr_radr_local[24]_lut_out = !TB1L7Q & (Y1L163 & QE1_MASTERHWDATA[24] # !Y1L163 & Y1_rx_dpr_radr_local[24]);
Y1_rx_dpr_radr_local[24] = DFFE(Y1_rx_dpr_radr_local[24]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1_tx_dpr_wadr_local[24] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[24] at LC9_5_F1
--operation mode is normal

Y1_tx_dpr_wadr_local[24]_lut_out = !TB1L7Q & (Y1L953 & QE1_MASTERHWDATA[24] # !Y1L953 & Y1_tx_dpr_wadr_local[24]);
Y1_tx_dpr_wadr_local[24] = DFFE(Y1_tx_dpr_wadr_local[24]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1_com_ctrl_local[24] is slaveregister:slaveregister_inst|com_ctrl_local[24] at LC6_5_F1
--operation mode is normal

Y1_com_ctrl_local[24]_lut_out = !QE1_MASTERHWDATA[24];
Y1_com_ctrl_local[24] = DFFE(Y1_com_ctrl_local[24]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L7);


--Y1L688 is slaveregister:slaveregister_inst|i~16337 at LC8_5_F1
--operation mode is normal

Y1L688 = Y1_com_ctrl_local[24] & Y1_tx_dpr_wadr_local[24] & B1L93Q # !Y1_com_ctrl_local[24] & (Y1_tx_dpr_wadr_local[24] # !B1L93Q);


--Y1L788 is slaveregister:slaveregister_inst|i~16338 at LC4_16_F1
--operation mode is normal

Y1L788 = B1L63Q & Y1_rx_dpr_radr_local[24] & B1L93Q # !B1L63Q & Y1L688;


--Y1L554 is slaveregister:slaveregister_inst|i~5333 at LC7_14_C1
--operation mode is normal

Y1L554 = Y1L454 & (Y1L788 # !B1L73Q) # !Y1L454 & Y1L488 & B1L73Q;


--Y1L382 is slaveregister:slaveregister_inst|i1757~327 at LC9_14_C1
--operation mode is normal

Y1L382 = FL_ATTN & (Y1L282 # !B1L53Q & Y1L554) # !FL_ATTN & !B1L53Q & Y1L554;


--Y1L482 is slaveregister:slaveregister_inst|i1757~328 at LC2_16_F1
--operation mode is normal

Y1L482 = Y1L273 & Y1_rx_dpr_radr_local[24] & !Y1L373 # !Y1L273 & (Y1_tx_dpr_wadr_local[24] # Y1_rx_dpr_radr_local[24] & !Y1L373);


--Y1_tx_dpr_wadr_local[25] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[25] at LC6_2_J1
--operation mode is normal

Y1_tx_dpr_wadr_local[25]_lut_out = !TB1L7Q & (Y1L953 & QE1_MASTERHWDATA[25] # !Y1L953 & Y1_tx_dpr_wadr_local[25]);
Y1_tx_dpr_wadr_local[25] = DFFE(Y1_tx_dpr_wadr_local[25]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L082 is slaveregister:slaveregister_inst|i1756~231 at LC3_3_J1
--operation mode is normal

Y1L082 = !B1L04Q & !B1L53Q & Y1_tx_dpr_wadr_local[25] & Y1L266;


--Y1_rx_dpr_radr_local[25] is slaveregister:slaveregister_inst|rx_dpr_radr_local[25] at LC7_3_J1
--operation mode is normal

Y1_rx_dpr_radr_local[25]_lut_out = !TB1L7Q & (Y1L163 & QE1_MASTERHWDATA[25] # !Y1L163 & Y1_rx_dpr_radr_local[25]);
Y1_rx_dpr_radr_local[25] = DFFE(Y1_rx_dpr_radr_local[25]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L182 is slaveregister:slaveregister_inst|i1756~232 at LC3_9_J1
--operation mode is normal

Y1L182 = !Y1L073 & (Y1L082 # Y1_rx_dpr_radr_local[25] & !Y1L373);


--J1L57Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[25]~reg0 at LC9_10_J1
--operation mode is normal

J1L57Q_lut_out = JB03_sload_path[25];
J1L57Q = DFFE(J1L57Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--Y1_command_2_local[25] is slaveregister:slaveregister_inst|command_2_local[25] at LC5_4_J1
--operation mode is normal

Y1_command_2_local[25]_lut_out = QE1_MASTERHWDATA[25];
Y1_command_2_local[25] = DFFE(Y1_command_2_local[25]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1L888 is slaveregister:slaveregister_inst|i~16339 at LC1_9_J1
--operation mode is normal

Y1L888 = B1L63Q & !B1L93Q & Y1_command_2_local[25] # !B1L63Q & B1L93Q & J1L57Q;


--Y1_command_4_local[25] is slaveregister:slaveregister_inst|command_4_local[25] at LC10_9_J1
--operation mode is normal

Y1_command_4_local[25]_lut_out = QE1_MASTERHWDATA[25];
Y1_command_4_local[25] = DFFE(Y1_command_4_local[25]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1_command_3_local[25] is slaveregister:slaveregister_inst|command_3_local[25] at LC6_8_J1
--operation mode is normal

Y1_command_3_local[25]_lut_out = QE1_MASTERHWDATA[25];
Y1_command_3_local[25] = DFFE(Y1_command_3_local[25]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L941);


--Y1L988 is slaveregister:slaveregister_inst|i~16340 at LC9_9_J1
--operation mode is normal

Y1L988 = B1L93Q & Y1_command_4_local[25] & !B1L63Q # !B1L93Q & Y1_command_3_local[25] & B1L63Q;


--Y1_command_1_local[25] is slaveregister:slaveregister_inst|command_1_local[25] at LC5_8_J1
--operation mode is normal

Y1_command_1_local[25]_lut_out = QE1_MASTERHWDATA[25];
Y1_command_1_local[25] = DFFE(Y1_command_1_local[25]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1_command_0_local[25] is slaveregister:slaveregister_inst|command_0_local[25] at LC8_11_J1
--operation mode is normal

Y1_command_0_local[25]_lut_out = QE1_MASTERHWDATA[25];
Y1_command_0_local[25] = DFFE(Y1_command_0_local[25]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L17);


--Y1L064 is slaveregister:slaveregister_inst|i~5338 at LC5_10_J1
--operation mode is normal

Y1L064 = B1L93Q & (B1L63Q # JB03_sload_path[25]) # !B1L93Q & Y1_command_0_local[25] & !B1L63Q;


--J1L62Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[25]~reg0 at LC6_10_J1
--operation mode is normal

J1L62Q_lut_out = JB03_sload_path[25];
J1L62Q = DFFE(J1L62Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1L164 is slaveregister:slaveregister_inst|i~5339 at LC2_9_J1
--operation mode is normal

Y1L164 = Y1L064 & (J1L62Q # !B1L63Q) # !Y1L064 & B1L63Q & Y1_command_1_local[25];


--Y1L854 is slaveregister:slaveregister_inst|i~5336 at LC7_9_J1
--operation mode is normal

Y1L854 = B1L83Q & (B1L73Q # Y1L988) # !B1L83Q & !B1L73Q & Y1L164;


--Y1_com_ctrl_local[25] is slaveregister:slaveregister_inst|com_ctrl_local[25] at LC4_3_J1
--operation mode is normal

Y1_com_ctrl_local[25]_lut_out = QE1_MASTERHWDATA[25];
Y1_com_ctrl_local[25] = DFFE(Y1_com_ctrl_local[25]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L7);


--Y1L098 is slaveregister:slaveregister_inst|i~16341 at LC10_2_J1
--operation mode is normal

Y1L098 = Y1_tx_dpr_wadr_local[25] & (B1L93Q # Y1_com_ctrl_local[25]) # !Y1_tx_dpr_wadr_local[25] & !B1L93Q & Y1_com_ctrl_local[25];


--Y1L198 is slaveregister:slaveregister_inst|i~16342 at LC4_9_J1
--operation mode is normal

Y1L198 = B1L63Q & B1L93Q & Y1_rx_dpr_radr_local[25] # !B1L63Q & Y1L098;


--Y1L954 is slaveregister:slaveregister_inst|i~5337 at LC8_9_J1
--operation mode is normal

Y1L954 = Y1L854 & (Y1L198 # !B1L73Q) # !Y1L854 & Y1L888 & B1L73Q;


--Y1_tx_dpr_wadr_local[26] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[26] at LC8_2_J1
--operation mode is normal

Y1_tx_dpr_wadr_local[26]_lut_out = !TB1L7Q & (Y1L953 & QE1_MASTERHWDATA[26] # !Y1L953 & Y1_tx_dpr_wadr_local[26]);
Y1_tx_dpr_wadr_local[26] = DFFE(Y1_tx_dpr_wadr_local[26]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L872 is slaveregister:slaveregister_inst|i1755~231 at LC9_3_J1
--operation mode is normal

Y1L872 = !B1L04Q & !B1L53Q & Y1_tx_dpr_wadr_local[26] & Y1L266;


--Y1_rx_dpr_radr_local[26] is slaveregister:slaveregister_inst|rx_dpr_radr_local[26] at LC8_3_J1
--operation mode is normal

Y1_rx_dpr_radr_local[26]_lut_out = !TB1L7Q & (Y1L163 & QE1_MASTERHWDATA[26] # !Y1L163 & Y1_rx_dpr_radr_local[26]);
Y1_rx_dpr_radr_local[26] = DFFE(Y1_rx_dpr_radr_local[26]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L972 is slaveregister:slaveregister_inst|i1755~232 at LC1_13_J1
--operation mode is normal

Y1L972 = !Y1L073 & (Y1L872 # Y1_rx_dpr_radr_local[26] & !Y1L373);


--J1L67Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[26]~reg0 at LC5_12_J1
--operation mode is normal

J1L67Q_lut_out = JB03_sload_path[26];
J1L67Q = DFFE(J1L67Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--Y1L298 is slaveregister:slaveregister_inst|i~16343 at LC4_12_J1
--operation mode is normal

Y1L298 = B1L93Q & !B1L63Q & J1L67Q # !B1L93Q & Y1_command_2_local[26] & B1L63Q;


--Y1_command_4_local[26] is slaveregister:slaveregister_inst|command_4_local[26] at LC5_11_J1
--operation mode is normal

Y1_command_4_local[26]_lut_out = QE1_MASTERHWDATA[26];
Y1_command_4_local[26] = DFFE(Y1_command_4_local[26]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1_command_3_local[26] is slaveregister:slaveregister_inst|command_3_local[26] at LC3_4_J1
--operation mode is normal

Y1_command_3_local[26]_lut_out = QE1_MASTERHWDATA[26];
Y1_command_3_local[26] = DFFE(Y1_command_3_local[26]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L941);


--Y1L398 is slaveregister:slaveregister_inst|i~16344 at LC6_12_J1
--operation mode is normal

Y1L398 = B1L63Q & !B1L93Q & Y1_command_3_local[26] # !B1L63Q & B1L93Q & Y1_command_4_local[26];


--Y1_command_1_local[26] is slaveregister:slaveregister_inst|command_1_local[26] at LC4_13_J1
--operation mode is normal

Y1_command_1_local[26]_lut_out = QE1_MASTERHWDATA[26];
Y1_command_1_local[26] = DFFE(Y1_command_1_local[26]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1_command_0_local[26] is slaveregister:slaveregister_inst|command_0_local[26] at LC7_11_J1
--operation mode is normal

Y1_command_0_local[26]_lut_out = QE1_MASTERHWDATA[26];
Y1_command_0_local[26] = DFFE(Y1_command_0_local[26]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L17);


--Y1L464 is slaveregister:slaveregister_inst|i~5342 at LC8_12_J1
--operation mode is normal

Y1L464 = B1L93Q & (B1L63Q # JB03_sload_path[26]) # !B1L93Q & !B1L63Q & Y1_command_0_local[26];


--J1L72Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[26]~reg0 at LC3_13_J1
--operation mode is normal

J1L72Q_lut_out = JB03_sload_path[26];
J1L72Q = DFFE(J1L72Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1L564 is slaveregister:slaveregister_inst|i~5343 at LC7_12_J1
--operation mode is normal

Y1L564 = Y1L464 & (J1L72Q # !B1L63Q) # !Y1L464 & Y1_command_1_local[26] & B1L63Q;


--Y1L264 is slaveregister:slaveregister_inst|i~5340 at LC10_12_J1
--operation mode is normal

Y1L264 = B1L83Q & (B1L73Q # Y1L398) # !B1L83Q & !B1L73Q & Y1L564;


--Y1_com_ctrl_local[26] is slaveregister:slaveregister_inst|com_ctrl_local[26] at LC2_2_J1
--operation mode is normal

Y1_com_ctrl_local[26]_lut_out = QE1_MASTERHWDATA[26];
Y1_com_ctrl_local[26] = DFFE(Y1_com_ctrl_local[26]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L7);


--Y1L498 is slaveregister:slaveregister_inst|i~16345 at LC9_2_J1
--operation mode is normal

Y1L498 = Y1_com_ctrl_local[26] & (Y1_tx_dpr_wadr_local[26] # !B1L93Q) # !Y1_com_ctrl_local[26] & B1L93Q & Y1_tx_dpr_wadr_local[26];


--Y1L598 is slaveregister:slaveregister_inst|i~16346 at LC9_12_J1
--operation mode is normal

Y1L598 = B1L63Q & B1L93Q & Y1_rx_dpr_radr_local[26] # !B1L63Q & Y1L498;


--Y1L364 is slaveregister:slaveregister_inst|i~5341 at LC2_12_J1
--operation mode is normal

Y1L364 = Y1L264 & (Y1L598 # !B1L73Q) # !Y1L264 & B1L73Q & Y1L298;


--Y1_tx_dpr_wadr_local[27] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[27] at LC5_3_J1
--operation mode is normal

Y1_tx_dpr_wadr_local[27]_lut_out = !TB1L7Q & (Y1L953 & QE1_MASTERHWDATA[27] # !Y1L953 & Y1_tx_dpr_wadr_local[27]);
Y1_tx_dpr_wadr_local[27] = DFFE(Y1_tx_dpr_wadr_local[27]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L672 is slaveregister:slaveregister_inst|i1754~231 at LC10_3_J1
--operation mode is normal

Y1L672 = !B1L04Q & !B1L53Q & Y1_tx_dpr_wadr_local[27] & Y1L266;


--Y1_rx_dpr_radr_local[27] is slaveregister:slaveregister_inst|rx_dpr_radr_local[27] at LC1_3_J1
--operation mode is normal

Y1_rx_dpr_radr_local[27]_lut_out = !TB1L7Q & (Y1L163 & QE1_MASTERHWDATA[27] # !Y1L163 & Y1_rx_dpr_radr_local[27]);
Y1_rx_dpr_radr_local[27] = DFFE(Y1_rx_dpr_radr_local[27]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L772 is slaveregister:slaveregister_inst|i1754~232 at LC3_14_J1
--operation mode is normal

Y1L772 = !Y1L073 & (Y1L672 # Y1_rx_dpr_radr_local[27] & !Y1L373);


--J1L77Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[27]~reg0 at LC4_15_J1
--operation mode is normal

J1L77Q_lut_out = JB03_sload_path[27];
J1L77Q = DFFE(J1L77Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--Y1_command_2_local[27] is slaveregister:slaveregister_inst|command_2_local[27] at LC7_4_J1
--operation mode is normal

Y1_command_2_local[27]_lut_out = QE1_MASTERHWDATA[27];
Y1_command_2_local[27] = DFFE(Y1_command_2_local[27]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1L698 is slaveregister:slaveregister_inst|i~16347 at LC9_14_J1
--operation mode is normal

Y1L698 = B1L63Q & Y1_command_2_local[27] & !B1L93Q # !B1L63Q & B1L93Q & J1L77Q;


--Y1_command_4_local[27] is slaveregister:slaveregister_inst|command_4_local[27] at LC6_11_J1
--operation mode is normal

Y1_command_4_local[27]_lut_out = QE1_MASTERHWDATA[27];
Y1_command_4_local[27] = DFFE(Y1_command_4_local[27]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1_command_3_local[27] is slaveregister:slaveregister_inst|command_3_local[27] at LC5_15_J1
--operation mode is normal

Y1_command_3_local[27]_lut_out = QE1_MASTERHWDATA[27];
Y1_command_3_local[27] = DFFE(Y1_command_3_local[27]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L941);


--Y1L798 is slaveregister:slaveregister_inst|i~16348 at LC5_14_J1
--operation mode is normal

Y1L798 = B1L63Q & !B1L93Q & Y1_command_3_local[27] # !B1L63Q & Y1_command_4_local[27] & B1L93Q;


--Y1_command_1_local[27] is slaveregister:slaveregister_inst|command_1_local[27] at LC6_13_J1
--operation mode is normal

Y1_command_1_local[27]_lut_out = QE1_MASTERHWDATA[27];
Y1_command_1_local[27] = DFFE(Y1_command_1_local[27]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1_command_0_local[27] is slaveregister:slaveregister_inst|command_0_local[27] at LC9_11_J1
--operation mode is normal

Y1_command_0_local[27]_lut_out = QE1_MASTERHWDATA[27];
Y1_command_0_local[27] = DFFE(Y1_command_0_local[27]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L17);


--Y1L864 is slaveregister:slaveregister_inst|i~5346 at LC8_14_J1
--operation mode is normal

Y1L864 = B1L93Q & (B1L63Q # JB03_sload_path[27]) # !B1L93Q & Y1_command_0_local[27] & !B1L63Q;


--J1L82Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[27]~reg0 at LC7_14_J1
--operation mode is normal

J1L82Q_lut_out = JB03_sload_path[27];
J1L82Q = DFFE(J1L82Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1L964 is slaveregister:slaveregister_inst|i~5347 at LC6_14_J1
--operation mode is normal

Y1L964 = Y1L864 & (J1L82Q # !B1L63Q) # !Y1L864 & B1L63Q & Y1_command_1_local[27];


--Y1L664 is slaveregister:slaveregister_inst|i~5344 at LC10_14_J1
--operation mode is normal

Y1L664 = B1L83Q & (B1L73Q # Y1L798) # !B1L83Q & !B1L73Q & Y1L964;


--Y1_com_ctrl_local[27] is slaveregister:slaveregister_inst|com_ctrl_local[27] at LC2_3_J1
--operation mode is normal

Y1_com_ctrl_local[27]_lut_out = QE1_MASTERHWDATA[27];
Y1_com_ctrl_local[27] = DFFE(Y1_com_ctrl_local[27]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L7);


--Y1L898 is slaveregister:slaveregister_inst|i~16349 at LC7_2_J1
--operation mode is normal

Y1L898 = Y1_tx_dpr_wadr_local[27] & (B1L93Q # Y1_com_ctrl_local[27]) # !Y1_tx_dpr_wadr_local[27] & !B1L93Q & Y1_com_ctrl_local[27];


--Y1L998 is slaveregister:slaveregister_inst|i~16350 at LC2_14_J1
--operation mode is normal

Y1L998 = B1L63Q & Y1_rx_dpr_radr_local[27] & B1L93Q # !B1L63Q & Y1L898;


--Y1L764 is slaveregister:slaveregister_inst|i~5345 at LC1_14_J1
--operation mode is normal

Y1L764 = Y1L664 & (Y1L998 # !B1L73Q) # !Y1L664 & Y1L698 & B1L73Q;


--J1L87Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[28]~reg0 at LC4_16_I1
--operation mode is normal

J1L87Q_lut_out = JB03_sload_path[28];
J1L87Q = DFFE(J1L87Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--Y1L009 is slaveregister:slaveregister_inst|i~16351 at LC9_16_I1
--operation mode is normal

Y1L009 = B1L63Q & !B1L93Q & Y1_command_2_local[28] # !B1L63Q & B1L93Q & J1L87Q;


--Y1_command_4_local[28] is slaveregister:slaveregister_inst|command_4_local[28] at LC7_5_I1
--operation mode is normal

Y1_command_4_local[28]_lut_out = QE1_MASTERHWDATA[28];
Y1_command_4_local[28] = DFFE(Y1_command_4_local[28]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1_command_3_local[28] is slaveregister:slaveregister_inst|command_3_local[28] at LC3_5_I1
--operation mode is normal

Y1_command_3_local[28]_lut_out = QE1_MASTERHWDATA[28];
Y1_command_3_local[28] = DFFE(Y1_command_3_local[28]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L941);


--Y1L109 is slaveregister:slaveregister_inst|i~16352 at LC7_6_I1
--operation mode is normal

Y1L109 = B1L93Q & Y1_command_4_local[28] & !B1L63Q # !B1L93Q & Y1_command_3_local[28] & B1L63Q;


--Y1_command_1_local[28] is slaveregister:slaveregister_inst|command_1_local[28] at LC6_15_I1
--operation mode is normal

Y1_command_1_local[28]_lut_out = QE1_MASTERHWDATA[28];
Y1_command_1_local[28] = DFFE(Y1_command_1_local[28]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1_command_0_local[28] is slaveregister:slaveregister_inst|command_0_local[28] at LC5_2_I1
--operation mode is normal

Y1_command_0_local[28]_lut_out = QE1_MASTERHWDATA[28];
Y1_command_0_local[28] = DFFE(Y1_command_0_local[28]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L17);


--Y1L274 is slaveregister:slaveregister_inst|i~5350 at LC5_16_I1
--operation mode is normal

Y1L274 = B1L93Q & (B1L63Q # JB03_sload_path[28]) # !B1L93Q & Y1_command_0_local[28] & !B1L63Q;


--J1L92Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[28]~reg0 at LC2_16_I1
--operation mode is normal

J1L92Q_lut_out = JB03_sload_path[28];
J1L92Q = DFFE(J1L92Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1L374 is slaveregister:slaveregister_inst|i~5351 at LC3_16_I1
--operation mode is normal

Y1L374 = Y1L274 & (J1L92Q # !B1L63Q) # !Y1L274 & B1L63Q & Y1_command_1_local[28];


--Y1L074 is slaveregister:slaveregister_inst|i~5348 at LC8_16_I1
--operation mode is normal

Y1L074 = B1L83Q & (Y1L109 # B1L73Q) # !B1L83Q & !B1L73Q & Y1L374;


--Y1_rx_dpr_radr_local[28] is slaveregister:slaveregister_inst|rx_dpr_radr_local[28] at LC5_3_I1
--operation mode is normal

Y1_rx_dpr_radr_local[28]_lut_out = !TB1L7Q & (Y1L163 & QE1_MASTERHWDATA[28] # !Y1L163 & Y1_rx_dpr_radr_local[28]);
Y1_rx_dpr_radr_local[28] = DFFE(Y1_rx_dpr_radr_local[28]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1_tx_dpr_wadr_local[28] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[28] at LC9_3_I1
--operation mode is normal

Y1_tx_dpr_wadr_local[28]_lut_out = !TB1L7Q & (Y1L953 & QE1_MASTERHWDATA[28] # !Y1L953 & Y1_tx_dpr_wadr_local[28]);
Y1_tx_dpr_wadr_local[28] = DFFE(Y1_tx_dpr_wadr_local[28]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1_com_ctrl_local[28] is slaveregister:slaveregister_inst|com_ctrl_local[28] at LC7_3_I1
--operation mode is normal

Y1_com_ctrl_local[28]_lut_out = QE1_MASTERHWDATA[28];
Y1_com_ctrl_local[28] = DFFE(Y1_com_ctrl_local[28]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L7);


--Y1L209 is slaveregister:slaveregister_inst|i~16353 at LC3_3_I1
--operation mode is normal

Y1L209 = Y1_com_ctrl_local[28] & (Y1_tx_dpr_wadr_local[28] # !B1L93Q) # !Y1_com_ctrl_local[28] & B1L93Q & Y1_tx_dpr_wadr_local[28];


--Y1L309 is slaveregister:slaveregister_inst|i~16354 at LC10_3_I1
--operation mode is normal

Y1L309 = B1L63Q & Y1_rx_dpr_radr_local[28] & B1L93Q # !B1L63Q & Y1L209;


--Y1L174 is slaveregister:slaveregister_inst|i~5349 at LC7_16_I1
--operation mode is normal

Y1L174 = Y1L074 & (Y1L309 # !B1L73Q) # !Y1L074 & Y1L009 & B1L73Q;


--Y1L472 is slaveregister:slaveregister_inst|i1753~315 at LC7_15_I1
--operation mode is normal

Y1L472 = B1L53Q & FL_TDO & Y1L282 # !B1L53Q & (Y1L174 # FL_TDO & Y1L282);


--Y1L572 is slaveregister:slaveregister_inst|i1753~316 at LC3_4_I1
--operation mode is normal

Y1L572 = Y1_rx_dpr_radr_local[28] & (Y1_tx_dpr_wadr_local[28] & !Y1L273 # !Y1L373) # !Y1_rx_dpr_radr_local[28] & Y1_tx_dpr_wadr_local[28] & !Y1L273;


--Y1_tx_dpr_wadr_local[29] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[29] at LC4_2_J1
--operation mode is normal

Y1_tx_dpr_wadr_local[29]_lut_out = !TB1L7Q & (Y1L953 & QE1_MASTERHWDATA[29] # !Y1L953 & Y1_tx_dpr_wadr_local[29]);
Y1_tx_dpr_wadr_local[29] = DFFE(Y1_tx_dpr_wadr_local[29]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L272 is slaveregister:slaveregister_inst|i1752~231 at LC6_3_J1
--operation mode is normal

Y1L272 = !B1L04Q & !B1L53Q & Y1_tx_dpr_wadr_local[29] & Y1L266;


--Y1_rx_dpr_radr_local[29] is slaveregister:slaveregister_inst|rx_dpr_radr_local[29] at LC6_3_I1
--operation mode is normal

Y1_rx_dpr_radr_local[29]_lut_out = !TB1L7Q & (Y1L163 & QE1_MASTERHWDATA[29] # !Y1L163 & Y1_rx_dpr_radr_local[29]);
Y1_rx_dpr_radr_local[29] = DFFE(Y1_rx_dpr_radr_local[29]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L372 is slaveregister:slaveregister_inst|i1752~232 at LC9_10_I1
--operation mode is normal

Y1L372 = !Y1L073 & (Y1L272 # Y1_rx_dpr_radr_local[29] & !Y1L373);


--J1L97Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[29]~reg0 at LC4_10_I1
--operation mode is normal

J1L97Q_lut_out = JB03_sload_path[29];
J1L97Q = DFFE(J1L97Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--Y1L409 is slaveregister:slaveregister_inst|i~16355 at LC1_10_I1
--operation mode is normal

Y1L409 = B1L63Q & Y1_command_2_local[29] & !B1L93Q # !B1L63Q & J1L97Q & B1L93Q;


--Y1_command_4_local[29] is slaveregister:slaveregister_inst|command_4_local[29] at LC5_11_I1
--operation mode is normal

Y1_command_4_local[29]_lut_out = QE1_MASTERHWDATA[29];
Y1_command_4_local[29] = DFFE(Y1_command_4_local[29]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1_command_3_local[29] is slaveregister:slaveregister_inst|command_3_local[29] at LC4_4_I1
--operation mode is normal

Y1_command_3_local[29]_lut_out = QE1_MASTERHWDATA[29];
Y1_command_3_local[29] = DFFE(Y1_command_3_local[29]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L941);


--Y1L509 is slaveregister:slaveregister_inst|i~16356 at LC5_10_I1
--operation mode is normal

Y1L509 = B1L63Q & !B1L93Q & Y1_command_3_local[29] # !B1L63Q & B1L93Q & Y1_command_4_local[29];


--Y1_command_1_local[29] is slaveregister:slaveregister_inst|command_1_local[29] at LC5_1_I1
--operation mode is normal

Y1_command_1_local[29]_lut_out = QE1_MASTERHWDATA[29];
Y1_command_1_local[29] = DFFE(Y1_command_1_local[29]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1_command_0_local[29] is slaveregister:slaveregister_inst|command_0_local[29] at LC6_1_I1
--operation mode is normal

Y1_command_0_local[29]_lut_out = QE1_MASTERHWDATA[29];
Y1_command_0_local[29] = DFFE(Y1_command_0_local[29]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L17);


--Y1L674 is slaveregister:slaveregister_inst|i~5354 at LC2_11_I1
--operation mode is normal

Y1L674 = B1L93Q & (B1L63Q # JB03_sload_path[29]) # !B1L93Q & !B1L63Q & Y1_command_0_local[29];


--J1L03Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[29]~reg0 at LC10_10_I1
--operation mode is normal

J1L03Q_lut_out = JB03_sload_path[29];
J1L03Q = DFFE(J1L03Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1L774 is slaveregister:slaveregister_inst|i~5355 at LC8_10_I1
--operation mode is normal

Y1L774 = Y1L674 & (J1L03Q # !B1L63Q) # !Y1L674 & B1L63Q & Y1_command_1_local[29];


--Y1L474 is slaveregister:slaveregister_inst|i~5352 at LC3_10_I1
--operation mode is normal

Y1L474 = B1L83Q & (Y1L509 # B1L73Q) # !B1L83Q & !B1L73Q & Y1L774;


--Y1_com_ctrl_local[29] is slaveregister:slaveregister_inst|com_ctrl_local[29] at LC3_2_J1
--operation mode is normal

Y1_com_ctrl_local[29]_lut_out = QE1_MASTERHWDATA[29];
Y1_com_ctrl_local[29] = DFFE(Y1_com_ctrl_local[29]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L7);


--Y1L609 is slaveregister:slaveregister_inst|i~16357 at LC5_2_J1
--operation mode is normal

Y1L609 = Y1_tx_dpr_wadr_local[29] & (B1L93Q # Y1_com_ctrl_local[29]) # !Y1_tx_dpr_wadr_local[29] & !B1L93Q & Y1_com_ctrl_local[29];


--Y1L709 is slaveregister:slaveregister_inst|i~16358 at LC6_10_I1
--operation mode is normal

Y1L709 = B1L63Q & Y1_rx_dpr_radr_local[29] & B1L93Q # !B1L63Q & Y1L609;


--Y1L574 is slaveregister:slaveregister_inst|i~5353 at LC7_10_I1
--operation mode is normal

Y1L574 = Y1L474 & (Y1L709 # !B1L73Q) # !Y1L474 & Y1L409 & B1L73Q;


--Y1_tx_dpr_wadr_local[30] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[30] at LC3_9_I1
--operation mode is normal

Y1_tx_dpr_wadr_local[30]_lut_out = !TB1L7Q & (Y1L953 & QE1_MASTERHWDATA[30] # !Y1L953 & Y1_tx_dpr_wadr_local[30]);
Y1_tx_dpr_wadr_local[30] = DFFE(Y1_tx_dpr_wadr_local[30]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L072 is slaveregister:slaveregister_inst|i1751~231 at LC4_9_I1
--operation mode is normal

Y1L072 = Y1L266 & !B1L04Q & !B1L53Q & Y1_tx_dpr_wadr_local[30];


--Y1_rx_dpr_radr_local[30] is slaveregister:slaveregister_inst|rx_dpr_radr_local[30] at LC8_7_I1
--operation mode is normal

Y1_rx_dpr_radr_local[30]_lut_out = !TB1L7Q & (Y1L163 & QE1_MASTERHWDATA[30] # !Y1L163 & Y1_rx_dpr_radr_local[30]);
Y1_rx_dpr_radr_local[30] = DFFE(Y1_rx_dpr_radr_local[30]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L172 is slaveregister:slaveregister_inst|i1751~232 at LC1_8_I1
--operation mode is normal

Y1L172 = !Y1L073 & (Y1L072 # Y1_rx_dpr_radr_local[30] & !Y1L373);


--J1L08Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[30]~reg0 at LC2_8_I1
--operation mode is normal

J1L08Q_lut_out = JB03_sload_path[30];
J1L08Q = DFFE(J1L08Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--Y1L809 is slaveregister:slaveregister_inst|i~16359 at LC3_7_I1
--operation mode is normal

Y1L809 = B1L63Q & Y1_command_2_local[30] & !B1L93Q # !B1L63Q & B1L93Q & J1L08Q;


--Y1_command_4_local[30] is slaveregister:slaveregister_inst|command_4_local[30] at LC6_5_I1
--operation mode is normal

Y1_command_4_local[30]_lut_out = QE1_MASTERHWDATA[30];
Y1_command_4_local[30] = DFFE(Y1_command_4_local[30]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1_command_3_local[30] is slaveregister:slaveregister_inst|command_3_local[30] at LC9_5_I1
--operation mode is normal

Y1_command_3_local[30]_lut_out = QE1_MASTERHWDATA[30];
Y1_command_3_local[30] = DFFE(Y1_command_3_local[30]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L941);


--Y1L909 is slaveregister:slaveregister_inst|i~16360 at LC5_6_I1
--operation mode is normal

Y1L909 = B1L93Q & Y1_command_4_local[30] & !B1L63Q # !B1L93Q & Y1_command_3_local[30] & B1L63Q;


--Y1_command_1_local[30] is slaveregister:slaveregister_inst|command_1_local[30] at LC6_6_I1
--operation mode is normal

Y1_command_1_local[30]_lut_out = QE1_MASTERHWDATA[30];
Y1_command_1_local[30] = DFFE(Y1_command_1_local[30]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1_command_0_local[30] is slaveregister:slaveregister_inst|command_0_local[30] at LC3_2_I1
--operation mode is normal

Y1_command_0_local[30]_lut_out = QE1_MASTERHWDATA[30];
Y1_command_0_local[30] = DFFE(Y1_command_0_local[30]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L17);


--Y1L084 is slaveregister:slaveregister_inst|i~5358 at LC5_8_I1
--operation mode is normal

Y1L084 = B1L93Q & (B1L63Q # JB03_sload_path[30]) # !B1L93Q & Y1_command_0_local[30] & !B1L63Q;


--J1L13Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[30]~reg0 at LC7_8_I1
--operation mode is normal

J1L13Q_lut_out = JB03_sload_path[30];
J1L13Q = DFFE(J1L13Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1L184 is slaveregister:slaveregister_inst|i~5359 at LC4_7_I1
--operation mode is normal

Y1L184 = Y1L084 & (J1L13Q # !B1L63Q) # !Y1L084 & B1L63Q & Y1_command_1_local[30];


--Y1L874 is slaveregister:slaveregister_inst|i~5356 at LC2_7_I1
--operation mode is normal

Y1L874 = B1L83Q & (B1L73Q # Y1L909) # !B1L83Q & !B1L73Q & Y1L184;


--Y1_com_ctrl_local[30] is slaveregister:slaveregister_inst|com_ctrl_local[30] at LC10_9_I1
--operation mode is normal

Y1_com_ctrl_local[30]_lut_out = QE1_MASTERHWDATA[30];
Y1_com_ctrl_local[30] = DFFE(Y1_com_ctrl_local[30]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L7);


--Y1L019 is slaveregister:slaveregister_inst|i~16361 at LC9_9_I1
--operation mode is normal

Y1L019 = Y1_com_ctrl_local[30] & (Y1_tx_dpr_wadr_local[30] # !B1L93Q) # !Y1_com_ctrl_local[30] & B1L93Q & Y1_tx_dpr_wadr_local[30];


--Y1L119 is slaveregister:slaveregister_inst|i~16362 at LC9_8_I1
--operation mode is normal

Y1L119 = B1L63Q & Y1_rx_dpr_radr_local[30] & B1L93Q # !B1L63Q & Y1L019;


--Y1L974 is slaveregister:slaveregister_inst|i~5357 at LC6_7_I1
--operation mode is normal

Y1L974 = Y1L874 & (Y1L119 # !B1L73Q) # !Y1L874 & B1L73Q & Y1L809;


--Y1_tx_dpr_wadr_local[31] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[31] at LC2_9_I1
--operation mode is normal

Y1_tx_dpr_wadr_local[31]_lut_out = !TB1L7Q & (Y1L953 & QE1_MASTERHWDATA[31] # !Y1L953 & Y1_tx_dpr_wadr_local[31]);
Y1_tx_dpr_wadr_local[31] = DFFE(Y1_tx_dpr_wadr_local[31]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L862 is slaveregister:slaveregister_inst|i1750~231 at LC6_9_I1
--operation mode is normal

Y1L862 = Y1L266 & Y1_tx_dpr_wadr_local[31] & !B1L53Q & !B1L04Q;


--Y1_rx_dpr_radr_local[31] is slaveregister:slaveregister_inst|rx_dpr_radr_local[31] at LC5_12_I1
--operation mode is normal

Y1_rx_dpr_radr_local[31]_lut_out = !TB1L7Q & (Y1L163 & QE1_MASTERHWDATA[31] # !Y1L163 & Y1_rx_dpr_radr_local[31]);
Y1_rx_dpr_radr_local[31] = DFFE(Y1_rx_dpr_radr_local[31]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L962 is slaveregister:slaveregister_inst|i1750~232 at LC10_13_I1
--operation mode is normal

Y1L962 = !Y1L073 & (Y1L862 # !Y1L373 & Y1_rx_dpr_radr_local[31]);


--J1L18Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[31]~reg0 at LC9_13_I1
--operation mode is normal

J1L18Q_lut_out = JB03_sload_path[31];
J1L18Q = DFFE(J1L18Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--Y1L219 is slaveregister:slaveregister_inst|i~16363 at LC4_13_I1
--operation mode is normal

Y1L219 = B1L93Q & !B1L63Q & J1L18Q # !B1L93Q & Y1_command_2_local[31] & B1L63Q;


--Y1_command_4_local[31] is slaveregister:slaveregister_inst|command_4_local[31] at LC5_5_I1
--operation mode is normal

Y1_command_4_local[31]_lut_out = QE1_MASTERHWDATA[31];
Y1_command_4_local[31] = DFFE(Y1_command_4_local[31]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L781);


--Y1_command_3_local[31] is slaveregister:slaveregister_inst|command_3_local[31] at LC10_5_I1
--operation mode is normal

Y1_command_3_local[31]_lut_out = QE1_MASTERHWDATA[31];
Y1_command_3_local[31] = DFFE(Y1_command_3_local[31]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L941);


--Y1L319 is slaveregister:slaveregister_inst|i~16364 at LC9_6_I1
--operation mode is normal

Y1L319 = B1L93Q & Y1_command_4_local[31] & !B1L63Q # !B1L93Q & Y1_command_3_local[31] & B1L63Q;


--Y1_command_1_local[31] is slaveregister:slaveregister_inst|command_1_local[31] at LC7_13_I1
--operation mode is normal

Y1_command_1_local[31]_lut_out = QE1_MASTERHWDATA[31];
Y1_command_1_local[31] = DFFE(Y1_command_1_local[31]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1_command_0_local[31] is slaveregister:slaveregister_inst|command_0_local[31] at LC3_1_I1
--operation mode is normal

Y1_command_0_local[31]_lut_out = QE1_MASTERHWDATA[31];
Y1_command_0_local[31] = DFFE(Y1_command_0_local[31]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L17);


--Y1L484 is slaveregister:slaveregister_inst|i~5362 at LC7_14_I1
--operation mode is normal

Y1L484 = B1L93Q & (B1L63Q # JB03_sload_path[31]) # !B1L93Q & Y1_command_0_local[31] & !B1L63Q;


--J1L23Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[31]~reg0 at LC5_14_I1
--operation mode is normal

J1L23Q_lut_out = JB03_sload_path[31];
J1L23Q = DFFE(J1L23Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1L584 is slaveregister:slaveregister_inst|i~5363 at LC1_13_I1
--operation mode is normal

Y1L584 = Y1L484 & (J1L23Q # !B1L63Q) # !Y1L484 & Y1_command_1_local[31] & B1L63Q;


--Y1L284 is slaveregister:slaveregister_inst|i~5360 at LC3_13_I1
--operation mode is normal

Y1L284 = B1L83Q & (Y1L319 # B1L73Q) # !B1L83Q & !B1L73Q & Y1L584;


--Y1_com_ctrl_local[31] is slaveregister:slaveregister_inst|com_ctrl_local[31] at LC5_9_I1
--operation mode is normal

Y1_com_ctrl_local[31]_lut_out = QE1_MASTERHWDATA[31];
Y1_com_ctrl_local[31] = DFFE(Y1_com_ctrl_local[31]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L7);


--Y1L419 is slaveregister:slaveregister_inst|i~16365 at LC8_9_I1
--operation mode is normal

Y1L419 = Y1_com_ctrl_local[31] & (Y1_tx_dpr_wadr_local[31] # !B1L93Q) # !Y1_com_ctrl_local[31] & B1L93Q & Y1_tx_dpr_wadr_local[31];


--Y1L519 is slaveregister:slaveregister_inst|i~16366 at LC6_13_I1
--operation mode is normal

Y1L519 = B1L63Q & B1L93Q & Y1_rx_dpr_radr_local[31] # !B1L63Q & Y1L419;


--Y1L384 is slaveregister:slaveregister_inst|i~5361 at LC8_13_I1
--operation mode is normal

Y1L384 = Y1L284 & (Y1L519 # !B1L73Q) # !Y1L284 & Y1L219 & B1L73Q;


--B1L43Q is ahb_slave:ahb_slave_inst|masterhresp[0]~reg0 at LC3_10_F1
--operation mode is normal

B1L43Q_lut_out = B1L65Q # B1L92 & (B1L03 # !B1L1);
B1L43Q = DFFE(B1L43Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--KB1L18Q is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~37 at LC2_4_C3
--operation mode is normal

KB1L18Q_lut_out = !V1L4Q & (KB1L65 # NB1L31Q & KB1L28Q);
KB1L18Q = DFFE(KB1L18Q_lut_out, GLOBAL(KE1_outclock0), , , );


--KB1L63 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CMD_WAIT~101 at LC7_4_C3
--operation mode is normal

KB1L63 = FC1L62Q & KB1L18Q;


--KB1L68Q is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~43 at LC5_14_C3
--operation mode is normal

KB1L68Q_lut_out = KB1L4 # !V1L4Q & KB1L68Q & !ZD1L56Q;
KB1L68Q = DFFE(KB1L68Q_lut_out, GLOBAL(KE1_outclock0), , , );


--KB1L09Q is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~48 at LC9_2_C3
--operation mode is normal

KB1L09Q_lut_out = !V1L4Q & (KB1L47 # KB1L97Q & TB1L41Q);
KB1L09Q = DFFE(KB1L09Q_lut_out, GLOBAL(KE1_outclock0), , , );


--ZD1L4 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3409 at LC7_3_C3
--operation mode is normal

ZD1L4 = !KB1L56Q & !KB1L09Q & !KB1L68Q;


--KB1L48Q is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~41 at LC9_7_C3
--operation mode is normal

KB1L48Q_lut_out = KB1L5 # KB1L3 & !Y1_com_ctrl_local[0] & KB1L95;
KB1L48Q = DFFE(KB1L48Q_lut_out, GLOBAL(KE1_outclock0), , , );


--KB1L78Q is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~44 at LC9_13_C3
--operation mode is normal

KB1L78Q_lut_out = KB1L17 # !V1L4Q & KB1L78Q & !ZD1L56Q;
KB1L78Q = DFFE(KB1L78Q_lut_out, GLOBAL(KE1_outclock0), , , );


--KB1L88Q is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~45 at LC4_15_C3
--operation mode is normal

KB1L88Q_lut_out = KB1L6 # KB1L1 & !KB1L7 & BC1L811;
KB1L88Q = DFFE(KB1L88Q_lut_out, GLOBAL(KE1_outclock0), , , );


--KB1L98Q is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~46 at LC10_15_C3
--operation mode is normal

KB1L98Q_lut_out = KB1L8 # KB1L9 & !BC1L321 & !BC1L221;
KB1L98Q = DFFE(KB1L98Q_lut_out, GLOBAL(KE1_outclock0), , , );


--KB1L73 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CMD_WAIT~102 at LC7_16_C3
--operation mode is normal

KB1L73 = !KB1L88Q & !KB1L78Q & !KB1L98Q & !KB1L48Q;


--KB1L83 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CMD_WAIT~103 at LC4_4_C3
--operation mode is normal

KB1L83 = KB1L63 # ZD1L56Q & (!ZD1L4 # !KB1L73);


--KB1L93 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CMD_WAIT~104 at LC3_10_C3
--operation mode is normal

KB1L93 = KB1L12 # !V1L4Q & KB1L83;


--TB1L4Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[2]~reg at LC3_9_C4
--operation mode is normal

TB1L4Q_lut_out = KC1_dffs[2];
TB1L4Q = DFFE(TB1L4Q_lut_out, GLOBAL(KE1_outclock0), !FC1L62Q, , TB1L5);


--TB1L6Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[3]~reg at LC7_9_C4
--operation mode is normal

TB1L6Q_lut_out = KC1_dffs[3];
TB1L6Q = DFFE(TB1L6Q_lut_out, GLOBAL(KE1_outclock0), !FC1L62Q, , TB1L5);


--VB1L3Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|ctrl_rcvd~reg0 at LC6_9_C4
--operation mode is normal

VB1L3Q_lut_out = VB1L92Q;
VB1L3Q = DFFE(VB1L3Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--TB1L9Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|ctrl_msg~reg at LC3_15_C4
--operation mode is normal

TB1L9Q_lut_out = VCC;
TB1L9Q = DFFE(TB1L9Q_lut_out, GLOBAL(KE1_outclock0), !FC1L62Q, , TB1L8);


--TB1L81 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|sysres_rcvd~24 at LC4_12_C3
--operation mode is normal

TB1L81 = TB1L4Q & TB1L6Q & TB1L9Q & VB1L3Q;


--TB1L2Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[0]~reg at LC8_10_C4
--operation mode is normal

TB1L2Q_lut_out = KC1_dffs[0];
TB1L2Q = DFFE(TB1L2Q_lut_out, GLOBAL(KE1_outclock0), !FC1L62Q, , TB1L5);


--TB1L3Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[1]~reg at LC3_10_C4
--operation mode is normal

TB1L3Q_lut_out = KC1_dffs[1];
TB1L3Q = DFFE(TB1L3Q_lut_out, GLOBAL(KE1_outclock0), !FC1L62Q, , TB1L5);


--V1L3Q is ROC:inst_ROC|RST_state~12 at LC3_8_O2
--operation mode is normal

V1L3Q_lut_out = V1L2Q # V1L3Q;
V1L3Q = DFFE(V1L3Q_lut_out, GLOBAL(KE1_outclock0), , , );


--NB1L7 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~87 at LC10_12_B3
--operation mode is normal

NB1L7 = !JB02_sload_path[11] & !JB02_sload_path[14] & !JB02_sload_path[13] & !JB02_sload_path[12];


--NB1L8 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~88 at LC8_12_B3
--operation mode is normal

NB1L8 = JB02_sload_path[8] & !JB02_sload_path[9] & !JB02_sload_path[7] & !JB02_sload_path[10];


--NB1L9 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~89 at LC5_11_B3
--operation mode is normal

NB1L9 = JB02_sload_path[5] & JB02_sload_path[3] & !JB02_sload_path[6];


--NB1L01 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~90 at LC8_11_B3
--operation mode is normal

NB1L01 = NB1L9 & NB1L8 & !JB02_sload_path[0] & NB1L7;

--NB1L21 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~98 at LC8_11_B3
--operation mode is normal

NB1L21 = NB1L9 & NB1L8 & !JB02_sload_path[0] & NB1L7;


--NB1L1 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|_~99 at LC1_1_B3
--operation mode is normal

NB1L1 = !JB02_sload_path[1] & !JB02_sload_path[2] & JB02_sload_path[4];


--KB1L011Q is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|timer_clrn~reg at LC2_6_C3
--operation mode is normal

KB1L011Q_lut_out = !V1L4Q & (KB1L01 # KB1L901 # KB1L801);
KB1L011Q = DFFE(KB1L011Q_lut_out, GLOBAL(KE1_outclock0), , , );


--FE1L01Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|txctclr~reg at LC4_4_B3
--operation mode is normal

FE1L01Q_lut_out = !FE1L9 & (!FE1L3 # !JB51L11 # !FE1L8Q);
FE1L01Q = DFFE(FE1L01Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--KC4_dffs[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[1] at LC6_3_H3
--operation mode is normal

KC4_dffs[1]_lut_out = KC4_dffs[2] & (UD1L41 # !FE1L31Q) # !KC4_dffs[2] & FE1L31Q & UD1L41;
KC4_dffs[1] = DFFE(KC4_dffs[1]_lut_out, GLOBAL(KE1_outclock0), FE1L01Q, , FE1L21Q);


--FE1L31Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|txshld~reg at LC9_4_B3
--operation mode is normal

FE1L31Q_lut_out = FE1L6Q # JB51L11 & FE1L8Q & !FE1L3;
FE1L31Q = DFFE(FE1L31Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--FE1L21Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|txshen~reg at LC6_4_B3
--operation mode is normal

FE1L21Q_lut_out = FE1L1 # FE1L6Q # FE1L4 & !FE1L3;
FE1L21Q = DFFE(FE1L21Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--KB1L701Q is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|tcal_psnd~reg at LC6_3_C3
--operation mode is normal

KB1L701Q_lut_out = !V1L4Q & (KB1L501 # KB1L38Q & NB1L31Q);
KB1L701Q = DFFE(KB1L701Q_lut_out, GLOBAL(KE1_outclock0), , , );


--NB1L2 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|_~100 at LC8_1_B3
--operation mode is normal

NB1L2 = !JB02_sload_path[1] & JB02_sload_path[4] & !JB02_sload_path[2] & NB1L01;


--DB1_enable_LED_sig is atwd:atwd0|atwd_trigger:inst_atwd_trigger|enable_LED_sig at LC2_7_L1
--operation mode is normal

DB1_enable_LED_sig_lut_out = DB1_enable_LED_sig & (Y1_command_0_local[3] & !DB1_enable_LED_old # !DB1_ATWDTrigger_sig) # !DB1_enable_LED_sig & Y1_command_0_local[3] & !DB1_enable_LED_old;
DB1_enable_LED_sig = DFFE(DB1_enable_LED_sig_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--X1_SRG[10] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[10] at LC4_3_L1
--operation mode is normal

X1_SRG[10]_lut_out = X1_SRG[9];
X1_SRG[10] = DFFE(X1_SRG[10]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--X1_SRG[9] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[9] at LC6_4_L1
--operation mode is normal

X1_SRG[9]_lut_out = X1_SRG[8];
X1_SRG[9] = DFFE(X1_SRG[9]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--X1_SRG[8] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[8] at LC10_4_L1
--operation mode is normal

X1_SRG[8]_lut_out = X1_SRG[7];
X1_SRG[8] = DFFE(X1_SRG[8]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--X1L11 is LED2ATWDdelay:LED2ATWDdelay_inst|i~13 at LC7_4_L1
--operation mode is normal

X1L11 = Y1_command_4_local[0] & (Y1_command_4_local[1] # X1_SRG[9]) # !Y1_command_4_local[0] & X1_SRG[8] & !Y1_command_4_local[1];


--X1_SRG[11] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[11] at LC8_3_L1
--operation mode is normal

X1_SRG[11]_lut_out = X1_SRG[10];
X1_SRG[11] = DFFE(X1_SRG[11]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--X1L21 is LED2ATWDdelay:LED2ATWDdelay_inst|i~14 at LC10_3_L1
--operation mode is normal

X1L21 = X1L11 & (X1_SRG[11] # !Y1_command_4_local[1]) # !X1L11 & X1_SRG[10] & Y1_command_4_local[1];


--X1_SRG[5] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[5] at LC9_5_L1
--operation mode is normal

X1_SRG[5]_lut_out = X1_SRG[4];
X1_SRG[5] = DFFE(X1_SRG[5]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--X1_SRG[6] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[6] at LC3_5_L1
--operation mode is normal

X1_SRG[6]_lut_out = X1_SRG[5];
X1_SRG[6] = DFFE(X1_SRG[6]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--X1_SRG[4] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[4] at LC2_6_L1
--operation mode is normal

X1_SRG[4]_lut_out = X1_SRG[3];
X1_SRG[4] = DFFE(X1_SRG[4]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--X1L9 is LED2ATWDdelay:LED2ATWDdelay_inst|i~11 at LC7_5_L1
--operation mode is normal

X1L9 = Y1_command_4_local[1] & (Y1_command_4_local[0] # X1_SRG[6]) # !Y1_command_4_local[1] & !Y1_command_4_local[0] & X1_SRG[4];


--X1_SRG[7] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[7] at LC4_6_L1
--operation mode is normal

X1_SRG[7]_lut_out = X1_SRG[6];
X1_SRG[7] = DFFE(X1_SRG[7]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--X1L01 is LED2ATWDdelay:LED2ATWDdelay_inst|i~12 at LC2_5_L1
--operation mode is normal

X1L01 = X1L9 & (X1_SRG[7] # !Y1_command_4_local[0]) # !X1L9 & Y1_command_4_local[0] & X1_SRG[5];


--X1_SRG[2] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[2] at LC1_6_L1
--operation mode is normal

X1_SRG[2]_lut_out = X1_SRG[1];
X1_SRG[2] = DFFE(X1_SRG[2]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--X1_SRG[1] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[1] at LC8_6_L1
--operation mode is normal

X1_SRG[1]_lut_out = X1_SRG[0];
X1_SRG[1] = DFFE(X1_SRG[1]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--X1_SRG[0] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[0] at LC8_5_L1
--operation mode is normal

X1_SRG[0]_lut_out = !X1_SRG[15] & !X1_SRG[12] & X1L3 & X1L4;
X1_SRG[0] = DFFE(X1_SRG[0]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--X1L7 is LED2ATWDdelay:LED2ATWDdelay_inst|i~9 at LC1_5_L1
--operation mode is normal

X1L7 = Y1_command_4_local[0] & (Y1_command_4_local[1] # X1_SRG[1]) # !Y1_command_4_local[0] & !Y1_command_4_local[1] & X1_SRG[0];


--X1_SRG[3] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[3] at LC10_6_L1
--operation mode is normal

X1_SRG[3]_lut_out = X1_SRG[2];
X1_SRG[3] = DFFE(X1_SRG[3]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--X1L8 is LED2ATWDdelay:LED2ATWDdelay_inst|i~10 at LC10_5_L1
--operation mode is normal

X1L8 = X1L7 & (X1_SRG[3] # !Y1_command_4_local[1]) # !X1L7 & Y1_command_4_local[1] & X1_SRG[2];


--X1L5 is LED2ATWDdelay:LED2ATWDdelay_inst|i~7 at LC5_4_L1
--operation mode is normal

X1L5 = Y1_command_4_local[2] & (Y1_command_4_local[3] # X1L01) # !Y1_command_4_local[2] & X1L8 & !Y1_command_4_local[3];


--X1_SRG[13] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[13] at LC1_3_L1
--operation mode is normal

X1_SRG[13]_lut_out = X1_SRG[12];
X1_SRG[13] = DFFE(X1_SRG[13]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--X1_SRG[14] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[14] at LC8_4_L1
--operation mode is normal

X1_SRG[14]_lut_out = X1_SRG[13];
X1_SRG[14] = DFFE(X1_SRG[14]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--X1_SRG[12] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[12] at LC3_4_L1
--operation mode is normal

X1_SRG[12]_lut_out = X1_SRG[11];
X1_SRG[12] = DFFE(X1_SRG[12]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--X1L31 is LED2ATWDdelay:LED2ATWDdelay_inst|i~15 at LC4_4_L1
--operation mode is normal

X1L31 = Y1_command_4_local[1] & (X1_SRG[14] # Y1_command_4_local[0]) # !Y1_command_4_local[1] & X1_SRG[12] & !Y1_command_4_local[0];


--X1_SRG[15] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[15] at LC2_3_L1
--operation mode is normal

X1_SRG[15]_lut_out = X1_SRG[14];
X1_SRG[15] = DFFE(X1_SRG[15]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--X1L41 is LED2ATWDdelay:LED2ATWDdelay_inst|i~16 at LC5_3_L1
--operation mode is normal

X1L41 = X1L31 & (X1_SRG[15] # !Y1_command_4_local[0]) # !X1L31 & X1_SRG[13] & Y1_command_4_local[0];


--X1L6 is LED2ATWDdelay:LED2ATWDdelay_inst|i~8 at LC4_7_L1
--operation mode is normal

X1L6 = X1L5 & (X1L41 # !Y1_command_4_local[3]) # !X1L5 & Y1_command_4_local[3] & X1L21;


--BB1L2Q is atwd:atwd0|atwd_control:inst_atwd_control|busy~reg0 at LC7_7_L2
--operation mode is normal

BB1L2Q_lut_out = BB1L562Q # BB1L2Q & BB1L74 # !BB2L552Q;
BB1L2Q = DFFE(BB1L2Q_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--DB1L21 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i99~8 at LC1_7_L1
--operation mode is normal

DB1L21 = DB1_ATWDTrigger_sig # DB1_enable_LED_sig & !BB1L2Q & X1L6;


--DB1_enable_old is atwd:atwd0|atwd_trigger:inst_atwd_trigger|enable_old at LC5_7_L2
--operation mode is normal

DB1_enable_old_lut_out = Y1_command_0_local[0];
DB1_enable_old = DFFE(DB1_enable_old_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--DB1L11 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i98~30 at LC6_6_L2
--operation mode is normal

DB1L11 = !BB1L2Q & Y1_command_0_local[0] & !DB1_enable_old;


--BB1L022Q is atwd:atwd0|atwd_control:inst_atwd_control|reset_trig~reg0 at LC3_11_L2
--operation mode is normal

BB1L022Q_lut_out = BB1L362Q # BB1L022Q & (BB1L852Q # !BB1L681);
BB1L022Q = DFFE(BB1L022Q_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--DB1_rst_trg is atwd:atwd0|atwd_trigger:inst_atwd_trigger|rst_trg at LC7_2_A1
--operation mode is normal

DB1_rst_trg_lut_out = !DB1L51 # !DB1_discFF;
DB1_rst_trg = DFFE(DB1_rst_trg_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--DB1_no_trigger is atwd:atwd0|atwd_trigger:inst_atwd_trigger|no_trigger at LC10_8_L2
--operation mode is normal

DB1_no_trigger_lut_out = DB1_launch_window_got_disc;
DB1_no_trigger = DFFE(DB1_no_trigger_lut_out, GLOBAL(KE1_outclock1), , , );


--DB1_enable_disc_sig is atwd:atwd0|atwd_trigger:inst_atwd_trigger|enable_disc_sig at LC8_8_L2
--operation mode is normal

DB1_enable_disc_sig_lut_out = DB1_enable_disc_old & DB1_enable_disc_sig & !DB1_ATWDTrigger_sig # !DB1_enable_disc_old & (H1L21 # DB1_enable_disc_sig & !DB1_ATWDTrigger_sig);
DB1_enable_disc_sig = DFFE(DB1_enable_disc_sig_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--DB1L31 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i108~106 at LC5_8_L2
--operation mode is normal

DB1L31 = BB1L2Q # DB1_no_trigger # !DB1_enable_disc_sig;


--CB1L471Q is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_done~reg0 at LC1_15_B1
--operation mode is normal

CB1L471Q_lut_out = CB1L181Q # CB1L471Q & (CB1L871Q # !CB1L111);
CB1L471Q = DFFE(CB1L471Q_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1L15 is atwd:atwd0|atwd_control:inst_atwd_control|i~466 at LC6_16_T4
--operation mode is normal

BB1L15 = BB1L162Q & !CB1L471Q;


--BB1_digitize_cnt[28] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[28] at LC9_10_T4
--operation mode is normal

BB1_digitize_cnt[28]_lut_out = BB1L612 & (BB1_digitize_cnt[28] # BB1L552Q & BB1L901) # !BB1L612 & BB1L552Q & BB1L901;
BB1_digitize_cnt[28] = DFFE(BB1_digitize_cnt[28]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[29] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[29] at LC9_12_T4
--operation mode is normal

BB1_digitize_cnt[29]_lut_out = BB1_digitize_cnt[29] & (BB1L612 # BB1L552Q & BB1L111) # !BB1_digitize_cnt[29] & BB1L552Q & BB1L111;
BB1_digitize_cnt[29] = DFFE(BB1_digitize_cnt[29]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[30] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[30] at LC10_10_T4
--operation mode is normal

BB1_digitize_cnt[30]_lut_out = BB1L612 & (BB1_digitize_cnt[30] # BB1L552Q & BB1L311) # !BB1L612 & BB1L552Q & BB1L311;
BB1_digitize_cnt[30] = DFFE(BB1_digitize_cnt[30]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[31] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[31] at LC7_11_T4
--operation mode is normal

BB1_digitize_cnt[31]_lut_out = BB1_digitize_cnt[31] & (BB1L612 # BB1L511 & BB1L552Q) # !BB1_digitize_cnt[31] & BB1L511 & BB1L552Q;
BB1_digitize_cnt[31] = DFFE(BB1_digitize_cnt[31]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1L191 is atwd:atwd0|atwd_control:inst_atwd_control|i~5866 at LC10_11_T4
--operation mode is normal

BB1L191 = BB1_digitize_cnt[30] # BB1_digitize_cnt[29] # BB1_digitize_cnt[28] # BB1_digitize_cnt[31];


--BB1_digitize_cnt[24] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[24] at LC1_10_T4
--operation mode is normal

BB1_digitize_cnt[24]_lut_out = BB1_digitize_cnt[24] & (BB1L612 # BB1L552Q & BB1L101) # !BB1_digitize_cnt[24] & BB1L552Q & BB1L101;
BB1_digitize_cnt[24] = DFFE(BB1_digitize_cnt[24]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[25] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[25] at LC4_8_T4
--operation mode is normal

BB1_digitize_cnt[25]_lut_out = BB1_digitize_cnt[25] & (BB1L612 # BB1L301 & BB1L552Q) # !BB1_digitize_cnt[25] & BB1L301 & BB1L552Q;
BB1_digitize_cnt[25] = DFFE(BB1_digitize_cnt[25]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[26] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[26] at LC8_11_T4
--operation mode is normal

BB1_digitize_cnt[26]_lut_out = BB1L552Q & (BB1L501 # BB1L612 & BB1_digitize_cnt[26]) # !BB1L552Q & BB1L612 & BB1_digitize_cnt[26];
BB1_digitize_cnt[26] = DFFE(BB1_digitize_cnt[26]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[27] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[27] at LC8_10_T4
--operation mode is normal

BB1_digitize_cnt[27]_lut_out = BB1L612 & (BB1_digitize_cnt[27] # BB1L552Q & BB1L701) # !BB1L612 & BB1L552Q & BB1L701;
BB1_digitize_cnt[27] = DFFE(BB1_digitize_cnt[27]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1L291 is atwd:atwd0|atwd_control:inst_atwd_control|i~5867 at LC9_11_T4
--operation mode is normal

BB1L291 = BB1_digitize_cnt[27] # BB1_digitize_cnt[25] # BB1_digitize_cnt[24] # BB1_digitize_cnt[26];


--BB1_digitize_cnt[20] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[20] at LC4_10_T4
--operation mode is normal

BB1_digitize_cnt[20]_lut_out = BB1_digitize_cnt[20] & (BB1L612 # BB1L552Q & BB1L39) # !BB1_digitize_cnt[20] & BB1L552Q & BB1L39;
BB1_digitize_cnt[20] = DFFE(BB1_digitize_cnt[20]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[21] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[21] at LC2_10_T4
--operation mode is normal

BB1_digitize_cnt[21]_lut_out = BB1_digitize_cnt[21] & (BB1L612 # BB1L552Q & BB1L59) # !BB1_digitize_cnt[21] & BB1L552Q & BB1L59;
BB1_digitize_cnt[21] = DFFE(BB1_digitize_cnt[21]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[22] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[22] at LC6_10_T4
--operation mode is normal

BB1_digitize_cnt[22]_lut_out = BB1_digitize_cnt[22] & (BB1L612 # BB1L552Q & BB1L79) # !BB1_digitize_cnt[22] & BB1L552Q & BB1L79;
BB1_digitize_cnt[22] = DFFE(BB1_digitize_cnt[22]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[23] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[23] at LC7_10_T4
--operation mode is normal

BB1_digitize_cnt[23]_lut_out = BB1_digitize_cnt[23] & (BB1L612 # BB1L552Q & BB1L99) # !BB1_digitize_cnt[23] & BB1L552Q & BB1L99;
BB1_digitize_cnt[23] = DFFE(BB1_digitize_cnt[23]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1L391 is atwd:atwd0|atwd_control:inst_atwd_control|i~5868 at LC5_10_T4
--operation mode is normal

BB1L391 = BB1_digitize_cnt[21] # BB1_digitize_cnt[23] # BB1_digitize_cnt[20] # BB1_digitize_cnt[22];


--BB1_digitize_cnt[16] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[16] at LC6_8_T4
--operation mode is normal

BB1_digitize_cnt[16]_lut_out = BB1L612 & (BB1_digitize_cnt[16] # BB1L58 & BB1L552Q) # !BB1L612 & BB1L58 & BB1L552Q;
BB1_digitize_cnt[16] = DFFE(BB1_digitize_cnt[16]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[17] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[17] at LC9_8_T4
--operation mode is normal

BB1_digitize_cnt[17]_lut_out = BB1L612 & (BB1_digitize_cnt[17] # BB1L78 & BB1L552Q) # !BB1L612 & BB1L78 & BB1L552Q;
BB1_digitize_cnt[17] = DFFE(BB1_digitize_cnt[17]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[18] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[18] at LC8_8_T4
--operation mode is normal

BB1_digitize_cnt[18]_lut_out = BB1_digitize_cnt[18] & (BB1L612 # BB1L98 & BB1L552Q) # !BB1_digitize_cnt[18] & BB1L98 & BB1L552Q;
BB1_digitize_cnt[18] = DFFE(BB1_digitize_cnt[18]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[19] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[19] at LC5_8_T4
--operation mode is normal

BB1_digitize_cnt[19]_lut_out = BB1_digitize_cnt[19] & (BB1L612 # BB1L19 & BB1L552Q) # !BB1_digitize_cnt[19] & BB1L19 & BB1L552Q;
BB1_digitize_cnt[19] = DFFE(BB1_digitize_cnt[19]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1L491 is atwd:atwd0|atwd_control:inst_atwd_control|i~5869 at LC7_8_T4
--operation mode is normal

BB1L491 = BB1_digitize_cnt[18] # BB1_digitize_cnt[17] # BB1_digitize_cnt[19] # BB1_digitize_cnt[16];


--BB1L591 is atwd:atwd0|atwd_control:inst_atwd_control|i~5870 at LC4_16_T4
--operation mode is normal

BB1L591 = BB1L191 # BB1L491 # BB1L391 # BB1L291;


--BB1_digitize_cnt[12] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[12] at LC3_6_T4
--operation mode is normal

BB1_digitize_cnt[12]_lut_out = BB1L612 & (BB1_digitize_cnt[12] # BB1L552Q & BB1L77) # !BB1L612 & BB1L552Q & BB1L77;
BB1_digitize_cnt[12] = DFFE(BB1_digitize_cnt[12]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[13] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[13] at LC6_6_T4
--operation mode is normal

BB1_digitize_cnt[13]_lut_out = BB1L612 & (BB1_digitize_cnt[13] # BB1L552Q & BB1L97) # !BB1L612 & BB1L552Q & BB1L97;
BB1_digitize_cnt[13] = DFFE(BB1_digitize_cnt[13]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[14] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[14] at LC8_6_T4
--operation mode is normal

BB1_digitize_cnt[14]_lut_out = BB1L552Q & (BB1L18 # BB1L612 & BB1_digitize_cnt[14]) # !BB1L552Q & BB1L612 & BB1_digitize_cnt[14];
BB1_digitize_cnt[14] = DFFE(BB1_digitize_cnt[14]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[15] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[15] at LC7_6_T4
--operation mode is normal

BB1_digitize_cnt[15]_lut_out = BB1L612 & (BB1_digitize_cnt[15] # BB1L552Q & BB1L38) # !BB1L612 & BB1L552Q & BB1L38;
BB1_digitize_cnt[15] = DFFE(BB1_digitize_cnt[15]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1L691 is atwd:atwd0|atwd_control:inst_atwd_control|i~5871 at LC10_6_T4
--operation mode is normal

BB1L691 = BB1_digitize_cnt[14] # BB1_digitize_cnt[15] # BB1_digitize_cnt[13] # BB1_digitize_cnt[12];


--BB1_digitize_cnt[8] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[8] at LC5_6_T4
--operation mode is normal

BB1_digitize_cnt[8]_lut_out = BB1L612 & (BB1_digitize_cnt[8] # BB1L552Q & BB1L96) # !BB1L612 & BB1L552Q & BB1L96;
BB1_digitize_cnt[8] = DFFE(BB1_digitize_cnt[8]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[10] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[10] at LC2_6_T4
--operation mode is normal

BB1_digitize_cnt[10]_lut_out = BB1L612 & (BB1_digitize_cnt[10] # BB1L552Q & BB1L37) # !BB1L612 & BB1L552Q & BB1L37;
BB1_digitize_cnt[10] = DFFE(BB1_digitize_cnt[10]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[11] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[11] at LC1_6_T4
--operation mode is normal

BB1_digitize_cnt[11]_lut_out = BB1L612 & (BB1_digitize_cnt[11] # BB1L552Q & BB1L57) # !BB1L612 & BB1L552Q & BB1L57;
BB1_digitize_cnt[11] = DFFE(BB1_digitize_cnt[11]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[9] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[9] at LC4_6_T4
--operation mode is normal

BB1_digitize_cnt[9]_lut_out = BB1L612 & (BB1_digitize_cnt[9] # BB1L552Q & BB1L17) # !BB1L612 & BB1L552Q & BB1L17;
BB1_digitize_cnt[9] = DFFE(BB1_digitize_cnt[9]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1L791 is atwd:atwd0|atwd_control:inst_atwd_control|i~5872 at LC9_6_T4
--operation mode is normal

BB1L791 = BB1_digitize_cnt[8] # BB1_digitize_cnt[10] # BB1_digitize_cnt[11] # !BB1_digitize_cnt[9];


--BB1_digitize_cnt[4] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[4] at LC6_4_T4
--operation mode is normal

BB1_digitize_cnt[4]_lut_out = BB1L552Q & (BB1L16 # BB1_digitize_cnt[4] & BB1L612) # !BB1L552Q & BB1_digitize_cnt[4] & BB1L612;
BB1_digitize_cnt[4] = DFFE(BB1_digitize_cnt[4]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[5] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[5] at LC3_5_T4
--operation mode is normal

BB1_digitize_cnt[5]_lut_out = BB1_digitize_cnt[5] & (BB1L612 # BB1L36 & BB1L552Q) # !BB1_digitize_cnt[5] & BB1L36 & BB1L552Q;
BB1_digitize_cnt[5] = DFFE(BB1_digitize_cnt[5]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[6] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[6] at LC3_8_T4
--operation mode is normal

BB1_digitize_cnt[6]_lut_out = BB1_digitize_cnt[6] & (BB1L612 # BB1L552Q & BB1L56) # !BB1_digitize_cnt[6] & BB1L552Q & BB1L56;
BB1_digitize_cnt[6] = DFFE(BB1_digitize_cnt[6]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[7] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[7] at LC10_8_T4
--operation mode is normal

BB1_digitize_cnt[7]_lut_out = BB1_digitize_cnt[7] & (BB1L612 # BB1L552Q & BB1L76) # !BB1_digitize_cnt[7] & BB1L552Q & BB1L76;
BB1_digitize_cnt[7] = DFFE(BB1_digitize_cnt[7]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1L891 is atwd:atwd0|atwd_control:inst_atwd_control|i~5873 at LC3_4_T4
--operation mode is normal

BB1L891 = BB1_digitize_cnt[7] # BB1_digitize_cnt[4] # BB1_digitize_cnt[6] # BB1_digitize_cnt[5];


--BB1_digitize_cnt[0] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[0] at LC9_15_T4
--operation mode is normal

BB1_digitize_cnt[0]_lut_out = BB1L752Q # BB1L25 # BB1L552Q & BB1L35;
BB1_digitize_cnt[0] = DFFE(BB1_digitize_cnt[0]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[1] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[1] at LC2_5_T4
--operation mode is normal

BB1_digitize_cnt[1]_lut_out = BB1_digitize_cnt[1] & (BB1L612 # BB1L55 & BB1L552Q) # !BB1_digitize_cnt[1] & BB1L55 & BB1L552Q;
BB1_digitize_cnt[1] = DFFE(BB1_digitize_cnt[1]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[2] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[2] at LC1_5_T4
--operation mode is normal

BB1_digitize_cnt[2]_lut_out = BB1_digitize_cnt[2] & (BB1L612 # BB1L75 & BB1L552Q) # !BB1_digitize_cnt[2] & BB1L75 & BB1L552Q;
BB1_digitize_cnt[2] = DFFE(BB1_digitize_cnt[2]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[3] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[3] at LC4_5_T4
--operation mode is normal

BB1_digitize_cnt[3]_lut_out = BB1L612 & (BB1_digitize_cnt[3] # BB1L95 & BB1L552Q) # !BB1L612 & BB1L95 & BB1L552Q;
BB1_digitize_cnt[3] = DFFE(BB1_digitize_cnt[3]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1L991 is atwd:atwd0|atwd_control:inst_atwd_control|i~5874 at LC7_4_T4
--operation mode is normal

BB1L991 = BB1_digitize_cnt[3] # BB1_digitize_cnt[2] # BB1_digitize_cnt[0] # BB1_digitize_cnt[1];


--BB1L002 is atwd:atwd0|atwd_control:inst_atwd_control|i~5875 at LC5_4_T4
--operation mode is normal

BB1L002 = BB1L891 # BB1L791 # BB1L691 # BB1L991;


--DB1_TriggerComplete_in_sync is atwd:atwd0|atwd_trigger:inst_atwd_trigger|TriggerComplete_in_sync at LC10_5_T2
--operation mode is normal

DB1_TriggerComplete_in_sync_lut_out = DB1_TriggerComplete_in_0;
DB1_TriggerComplete_in_sync = DFFE(DB1_TriggerComplete_in_sync_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--BB1L64 is atwd:atwd0|atwd_control:inst_atwd_control|i~2 at LC3_15_T4
--operation mode is normal

BB1L64 = BB1L591 # BB1L002;


--BB1_settle_cnt[28] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[28] at LC10_7_U2
--operation mode is normal

BB1_settle_cnt[28]_lut_out = BB1L94 & (BB1_settle_cnt[28] # BB1L462Q & BB1L271) # !BB1L94 & BB1L462Q & BB1L271;
BB1_settle_cnt[28] = DFFE(BB1_settle_cnt[28]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[29] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[29] at LC1_8_U2
--operation mode is normal

BB1_settle_cnt[29]_lut_out = BB1_settle_cnt[29] & (BB1L94 # BB1L462Q & BB1L471) # !BB1_settle_cnt[29] & BB1L462Q & BB1L471;
BB1_settle_cnt[29] = DFFE(BB1_settle_cnt[29]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[30] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[30] at LC7_8_U2
--operation mode is normal

BB1_settle_cnt[30]_lut_out = BB1_settle_cnt[30] & (BB1L94 # BB1L462Q & BB1L671) # !BB1_settle_cnt[30] & BB1L462Q & BB1L671;
BB1_settle_cnt[30] = DFFE(BB1_settle_cnt[30]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[31] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[31] at LC9_7_U2
--operation mode is normal

BB1_settle_cnt[31]_lut_out = BB1L94 & (BB1_settle_cnt[31] # BB1L462Q & BB1L871) # !BB1L94 & BB1L462Q & BB1L871;
BB1_settle_cnt[31] = DFFE(BB1_settle_cnt[31]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1L102 is atwd:atwd0|atwd_control:inst_atwd_control|i~5876 at LC8_7_U2
--operation mode is normal

BB1L102 = BB1_settle_cnt[28] # BB1_settle_cnt[29] # BB1_settle_cnt[31] # BB1_settle_cnt[30];


--BB1_settle_cnt[24] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[24] at LC10_6_U2
--operation mode is normal

BB1_settle_cnt[24]_lut_out = BB1_settle_cnt[24] & (BB1L94 # BB1L462Q & BB1L461) # !BB1_settle_cnt[24] & BB1L462Q & BB1L461;
BB1_settle_cnt[24] = DFFE(BB1_settle_cnt[24]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[25] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[25] at LC8_6_U2
--operation mode is normal

BB1_settle_cnt[25]_lut_out = BB1_settle_cnt[25] & (BB1L94 # BB1L462Q & BB1L661) # !BB1_settle_cnt[25] & BB1L462Q & BB1L661;
BB1_settle_cnt[25] = DFFE(BB1_settle_cnt[25]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[26] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[26] at LC3_6_U2
--operation mode is normal

BB1_settle_cnt[26]_lut_out = BB1L462Q & (BB1L861 # BB1_settle_cnt[26] & BB1L94) # !BB1L462Q & BB1_settle_cnt[26] & BB1L94;
BB1_settle_cnt[26] = DFFE(BB1_settle_cnt[26]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[27] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[27] at LC7_7_U2
--operation mode is normal

BB1_settle_cnt[27]_lut_out = BB1L94 & (BB1_settle_cnt[27] # BB1L462Q & BB1L071) # !BB1L94 & BB1L462Q & BB1L071;
BB1_settle_cnt[27] = DFFE(BB1_settle_cnt[27]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1L202 is atwd:atwd0|atwd_control:inst_atwd_control|i~5877 at LC7_6_U2
--operation mode is normal

BB1L202 = BB1_settle_cnt[25] # BB1_settle_cnt[26] # BB1_settle_cnt[24] # BB1_settle_cnt[27];


--BB1_settle_cnt[20] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[20] at LC2_6_U2
--operation mode is normal

BB1_settle_cnt[20]_lut_out = BB1_settle_cnt[20] & (BB1L94 # BB1L462Q & BB1L651) # !BB1_settle_cnt[20] & BB1L462Q & BB1L651;
BB1_settle_cnt[20] = DFFE(BB1_settle_cnt[20]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[21] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[21] at LC5_6_U2
--operation mode is normal

BB1_settle_cnt[21]_lut_out = BB1_settle_cnt[21] & (BB1L94 # BB1L462Q & BB1L851) # !BB1_settle_cnt[21] & BB1L462Q & BB1L851;
BB1_settle_cnt[21] = DFFE(BB1_settle_cnt[21]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[22] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[22] at LC6_6_U2
--operation mode is normal

BB1_settle_cnt[22]_lut_out = BB1_settle_cnt[22] & (BB1L94 # BB1L462Q & BB1L061) # !BB1_settle_cnt[22] & BB1L462Q & BB1L061;
BB1_settle_cnt[22] = DFFE(BB1_settle_cnt[22]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[23] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[23] at LC1_6_U2
--operation mode is normal

BB1_settle_cnt[23]_lut_out = BB1_settle_cnt[23] & (BB1L94 # BB1L462Q & BB1L261) # !BB1_settle_cnt[23] & BB1L462Q & BB1L261;
BB1_settle_cnt[23] = DFFE(BB1_settle_cnt[23]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1L302 is atwd:atwd0|atwd_control:inst_atwd_control|i~5878 at LC4_6_U2
--operation mode is normal

BB1L302 = BB1_settle_cnt[23] # BB1_settle_cnt[21] # BB1_settle_cnt[20] # BB1_settle_cnt[22];


--BB1_settle_cnt[16] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[16] at LC6_4_U2
--operation mode is normal

BB1_settle_cnt[16]_lut_out = BB1L462Q & (BB1L841 # BB1_settle_cnt[16] & BB1L94) # !BB1L462Q & BB1_settle_cnt[16] & BB1L94;
BB1_settle_cnt[16] = DFFE(BB1_settle_cnt[16]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[17] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[17] at LC9_4_U2
--operation mode is normal

BB1_settle_cnt[17]_lut_out = BB1L94 & (BB1_settle_cnt[17] # BB1L462Q & BB1L051) # !BB1L94 & BB1L462Q & BB1L051;
BB1_settle_cnt[17] = DFFE(BB1_settle_cnt[17]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[18] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[18] at LC8_4_U2
--operation mode is normal

BB1_settle_cnt[18]_lut_out = BB1L94 & (BB1_settle_cnt[18] # BB1L462Q & BB1L251) # !BB1L94 & BB1L462Q & BB1L251;
BB1_settle_cnt[18] = DFFE(BB1_settle_cnt[18]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[19] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[19] at LC2_4_U2
--operation mode is normal

BB1_settle_cnt[19]_lut_out = BB1L462Q & (BB1L451 # BB1_settle_cnt[19] & BB1L94) # !BB1L462Q & BB1_settle_cnt[19] & BB1L94;
BB1_settle_cnt[19] = DFFE(BB1_settle_cnt[19]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1L402 is atwd:atwd0|atwd_control:inst_atwd_control|i~5879 at LC1_4_U2
--operation mode is normal

BB1L402 = BB1_settle_cnt[16] # BB1_settle_cnt[17] # BB1_settle_cnt[19] # BB1_settle_cnt[18];


--BB1L502 is atwd:atwd0|atwd_control:inst_atwd_control|i~5880 at LC9_6_U2
--operation mode is normal

BB1L502 = BB1L202 # BB1L302 # BB1L402 # BB1L102;


--BB1_settle_cnt[12] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[12] at LC3_4_U2
--operation mode is normal

BB1_settle_cnt[12]_lut_out = BB1_settle_cnt[12] & (BB1L94 # BB1L462Q & BB1L041) # !BB1_settle_cnt[12] & BB1L462Q & BB1L041;
BB1_settle_cnt[12] = DFFE(BB1_settle_cnt[12]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[13] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[13] at LC4_4_U2
--operation mode is normal

BB1_settle_cnt[13]_lut_out = BB1_settle_cnt[13] & (BB1L94 # BB1L462Q & BB1L241) # !BB1_settle_cnt[13] & BB1L462Q & BB1L241;
BB1_settle_cnt[13] = DFFE(BB1_settle_cnt[13]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[14] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[14] at LC7_4_U2
--operation mode is normal

BB1_settle_cnt[14]_lut_out = BB1L462Q & (BB1L441 # BB1_settle_cnt[14] & BB1L94) # !BB1L462Q & BB1_settle_cnt[14] & BB1L94;
BB1_settle_cnt[14] = DFFE(BB1_settle_cnt[14]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[15] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[15] at LC10_4_U2
--operation mode is normal

BB1_settle_cnt[15]_lut_out = BB1L641 & (BB1L462Q # BB1_settle_cnt[15] & BB1L94) # !BB1L641 & BB1_settle_cnt[15] & BB1L94;
BB1_settle_cnt[15] = DFFE(BB1_settle_cnt[15]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1L602 is atwd:atwd0|atwd_control:inst_atwd_control|i~5881 at LC5_4_U2
--operation mode is normal

BB1L602 = BB1_settle_cnt[13] # BB1_settle_cnt[14] # BB1_settle_cnt[12] # BB1_settle_cnt[15];


--BB1_settle_cnt[8] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[8] at LC10_2_U2
--operation mode is normal

BB1_settle_cnt[8]_lut_out = BB1L94 & (BB1_settle_cnt[8] # BB1L462Q & BB1L231) # !BB1L94 & BB1L462Q & BB1L231;
BB1_settle_cnt[8] = DFFE(BB1_settle_cnt[8]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[9] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[9] at LC3_2_U2
--operation mode is normal

BB1_settle_cnt[9]_lut_out = BB1L462Q & (BB1L431 # BB1_settle_cnt[9] & BB1L94) # !BB1L462Q & BB1_settle_cnt[9] & BB1L94;
BB1_settle_cnt[9] = DFFE(BB1_settle_cnt[9]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[10] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[10] at LC8_2_U2
--operation mode is normal

BB1_settle_cnt[10]_lut_out = BB1L462Q & (BB1L631 # BB1_settle_cnt[10] & BB1L94) # !BB1L462Q & BB1_settle_cnt[10] & BB1L94;
BB1_settle_cnt[10] = DFFE(BB1_settle_cnt[10]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[11] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[11] at LC4_2_U2
--operation mode is normal

BB1_settle_cnt[11]_lut_out = BB1_settle_cnt[11] & (BB1L94 # BB1L462Q & BB1L831) # !BB1_settle_cnt[11] & BB1L462Q & BB1L831;
BB1_settle_cnt[11] = DFFE(BB1_settle_cnt[11]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1L702 is atwd:atwd0|atwd_control:inst_atwd_control|i~5882 at LC2_2_U2
--operation mode is normal

BB1L702 = BB1_settle_cnt[9] # BB1_settle_cnt[8] # BB1_settle_cnt[11] # BB1_settle_cnt[10];


--BB1_settle_cnt[4] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[4] at LC5_8_U2
--operation mode is normal

BB1_settle_cnt[4]_lut_out = BB1L462Q & (BB1L421 # BB1_settle_cnt[4] & BB1L94) # !BB1L462Q & BB1_settle_cnt[4] & BB1L94;
BB1_settle_cnt[4] = DFFE(BB1_settle_cnt[4]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[5] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[5] at LC1_2_U2
--operation mode is normal

BB1_settle_cnt[5]_lut_out = BB1_settle_cnt[5] & (BB1L94 # BB1L462Q & BB1L621) # !BB1_settle_cnt[5] & BB1L462Q & BB1L621;
BB1_settle_cnt[5] = DFFE(BB1_settle_cnt[5]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[6] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[6] at LC7_2_U2
--operation mode is normal

BB1_settle_cnt[6]_lut_out = BB1L462Q & (BB1L821 # BB1_settle_cnt[6] & BB1L94) # !BB1L462Q & BB1_settle_cnt[6] & BB1L94;
BB1_settle_cnt[6] = DFFE(BB1_settle_cnt[6]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[7] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[7] at LC5_2_U2
--operation mode is normal

BB1_settle_cnt[7]_lut_out = BB1L462Q & (BB1L031 # BB1_settle_cnt[7] & BB1L94) # !BB1L462Q & BB1_settle_cnt[7] & BB1L94;
BB1_settle_cnt[7] = DFFE(BB1_settle_cnt[7]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1L802 is atwd:atwd0|atwd_control:inst_atwd_control|i~5883 at LC3_1_U2
--operation mode is normal

BB1L802 = BB1_settle_cnt[4] # BB1_settle_cnt[5] # BB1_settle_cnt[6] # !BB1_settle_cnt[7];


--BB1_settle_cnt[0] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[0] at LC9_2_U2
--operation mode is normal

BB1_settle_cnt[0]_lut_out = BB1L611 & (BB1L462Q # BB1_settle_cnt[0] & BB1L94) # !BB1L611 & BB1_settle_cnt[0] & BB1L94;
BB1_settle_cnt[0] = DFFE(BB1_settle_cnt[0]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[1] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[1] at LC3_8_U2
--operation mode is normal

BB1_settle_cnt[1]_lut_out = BB1L811 & (BB1L462Q # BB1_settle_cnt[1] & BB1L94) # !BB1L811 & BB1_settle_cnt[1] & BB1L94;
BB1_settle_cnt[1] = DFFE(BB1_settle_cnt[1]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[2] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[2] at LC4_1_U2
--operation mode is normal

BB1_settle_cnt[2]_lut_out = BB1L021 & (BB1L462Q # BB1_settle_cnt[2] & BB1L94) # !BB1L021 & BB1_settle_cnt[2] & BB1L94;
BB1_settle_cnt[2] = DFFE(BB1_settle_cnt[2]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[3] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[3] at LC6_2_U2
--operation mode is normal

BB1_settle_cnt[3]_lut_out = BB1_settle_cnt[3] & (BB1L94 # BB1L462Q & BB1L221) # !BB1_settle_cnt[3] & BB1L462Q & BB1L221;
BB1_settle_cnt[3] = DFFE(BB1_settle_cnt[3]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1L902 is atwd:atwd0|atwd_control:inst_atwd_control|i~5884 at LC2_1_U2
--operation mode is normal

BB1L902 = BB1_settle_cnt[1] # BB1_settle_cnt[0] # BB1_settle_cnt[2] # BB1_settle_cnt[3];


--BB1L012 is atwd:atwd0|atwd_control:inst_atwd_control|i~5885 at LC1_1_U2
--operation mode is normal

BB1L012 = BB1L902 # BB1L702 # BB1L802 # BB1L602;


--BB1L54 is atwd:atwd0|atwd_control:inst_atwd_control|i~0 at LC10_16_T4
--operation mode is normal

BB1L54 = BB1L012 # BB1L502;


--BB1L112 is atwd:atwd0|atwd_control:inst_atwd_control|i~5886 at LC9_16_T2
--operation mode is normal

BB1L112 = BB1_channel[0] & BB1_channel[1];


--BB1L212 is atwd:atwd0|atwd_control:inst_atwd_control|i~5888 at LC6_15_T2
--operation mode is normal

BB1L212 = !BB1L362Q & !BB1L852Q;


--BB1L312 is atwd:atwd0|atwd_control:inst_atwd_control|i~5889 at LC4_4_T2
--operation mode is normal

BB1L312 = BB1L652Q # BB1L752Q # BB1L262Q # !BB2L552Q;


--CB1L871Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~21 at LC9_15_B1
--operation mode is normal

CB1L871Q_lut_out = CB1L211 & (BB1L452Q & !CB1L771Q # !CB1_divide_cnt[1]) # !CB1L211 & BB1L452Q & !CB1L771Q;
CB1L871Q = DFFE(CB1L871Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--CB1_divide_cnt[1] is atwd:atwd0|atwd_readout:inst_atwd_readout|divide_cnt[1] at LC3_14_B1
--operation mode is normal

CB1_divide_cnt[1]_lut_out = !CB1_rst_divide & (CB1_divide_cnt[0] $ CB1_divide_cnt[1]);
CB1_divide_cnt[1] = DFFE(CB1_divide_cnt[1]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--CB1L181Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~24 at LC8_14_B1
--operation mode is normal

CB1L181Q_lut_out = (CB1L081Q & !CB1_divide_cnt[1]) & CASCADE(CB1L041);
CB1L181Q = DFFE(CB1L181Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--DB2_enable_old is atwd:atwd1|atwd_trigger:inst_atwd_trigger|enable_old at LC3_8_L1
--operation mode is normal

DB2_enable_old_lut_out = Y1_command_0_local[8];
DB2_enable_old = DFFE(DB2_enable_old_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2L2Q is atwd:atwd1|atwd_control:inst_atwd_control|busy~reg0 at LC6_8_L1
--operation mode is normal

BB2L2Q_lut_out = BB2L562Q # BB2L2Q & BB2L84 # !BB2L552Q;
BB2L2Q = DFFE(BB2L2Q_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--DB2L11 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i98~30 at LC9_8_L1
--operation mode is normal

DB2L11 = Y1_command_0_local[8] & !BB2L2Q & !DB2_enable_old;


--DB2_enable_LED_sig is atwd:atwd1|atwd_trigger:inst_atwd_trigger|enable_LED_sig at LC10_8_L1
--operation mode is normal

DB2_enable_LED_sig_lut_out = DB2_ATWDTrigger_sig & Y1_command_0_local[11] & !DB2_enable_LED_old # !DB2_ATWDTrigger_sig & (DB2_enable_LED_sig # Y1_command_0_local[11] & !DB2_enable_LED_old);
DB2_enable_LED_sig = DFFE(DB2_enable_LED_sig_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--DB2L21 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i98~31 at LC10_7_L1
--operation mode is normal

DB2L21 = !BB2L2Q & DB2_enable_LED_sig;


--DB2_i99 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i99 at LC5_7_L1
--operation mode is normal

DB2_i99 = DB2L11 # DB2_ATWDTrigger_sig # DB2L21 & X1L6;


--BB2L122Q is atwd:atwd1|atwd_control:inst_atwd_control|reset_trig~reg0 at LC10_9_O1
--operation mode is normal

BB2L122Q_lut_out = BB2L362Q # BB2L122Q & (BB2L952Q # !BB2L481);
BB2L122Q = DFFE(BB2L122Q_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--DB2_rst_trg is atwd:atwd1|atwd_trigger:inst_atwd_trigger|rst_trg at LC9_4_R1
--operation mode is normal

DB2_rst_trg_lut_out = !DB2L61 # !DB2_discFF;
DB2_rst_trg = DFFE(DB2_rst_trg_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--DB2_no_trigger is atwd:atwd1|atwd_trigger:inst_atwd_trigger|no_trigger at LC5_16_L2
--operation mode is normal

DB2_no_trigger_lut_out = DB2_launch_window_got_disc;
DB2_no_trigger = DFFE(DB2_no_trigger_lut_out, GLOBAL(KE1_outclock1), , , );


--DB2_enable_disc_sig is atwd:atwd1|atwd_trigger:inst_atwd_trigger|enable_disc_sig at LC6_16_L2
--operation mode is normal

DB2_enable_disc_sig_lut_out = DB2_enable_disc_sig & (H1L31 & !DB2_enable_disc_old # !DB2_ATWDTrigger_sig) # !DB2_enable_disc_sig & H1L31 & !DB2_enable_disc_old;
DB2_enable_disc_sig = DFFE(DB2_enable_disc_sig_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--DB2L41 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i108~106 at LC8_16_L2
--operation mode is normal

DB2L41 = DB2_no_trigger # !DB2_enable_disc_sig;


--CB2L471Q is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_done~reg0 at LC7_5_S2
--operation mode is normal

CB2L471Q_lut_out = CB2L181Q # CB2L471Q & (CB2L871Q # !CB2L111);
CB2L471Q = DFFE(CB2L471Q_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2L15 is atwd:atwd1|atwd_control:inst_atwd_control|i~466 at LC3_16_O4
--operation mode is normal

BB2L15 = BB2L162Q & !CB2L471Q;


--BB2_digitize_cnt[28] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[28] at LC8_12_O4
--operation mode is normal

BB2_digitize_cnt[28]_lut_out = BB2L612 & (BB2_digitize_cnt[28] # BB2L652Q & BB2L801) # !BB2L612 & BB2L652Q & BB2L801;
BB2_digitize_cnt[28] = DFFE(BB2_digitize_cnt[28]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[29] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[29] at LC10_12_O4
--operation mode is normal

BB2_digitize_cnt[29]_lut_out = BB2L612 & (BB2_digitize_cnt[29] # BB2L652Q & BB2L011) # !BB2L612 & BB2L652Q & BB2L011;
BB2_digitize_cnt[29] = DFFE(BB2_digitize_cnt[29]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[30] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[30] at LC8_11_O4
--operation mode is normal

BB2_digitize_cnt[30]_lut_out = BB2L652Q & (BB2L211 # BB2L612 & BB2_digitize_cnt[30]) # !BB2L652Q & BB2L612 & BB2_digitize_cnt[30];
BB2_digitize_cnt[30] = DFFE(BB2_digitize_cnt[30]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[31] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[31] at LC7_12_O4
--operation mode is normal

BB2_digitize_cnt[31]_lut_out = BB2L612 & (BB2_digitize_cnt[31] # BB2L652Q & BB2L411) # !BB2L612 & BB2L652Q & BB2L411;
BB2_digitize_cnt[31] = DFFE(BB2_digitize_cnt[31]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2L391 is atwd:atwd1|atwd_control:inst_atwd_control|i~5729 at LC6_11_O4
--operation mode is normal

BB2L391 = BB2_digitize_cnt[31] # BB2_digitize_cnt[29] # BB2_digitize_cnt[30] # BB2_digitize_cnt[28];


--BB2_digitize_cnt[24] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[24] at LC9_9_O4
--operation mode is normal

BB2_digitize_cnt[24]_lut_out = BB2L652Q & (BB2L001 # BB2_digitize_cnt[24] & BB2L612) # !BB2L652Q & BB2_digitize_cnt[24] & BB2L612;
BB2_digitize_cnt[24] = DFFE(BB2_digitize_cnt[24]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[25] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[25] at LC7_9_O4
--operation mode is normal

BB2_digitize_cnt[25]_lut_out = BB2L652Q & (BB2L201 # BB2_digitize_cnt[25] & BB2L612) # !BB2L652Q & BB2_digitize_cnt[25] & BB2L612;
BB2_digitize_cnt[25] = DFFE(BB2_digitize_cnt[25]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[26] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[26] at LC9_12_O4
--operation mode is normal

BB2_digitize_cnt[26]_lut_out = BB2L612 & (BB2_digitize_cnt[26] # BB2L652Q & BB2L401) # !BB2L612 & BB2L652Q & BB2L401;
BB2_digitize_cnt[26] = DFFE(BB2_digitize_cnt[26]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[27] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[27] at LC1_11_O4
--operation mode is normal

BB2_digitize_cnt[27]_lut_out = BB2L612 & (BB2_digitize_cnt[27] # BB2L652Q & BB2L601) # !BB2L612 & BB2L652Q & BB2L601;
BB2_digitize_cnt[27] = DFFE(BB2_digitize_cnt[27]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2L491 is atwd:atwd1|atwd_control:inst_atwd_control|i~5730 at LC4_11_O4
--operation mode is normal

BB2L491 = BB2_digitize_cnt[24] # BB2_digitize_cnt[27] # BB2_digitize_cnt[25] # BB2_digitize_cnt[26];


--BB2_digitize_cnt[20] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[20] at LC5_9_O4
--operation mode is normal

BB2_digitize_cnt[20]_lut_out = BB2_digitize_cnt[20] & (BB2L612 # BB2L29 & BB2L652Q) # !BB2_digitize_cnt[20] & BB2L29 & BB2L652Q;
BB2_digitize_cnt[20] = DFFE(BB2_digitize_cnt[20]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[21] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[21] at LC5_7_O4
--operation mode is normal

BB2_digitize_cnt[21]_lut_out = BB2L49 & (BB2L652Q # BB2L612 & BB2_digitize_cnt[21]) # !BB2L49 & BB2L612 & BB2_digitize_cnt[21];
BB2_digitize_cnt[21] = DFFE(BB2_digitize_cnt[21]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[22] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[22] at LC6_7_O4
--operation mode is normal

BB2_digitize_cnt[22]_lut_out = BB2L612 & (BB2_digitize_cnt[22] # BB2L652Q & BB2L69) # !BB2L612 & BB2L652Q & BB2L69;
BB2_digitize_cnt[22] = DFFE(BB2_digitize_cnt[22]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[23] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[23] at LC3_7_O4
--operation mode is normal

BB2_digitize_cnt[23]_lut_out = BB2L89 & (BB2L652Q # BB2L612 & BB2_digitize_cnt[23]) # !BB2L89 & BB2L612 & BB2_digitize_cnt[23];
BB2_digitize_cnt[23] = DFFE(BB2_digitize_cnt[23]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2L591 is atwd:atwd1|atwd_control:inst_atwd_control|i~5731 at LC10_7_O4
--operation mode is normal

BB2L591 = BB2_digitize_cnt[20] # BB2_digitize_cnt[21] # BB2_digitize_cnt[22] # BB2_digitize_cnt[23];


--BB2_digitize_cnt[16] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[16] at LC10_11_O4
--operation mode is normal

BB2_digitize_cnt[16]_lut_out = BB2_digitize_cnt[16] & (BB2L612 # BB2L652Q & BB2L48) # !BB2_digitize_cnt[16] & BB2L652Q & BB2L48;
BB2_digitize_cnt[16] = DFFE(BB2_digitize_cnt[16]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[17] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[17] at LC9_11_O4
--operation mode is normal

BB2_digitize_cnt[17]_lut_out = BB2_digitize_cnt[17] & (BB2L612 # BB2L652Q & BB2L68) # !BB2_digitize_cnt[17] & BB2L652Q & BB2L68;
BB2_digitize_cnt[17] = DFFE(BB2_digitize_cnt[17]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[18] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[18] at LC7_11_O4
--operation mode is normal

BB2_digitize_cnt[18]_lut_out = BB2_digitize_cnt[18] & (BB2L612 # BB2L652Q & BB2L88) # !BB2_digitize_cnt[18] & BB2L652Q & BB2L88;
BB2_digitize_cnt[18] = DFFE(BB2_digitize_cnt[18]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[19] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[19] at LC5_11_O4
--operation mode is normal

BB2_digitize_cnt[19]_lut_out = BB2_digitize_cnt[19] & (BB2L612 # BB2L652Q & BB2L09) # !BB2_digitize_cnt[19] & BB2L652Q & BB2L09;
BB2_digitize_cnt[19] = DFFE(BB2_digitize_cnt[19]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2L691 is atwd:atwd1|atwd_control:inst_atwd_control|i~5732 at LC3_11_O4
--operation mode is normal

BB2L691 = BB2_digitize_cnt[18] # BB2_digitize_cnt[17] # BB2_digitize_cnt[16] # BB2_digitize_cnt[19];


--BB2L791 is atwd:atwd1|atwd_control:inst_atwd_control|i~5733 at LC2_11_O4
--operation mode is normal

BB2L791 = BB2L391 # BB2L491 # BB2L591 # BB2L691;


--BB2_digitize_cnt[12] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[12] at LC2_9_O4
--operation mode is normal

BB2_digitize_cnt[12]_lut_out = BB2_digitize_cnt[12] & (BB2L612 # BB2L652Q & BB2L67) # !BB2_digitize_cnt[12] & BB2L652Q & BB2L67;
BB2_digitize_cnt[12] = DFFE(BB2_digitize_cnt[12]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[13] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[13] at LC1_9_O4
--operation mode is normal

BB2_digitize_cnt[13]_lut_out = BB2_digitize_cnt[13] & (BB2L612 # BB2L652Q & BB2L87) # !BB2_digitize_cnt[13] & BB2L652Q & BB2L87;
BB2_digitize_cnt[13] = DFFE(BB2_digitize_cnt[13]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[14] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[14] at LC6_9_O4
--operation mode is normal

BB2_digitize_cnt[14]_lut_out = BB2_digitize_cnt[14] & (BB2L612 # BB2L652Q & BB2L08) # !BB2_digitize_cnt[14] & BB2L652Q & BB2L08;
BB2_digitize_cnt[14] = DFFE(BB2_digitize_cnt[14]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[15] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[15] at LC8_9_O4
--operation mode is normal

BB2_digitize_cnt[15]_lut_out = BB2_digitize_cnt[15] & (BB2L612 # BB2L652Q & BB2L28) # !BB2_digitize_cnt[15] & BB2L652Q & BB2L28;
BB2_digitize_cnt[15] = DFFE(BB2_digitize_cnt[15]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2L891 is atwd:atwd1|atwd_control:inst_atwd_control|i~5734 at LC10_9_O4
--operation mode is normal

BB2L891 = BB2_digitize_cnt[14] # BB2_digitize_cnt[13] # BB2_digitize_cnt[12] # BB2_digitize_cnt[15];


--BB2_digitize_cnt[8] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[8] at LC7_16_O4
--operation mode is normal

BB2_digitize_cnt[8]_lut_out = BB2L86 & (BB2L652Q # BB2_digitize_cnt[8] & BB2L612) # !BB2L86 & BB2_digitize_cnt[8] & BB2L612;
BB2_digitize_cnt[8] = DFFE(BB2_digitize_cnt[8]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[10] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[10] at LC3_9_O4
--operation mode is normal

BB2_digitize_cnt[10]_lut_out = BB2_digitize_cnt[10] & (BB2L612 # BB2L652Q & BB2L27) # !BB2_digitize_cnt[10] & BB2L652Q & BB2L27;
BB2_digitize_cnt[10] = DFFE(BB2_digitize_cnt[10]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[11] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[11] at LC4_7_O4
--operation mode is normal

BB2_digitize_cnt[11]_lut_out = BB2L652Q & (BB2L47 # BB2_digitize_cnt[11] & BB2L612) # !BB2L652Q & BB2_digitize_cnt[11] & BB2L612;
BB2_digitize_cnt[11] = DFFE(BB2_digitize_cnt[11]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[9] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[9] at LC4_9_O4
--operation mode is normal

BB2_digitize_cnt[9]_lut_out = BB2_digitize_cnt[9] & (BB2L612 # BB2L652Q & BB2L07) # !BB2_digitize_cnt[9] & BB2L652Q & BB2L07;
BB2_digitize_cnt[9] = DFFE(BB2_digitize_cnt[9]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2L991 is atwd:atwd1|atwd_control:inst_atwd_control|i~5735 at LC9_16_O4
--operation mode is normal

BB2L991 = BB2_digitize_cnt[11] # BB2_digitize_cnt[10] # BB2_digitize_cnt[8] # !BB2_digitize_cnt[9];


--BB2_digitize_cnt[4] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[4] at LC1_7_O4
--operation mode is normal

BB2_digitize_cnt[4]_lut_out = BB2_digitize_cnt[4] & (BB2L612 # BB2L652Q & BB2L06) # !BB2_digitize_cnt[4] & BB2L652Q & BB2L06;
BB2_digitize_cnt[4] = DFFE(BB2_digitize_cnt[4]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[5] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[5] at LC2_7_O4
--operation mode is normal

BB2_digitize_cnt[5]_lut_out = BB2L26 & (BB2L652Q # BB2_digitize_cnt[5] & BB2L612) # !BB2L26 & BB2_digitize_cnt[5] & BB2L612;
BB2_digitize_cnt[5] = DFFE(BB2_digitize_cnt[5]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[6] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[6] at LC9_7_O4
--operation mode is normal

BB2_digitize_cnt[6]_lut_out = BB2L652Q & (BB2L46 # BB2_digitize_cnt[6] & BB2L612) # !BB2L652Q & BB2_digitize_cnt[6] & BB2L612;
BB2_digitize_cnt[6] = DFFE(BB2_digitize_cnt[6]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[7] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[7] at LC7_7_O4
--operation mode is normal

BB2_digitize_cnt[7]_lut_out = BB2L652Q & (BB2L66 # BB2_digitize_cnt[7] & BB2L612) # !BB2L652Q & BB2_digitize_cnt[7] & BB2L612;
BB2_digitize_cnt[7] = DFFE(BB2_digitize_cnt[7]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2L002 is atwd:atwd1|atwd_control:inst_atwd_control|i~5736 at LC8_7_O4
--operation mode is normal

BB2L002 = BB2_digitize_cnt[4] # BB2_digitize_cnt[7] # BB2_digitize_cnt[5] # BB2_digitize_cnt[6];


--BB2_digitize_cnt[0] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[0] at LC6_13_O4
--operation mode is normal

BB2_digitize_cnt[0]_lut_out = BB2L871 # BB2L852Q # BB2L612 & BB2_digitize_cnt[0];
BB2_digitize_cnt[0] = DFFE(BB2_digitize_cnt[0]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[1] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[1] at LC3_6_O4
--operation mode is normal

BB2_digitize_cnt[1]_lut_out = BB2L45 & (BB2L652Q # BB2_digitize_cnt[1] & BB2L612) # !BB2L45 & BB2_digitize_cnt[1] & BB2L612;
BB2_digitize_cnt[1] = DFFE(BB2_digitize_cnt[1]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[2] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[2] at LC4_6_O4
--operation mode is normal

BB2_digitize_cnt[2]_lut_out = BB2_digitize_cnt[2] & (BB2L612 # BB2L65 & BB2L652Q) # !BB2_digitize_cnt[2] & BB2L65 & BB2L652Q;
BB2_digitize_cnt[2] = DFFE(BB2_digitize_cnt[2]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[3] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[3] at LC2_6_O4
--operation mode is normal

BB2_digitize_cnt[3]_lut_out = BB2_digitize_cnt[3] & (BB2L612 # BB2L85 & BB2L652Q) # !BB2_digitize_cnt[3] & BB2L85 & BB2L652Q;
BB2_digitize_cnt[3] = DFFE(BB2_digitize_cnt[3]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2L102 is atwd:atwd1|atwd_control:inst_atwd_control|i~5737 at LC1_6_O4
--operation mode is normal

BB2L102 = BB2_digitize_cnt[2] # BB2_digitize_cnt[0] # BB2_digitize_cnt[3] # BB2_digitize_cnt[1];


--BB2L202 is atwd:atwd1|atwd_control:inst_atwd_control|i~5738 at LC2_16_O4
--operation mode is normal

BB2L202 = BB2L002 # BB2L891 # BB2L102 # BB2L991;


--DB2_TriggerComplete_in_sync is atwd:atwd1|atwd_trigger:inst_atwd_trigger|TriggerComplete_in_sync at LC5_4_O3
--operation mode is normal

DB2_TriggerComplete_in_sync_lut_out = DB2_TriggerComplete_in_0;
DB2_TriggerComplete_in_sync = DFFE(DB2_TriggerComplete_in_sync_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--BB2L302 is atwd:atwd1|atwd_control:inst_atwd_control|i~5739 at LC4_8_O1
--operation mode is normal

BB2L302 = BB2_channel[1] & BB2_channel[0];


--BB2_settle_cnt[28] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[28] at LC10_16_Q1
--operation mode is normal

BB2_settle_cnt[28]_lut_out = BB2_settle_cnt[28] & (BB2L94 # BB2L462Q & BB2L171) # !BB2_settle_cnt[28] & BB2L462Q & BB2L171;
BB2_settle_cnt[28] = DFFE(BB2_settle_cnt[28]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[29] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[29] at LC8_16_Q1
--operation mode is normal

BB2_settle_cnt[29]_lut_out = BB2_settle_cnt[29] & (BB2L94 # BB2L462Q & BB2L371) # !BB2_settle_cnt[29] & BB2L462Q & BB2L371;
BB2_settle_cnt[29] = DFFE(BB2_settle_cnt[29]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[30] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[30] at LC9_16_Q1
--operation mode is normal

BB2_settle_cnt[30]_lut_out = BB2_settle_cnt[30] & (BB2L94 # BB2L462Q & BB2L571) # !BB2_settle_cnt[30] & BB2L462Q & BB2L571;
BB2_settle_cnt[30] = DFFE(BB2_settle_cnt[30]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[31] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[31] at LC10_15_Q1
--operation mode is normal

BB2_settle_cnt[31]_lut_out = BB2_settle_cnt[31] & (BB2L94 # BB2L462Q & BB2L771) # !BB2_settle_cnt[31] & BB2L462Q & BB2L771;
BB2_settle_cnt[31] = DFFE(BB2_settle_cnt[31]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2L402 is atwd:atwd1|atwd_control:inst_atwd_control|i~5741 at LC9_15_Q1
--operation mode is normal

BB2L402 = BB2_settle_cnt[31] # BB2_settle_cnt[29] # BB2_settle_cnt[30] # BB2_settle_cnt[28];


--BB2_settle_cnt[24] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[24] at LC7_12_Q1
--operation mode is normal

BB2_settle_cnt[24]_lut_out = BB2L94 & (BB2_settle_cnt[24] # BB2L462Q & BB2L361) # !BB2L94 & BB2L462Q & BB2L361;
BB2_settle_cnt[24] = DFFE(BB2_settle_cnt[24]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[25] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[25] at LC8_12_Q1
--operation mode is normal

BB2_settle_cnt[25]_lut_out = BB2L94 & (BB2_settle_cnt[25] # BB2L462Q & BB2L561) # !BB2L94 & BB2L462Q & BB2L561;
BB2_settle_cnt[25] = DFFE(BB2_settle_cnt[25]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[26] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[26] at LC1_12_Q1
--operation mode is normal

BB2_settle_cnt[26]_lut_out = BB2L761 & (BB2L462Q # BB2L94 & BB2_settle_cnt[26]) # !BB2L761 & BB2L94 & BB2_settle_cnt[26];
BB2_settle_cnt[26] = DFFE(BB2_settle_cnt[26]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[27] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[27] at LC7_16_Q1
--operation mode is normal

BB2_settle_cnt[27]_lut_out = BB2_settle_cnt[27] & (BB2L94 # BB2L462Q & BB2L961) # !BB2_settle_cnt[27] & BB2L462Q & BB2L961;
BB2_settle_cnt[27] = DFFE(BB2_settle_cnt[27]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2L502 is atwd:atwd1|atwd_control:inst_atwd_control|i~5742 at LC9_12_Q1
--operation mode is normal

BB2L502 = BB2_settle_cnt[27] # BB2_settle_cnt[25] # BB2_settle_cnt[26] # BB2_settle_cnt[24];


--BB2_settle_cnt[20] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[20] at LC10_12_Q1
--operation mode is normal

BB2_settle_cnt[20]_lut_out = BB2L462Q & (BB2L551 # BB2L94 & BB2_settle_cnt[20]) # !BB2L462Q & BB2L94 & BB2_settle_cnt[20];
BB2_settle_cnt[20] = DFFE(BB2_settle_cnt[20]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[21] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[21] at LC1_14_Q1
--operation mode is normal

BB2_settle_cnt[21]_lut_out = BB2_settle_cnt[21] & (BB2L94 # BB2L462Q & BB2L751) # !BB2_settle_cnt[21] & BB2L462Q & BB2L751;
BB2_settle_cnt[21] = DFFE(BB2_settle_cnt[21]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[22] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[22] at LC6_14_Q1
--operation mode is normal

BB2_settle_cnt[22]_lut_out = BB2_settle_cnt[22] & (BB2L94 # BB2L462Q & BB2L951) # !BB2_settle_cnt[22] & BB2L462Q & BB2L951;
BB2_settle_cnt[22] = DFFE(BB2_settle_cnt[22]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[23] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[23] at LC3_14_Q1
--operation mode is normal

BB2_settle_cnt[23]_lut_out = BB2_settle_cnt[23] & (BB2L94 # BB2L462Q & BB2L161) # !BB2_settle_cnt[23] & BB2L462Q & BB2L161;
BB2_settle_cnt[23] = DFFE(BB2_settle_cnt[23]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2L602 is atwd:atwd1|atwd_control:inst_atwd_control|i~5743 at LC4_14_Q1
--operation mode is normal

BB2L602 = BB2_settle_cnt[23] # BB2_settle_cnt[21] # BB2_settle_cnt[20] # BB2_settle_cnt[22];


--BB2_settle_cnt[16] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[16] at LC5_14_Q1
--operation mode is normal

BB2_settle_cnt[16]_lut_out = BB2_settle_cnt[16] & (BB2L94 # BB2L462Q & BB2L741) # !BB2_settle_cnt[16] & BB2L462Q & BB2L741;
BB2_settle_cnt[16] = DFFE(BB2_settle_cnt[16]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[17] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[17] at LC10_14_Q1
--operation mode is normal

BB2_settle_cnt[17]_lut_out = BB2_settle_cnt[17] & (BB2L94 # BB2L462Q & BB2L941) # !BB2_settle_cnt[17] & BB2L462Q & BB2L941;
BB2_settle_cnt[17] = DFFE(BB2_settle_cnt[17]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[18] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[18] at LC6_16_Q1
--operation mode is normal

BB2_settle_cnt[18]_lut_out = BB2L94 & (BB2_settle_cnt[18] # BB2L462Q & BB2L151) # !BB2L94 & BB2L462Q & BB2L151;
BB2_settle_cnt[18] = DFFE(BB2_settle_cnt[18]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[19] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[19] at LC2_14_Q1
--operation mode is normal

BB2_settle_cnt[19]_lut_out = BB2_settle_cnt[19] & (BB2L94 # BB2L462Q & BB2L351) # !BB2_settle_cnt[19] & BB2L462Q & BB2L351;
BB2_settle_cnt[19] = DFFE(BB2_settle_cnt[19]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2L702 is atwd:atwd1|atwd_control:inst_atwd_control|i~5744 at LC9_14_Q1
--operation mode is normal

BB2L702 = BB2_settle_cnt[17] # BB2_settle_cnt[19] # BB2_settle_cnt[18] # BB2_settle_cnt[16];


--BB2L802 is atwd:atwd1|atwd_control:inst_atwd_control|i~5745 at LC7_14_Q1
--operation mode is normal

BB2L802 = BB2L702 # BB2L602 # BB2L502 # BB2L402;


--BB2_settle_cnt[12] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[12] at LC3_12_Q1
--operation mode is normal

BB2_settle_cnt[12]_lut_out = BB2_settle_cnt[12] & (BB2L94 # BB2L462Q & BB2L931) # !BB2_settle_cnt[12] & BB2L462Q & BB2L931;
BB2_settle_cnt[12] = DFFE(BB2_settle_cnt[12]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[13] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[13] at LC4_12_Q1
--operation mode is normal

BB2_settle_cnt[13]_lut_out = BB2_settle_cnt[13] & (BB2L94 # BB2L462Q & BB2L141) # !BB2_settle_cnt[13] & BB2L462Q & BB2L141;
BB2_settle_cnt[13] = DFFE(BB2_settle_cnt[13]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[14] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[14] at LC6_12_Q1
--operation mode is normal

BB2_settle_cnt[14]_lut_out = BB2_settle_cnt[14] & (BB2L94 # BB2L462Q & BB2L341) # !BB2_settle_cnt[14] & BB2L462Q & BB2L341;
BB2_settle_cnt[14] = DFFE(BB2_settle_cnt[14]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[15] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[15] at LC2_12_Q1
--operation mode is normal

BB2_settle_cnt[15]_lut_out = BB2_settle_cnt[15] & (BB2L94 # BB2L462Q & BB2L541) # !BB2_settle_cnt[15] & BB2L462Q & BB2L541;
BB2_settle_cnt[15] = DFFE(BB2_settle_cnt[15]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2L902 is atwd:atwd1|atwd_control:inst_atwd_control|i~5746 at LC5_12_Q1
--operation mode is normal

BB2L902 = BB2_settle_cnt[12] # BB2_settle_cnt[14] # BB2_settle_cnt[13] # BB2_settle_cnt[15];


--BB2_settle_cnt[8] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[8] at LC10_10_Q1
--operation mode is normal

BB2_settle_cnt[8]_lut_out = BB2L462Q & (BB2L131 # BB2_settle_cnt[8] & BB2L94) # !BB2L462Q & BB2_settle_cnt[8] & BB2L94;
BB2_settle_cnt[8] = DFFE(BB2_settle_cnt[8]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[9] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[9] at LC9_10_Q1
--operation mode is normal

BB2_settle_cnt[9]_lut_out = BB2L462Q & (BB2L331 # BB2_settle_cnt[9] & BB2L94) # !BB2L462Q & BB2_settle_cnt[9] & BB2L94;
BB2_settle_cnt[9] = DFFE(BB2_settle_cnt[9]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[10] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[10] at LC8_10_Q1
--operation mode is normal

BB2_settle_cnt[10]_lut_out = BB2L462Q & (BB2L531 # BB2_settle_cnt[10] & BB2L94) # !BB2L462Q & BB2_settle_cnt[10] & BB2L94;
BB2_settle_cnt[10] = DFFE(BB2_settle_cnt[10]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[11] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[11] at LC1_10_Q1
--operation mode is normal

BB2_settle_cnt[11]_lut_out = BB2L462Q & (BB2L731 # BB2_settle_cnt[11] & BB2L94) # !BB2L462Q & BB2_settle_cnt[11] & BB2L94;
BB2_settle_cnt[11] = DFFE(BB2_settle_cnt[11]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2L012 is atwd:atwd1|atwd_control:inst_atwd_control|i~5747 at LC2_10_Q1
--operation mode is normal

BB2L012 = BB2_settle_cnt[8] # BB2_settle_cnt[10] # BB2_settle_cnt[9] # BB2_settle_cnt[11];


--BB2_settle_cnt[4] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[4] at LC3_9_Q1
--operation mode is normal

BB2_settle_cnt[4]_lut_out = BB2L462Q & (BB2L321 # BB2_settle_cnt[4] & BB2L94) # !BB2L462Q & BB2_settle_cnt[4] & BB2L94;
BB2_settle_cnt[4] = DFFE(BB2_settle_cnt[4]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[5] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[5] at LC3_8_Q1
--operation mode is normal

BB2_settle_cnt[5]_lut_out = BB2L462Q & (BB2L521 # BB2_settle_cnt[5] & BB2L94) # !BB2L462Q & BB2_settle_cnt[5] & BB2L94;
BB2_settle_cnt[5] = DFFE(BB2_settle_cnt[5]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[6] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[6] at LC8_15_Q1
--operation mode is normal

BB2_settle_cnt[6]_lut_out = BB2L462Q & (BB2L721 # BB2L94 & BB2_settle_cnt[6]) # !BB2L462Q & BB2L94 & BB2_settle_cnt[6];
BB2_settle_cnt[6] = DFFE(BB2_settle_cnt[6]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[7] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[7] at LC7_15_Q1
--operation mode is normal

BB2_settle_cnt[7]_lut_out = BB2L462Q & (BB2L921 # BB2L94 & BB2_settle_cnt[7]) # !BB2L462Q & BB2L94 & BB2_settle_cnt[7];
BB2_settle_cnt[7] = DFFE(BB2_settle_cnt[7]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2L112 is atwd:atwd1|atwd_control:inst_atwd_control|i~5748 at LC8_14_Q1
--operation mode is normal

BB2L112 = BB2_settle_cnt[4] # BB2_settle_cnt[6] # BB2_settle_cnt[5] # !BB2_settle_cnt[7];


--BB2_settle_cnt[0] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[0] at LC6_10_Q1
--operation mode is normal

BB2_settle_cnt[0]_lut_out = BB2_settle_cnt[0] & (BB2L94 # BB2L462Q & BB2L511) # !BB2_settle_cnt[0] & BB2L462Q & BB2L511;
BB2_settle_cnt[0] = DFFE(BB2_settle_cnt[0]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[1] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[1] at LC7_10_Q1
--operation mode is normal

BB2_settle_cnt[1]_lut_out = BB2L462Q & (BB2L711 # BB2_settle_cnt[1] & BB2L94) # !BB2L462Q & BB2_settle_cnt[1] & BB2L94;
BB2_settle_cnt[1] = DFFE(BB2_settle_cnt[1]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[2] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[2] at LC4_10_Q1
--operation mode is normal

BB2_settle_cnt[2]_lut_out = BB2L462Q & (BB2L911 # BB2_settle_cnt[2] & BB2L94) # !BB2L462Q & BB2_settle_cnt[2] & BB2L94;
BB2_settle_cnt[2] = DFFE(BB2_settle_cnt[2]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[3] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[3] at LC2_9_Q1
--operation mode is normal

BB2_settle_cnt[3]_lut_out = BB2L462Q & (BB2L121 # BB2_settle_cnt[3] & BB2L94) # !BB2L462Q & BB2_settle_cnt[3] & BB2L94;
BB2_settle_cnt[3] = DFFE(BB2_settle_cnt[3]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2L212 is atwd:atwd1|atwd_control:inst_atwd_control|i~5749 at LC4_9_Q1
--operation mode is normal

BB2L212 = BB2_settle_cnt[3] # BB2_settle_cnt[1] # BB2_settle_cnt[2] # BB2_settle_cnt[0];


--BB2L312 is atwd:atwd1|atwd_control:inst_atwd_control|i~5750 at LC3_16_Q4
--operation mode is normal

BB2L312 = BB2L012 # BB2L112 # BB2L902 # BB2L212;


--BB2L64 is atwd:atwd1|atwd_control:inst_atwd_control|i~2 at LC10_16_O4
--operation mode is normal

BB2L64 = BB2L791 # BB2L202;


--BB2L54 is atwd:atwd1|atwd_control:inst_atwd_control|i~0 at LC8_16_O4
--operation mode is normal

BB2L54 = BB2L312 # BB2L802;


--BB2L412 is atwd:atwd1|atwd_control:inst_atwd_control|i~5751 at LC6_15_O1
--operation mode is normal

BB2L412 = BB2L852Q # BB2L752Q # BB2L262Q # !BB2L552Q;


--CB2L871Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~21 at LC9_16_S2
--operation mode is normal

CB2L871Q_lut_out = CB2L771Q & CB2L211 & !CB2_divide_cnt[1] # !CB2L771Q & (BB2L812Q # CB2L211 & !CB2_divide_cnt[1]);
CB2L871Q = DFFE(CB2L871Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--CB2_divide_cnt[1] is atwd:atwd1|atwd_readout:inst_atwd_readout|divide_cnt[1] at LC5_5_S2
--operation mode is normal

CB2_divide_cnt[1]_lut_out = !CB2_rst_divide & (CB2_divide_cnt[1] $ CB2_divide_cnt[0]);
CB2_divide_cnt[1] = DFFE(CB2_divide_cnt[1]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--CB2L181Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~24 at LC10_14_S2
--operation mode is normal

CB2L181Q_lut_out = (!CB2_divide_cnt[1] & CB2L081Q) & CASCADE(CB2L041);
CB2L181Q = DFFE(CB2L181Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--P1_MultiSPE0 is hit_counter:inst_hit_counter|MultiSPE0 at LC9_14_G1
--operation mode is normal

P1_MultiSPE0_lut_out = MultiSPE;
P1_MultiSPE0 = DFFE(P1_MultiSPE0_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--P1_OneSPE0 is hit_counter:inst_hit_counter|OneSPE0 at LC9_12_G2
--operation mode is normal

P1_OneSPE0_lut_out = OneSPE;
P1_OneSPE0 = DFFE(P1_OneSPE0_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--M1L01 is fe_testpulse:inst_fe_testpulse|i~19 at LC1_8_F1
--operation mode is normal

M1L01 = Y1_command_1_local[16] & (Y1_command_1_local[17] # JB32_sload_path[1]) # !Y1_command_1_local[16] & !Y1_command_1_local[17] & JB32_sload_path[0];


--M1L11 is fe_testpulse:inst_fe_testpulse|i~20 at LC9_8_F1
--operation mode is normal

M1L11 = M1L01 & (JB32_sload_path[3] # !Y1_command_1_local[17]) # !M1L01 & Y1_command_1_local[17] & JB32_sload_path[2];


--M1L8 is fe_testpulse:inst_fe_testpulse|i~17 at LC6_10_F1
--operation mode is normal

M1L8 = Y1_command_1_local[17] & (Y1_command_1_local[16] # JB32_sload_path[14]) # !Y1_command_1_local[17] & !Y1_command_1_local[16] & JB32_sload_path[12];


--M1L9 is fe_testpulse:inst_fe_testpulse|i~18 at LC2_10_F1
--operation mode is normal

M1L9 = M1L8 & (JB32_sload_path[15] # !Y1_command_1_local[16]) # !M1L8 & Y1_command_1_local[16] & JB32_sload_path[13];


--M1L6 is fe_testpulse:inst_fe_testpulse|i~15 at LC5_10_F1
--operation mode is normal

M1L6 = Y1_command_1_local[16] & (Y1_command_1_local[17] # JB32_sload_path[9]) # !Y1_command_1_local[16] & JB32_sload_path[8] & !Y1_command_1_local[17];


--M1L7 is fe_testpulse:inst_fe_testpulse|i~16 at LC9_10_F1
--operation mode is normal

M1L7 = M1L6 & (JB32_sload_path[11] # !Y1_command_1_local[17]) # !M1L6 & Y1_command_1_local[17] & JB32_sload_path[10];


--M1L5 is fe_testpulse:inst_fe_testpulse|i~13 at LC8_8_F1
--operation mode is normal

M1L5 = Y1_command_1_local[18] & (M1L9 # Y1_command_1_local[19]) # !Y1_command_1_local[18] & !Y1_command_1_local[19] & M1L7;


--M1L21 is fe_testpulse:inst_fe_testpulse|i~21 at LC2_8_F1
--operation mode is normal

M1L21 = Y1_command_1_local[17] & (JB32_sload_path[6] # Y1_command_1_local[16]) # !Y1_command_1_local[17] & !Y1_command_1_local[16] & JB32_sload_path[4];


--M1L31 is fe_testpulse:inst_fe_testpulse|i~22 at LC7_8_F1
--operation mode is normal

M1L31 = M1L21 & (JB32_sload_path[7] # !Y1_command_1_local[16]) # !M1L21 & Y1_command_1_local[16] & JB32_sload_path[5];


--L1_cntp[3] is fe_r2r:inst_fe_r2r|cntp[3] at LC3_8_T3
--operation mode is normal

L1_cntp[3]_lut_out = Y1_command_0_local[30] & (L1L22 # !L1L46Q & L1L75);
L1_cntp[3] = DFFE(L1_cntp[3]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--L1_cntp[2] is fe_r2r:inst_fe_r2r|cntp[2] at LC10_8_T3
--operation mode is normal

L1_cntp[2]_lut_out = Y1_command_0_local[30] & (L1L42 # !L1L46Q & L1L55);
L1_cntp[2] = DFFE(L1_cntp[2]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--L1_cntp[1] is fe_r2r:inst_fe_r2r|cntp[1] at LC9_8_T3
--operation mode is normal

L1_cntp[1]_lut_out = Y1_command_0_local[30] & (L1L72 # !L1L46Q & L1L35);
L1_cntp[1] = DFFE(L1_cntp[1]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--L1_cntp[0] is fe_r2r:inst_fe_r2r|cntp[0] at LC6_8_T3
--operation mode is normal

L1_cntp[0]_lut_out = Y1_command_0_local[30] & (L1L82 # !L1L46Q & L1L15);
L1_cntp[0] = DFFE(L1_cntp[0]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--L1_cntn[3] is fe_r2r:inst_fe_r2r|cntn[3] at LC9_2_T3
--operation mode is normal

L1_cntn[3]_lut_out = Y1_command_0_local[30] & (L1L92 # L1L66Q & L1L05);
L1_cntn[3] = DFFE(L1_cntn[3]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--L1_cntn[2] is fe_r2r:inst_fe_r2r|cntn[2] at LC5_2_T3
--operation mode is normal

L1_cntn[2]_lut_out = Y1_command_0_local[30] & (L1L13 # L1L66Q & L1L84);
L1_cntn[2] = DFFE(L1_cntn[2]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--L1_cntn[1] is fe_r2r:inst_fe_r2r|cntn[1] at LC4_2_T3
--operation mode is normal

L1_cntn[1]_lut_out = Y1_command_0_local[30] & (L1L43 # L1L66Q & L1L64);
L1_cntn[1] = DFFE(L1_cntn[1]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--L1_cntn[0] is fe_r2r:inst_fe_r2r|cntn[0] at LC7_2_T3
--operation mode is normal

L1_cntn[0]_lut_out = Y1_command_0_local[30] & (L1L53 # L1L66Q & L1L44);
L1_cntn[0] = DFFE(L1_cntn[0]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--U1_up is r2r:inst_r2r|up at LC10_13_I4
--operation mode is normal

U1_up_lut_out = U1_up & (U1L34 # U1L44) # !U1_up & U1L64;
U1_up = DFFE(U1_up_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[28]);


--U1L63 is r2r:inst_r2r|i~992 at LC8_13_I4
--operation mode is normal

U1L63 = U1L53 & !U1_up & !U1L64;


--U1L73 is r2r:inst_r2r|i~993 at LC1_13_I4
--operation mode is normal

U1L73 = U1L33 & !U1_up & !U1L64;


--U1L83 is r2r:inst_r2r|i~995 at LC3_15_I4
--operation mode is normal

U1L83 = !U1_up & U1L13 & !U1L64;


--U1L93 is r2r:inst_r2r|i~997 at LC5_13_I4
--operation mode is normal

U1L93 = U1L92 & !U1_up & !U1L64;


--U1L04 is r2r:inst_r2r|i~999 at LC3_14_I4
--operation mode is normal

U1L04 = !U1L64 & U1L72 & !U1_up;


--U1L14 is r2r:inst_r2r|i~1001 at LC6_13_I4
--operation mode is normal

U1L14 = U1L52 & !U1_up & !U1L64;


--U1L24 is r2r:inst_r2r|i~1003 at LC5_15_I4
--operation mode is normal

U1L24 = !U1_up & U1L32 & !U1L64;


--W1_LEDdelay[2] is single_led:inst_single_led|LEDdelay[2] at LC9_1_V1
--operation mode is normal

W1_LEDdelay[2]_lut_out = W1_LEDdelay[1];
W1_LEDdelay[2] = DFFE(W1_LEDdelay[2]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L422Q is coinc:inst_coinc|state~22 at LC6_4_W4
--operation mode is normal

K1L422Q_lut_out = K1_i48 & (K1L46 & K1L422Q # !K1L46 & K1L322Q) # !K1_i48 & K1L422Q;
K1L422Q = DFFE(K1L422Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L322Q is coinc:inst_coinc|state~21 at LC5_1_Y4
--operation mode is normal

K1L322Q_lut_out = K1L522 # !K1L36 & !K1L222Q & K1_i48;
K1L322Q = DFFE(K1L322Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_last_down_pol is coinc:inst_coinc|last_down_pol at LC3_3_W4
--operation mode is normal

K1_last_down_pol_lut_out = !K1_last_down_pol;
K1_last_down_pol = DFFE(K1_last_down_pol_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , K1L812);


--K1L45 is coinc:inst_coinc|i489~117 at LC8_4_W4
--operation mode is normal

K1L45 = K1L422Q & (K1_last_down_pol # K1L322Q) # !K1L422Q & !K1_last_down_pol & K1L322Q;


--K1_i48 is coinc:inst_coinc|i48 at LC6_13_L4
--operation mode is normal

K1_i48 = Y1_command_2_local[0] # Y1_command_2_local[1];


--K1_coinc_down_high_delay[0] is coinc:inst_coinc|coinc_down_high_delay[0] at LC6_11_W4
--operation mode is normal

K1_coinc_down_high_delay[0]_lut_out = Y1_command_2_local[8];
K1_coinc_down_high_delay[0] = DFFE(K1_coinc_down_high_delay[0]_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--K1_coinc_down_low_delay[0] is coinc:inst_coinc|coinc_down_low_delay[0] at LC9_11_W4
--operation mode is normal

K1_coinc_down_low_delay[0]_lut_out = Y1_command_2_local[9];
K1_coinc_down_low_delay[0] = DFFE(K1_coinc_down_low_delay[0]_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--K1L55 is coinc:inst_coinc|i490~158 at LC3_11_W4
--operation mode is normal

K1L55 = K1_coinc_down_high_delay[0] & Y1_command_2_local[9] & !K1_coinc_down_low_delay[0] # !K1_coinc_down_high_delay[0] & (Y1_command_2_local[8] # Y1_command_2_local[9] & !K1_coinc_down_low_delay[0]);


--K1L65 is coinc:inst_coinc|i490~159 at LC5_3_W4
--operation mode is normal

K1L65 = K1L422Q # K1L322Q;


--K1_last_down is coinc:inst_coinc|last_down at LC6_3_W4
--operation mode is normal

K1_last_down_lut_out = K1L35 $ (!K1L691 & !K1L102 & K1L422Q);
K1_last_down = DFFE(K1_last_down_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , K1_i48);


--K1L35 is coinc:inst_coinc|i52~0 at LC5_13_L4
--operation mode is normal

K1L35 = Y1_command_2_local[0] & K1_last_down # !Y1_command_2_local[1];


--K1_coinc_up_high_delay[0] is coinc:inst_coinc|coinc_up_high_delay[0] at LC6_6_J2
--operation mode is normal

K1_coinc_up_high_delay[0]_lut_out = Y1_command_2_local[10];
K1_coinc_up_high_delay[0] = DFFE(K1_coinc_up_high_delay[0]_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--K1L75 is coinc:inst_coinc|i491~117 at LC3_5_J2
--operation mode is normal

K1L75 = !K1_coinc_up_high_delay[0] & Y1_command_2_local[10];


--K1_last_up_pol is coinc:inst_coinc|last_up_pol at LC7_4_W4
--operation mode is normal

K1_last_up_pol_lut_out = !K1_last_up_pol;
K1_last_up_pol = DFFE(K1_last_up_pol_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , K1L022);


--K1L85 is coinc:inst_coinc|i491~118 at LC9_4_W4
--operation mode is normal

K1L85 = K1L422Q & K1_last_up_pol;


--K1L95 is coinc:inst_coinc|i491~119 at LC9_5_W4
--operation mode is normal

K1L95 = K1L322Q & !K1_last_up_pol;


--K1_coinc_up_low_delay[0] is coinc:inst_coinc|coinc_up_low_delay[0] at LC7_6_J2
--operation mode is normal

K1_coinc_up_low_delay[0]_lut_out = Y1_command_2_local[11];
K1_coinc_up_low_delay[0] = DFFE(K1_coinc_up_low_delay[0]_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--K1L06 is coinc:inst_coinc|i492~157 at LC6_5_J2
--operation mode is normal

K1L06 = K1_coinc_up_low_delay[0] & !K1_coinc_up_high_delay[0] & Y1_command_2_local[10] # !K1_coinc_up_low_delay[0] & (Y1_command_2_local[11] # !K1_coinc_up_high_delay[0] & Y1_command_2_local[10]);


--F1_LEDdelay[2] is flasher_board:flasher_board_inst|LEDdelay[2] at LC2_15_L1
--operation mode is normal

F1_LEDdelay[2]_lut_out = F1_LEDdelay[1];
F1_LEDdelay[2] = DFFE(F1_LEDdelay[2]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--B1L1 is ahb_slave:ahb_slave_inst|i275~37 at LC2_13_F1
--operation mode is normal

B1L1 = !QE1_MASTERHSIZE[0] & !QE1_MASTERHBURST[1] & !QE1_MASTERHBURST[2] & QE1_MASTERHSIZE[1];

--B1L2 is ahb_slave:ahb_slave_inst|i275~39 at LC2_13_F1
--operation mode is normal

B1L2 = !QE1_MASTERHSIZE[0] & !QE1_MASTERHBURST[1] & !QE1_MASTERHBURST[2] & QE1_MASTERHSIZE[1];


--B1L11 is ahb_slave:ahb_slave_inst|i~8103 at LC8_7_F1
--operation mode is normal

B1L11 = !B1L35Q & B1L1 & QE1_MASTERHTRANS[1] & !QE1_MASTERHTRANS[0];


--B1L5 is ahb_slave:ahb_slave_inst|i~161 at LC9_7_F1
--operation mode is normal

B1L5 = QE1_MASTERHTRANS[1] & B1L55Q;


--B1L4 is ahb_slave:ahb_slave_inst|i~7 at LC10_7_F1
--operation mode is normal

B1L4 = !QE1_MASTERHBURST[1] & !QE1_MASTERHBURST[2] & QE1_MASTERHBURST[0];


--B1L21 is ahb_slave:ahb_slave_inst|i~8104 at LC3_7_F1
--operation mode is normal

B1L21 = B1L4 & B1L45Q & QE1_MASTERHTRANS[1];


--B1L31 is ahb_slave:ahb_slave_inst|i~8105 at LC7_6_F1
--operation mode is normal

B1L31 = B1L21 # B1L5 # B1L75Q # B1L11;


--B1L41 is ahb_slave:ahb_slave_inst|i~8106 at LC10_13_F1
--operation mode is normal

B1L41 = !B1L65Q & (QE1_MASTERHTRANS[1] # !B1L55Q);


--B1L51 is ahb_slave:ahb_slave_inst|i~8107 at LC6_12_F1
--operation mode is normal

B1L51 = !B1L35Q & (QE1_MASTERHTRANS[0] # !B1L1 # !QE1_MASTERHTRANS[1]);


--B1L61 is ahb_slave:ahb_slave_inst|i~8108 at LC7_12_F1
--operation mode is normal

B1L61 = !B1L51 & B1L41 & (!B1L45Q # !B1L3);


--B1L71 is ahb_slave:ahb_slave_inst|i~8113 at LC1_13_F1
--operation mode is normal

B1L71 = B1L75Q # B1L55Q & QE1_MASTERHTRANS[1];


--B1L6 is ahb_slave:ahb_slave_inst|i~209 at LC9_13_F1
--operation mode is normal

B1L6 = QE1_MASTERHTRANS[0] # QE1_MASTERHTRANS[1];


--B1L7 is ahb_slave:ahb_slave_inst|i~210 at LC7_10_F1
--operation mode is normal

B1L7 = QE1_MASTERHTRANS[1] & !QE1_MASTERHTRANS[0];

--B1L23 is ahb_slave:ahb_slave_inst|i~8154 at LC7_10_F1
--operation mode is normal

B1L23 = QE1_MASTERHTRANS[1] & !QE1_MASTERHTRANS[0];


--B1L81 is ahb_slave:ahb_slave_inst|i~8114 at LC8_12_F1
--operation mode is normal

B1L81 = !B1L35Q & B1L1 & (B1L15Q # B1L7);


--B1L91 is ahb_slave:ahb_slave_inst|i~8115 at LC5_13_F1
--operation mode is normal

B1L91 = B1L45Q & (B1L4 # !QE1_MASTERHTRANS[1] & QE1_MASTERHTRANS[0]);


--B1L02 is ahb_slave:ahb_slave_inst|i~8117 at LC7_7_F1
--operation mode is normal

B1L02 = QE1_MASTERHWRITE & (B1L5 # B1L21 # B1L11);


--VB1L13Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state~28 at LC5_2_C4
--operation mode is normal

VB1L13Q_lut_out = !FC1L62Q & (VB1L7 # !FC1L01Q & VB1L01);
VB1L13Q = DFFE(VB1L13Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--VB1L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|i358~47 at LC10_11_C4
--operation mode is normal

VB1L8 = !FC1L62Q & FC1L9Q & VB1L13Q;


--YB1L34Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|state~22 at LC8_5_G4
--operation mode is normal

YB1L34Q_lut_out = VB1L2Q & (YB1L6 # !YB1L3 & YB1L34Q);
YB1L34Q = DFFE(YB1L34Q_lut_out, GLOBAL(KE1_outclock0), KB1L55Q, , );


--VB1L83Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state~35 at LC7_4_C4
--operation mode is normal

VB1L83Q_lut_out = FC1L62Q & !VB1L32Q # !FC1L62Q & VB1L93Q;
VB1L83Q = DFFE(VB1L83Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--TB1L02Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|tcal_rcvd~reg at LC4_11_C3
--operation mode is normal

TB1L02Q_lut_out = !TB1L2Q & TB1L3Q & TB1L81;
TB1L02Q = DFFE(TB1L02Q_lut_out, GLOBAL(KE1_outclock0), !FC1L62Q, , );


--KB1L84 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|rec_ena~200 at LC7_6_C3
--operation mode is normal

KB1L84 = KB1L12 # KB1L77Q & !V1L4Q & TB1L02Q;


--KB1L87Q is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~33 at LC8_4_C3
--operation mode is normal

KB1L87Q_lut_out = !V1L4Q & (KB1L45 # !TB1L7Q & KB1L87Q);
KB1L87Q = DFFE(KB1L87Q_lut_out, GLOBAL(KE1_outclock0), , , );


--KB1L08Q is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~36 at LC7_1_C3
--operation mode is normal

KB1L08Q_lut_out = V1L4Q # KB1L08Q & !JB03_sload_path[5];
KB1L08Q = DFFE(KB1L08Q_lut_out, GLOBAL(KE1_outclock0), , , );


--KB1L94 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|rec_ena~201 at LC6_7_C3
--operation mode is normal

KB1L94 = KB1L08Q & !JB03_sload_path[5] & (TB1L7Q # !KB1L87Q) # !KB1L08Q & (TB1L7Q # !KB1L87Q);


--KB1L05 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|rec_ena~202 at LC4_7_C3
--operation mode is normal

KB1L05 = ZD1L56Q & (!KB1L73 # !ZD1L4) # !KB1L94;


--NB1L61Q is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|pulse_sent~reg at LC3_7_B3
--operation mode is normal

NB1L61Q_lut_out = KB1L701Q & NB1L6;
NB1L61Q = DFFE(NB1L61Q_lut_out, GLOBAL(KE1_outclock0), KB1L011Q, , );


--KB1L15 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|rec_ena~203 at LC6_6_C3
--operation mode is normal

KB1L15 = KB1L701Q & NB1L61Q;


--KB1L28Q is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~38 at LC7_5_C3
--operation mode is normal

KB1L28Q_lut_out = KB1L11 # !V1L4Q & KB1L28Q & !NB1L31Q;
KB1L28Q = DFFE(KB1L28Q_lut_out, GLOBAL(KE1_outclock0), , , );


--HD1L3Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|pulse_rcvd~reg at LC6_7_G3
--operation mode is normal

HD1L3Q_lut_out = HD1L7Q & !PC01_agb_out;
HD1L3Q = DFFE(HD1L3Q_lut_out, GLOBAL(KE1_outclock0), !TB1L02Q, , );


--KB1L25 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|rec_ena~204 at LC3_5_C3
--operation mode is normal

KB1L25 = KB1L28Q # KB1L18Q & (FC1L62Q # !HD1L3Q);


--KB1L97Q is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~35 at LC5_6_C3
--operation mode is normal

KB1L97Q_lut_out = !V1L4Q & (KB1L15 # !TB1L41Q & KB1L97Q);
KB1L97Q = DFFE(KB1L97Q_lut_out, GLOBAL(KE1_outclock0), , , );


--TB1L41Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|drreq_rcvd~reg at LC9_12_C3
--operation mode is normal

TB1L41Q_lut_out = (!TB1L6Q & TB1L4Q) & CASCADE(TB1L31);
TB1L41Q = DFFE(TB1L41Q_lut_out, GLOBAL(KE1_outclock0), !FC1L62Q, , );


--KB1L35 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|rec_ena~205 at LC10_5_C3
--operation mode is normal

KB1L35 = KB1L15 # KB1L25 # KB1L97Q & !TB1L41Q;


--YB1_srg[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[7] at LC4_7_G4
--operation mode is normal

YB1_srg[7]_lut_out = YB1L81 # KC1_dffs[7] & YB1L24Q;
YB1_srg[7] = DFFE(YB1_srg[7]_lut_out, GLOBAL(KE1_outclock0), , , YB1L82);


--FC1L81Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|shd~reg at LC10_13_Q4
--operation mode is normal

FC1L81Q_lut_out = TC1L61Q & FC1L12Q;
FC1L81Q = DFFE(FC1L81Q_lut_out, GLOBAL(KE1_outclock0), KB1L55Q, , );


--FC1L8Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|ctclr~reg at LC4_1_C4
--operation mode is normal

FC1L8Q_lut_out = !FC1L62Q & !FC1L01Q & !FC1L7 & !FC1L02Q;
FC1L8Q = DFFE(FC1L8Q_lut_out, GLOBAL(KE1_outclock0), KB1L55Q, , );


--FC1L91Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|shen~reg at LC4_14_Q4
--operation mode is normal

FC1L91Q_lut_out = FC1L12Q & (TC1L61Q # JB2_sload_path[2] & FC1L21);
FC1L91Q = DFFE(FC1L91Q_lut_out, GLOBAL(KE1_outclock0), KB1L55Q, , );


--VB1L32Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state~20 at LC6_10_C4
--operation mode is normal

VB1L32Q_lut_out = FC1L62Q # !VB1L11 & !VB1L21 & !VB1L03Q;
VB1L32Q = DFFE(VB1L32Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--VB1L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|i365~4 at LC6_4_C4
--operation mode is normal

VB1L31 = FC1L62Q & VB1L32Q;


--VB1L41 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|i365~62 at LC7_3_C4
--operation mode is normal

VB1L41 = !FC1L62Q & VB1L93Q & !FC1L9Q;


--VB1L91 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|i~228 at LC8_4_C4
--operation mode is normal

VB1L91 = VB1L52Q # VB1L43Q # VB1L62Q # VB1L33Q;


--VB1L42Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state~21 at LC9_4_C4
--operation mode is normal

VB1L42Q_lut_out = !FC1L62Q & (VB1L83Q # !FC1L9Q & VB1L42Q);
VB1L42Q = DFFE(VB1L42Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--VB1L02 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|i~229 at LC9_3_C4
--operation mode is normal

VB1L02 = VB1L53Q # VB1L42Q;


--VB1L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|i362~14 at LC9_11_C4
--operation mode is normal

VB1L9 = !FC1L62Q & FC1L01Q;


--XB1_ind[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ind[9] at LC9_14_N3
--operation mode is normal

XB1_ind[9]_lut_out = XB1_inc[9];
XB1_ind[9] = DFFE(XB1_ind[9]_lut_out, GLOBAL(KE1_outclock0), , , );


--XB1_ina[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ina[9] at LC9_6_N1
--operation mode is normal

XB1_ina[9]_lut_out = MC21_points[0][9];
XB1_ina[9] = DFFE(XB1_ina[9]_lut_out, GLOBAL(KE1_outclock0), , , );


--XB1_ind[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ind[8] at LC3_13_W3
--operation mode is normal

XB1_ind[8]_lut_out = XB1_inc[8];
XB1_ind[8] = DFFE(XB1_ind[8]_lut_out, GLOBAL(KE1_outclock0), , , );


--XB1_ina[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ina[8] at LC4_6_N1
--operation mode is normal

XB1_ina[8]_lut_out = MC21_points[0][8];
XB1_ina[8] = DFFE(XB1_ina[8]_lut_out, GLOBAL(KE1_outclock0), , , );


--TC1L11Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|max_ena~reg at LC2_13_N3
--operation mode is normal

TC1L11Q_lut_out = TC1L01 # XB1_max_level & !FC1L8Q & !TC1L71Q;
TC1L11Q = DFFE(TC1L11Q_lut_out, GLOBAL(KE1_outclock0), KB1L55Q, , );


--TC1L7Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|dudt_ena~reg at LC2_12_N3
--operation mode is normal

TC1L7Q_lut_out = !TC1L9 & !TC1L6 & (!TC1L02Q # !JB5_sload_path[4]);
TC1L7Q = DFFE(TC1L7Q_lut_out, GLOBAL(KE1_outclock0), KB1L55Q, , );


--XB1_ind[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ind[2] at LC9_2_N3
--operation mode is normal

XB1_ind[2]_lut_out = XB1_inc[2];
XB1_ind[2] = DFFE(XB1_ind[2]_lut_out, GLOBAL(KE1_outclock0), , , );


--XB1_ina[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ina[2] at LC5_16_N2
--operation mode is normal

XB1_ina[2]_lut_out = MC21_points[0][2];
XB1_ina[2] = DFFE(XB1_ina[2]_lut_out, GLOBAL(KE1_outclock0), , , );


--XB1_ind[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ind[4] at LC6_4_N3
--operation mode is normal

XB1_ind[4]_lut_out = XB1_inc[4];
XB1_ind[4] = DFFE(XB1_ind[4]_lut_out, GLOBAL(KE1_outclock0), , , );


--XB1_ina[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ina[4] at LC7_15_N1
--operation mode is normal

XB1_ina[4]_lut_out = MC21_points[0][4];
XB1_ina[4] = DFFE(XB1_ina[4]_lut_out, GLOBAL(KE1_outclock0), , , );


--XB1_ind[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ind[3] at LC6_2_N3
--operation mode is normal

XB1_ind[3]_lut_out = XB1_inc[3];
XB1_ind[3] = DFFE(XB1_ind[3]_lut_out, GLOBAL(KE1_outclock0), , , );


--XB1_ina[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ina[3] at LC1_11_N1
--operation mode is normal

XB1_ina[3]_lut_out = MC21_points[0][3];
XB1_ina[3] = DFFE(XB1_ina[3]_lut_out, GLOBAL(KE1_outclock0), , , );


--XB1_ind[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ind[0] at LC3_8_N4
--operation mode is normal

XB1_ind[0]_lut_out = XB1_inc[0];
XB1_ind[0] = DFFE(XB1_ind[0]_lut_out, GLOBAL(KE1_outclock0), , , );


--XB1_ina[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ina[0] at LC4_14_N1
--operation mode is normal

XB1_ina[0]_lut_out = MC21_points[0][0];
XB1_ina[0] = DFFE(XB1_ina[0]_lut_out, GLOBAL(KE1_outclock0), , , );


--XB1_ind[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ind[1] at LC5_4_N3
--operation mode is normal

XB1_ind[1]_lut_out = XB1_inc[1];
XB1_ind[1] = DFFE(XB1_ind[1]_lut_out, GLOBAL(KE1_outclock0), , , );


--XB1_ina[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ina[1] at LC7_13_N1
--operation mode is normal

XB1_ina[1]_lut_out = MC21_points[0][1];
XB1_ina[1] = DFFE(XB1_ina[1]_lut_out, GLOBAL(KE1_outclock0), , , );


--TC1L51Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|min_ena~reg at LC6_12_N3
--operation mode is normal

TC1L51Q_lut_out = !TC1L9 & !TC1L41 & !TC1L31 & !TC1L1;
TC1L51Q = DFFE(TC1L51Q_lut_out, GLOBAL(KE1_outclock0), KB1L55Q, , );


--XB1_ind[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ind[5] at LC5_12_N4
--operation mode is normal

XB1_ind[5]_lut_out = XB1_inc[5];
XB1_ind[5] = DFFE(XB1_ind[5]_lut_out, GLOBAL(KE1_outclock0), , , );


--XB1_ina[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ina[5] at LC9_9_N1
--operation mode is normal

XB1_ina[5]_lut_out = MC21_points[0][5];
XB1_ina[5] = DFFE(XB1_ina[5]_lut_out, GLOBAL(KE1_outclock0), , , );


--XB1_ind[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ind[6] at LC5_8_N4
--operation mode is normal

XB1_ind[6]_lut_out = XB1_inc[6];
XB1_ind[6] = DFFE(XB1_ind[6]_lut_out, GLOBAL(KE1_outclock0), , , );


--XB1_ina[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ina[6] at LC10_2_N1
--operation mode is normal

XB1_ina[6]_lut_out = MC21_points[0][6];
XB1_ina[6] = DFFE(XB1_ina[6]_lut_out, GLOBAL(KE1_outclock0), , , );


--XB1_ind[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ind[7] at LC10_14_N3
--operation mode is normal

XB1_ind[7]_lut_out = XB1_inc[7];
XB1_ind[7] = DFFE(XB1_ind[7]_lut_out, GLOBAL(KE1_outclock0), , , );


--XB1_ina[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|ina[7] at LC7_4_N1
--operation mode is normal

XB1_ina[7]_lut_out = MC21_points[0][7];
XB1_ina[7] = DFFE(XB1_ina[7]_lut_out, GLOBAL(KE1_outclock0), , , );


--FC1L71 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|RXSTOP~185 at LC10_14_Q4
--operation mode is normal

FC1L71 = !TC1L61Q & FC1L32Q & (!FC1L21 # !JB2_sload_path[2]);


--FC1L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq5~42 at LC2_14_Q4
--operation mode is normal

FC1L31 = !JB2_sload_path[1] & JB2_sload_path[0];


--FC1_rxcteq9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq9 at LC5_14_Q4
--operation mode is normal

FC1_rxcteq9 = !JB2_sload_path[2] & JB2_sload_path[3] & !JB2_sload_path[4] & FC1L31;

--FC1L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq9~21 at LC5_14_Q4
--operation mode is normal

FC1L51 = !JB2_sload_path[2] & JB2_sload_path[3] & !JB2_sload_path[4] & FC1L31;


--FC1L52Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~40 at LC3_14_Q4
--operation mode is normal

FC1L52Q_lut_out = FC1L42Q # FC1L81Q # !FC1_rxcteq9 & FC1L52Q;
FC1L52Q = DFFE(FC1L52Q_lut_out, GLOBAL(KE1_outclock0), KB1L55Q, , );


--XB1L44Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|hl_edge~reg at LC8_9_N3
--operation mode is normal

XB1L44Q_lut_out = XB1L04 & (XB1L2 # !XB1L431 & XB1L931);
XB1L44Q = DFFE(XB1L44Q_lut_out, GLOBAL(KE1_outclock0), KB1L55Q, , );


--TC1L81Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~31 at LC8_11_N3
--operation mode is normal

TC1L81Q_lut_out = FC1L8Q & (TC1L8 # JB5_sload_path[4] & TC1L12Q);
TC1L81Q = DFFE(TC1L81Q_lut_out, GLOBAL(KE1_outclock0), KB1L55Q, , );


--TC1L32 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|STB~18 at LC10_11_N3
--operation mode is normal

TC1L32 = FC1L8Q & TC1L81Q;


--TC1L02Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~34 at LC3_13_N3
--operation mode is normal

TC1L02Q_lut_out = TC1L02Q & (TC1L2 # JB5_sload_path[2] & TC1L22) # !TC1L02Q & JB5_sload_path[2] & TC1L22;
TC1L02Q = DFFE(TC1L02Q_lut_out, GLOBAL(KE1_outclock0), KB1L55Q, , );


--VB1L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|i406~14 at LC5_3_C4
--operation mode is normal

VB1L51 = FC1L9Q & (VB1L13Q # VB1L42Q);


--VB1L1Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|cmd_ena~reg0 at LC5_9_C4
--operation mode is normal

VB1L1Q_lut_out = VB1L72Q;
VB1L1Q = DFFE(VB1L1Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--ZD1L901Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~34 at LC9_9_A3
--operation mode is normal

ZD1L901Q_lut_out = FE1L31Q & ZD1L801Q # !FE1L31Q & ZD1L901Q;
ZD1L901Q = DFFE(ZD1L901Q_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--B1L12 is ahb_slave:ahb_slave_inst|i~8126 at LC9_12_F1
--operation mode is normal

B1L12 = QE1_MASTERHTRANS[1] & (B1L55Q # B1L4 & B1L45Q);


--B1L22 is ahb_slave:ahb_slave_inst|i~8127 at LC5_12_F1
--operation mode is normal

B1L22 = !B1L35Q & B1L1 & (QE1_MASTERHTRANS[1] # QE1_MASTERHTRANS[0]);


--B1L32 is ahb_slave:ahb_slave_inst|i~8129 at LC3_6_F1
--operation mode is normal

B1L32 = !QE1_MASTERHTRANS[1] & QE1_MASTERHTRANS[0];


--B1L42 is ahb_slave:ahb_slave_inst|i~8130 at LC6_7_F1
--operation mode is normal

B1L42 = B1L75Q # B1L32 & (B1L45Q # B1L55Q);


--B1L52 is ahb_slave:ahb_slave_inst|i~8131 at LC2_7_F1
--operation mode is normal

B1L52 = B1L45Q & B1L4 & (QE1_MASTERHTRANS[1] # QE1_MASTERHTRANS[0]);


--B1L62 is ahb_slave:ahb_slave_inst|i~8138 at LC2_12_F1
--operation mode is normal

B1L62 = !B1L6 & (B1L55Q # B1L45Q # !B1L35Q);


--B1L72 is ahb_slave:ahb_slave_inst|i~8139 at LC5_8_F1
--operation mode is normal

B1L72 = B1L45Q & (QE1_MASTERHBURST[1] # QE1_MASTERHBURST[2] # !QE1_MASTERHBURST[0]);


--B1L82 is ahb_slave:ahb_slave_inst|i~8140 at LC1_6_F1
--operation mode is normal

B1L82 = B1L72 & (!B1L35Q & B1L1 # !B1L32) # !B1L72 & !B1L35Q & B1L1;


--R1_data[28] is master_data_source:inst_master_data_source|data[28] at LC2_9_E4
--operation mode is normal

R1_data[28]_lut_out = !R1L401 & !R1L101 & R1L09;
R1_data[28] = DFFE(R1_data[28]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[29] is master_data_source:inst_master_data_source|data[29] at LC7_9_E4
--operation mode is normal

R1_data[29]_lut_out = !R1L401 & !R1L101 & R1L29;
R1_data[29] = DFFE(R1_data[29]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[30] is master_data_source:inst_master_data_source|data[30] at LC4_9_E4
--operation mode is normal

R1_data[30]_lut_out = !R1L401 & !R1L101 & R1L49;
R1_data[30] = DFFE(R1_data[30]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[31] is master_data_source:inst_master_data_source|data[31] at LC1_9_E4
--operation mode is normal

R1_data[31]_lut_out = !R1L401 & !R1L101 & R1L69;
R1_data[31] = DFFE(R1_data[31]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--R1L79 is master_data_source:inst_master_data_source|i~698 at LC9_16_E4
--operation mode is normal

R1L79 = R1_data[29] # R1_data[28] # R1_data[30] # R1_data[31];


--R1_data[24] is master_data_source:inst_master_data_source|data[24] at LC9_7_E4
--operation mode is normal

R1_data[24]_lut_out = !R1L401 & !R1L101 & R1L28;
R1_data[24] = DFFE(R1_data[24]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[25] is master_data_source:inst_master_data_source|data[25] at LC10_7_E4
--operation mode is normal

R1_data[25]_lut_out = !R1L401 & !R1L101 & R1L48;
R1_data[25] = DFFE(R1_data[25]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[26] is master_data_source:inst_master_data_source|data[26] at LC9_10_E4
--operation mode is normal

R1_data[26]_lut_out = !R1L101 & !R1L401 & R1L68;
R1_data[26] = DFFE(R1_data[26]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[27] is master_data_source:inst_master_data_source|data[27] at LC8_9_E4
--operation mode is normal

R1_data[27]_lut_out = !R1L401 & !R1L101 & R1L88;
R1_data[27] = DFFE(R1_data[27]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--R1L89 is master_data_source:inst_master_data_source|i~699 at LC3_15_E4
--operation mode is normal

R1L89 = R1_data[24] # R1_data[25] # R1_data[26] # R1_data[27];


--R1_data[20] is master_data_source:inst_master_data_source|data[20] at LC2_7_E4
--operation mode is normal

R1_data[20]_lut_out = !R1L401 & !R1L101 & R1L47;
R1_data[20] = DFFE(R1_data[20]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[21] is master_data_source:inst_master_data_source|data[21] at LC3_7_E4
--operation mode is normal

R1_data[21]_lut_out = !R1L401 & !R1L101 & R1L67;
R1_data[21] = DFFE(R1_data[21]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[22] is master_data_source:inst_master_data_source|data[22] at LC4_7_E4
--operation mode is normal

R1_data[22]_lut_out = !R1L401 & !R1L101 & R1L87;
R1_data[22] = DFFE(R1_data[22]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[23] is master_data_source:inst_master_data_source|data[23] at LC6_7_E4
--operation mode is normal

R1_data[23]_lut_out = !R1L401 & !R1L101 & R1L08;
R1_data[23] = DFFE(R1_data[23]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--R1L99 is master_data_source:inst_master_data_source|i~700 at LC7_15_E4
--operation mode is normal

R1L99 = R1_data[21] # R1_data[23] # R1_data[22] # R1_data[20];


--R1_data[16] is master_data_source:inst_master_data_source|data[16] at LC9_9_E4
--operation mode is normal

R1_data[16]_lut_out = !R1L101 & R1L66 & !R1L401;
R1_data[16] = DFFE(R1_data[16]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[17] is master_data_source:inst_master_data_source|data[17] at LC10_9_E4
--operation mode is normal

R1_data[17]_lut_out = !R1L101 & R1L86 & !R1L401;
R1_data[17] = DFFE(R1_data[17]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[18] is master_data_source:inst_master_data_source|data[18] at LC5_9_E4
--operation mode is normal

R1_data[18]_lut_out = !R1L101 & R1L07 & !R1L401;
R1_data[18] = DFFE(R1_data[18]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[19] is master_data_source:inst_master_data_source|data[19] at LC1_7_E4
--operation mode is normal

R1_data[19]_lut_out = !R1L401 & !R1L101 & R1L27;
R1_data[19] = DFFE(R1_data[19]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--R1L001 is master_data_source:inst_master_data_source|i~701 at LC6_15_E4
--operation mode is normal

R1L001 = R1_data[18] # R1_data[17] # R1_data[16] # R1_data[19];


--R1L101 is master_data_source:inst_master_data_source|i~702 at LC9_15_E4
--operation mode is normal

R1L101 = R1L99 # R1L79 # R1L001 # R1L89;


--R1_data[14] is master_data_source:inst_master_data_source|data[14] at LC5_5_E4
--operation mode is normal

R1_data[14]_lut_out = !R1L401 & !R1L101 & R1L26;
R1_data[14] = DFFE(R1_data[14]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[15] is master_data_source:inst_master_data_source|data[15] at LC8_5_E4
--operation mode is normal

R1_data[15]_lut_out = !R1L401 & !R1L101 & R1L46;
R1_data[15] = DFFE(R1_data[15]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--R1L201 is master_data_source:inst_master_data_source|i~703 at LC8_14_E4
--operation mode is normal

R1L201 = R1_data[14] # R1_data[15];


--R1_data[8] is master_data_source:inst_master_data_source|data[8] at LC7_5_E4
--operation mode is normal

R1_data[8]_lut_out = !R1L401 & !R1L101 & R1L05;
R1_data[8] = DFFE(R1_data[8]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[9] is master_data_source:inst_master_data_source|data[9] at LC6_5_E4
--operation mode is normal

R1_data[9]_lut_out = !R1L401 & !R1L101 & R1L25;
R1_data[9] = DFFE(R1_data[9]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[10] is master_data_source:inst_master_data_source|data[10] at LC2_5_E4
--operation mode is normal

R1_data[10]_lut_out = !R1L401 & !R1L101 & R1L45;
R1_data[10] = DFFE(R1_data[10]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[11] is master_data_source:inst_master_data_source|data[11] at LC6_1_E4
--operation mode is normal

R1_data[11]_lut_out = !R1L401 & !R1L101 & R1L65;
R1_data[11] = DFFE(R1_data[11]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--R1L301 is master_data_source:inst_master_data_source|i~704 at LC10_14_E4
--operation mode is normal

R1L301 = R1_data[10] # R1_data[9] # R1_data[8] # R1_data[11];


--R1_data[12] is master_data_source:inst_master_data_source|data[12] at LC1_5_E4
--operation mode is normal

R1_data[12]_lut_out = !R1L401 & !R1L101 & R1L85;
R1_data[12] = DFFE(R1_data[12]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[13] is master_data_source:inst_master_data_source|data[13] at LC10_5_E4
--operation mode is normal

R1_data[13]_lut_out = !R1L401 & !R1L101 & R1L06;
R1_data[13] = DFFE(R1_data[13]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--R1L401 is master_data_source:inst_master_data_source|i~705 at LC6_14_E4
--operation mode is normal

R1L401 = R1_data[13] # R1L301 # R1_data[12] # R1L201;


--R1_data[0] is master_data_source:inst_master_data_source|data[0] at LC9_1_E4
--operation mode is normal

R1_data[0]_lut_out = !R1L401 & !R1L101 & R1L43;
R1_data[0] = DFFE(R1_data[0]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[1] is master_data_source:inst_master_data_source|data[1] at LC3_4_E4
--operation mode is normal

R1_data[1]_lut_out = !R1L401 & R1L63 & !R1L101;
R1_data[1] = DFFE(R1_data[1]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[2] is master_data_source:inst_master_data_source|data[2] at LC2_4_E4
--operation mode is normal

R1_data[2]_lut_out = !R1L401 & R1L83 & !R1L101;
R1_data[2] = DFFE(R1_data[2]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[3] is master_data_source:inst_master_data_source|data[3] at LC1_4_E4
--operation mode is normal

R1_data[3]_lut_out = !R1L401 & R1L04 & !R1L101;
R1_data[3] = DFFE(R1_data[3]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[4] is master_data_source:inst_master_data_source|data[4] at LC8_1_E4
--operation mode is normal

R1_data[4]_lut_out = !R1L401 & !R1L101 & R1L24;
R1_data[4] = DFFE(R1_data[4]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[5] is master_data_source:inst_master_data_source|data[5] at LC4_4_E4
--operation mode is normal

R1_data[5]_lut_out = !R1L401 & R1L44 & !R1L101;
R1_data[5] = DFFE(R1_data[5]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[6] is master_data_source:inst_master_data_source|data[6] at LC3_1_E4
--operation mode is normal

R1_data[6]_lut_out = !R1L401 & !R1L101 & R1L64;
R1_data[6] = DFFE(R1_data[6]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[7] is master_data_source:inst_master_data_source|data[7] at LC4_5_E4
--operation mode is normal

R1_data[7]_lut_out = !R1L401 & !R1L101 & R1L84;
R1_data[7] = DFFE(R1_data[7]_lut_out, !GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L3 is slaveregister:slaveregister_inst|com_ctrl_local[0]~163 at LC6_5_D2
--operation mode is normal

Y1L3 = !B1L53Q & !B1L93Q & !B1L63Q;


--Y1L4 is slaveregister:slaveregister_inst|com_ctrl_local[0]~164 at LC4_5_D2
--operation mode is normal

Y1L4 = B1L73Q & B1L83Q & (B1L05Q # B1L94Q);


--Y1L5 is slaveregister:slaveregister_inst|com_ctrl_local[0]~165 at LC7_5_D2
--operation mode is normal

Y1L5 = !B1L73Q & !B1L05Q & !B1L94Q & !B1L83Q;


--Y1L6 is slaveregister:slaveregister_inst|com_ctrl_local[0]~166 at LC5_5_D2
--operation mode is normal

Y1L6 = Y1L3 & (Y1L4 # Y1L5 & !B1L04Q);


--Y1L619 is slaveregister:slaveregister_inst|i~16367 at LC4_15_F2
--operation mode is normal

Y1L619 = !B1L84Q & !B1L64Q;


--Y1L153 is slaveregister:slaveregister_inst|i1845~234 at LC9_13_F2
--operation mode is normal

Y1L153 = Y1L619 & !B1L74Q & B1L05Q & B1L54Q;


--Y1L253 is slaveregister:slaveregister_inst|i1845~235 at LC7_9_E2
--operation mode is normal

Y1L253 = !B1L05Q & !B1L74Q & !B1L24Q & !B1L44Q;


--Y1L353 is slaveregister:slaveregister_inst|i1845~236 at LC3_12_F2
--operation mode is normal

Y1L353 = Y1L003 & Y1L619 & !B1L54Q & Y1L253;


--Y1L7 is slaveregister:slaveregister_inst|com_ctrl_local[0]~167 at LC8_6_D2
--operation mode is normal

Y1L7 = Y1L731 & Y1L6 & (Y1L353 # Y1L153);


--KB1L58Q is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~42 at LC10_8_C3
--operation mode is normal

KB1L58Q_lut_out = KB1L21 # KB1L95 & KB1L3 & Y1_com_ctrl_local[0];
KB1L58Q = DFFE(KB1L58Q_lut_out, GLOBAL(KE1_outclock0), , , );


--KB1L64 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|reboot_gnt~31 at LC8_5_C3
--operation mode is normal

KB1L64 = !V1L4Q & (KB1L74Q # ZD1L56Q & KB1L58Q);


--N1L41 is flash_ADC:inst_flash_ADC|i135~56 at LC1_5_K1
--operation mode is normal

N1L41 = QE1_MASTERHWDATA[0] & (FLASH_AD_D[0] # Y1L463) # !QE1_MASTERHWDATA[0] & FLASH_AD_D[0] & !Y1L463;


--N1_wren is flash_ADC:inst_flash_ADC|wren at LC5_2_F2
--operation mode is normal

N1_wren_lut_out = !N1_i16 & (N1L33 # !N1_i18 & N1_wren);
N1_wren = DFFE(N1_wren_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--Y1L263 is slaveregister:slaveregister_inst|i3992~35 at LC9_15_F2
--operation mode is normal

Y1L263 = B1L15Q & B1L25Q;

--Y1L563 is slaveregister:slaveregister_inst|i3992~42 at LC9_15_F2
--operation mode is normal

Y1L563 = B1L15Q & B1L25Q;


--Y1L363 is slaveregister:slaveregister_inst|i3992~36 at LC10_13_A2
--operation mode is normal

Y1L363 = B1L64Q & !B1L74Q & B1L54Q;


--N1L03 is flash_ADC:inst_flash_ADC|i180~2 at LC8_16_A2
--operation mode is normal

N1L03 = N1_wren # !B1L84Q & Y1L363 & Y1L263;


--N1_wraddress[0] is flash_ADC:inst_flash_ADC|wraddress[0] at LC10_6_F2
--operation mode is normal

N1_wraddress[0]_lut_out = JB42_sload_path[0];
N1_wraddress[0] = DFFE(N1_wraddress[0]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , N1L33);


--N1L92 is flash_ADC:inst_flash_ADC|i169~56 at LC3_13_F2
--operation mode is normal

N1L92 = B1L53Q & (Y1L463 # N1_wraddress[0]) # !B1L53Q & !Y1L463 & N1_wraddress[0];


--N1_wraddress[1] is flash_ADC:inst_flash_ADC|wraddress[1] at LC3_6_F2
--operation mode is normal

N1_wraddress[1]_lut_out = JB42_sload_path[1];
N1_wraddress[1] = DFFE(N1_wraddress[1]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , N1L33);


--N1L82 is flash_ADC:inst_flash_ADC|i168~56 at LC10_13_F2
--operation mode is normal

N1L82 = B1L63Q & (Y1L463 # N1_wraddress[1]) # !B1L63Q & !Y1L463 & N1_wraddress[1];


--N1_wraddress[2] is flash_ADC:inst_flash_ADC|wraddress[2] at LC6_6_F2
--operation mode is normal

N1_wraddress[2]_lut_out = JB42_sload_path[2];
N1_wraddress[2] = DFFE(N1_wraddress[2]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , N1L33);


--N1L72 is flash_ADC:inst_flash_ADC|i167~56 at LC8_15_F2
--operation mode is normal

N1L72 = B1L73Q & (Y1L463 # N1_wraddress[2]) # !B1L73Q & !Y1L463 & N1_wraddress[2];


--N1_wraddress[3] is flash_ADC:inst_flash_ADC|wraddress[3] at LC8_6_F2
--operation mode is normal

N1_wraddress[3]_lut_out = JB42_sload_path[3];
N1_wraddress[3] = DFFE(N1_wraddress[3]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , N1L33);


--N1L62 is flash_ADC:inst_flash_ADC|i166~56 at LC5_14_F2
--operation mode is normal

N1L62 = Y1L463 & B1L83Q # !Y1L463 & N1_wraddress[3];


--N1_wraddress[4] is flash_ADC:inst_flash_ADC|wraddress[4] at LC5_6_F2
--operation mode is normal

N1_wraddress[4]_lut_out = JB42_sload_path[4];
N1_wraddress[4] = DFFE(N1_wraddress[4]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , N1L33);


--N1L52 is flash_ADC:inst_flash_ADC|i165~56 at LC7_13_F2
--operation mode is normal

N1L52 = B1L93Q & (Y1L463 # N1_wraddress[4]) # !B1L93Q & !Y1L463 & N1_wraddress[4];


--N1_wraddress[5] is flash_ADC:inst_flash_ADC|wraddress[5] at LC3_8_F2
--operation mode is normal

N1_wraddress[5]_lut_out = JB42_sload_path[5];
N1_wraddress[5] = DFFE(N1_wraddress[5]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , N1L33);


--N1L42 is flash_ADC:inst_flash_ADC|i164~56 at LC3_15_F2
--operation mode is normal

N1L42 = B1L04Q & (Y1L463 # N1_wraddress[5]) # !B1L04Q & !Y1L463 & N1_wraddress[5];


--N1_wraddress[6] is flash_ADC:inst_flash_ADC|wraddress[6] at LC4_6_F2
--operation mode is normal

N1_wraddress[6]_lut_out = JB42_sload_path[6];
N1_wraddress[6] = DFFE(N1_wraddress[6]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , N1L33);


--N1L32 is flash_ADC:inst_flash_ADC|i163~56 at LC6_12_F2
--operation mode is normal

N1L32 = Y1L463 & B1L14Q # !Y1L463 & N1_wraddress[6];


--N1_wraddress[7] is flash_ADC:inst_flash_ADC|wraddress[7] at LC9_6_F2
--operation mode is normal

N1_wraddress[7]_lut_out = JB42_sload_path[7];
N1_wraddress[7] = DFFE(N1_wraddress[7]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , N1L33);


--N1L22 is flash_ADC:inst_flash_ADC|i162~56 at LC5_12_F2
--operation mode is normal

N1L22 = Y1L463 & B1L24Q # !Y1L463 & N1_wraddress[7];


--N1_wraddress[8] is flash_ADC:inst_flash_ADC|wraddress[8] at LC7_6_F2
--operation mode is normal

N1_wraddress[8]_lut_out = JB42_sload_path[8];
N1_wraddress[8] = DFFE(N1_wraddress[8]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , N1L33);


--N1L12 is flash_ADC:inst_flash_ADC|i161~56 at LC5_13_F2
--operation mode is normal

N1L12 = B1L34Q & (Y1L463 # N1_wraddress[8]) # !B1L34Q & !Y1L463 & N1_wraddress[8];


--Y1L663 is slaveregister:slaveregister_inst|i3998~24 at LC7_14_F2
--operation mode is normal

Y1L663 = B1L74Q & Y1L263 & !B1L54Q & Y1L619;


--CB1L21Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[0]~reg0 at LC5_1_E3
--operation mode is normal

CB1L21Q_lut_out = ATWD0_D[0];
CB1L21Q = DFFE(CB1L21Q_lut_out, GLOBAL(KE1_outclock1), , , CB1L11);


--CB1L51Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[3]~reg0 at LC10_1_E3
--operation mode is normal

CB1L51Q_lut_out = ATWD0_D[3];
CB1L51Q = DFFE(CB1L51Q_lut_out, GLOBAL(KE1_outclock1), , , CB1L11);


--CB1L41Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[2]~reg0 at LC3_1_E3
--operation mode is normal

CB1L41Q_lut_out = ATWD0_D[2];
CB1L41Q = DFFE(CB1L41Q_lut_out, GLOBAL(KE1_outclock1), , , CB1L11);


--CB1L31Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[1]~reg0 at LC9_2_E3
--operation mode is normal

CB1L31Q_lut_out = ATWD0_D[1];
CB1L31Q = DFFE(CB1L31Q_lut_out, GLOBAL(KE1_outclock1), , , CB1L11);


--CB1L71Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[5]~reg0 at LC7_1_E3
--operation mode is normal

CB1L71Q_lut_out = ATWD0_D[5];
CB1L71Q = DFFE(CB1L71Q_lut_out, GLOBAL(KE1_outclock1), , , CB1L11);


--CB1L61Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[4]~reg0 at LC9_1_E3
--operation mode is normal

CB1L61Q_lut_out = ATWD0_D[4];
CB1L61Q = DFFE(CB1L61Q_lut_out, GLOBAL(KE1_outclock1), , , CB1L11);


--CB1L02Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[8]~reg0 at LC1_1_E3
--operation mode is normal

CB1L02Q_lut_out = ATWD0_D[8];
CB1L02Q = DFFE(CB1L02Q_lut_out, GLOBAL(KE1_outclock1), , , CB1L11);


--CB1L12Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[9]~reg0 at LC4_1_E3
--operation mode is normal

CB1L12Q_lut_out = ATWD0_D[9];
CB1L12Q = DFFE(CB1L12Q_lut_out, GLOBAL(KE1_outclock1), , , CB1L11);


--CB1L91Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[7]~reg0 at LC8_1_E3
--operation mode is normal

CB1L91Q_lut_out = ATWD0_D[7];
CB1L91Q = DFFE(CB1L91Q_lut_out, GLOBAL(KE1_outclock1), , , CB1L11);


--CB1L81Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[6]~reg0 at LC6_1_E3
--operation mode is normal

CB1L81Q_lut_out = ATWD0_D[6];
CB1L81Q = DFFE(CB1L81Q_lut_out, GLOBAL(KE1_outclock1), , , CB1L11);


--FB1_i6 is atwd:atwd0|gray2bin:inst_gray2bin|i6 at LC7_6_E2
--operation mode is normal

FB1_i6 = CB1L02Q $ CB1L12Q $ CB1L91Q $ CB1L81Q;


--FB1_i8 is atwd:atwd0|gray2bin:inst_gray2bin|i8 at LC7_5_E2
--operation mode is normal

FB1_i8 = FB1_i6 $ CB1L71Q $ CB1L61Q;


--FB1_i11 is atwd:atwd0|gray2bin:inst_gray2bin|i11 at LC3_12_E2
--operation mode is normal

FB1_i11 = CB1L41Q $ CB1L51Q $ FB1_i8 $ CB1L31Q;


--C1L01 is atwd:atwd0|i25~57 at LC7_12_E2
--operation mode is normal

C1L01 = Y1L663 & QE1_MASTERHWDATA[0] # !Y1L663 & (CB1L21Q $ FB1_i11);


--CB1L22Q is atwd:atwd0|atwd_readout:inst_atwd_readout|data_valid~reg0 at LC10_15_B1
--operation mode is normal

CB1L22Q_lut_out = CB1L081Q # CB1L22Q & (CB1L971Q # !CB1L011);
CB1L22Q = DFFE(CB1L22Q_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--Y1L763 is slaveregister:slaveregister_inst|i3998~25 at LC3_16_F2
--operation mode is normal

Y1L763 = B1L25Q & !B1L84Q & !B1L64Q & B1L15Q;


--C1L62 is atwd:atwd0|i69~2 at LC9_16_B2
--operation mode is normal

C1L62 = CB1L22Q # B1L74Q & Y1L763 & !B1L54Q;


--CB1_addr_cnt[0] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[0] at LC6_15_B2
--operation mode is normal

CB1_addr_cnt[0]_lut_out = CB1L511 # CB1L971Q & CB1L19;
CB1_addr_cnt[0] = DFFE(CB1_addr_cnt[0]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--Y1L863 is slaveregister:slaveregister_inst|i3998~26 at LC2_15_F2
--operation mode is normal

Y1L863 = B1L74Q & Y1L619 & B1L15Q & B1L25Q;


--C1L52 is atwd:atwd0|i58~55 at LC2_16_B2
--operation mode is normal

C1L52 = B1L54Q & CB1_addr_cnt[0] # !B1L54Q & (Y1L863 & B1L53Q # !Y1L863 & CB1_addr_cnt[0]);


--CB1_addr_cnt[1] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[1] at LC7_10_B2
--operation mode is normal

CB1_addr_cnt[1]_lut_out = CB1L711 # CB1L971Q & CB1L39;
CB1_addr_cnt[1] = DFFE(CB1_addr_cnt[1]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--C1L42 is atwd:atwd0|i57~55 at LC6_13_B2
--operation mode is normal

C1L42 = Y1L863 & (B1L54Q & CB1_addr_cnt[1] # !B1L54Q & B1L63Q) # !Y1L863 & CB1_addr_cnt[1];


--CB1_addr_cnt[2] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[2] at LC1_13_B2
--operation mode is normal

CB1_addr_cnt[2]_lut_out = CB1L911 # CB1L59 & CB1L971Q;
CB1_addr_cnt[2] = DFFE(CB1_addr_cnt[2]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--C1L32 is atwd:atwd0|i56~55 at LC8_16_B2
--operation mode is normal

C1L32 = B1L54Q & CB1_addr_cnt[2] # !B1L54Q & (Y1L863 & B1L73Q # !Y1L863 & CB1_addr_cnt[2]);


--CB1_addr_cnt[3] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[3] at LC8_15_B2
--operation mode is normal

CB1_addr_cnt[3]_lut_out = CB1L121 # CB1L971Q & CB1L79;
CB1_addr_cnt[3] = DFFE(CB1_addr_cnt[3]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--C1L22 is atwd:atwd0|i55~55 at LC4_16_B2
--operation mode is normal

C1L22 = B1L54Q & CB1_addr_cnt[3] # !B1L54Q & (Y1L863 & B1L83Q # !Y1L863 & CB1_addr_cnt[3]);


--CB1_addr_cnt[4] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[4] at LC9_13_B2
--operation mode is normal

CB1_addr_cnt[4]_lut_out = CB1L321 # CB1L971Q & CB1L99;
CB1_addr_cnt[4] = DFFE(CB1_addr_cnt[4]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--C1L12 is atwd:atwd0|i54~55 at LC1_14_B2
--operation mode is normal

C1L12 = B1L54Q & CB1_addr_cnt[4] # !B1L54Q & (Y1L863 & B1L93Q # !Y1L863 & CB1_addr_cnt[4]);


--CB1_addr_cnt[5] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[5] at LC5_13_B2
--operation mode is normal

CB1_addr_cnt[5]_lut_out = CB1L521 # CB1L101 & CB1L971Q;
CB1_addr_cnt[5] = DFFE(CB1_addr_cnt[5]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--C1L02 is atwd:atwd0|i53~55 at LC5_12_B2
--operation mode is normal

C1L02 = Y1L863 & (B1L54Q & CB1_addr_cnt[5] # !B1L54Q & B1L04Q) # !Y1L863 & CB1_addr_cnt[5];


--CB1_addr_cnt[6] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[6] at LC2_13_B2
--operation mode is normal

CB1_addr_cnt[6]_lut_out = CB1L721 # CB1L971Q & CB1L301;
CB1_addr_cnt[6] = DFFE(CB1_addr_cnt[6]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--C1L91 is atwd:atwd0|i52~55 at LC10_12_B2
--operation mode is normal

C1L91 = B1L54Q & CB1_addr_cnt[6] # !B1L54Q & (Y1L863 & B1L14Q # !Y1L863 & CB1_addr_cnt[6]);


--CB1_addr_cnt[7] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[7] at LC10_15_B2
--operation mode is normal

CB1_addr_cnt[7]_lut_out = CB1L921 # CB1L971Q & CB1L501;
CB1_addr_cnt[7] = DFFE(CB1_addr_cnt[7]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--C1L81 is atwd:atwd0|i51~55 at LC5_16_B2
--operation mode is normal

C1L81 = B1L54Q & CB1_addr_cnt[7] # !B1L54Q & (Y1L863 & B1L24Q # !Y1L863 & CB1_addr_cnt[7]);


--CB1_addr_cnt[8] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[8] at LC6_10_B2
--operation mode is normal

CB1_addr_cnt[8]_lut_out = CB1L131 # CB1L701 & CB1L971Q;
CB1_addr_cnt[8] = DFFE(CB1_addr_cnt[8]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--C1L71 is atwd:atwd0|i50~55 at LC3_16_B2
--operation mode is normal

C1L71 = B1L54Q & CB1_addr_cnt[8] # !B1L54Q & (Y1L863 & B1L34Q # !Y1L863 & CB1_addr_cnt[8]);


--J1_atwd0_trigger_last is atwd_timestamp:inst_atwd_timestamp|atwd0_trigger_last at LC3_11_L1
--operation mode is normal

J1_atwd0_trigger_last_lut_out = DB1_ATWDTrigger_sig;
J1_atwd0_trigger_last = DFFE(J1_atwd0_trigger_last_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--J1_i5 is atwd_timestamp:inst_atwd_timestamp|i5 at LC5_11_L1
--operation mode is normal

J1_i5 = DB1_ATWDTrigger_sig & !J1_atwd0_trigger_last;


--Y1L941 is slaveregister:slaveregister_inst|command_3_local[0]~32 at LC1_13_J2
--operation mode is normal

Y1L941 = Y1L831 & B1L83Q & B1L63Q & Y1L051;


--Y1L49 is slaveregister:slaveregister_inst|command_1_local[18]~32 at LC3_13_J2
--operation mode is normal

Y1L49 = Y1L831 & !B1L83Q & B1L63Q & Y1L051;


--LB1_inst39 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst39 at LC6_14_A4
--operation mode is normal

LB1_inst39 = VB1L4Q & !JB4L43;


--P1L86 is hit_counter:inst_hit_counter|i~324 at LC4_1_R2
--operation mode is normal

P1L86 = P1_cntXms[1] # P1_cntXms[2] # P1_cntXms[3] # P1_cntXms[0];


--P1L96 is hit_counter:inst_hit_counter|i~325 at LC3_1_R2
--operation mode is normal

P1L96 = P1_cntXms[5] # P1_cntXms[6] # P1_cntXms[4] # !P1_cntXms[7];


--P1L07 is hit_counter:inst_hit_counter|i~326 at LC1_2_R2
--operation mode is normal

P1L07 = P1_cntXms[9] # P1_cntXms[11] # P1_cntXms[8] # !P1_cntXms[10];


--P1L17 is hit_counter:inst_hit_counter|i~327 at LC6_2_R2
--operation mode is normal

P1L17 = P1_cntXms[12] # P1_cntXms[13] # P1_cntXms[14] # !P1_cntXms[15];


--P1L27 is hit_counter:inst_hit_counter|i~328 at LC7_2_R2
--operation mode is normal

P1L27 = P1L96 # P1L07 # P1L86 # P1L17;


--P1L37 is hit_counter:inst_hit_counter|i~329 at LC3_6_R2
--operation mode is normal

P1L37 = P1_cntXms[16] # !P1_cntXms[19] # !P1_cntXms[17] # !P1_cntXms[18];


--P1L47 is hit_counter:inst_hit_counter|i~330 at LC6_6_R2
--operation mode is normal

P1L47 = P1_cntXms[22] # P1_cntXms[23] # P1_cntXms[21] # !P1_cntXms[20];


--P1L57 is hit_counter:inst_hit_counter|i~331 at LC5_6_R2
--operation mode is normal

P1L57 = P1_cntXms[25] # P1_cntXms[27] # P1_cntXms[24] # P1_cntXms[26];


--P1L67 is hit_counter:inst_hit_counter|i~332 at LC7_6_R2
--operation mode is normal

P1L67 = P1_cntXms[31] # P1_cntXms[30] # P1_cntXms[28] # P1_cntXms[29];


--P1L77 is hit_counter:inst_hit_counter|i~333 at LC9_6_R2
--operation mode is normal

P1L77 = P1L47 # P1L67 # P1L57 # P1L37;


--P1L201 is hit_counter:inst_hit_counter|oneSPEcnt[0]~31 at LC8_2_R2
--operation mode is normal

P1L201 = !P1L77 & !V1L4Q & !P1L27;


--J1_atwd1_trigger_last is atwd_timestamp:inst_atwd_timestamp|atwd1_trigger_last at LC3_12_L1
--operation mode is normal

J1_atwd1_trigger_last_lut_out = DB2_ATWDTrigger_sig;
J1_atwd1_trigger_last = DFFE(J1_atwd1_trigger_last_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--J1_i55 is atwd_timestamp:inst_atwd_timestamp|i55 at LC5_12_L1
--operation mode is normal

J1_i55 = DB2_ATWDTrigger_sig & !J1_atwd1_trigger_last;


--Q1L18 is hit_counter_ff:inst_hit_counter_ff|i~561 at LC3_4_K1
--operation mode is normal

Q1L18 = Q1_cntXms[2] # Q1_cntXms[1] # Q1_cntXms[3] # Q1_cntXms[0];


--Q1L28 is hit_counter_ff:inst_hit_counter_ff|i~562 at LC3_6_K1
--operation mode is normal

Q1L28 = Q1_cntXms[5] # Q1_cntXms[4] # Q1_cntXms[6] # !Q1_cntXms[7];


--Q1L38 is hit_counter_ff:inst_hit_counter_ff|i~563 at LC1_8_K1
--operation mode is normal

Q1L38 = Q1_cntXms[9] # Q1_cntXms[8] # Q1_cntXms[11] # !Q1_cntXms[10];


--Q1L48 is hit_counter_ff:inst_hit_counter_ff|i~564 at LC10_8_K1
--operation mode is normal

Q1L48 = Q1_cntXms[14] # Q1_cntXms[13] # Q1_cntXms[12] # !Q1_cntXms[15];


--Q1L58 is hit_counter_ff:inst_hit_counter_ff|i~565 at LC5_8_K1
--operation mode is normal

Q1L58 = Q1L28 # Q1L48 # Q1L38 # Q1L18;


--Q1L68 is hit_counter_ff:inst_hit_counter_ff|i~566 at LC6_8_K1
--operation mode is normal

Q1L68 = Q1_cntXms[16] # !Q1_cntXms[19] # !Q1_cntXms[17] # !Q1_cntXms[18];


--Q1L78 is hit_counter_ff:inst_hit_counter_ff|i~567 at LC9_8_K1
--operation mode is normal

Q1L78 = Q1_cntXms[22] # Q1_cntXms[21] # Q1_cntXms[23] # !Q1_cntXms[20];


--Q1L88 is hit_counter_ff:inst_hit_counter_ff|i~568 at LC3_10_K1
--operation mode is normal

Q1L88 = Q1_cntXms[25] # Q1_cntXms[27] # Q1_cntXms[24] # Q1_cntXms[26];


--Q1L98 is hit_counter_ff:inst_hit_counter_ff|i~569 at LC10_11_K1
--operation mode is normal

Q1L98 = Q1_cntXms[29] # Q1_cntXms[30] # Q1_cntXms[31] # Q1_cntXms[28];


--Q1L09 is hit_counter_ff:inst_hit_counter_ff|i~570 at LC3_12_K1
--operation mode is normal

Q1L09 = Q1L78 # Q1L68 # Q1L98 # Q1L88;


--Q1L641 is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[0]~31 at LC7_12_K1
--operation mode is normal

Q1L641 = !Q1L58 & !V1L4Q & !Q1L09;


--DB1L01 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i11~84 at LC2_7_L2
--operation mode is normal

DB1L01 = Y1_command_0_local[0] # Y1_command_0_local[3] & !DB1_enable_LED_sig;


--H1_atwd0_pong_enable is atwd_ping_pong:inst_atwd_ping_pong|atwd0_pong_enable at LC6_8_L2
--operation mode is normal

H1_atwd0_pong_enable_lut_out = H1L4Q # H1_atwd0_pong_enable & H1L5Q;
H1_atwd0_pong_enable = DFFE(H1_atwd0_pong_enable_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--H1L21 is atwd_ping_pong:inst_atwd_ping_pong|i122~8 at LC4_8_L2
--operation mode is normal

H1L21 = H1_atwd0_pong_enable & (Y1_command_0_local[15] # Y1_command_0_local[1]) # !H1_atwd0_pong_enable & !Y1_command_0_local[15] & Y1_command_0_local[1];


--Y1L17 is slaveregister:slaveregister_inst|command_0_local[30]~32 at LC9_14_D2
--operation mode is normal

Y1L17 = Y1L27 & !B1L53Q & Y1L731 & Y1L153;


--Y1L963 is slaveregister:slaveregister_inst|i4005~15 at LC9_14_F2
--operation mode is normal

Y1L963 = B1L74Q & Y1L263 & B1L54Q & Y1L619;


--CB2L21Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[0]~reg0 at LC3_9_O2
--operation mode is normal

CB2L21Q_lut_out = ATWD1_D[0];
CB2L21Q = DFFE(CB2L21Q_lut_out, GLOBAL(KE1_outclock1), , , CB2L11);


--CB2L51Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[3]~reg0 at LC3_10_O2
--operation mode is normal

CB2L51Q_lut_out = ATWD1_D[3];
CB2L51Q = DFFE(CB2L51Q_lut_out, GLOBAL(KE1_outclock1), , , CB2L11);


--CB2L41Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[2]~reg0 at LC4_11_O2
--operation mode is normal

CB2L41Q_lut_out = ATWD1_D[2];
CB2L41Q = DFFE(CB2L41Q_lut_out, GLOBAL(KE1_outclock1), , , CB2L11);


--CB2L31Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[1]~reg0 at LC8_11_O2
--operation mode is normal

CB2L31Q_lut_out = ATWD1_D[1];
CB2L31Q = DFFE(CB2L31Q_lut_out, GLOBAL(KE1_outclock1), , , CB2L11);


--CB2L71Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[5]~reg0 at LC7_11_O2
--operation mode is normal

CB2L71Q_lut_out = ATWD1_D[5];
CB2L71Q = DFFE(CB2L71Q_lut_out, GLOBAL(KE1_outclock1), , , CB2L11);


--CB2L61Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[4]~reg0 at LC7_10_O2
--operation mode is normal

CB2L61Q_lut_out = ATWD1_D[4];
CB2L61Q = DFFE(CB2L61Q_lut_out, GLOBAL(KE1_outclock1), , , CB2L11);


--CB2L02Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[8]~reg0 at LC10_10_O2
--operation mode is normal

CB2L02Q_lut_out = ATWD1_D[8];
CB2L02Q = DFFE(CB2L02Q_lut_out, GLOBAL(KE1_outclock1), , , CB2L11);


--CB2L12Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[9]~reg0 at LC9_11_O2
--operation mode is normal

CB2L12Q_lut_out = ATWD1_D[9];
CB2L12Q = DFFE(CB2L12Q_lut_out, GLOBAL(KE1_outclock1), , , CB2L11);


--CB2L91Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[7]~reg0 at LC1_11_O2
--operation mode is normal

CB2L91Q_lut_out = ATWD1_D[7];
CB2L91Q = DFFE(CB2L91Q_lut_out, GLOBAL(KE1_outclock1), , , CB2L11);


--CB2L81Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[6]~reg0 at LC4_10_O2
--operation mode is normal

CB2L81Q_lut_out = ATWD1_D[6];
CB2L81Q = DFFE(CB2L81Q_lut_out, GLOBAL(KE1_outclock1), , , CB2L11);


--FB2_i6 is atwd:atwd1|gray2bin:inst_gray2bin|i6 at LC5_10_O2
--operation mode is normal

FB2_i6 = CB2L02Q $ CB2L12Q $ CB2L81Q $ CB2L91Q;


--FB2_i8 is atwd:atwd1|gray2bin:inst_gray2bin|i8 at LC8_10_O2
--operation mode is normal

FB2_i8 = FB2_i6 $ CB2L61Q $ CB2L71Q;


--FB2_i11 is atwd:atwd1|gray2bin:inst_gray2bin|i11 at LC9_10_O2
--operation mode is normal

FB2_i11 = CB2L51Q $ CB2L41Q $ FB2_i8 $ CB2L31Q;


--C2L01 is atwd:atwd1|i25~57 at LC6_12_L2
--operation mode is normal

C2L01 = Y1L963 & QE1_MASTERHWDATA[0] # !Y1L963 & (CB2L21Q $ FB2_i11);


--CB2L22Q is atwd:atwd1|atwd_readout:inst_atwd_readout|data_valid~reg0 at LC7_15_S2
--operation mode is normal

CB2L22Q_lut_out = CB2L081Q # CB2L22Q & (CB2L971Q # !CB2L011);
CB2L22Q = DFFE(CB2L22Q_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--C2L62 is atwd:atwd1|i69~2 at LC9_13_D2
--operation mode is normal

C2L62 = CB2L22Q # B1L74Q & B1L54Q & Y1L763;


--CB2_addr_cnt[0] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[0] at LC9_15_O2
--operation mode is normal

CB2_addr_cnt[0]_lut_out = CB2L511 # CB2L19 & CB2L971Q;
CB2_addr_cnt[0] = DFFE(CB2_addr_cnt[0]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--C2L52 is atwd:atwd1|i58~55 at LC7_15_O2
--operation mode is normal

C2L52 = Y1L863 & (B1L54Q & B1L53Q # !B1L54Q & CB2_addr_cnt[0]) # !Y1L863 & CB2_addr_cnt[0];


--CB2_addr_cnt[1] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[1] at LC10_14_O2
--operation mode is normal

CB2_addr_cnt[1]_lut_out = CB2L711 # CB2L971Q & CB2L39;
CB2_addr_cnt[1] = DFFE(CB2_addr_cnt[1]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--C2L42 is atwd:atwd1|i57~55 at LC5_14_O2
--operation mode is normal

C2L42 = B1L54Q & (Y1L863 & B1L63Q # !Y1L863 & CB2_addr_cnt[1]) # !B1L54Q & CB2_addr_cnt[1];


--CB2_addr_cnt[2] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[2] at LC9_12_O2
--operation mode is normal

CB2_addr_cnt[2]_lut_out = CB2L911 # CB2L59 & CB2L971Q;
CB2_addr_cnt[2] = DFFE(CB2_addr_cnt[2]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--C2L32 is atwd:atwd1|i56~55 at LC10_16_O2
--operation mode is normal

C2L32 = B1L54Q & (Y1L863 & B1L73Q # !Y1L863 & CB2_addr_cnt[2]) # !B1L54Q & CB2_addr_cnt[2];


--CB2_addr_cnt[3] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[3] at LC8_12_O2
--operation mode is normal

CB2_addr_cnt[3]_lut_out = CB2L121 # CB2L79 & CB2L971Q;
CB2_addr_cnt[3] = DFFE(CB2_addr_cnt[3]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--C2L22 is atwd:atwd1|i55~55 at LC8_16_O2
--operation mode is normal

C2L22 = B1L54Q & (Y1L863 & B1L83Q # !Y1L863 & CB2_addr_cnt[3]) # !B1L54Q & CB2_addr_cnt[3];


--CB2_addr_cnt[4] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[4] at LC1_14_O2
--operation mode is normal

CB2_addr_cnt[4]_lut_out = CB2L321 # CB2L971Q & CB2L99;
CB2_addr_cnt[4] = DFFE(CB2_addr_cnt[4]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--C2L12 is atwd:atwd1|i54~55 at LC9_14_O2
--operation mode is normal

C2L12 = B1L54Q & (Y1L863 & B1L93Q # !Y1L863 & CB2_addr_cnt[4]) # !B1L54Q & CB2_addr_cnt[4];


--CB2_addr_cnt[5] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[5] at LC2_15_O2
--operation mode is normal

CB2_addr_cnt[5]_lut_out = CB2L521 # CB2L101 & CB2L971Q;
CB2_addr_cnt[5] = DFFE(CB2_addr_cnt[5]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--C2L02 is atwd:atwd1|i53~55 at LC5_16_O2
--operation mode is normal

C2L02 = B1L54Q & (Y1L863 & B1L04Q # !Y1L863 & CB2_addr_cnt[5]) # !B1L54Q & CB2_addr_cnt[5];


--CB2_addr_cnt[6] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[6] at LC1_15_O2
--operation mode is normal

CB2_addr_cnt[6]_lut_out = CB2L721 # CB2L301 & CB2L971Q;
CB2_addr_cnt[6] = DFFE(CB2_addr_cnt[6]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--C2L91 is atwd:atwd1|i52~55 at LC3_16_O2
--operation mode is normal

C2L91 = B1L54Q & (Y1L863 & B1L14Q # !Y1L863 & CB2_addr_cnt[6]) # !B1L54Q & CB2_addr_cnt[6];


--CB2_addr_cnt[7] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[7] at LC4_14_O2
--operation mode is normal

CB2_addr_cnt[7]_lut_out = CB2L921 # CB2L971Q & CB2L501;
CB2_addr_cnt[7] = DFFE(CB2_addr_cnt[7]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--C2L81 is atwd:atwd1|i51~55 at LC4_16_O2
--operation mode is normal

C2L81 = B1L54Q & (Y1L863 & B1L24Q # !Y1L863 & CB2_addr_cnt[7]) # !B1L54Q & CB2_addr_cnt[7];


--CB2_addr_cnt[8] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[8] at LC8_16_S2
--operation mode is normal

CB2_addr_cnt[8]_lut_out = CB2L131 # CB2L701 & CB2L971Q;
CB2_addr_cnt[8] = DFFE(CB2_addr_cnt[8]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--C2L71 is atwd:atwd1|i50~55 at LC6_16_O2
--operation mode is normal

C2L71 = Y1L863 & (B1L54Q & B1L34Q # !B1L54Q & CB2_addr_cnt[8]) # !Y1L863 & CB2_addr_cnt[8];


--ZD1L711Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~43 at LC9_16_A3
--operation mode is normal

ZD1L711Q_lut_out = FE1L11Q & (ZD1L711Q # ZD1L611Q & FE1L31Q) # !FE1L11Q & ZD1L611Q & FE1L31Q;
ZD1L711Q = DFFE(ZD1L711Q_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--FE1L11Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|txidle~reg at LC10_4_B3
--operation mode is normal

FE1L11Q_lut_out = !FE1L5Q & (FE1L11Q # ZD1L65Q # ZD1L34Q);
FE1L11Q = DFFE(FE1L11Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--ZD1L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~64 at LC10_15_A3
--operation mode is normal

ZD1L3 = !FE1L11Q & ZD1L711Q;


--Y1L2201Q is slaveregister:slaveregister_inst|tx_pack_rdy~reg0 at LC3_8_G1
--operation mode is normal

Y1L2201Q_lut_out = Y1L953;
Y1L2201Q = DFFE(Y1L2201Q_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--MB1_inst44 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst44 at LC5_8_G1
--operation mode is normal

MB1_inst44_lut_out = Y1L2201Q;
MB1_inst44 = DFFE(MB1_inst44_lut_out, GLOBAL(KE1_outclock0), , , );


--MB1_inst46 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst46 at LC3_7_G1
--operation mode is normal

MB1_inst46 = !MB1_inst44 & Y1L2201Q;


--MB1_inst48 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst48 at LC5_10_C3
--operation mode is normal

MB1_inst48 = MB1_inst46 $ (!KB1L95 & KB1L56Q & ZD1L56Q);


--KB1L2 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~2261 at LC7_8_C3
--operation mode is normal

KB1L2 = !V1L4Q & !ZD1L56Q;


--KB1L3 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~2262 at LC5_11_C3
--operation mode is normal

KB1L3 = TB1L41Q & KB1L77Q & !V1L4Q;


--KB1L46 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|send_data~1 at LC2_9_C3
--operation mode is normal

KB1L46 = KB1L3 & (KB1L56Q & KB1L2 # !KB1L95) # !KB1L3 & KB1L56Q & KB1L2;


--N1L31 is flash_ADC:inst_flash_ADC|i134~56 at LC6_16_A2
--operation mode is normal

N1L31 = FLASH_AD_D[1] & (QE1_MASTERHWDATA[1] # !Y1L463) # !FLASH_AD_D[1] & Y1L463 & QE1_MASTERHWDATA[1];


--C1L9 is atwd:atwd0|i24~9 at LC10_12_E2
--operation mode is normal

C1L9 = Y1L863 & (B1L54Q & FB1_i11 # !B1L54Q & QE1_MASTERHWDATA[1]) # !Y1L863 & FB1_i11;


--C2L9 is atwd:atwd1|i24~9 at LC5_14_L2
--operation mode is normal

C2L9 = B1L54Q & (Y1L863 & QE1_MASTERHWDATA[1] # !Y1L863 & FB2_i11) # !B1L54Q & FB2_i11;


--N1L21 is flash_ADC:inst_flash_ADC|i133~56 at LC6_15_F2
--operation mode is normal

N1L21 = FLASH_AD_D[2] & (QE1_MASTERHWDATA[2] # !Y1L463) # !FLASH_AD_D[2] & Y1L463 & QE1_MASTERHWDATA[2];


--FB1_i9 is atwd:atwd0|gray2bin:inst_gray2bin|i9 at LC5_5_E2
--operation mode is normal

FB1_i9 = CB1L51Q $ CB1L61Q $ CB1L71Q $ FB1_i6;


--C1L8 is atwd:atwd0|i23~9 at LC7_15_E2
--operation mode is normal

C1L8 = Y1L663 & QE1_MASTERHWDATA[2] # !Y1L663 & (CB1L41Q $ FB1_i9);


--FB2_i9 is atwd:atwd1|gray2bin:inst_gray2bin|i9 at LC6_10_O2
--operation mode is normal

FB2_i9 = CB2L51Q $ CB2L71Q $ CB2L61Q $ FB2_i6;


--C2L8 is atwd:atwd1|i23~9 at LC6_11_O2
--operation mode is normal

C2L8 = Y1L963 & QE1_MASTERHWDATA[2] # !Y1L963 & (FB2_i9 $ CB2L41Q);


--VB1L5Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|data_rcvd~reg0 at LC5_11_C4
--operation mode is normal

VB1L5Q_lut_out = VB1L63Q;
VB1L5Q = DFFE(VB1L5Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--LB1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst36~29 at LC10_9_X4
--operation mode is normal

LB1L3 = VB1L5Q & (!RC1_and_node[0][6] # !JB7_pre_out[14] # !JB7_pre_out[15]);


--LB1_inst44 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst44 at LC3_3_X4
--operation mode is normal

LB1_inst44_lut_out = Y1L889Q;
LB1_inst44 = DFFE(LB1_inst44_lut_out, GLOBAL(KE1_outclock0), , , );


--Y1L889Q is slaveregister:slaveregister_inst|rx_dpr_radr_stb~reg0 at LC3_4_K4
--operation mode is normal

Y1L889Q_lut_out = Y1L163;
Y1L889Q = DFFE(Y1L889Q_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--LB1_inst22 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst22 at LC2_9_X4
--operation mode is normal

LB1_inst22 = LB1L3 $ (!LB1_inst44 & Y1L889Q & QC1L1);


--N1L11 is flash_ADC:inst_flash_ADC|i132~56 at LC7_8_A2
--operation mode is normal

N1L11 = Y1L463 & QE1_MASTERHWDATA[3] # !Y1L463 & FLASH_AD_D[3];


--C1L7 is atwd:atwd0|i22~9 at LC6_16_E2
--operation mode is normal

C1L7 = B1L54Q & FB1_i9 # !B1L54Q & (Y1L863 & QE1_MASTERHWDATA[3] # !Y1L863 & FB1_i9);


--C2L7 is atwd:atwd1|i22~9 at LC10_13_O2
--operation mode is normal

C2L7 = Y1L863 & (B1L54Q & QE1_MASTERHWDATA[3] # !B1L54Q & FB2_i9) # !Y1L863 & FB2_i9;


--TB1L61 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|idreq_rcvd~32 at LC5_12_C3
--operation mode is normal

TB1L61 = TB1L9Q & TB1L2Q & VB1L3Q;


--N1L01 is flash_ADC:inst_flash_ADC|i131~56 at LC3_16_A2
--operation mode is normal

N1L01 = FLASH_AD_D[4] & (QE1_MASTERHWDATA[4] # !Y1L463) # !FLASH_AD_D[4] & Y1L463 & QE1_MASTERHWDATA[4];


--C1L6 is atwd:atwd0|i21~9 at LC5_15_E2
--operation mode is normal

C1L6 = B1L54Q & FB1_i8 # !B1L54Q & (Y1L863 & QE1_MASTERHWDATA[4] # !Y1L863 & FB1_i8);


--C2L6 is atwd:atwd1|i21~9 at LC7_16_O2
--operation mode is normal

C2L6 = Y1L863 & (B1L54Q & QE1_MASTERHWDATA[4] # !B1L54Q & FB2_i8) # !Y1L863 & FB2_i8;


--N1L9 is flash_ADC:inst_flash_ADC|i130~56 at LC3_3_K1
--operation mode is normal

N1L9 = Y1L463 & QE1_MASTERHWDATA[5] # !Y1L463 & FLASH_AD_D[5];


--C1L5 is atwd:atwd0|i20~9 at LC7_16_E2
--operation mode is normal

C1L5 = Y1L663 & QE1_MASTERHWDATA[5] # !Y1L663 & (FB1_i6 $ CB1L71Q);


--C2L5 is atwd:atwd1|i20~9 at LC2_14_O2
--operation mode is normal

C2L5 = Y1L963 & QE1_MASTERHWDATA[5] # !Y1L963 & (CB2L71Q $ FB2_i6);


--N1L8 is flash_ADC:inst_flash_ADC|i129~56 at LC6_13_A2
--operation mode is normal

N1L8 = Y1L463 & QE1_MASTERHWDATA[6] # !Y1L463 & FLASH_AD_D[6];


--C1L4 is atwd:atwd0|i19~9 at LC3_16_E2
--operation mode is normal

C1L4 = Y1L863 & (B1L54Q & FB1_i6 # !B1L54Q & QE1_MASTERHWDATA[6]) # !Y1L863 & FB1_i6;


--KB1_SV8 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SV8 at LC8_8_C3
--operation mode is normal

KB1_SV8_lut_out = KB1L37 # KB1L27 # KB1L39 # !KB1L59;
KB1_SV8 = DFFE(KB1_SV8_lut_out, GLOBAL(KE1_outclock0), , , );


--KB1_SV9 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SV9 at LC3_6_C3
--operation mode is normal

KB1_SV9_lut_out = KB1L37 # KB1L27 # KB1L69 # !KB1L59;
KB1_SV9 = DFFE(KB1_SV9_lut_out, GLOBAL(KE1_outclock0), , , );


--KB1_SV3 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SV3 at LC8_2_C3
--operation mode is normal

KB1_SV3_lut_out = KB1L24 # !V1L4Q & (KB1L67 # KB1L601);
KB1_SV3 = DFFE(KB1_SV3_lut_out, GLOBAL(KE1_outclock0), , , );


--KB1_SV11 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SV11 at LC2_10_C3
--operation mode is normal

KB1_SV11_lut_out = KB1L37 # KB1L96 # KB1L401 # !KB1L89;
KB1_SV11 = DFFE(KB1_SV11_lut_out, GLOBAL(KE1_outclock0), , , );


--KB1_SV10 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SV10 at LC5_7_C3
--operation mode is normal

KB1_SV10_lut_out = KB1L99 # KB1L86 # KB1L27 # !KB1L101;
KB1_SV10 = DFFE(KB1_SV10_lut_out, GLOBAL(KE1_outclock0), , , );


--KB1L14 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|COM_ON~94 at LC1_9_C3
--operation mode is normal

KB1L14 = KB1_SV9 # KB1_SV3 $ !KB1_SV11 # !KB1_SV10;


--C2L4 is atwd:atwd1|i19~9 at LC3_6_I2
--operation mode is normal

C2L4 = Y1L863 & (B1L54Q & QE1_MASTERHWDATA[6] # !B1L54Q & FB2_i6) # !Y1L863 & FB2_i6;


--N1L7 is flash_ADC:inst_flash_ADC|i128~56 at LC7_16_F2
--operation mode is normal

N1L7 = FLASH_AD_D[7] & (QE1_MASTERHWDATA[7] # !Y1L463) # !FLASH_AD_D[7] & Y1L463 & QE1_MASTERHWDATA[7];


--FB1_i5 is atwd:atwd0|gray2bin:inst_gray2bin|i5 at LC6_15_E2
--operation mode is normal

FB1_i5 = CB1L12Q $ CB1L02Q $ CB1L91Q;


--C1L3 is atwd:atwd0|i18~9 at LC9_16_E2
--operation mode is normal

C1L3 = B1L54Q & FB1_i5 # !B1L54Q & (Y1L863 & QE1_MASTERHWDATA[7] # !Y1L863 & FB1_i5);


--FB2_i5 is atwd:atwd1|gray2bin:inst_gray2bin|i5 at LC5_15_D2
--operation mode is normal

FB2_i5 = CB2L02Q $ CB2L12Q $ CB2L91Q;


--C2L3 is atwd:atwd1|i18~9 at LC2_15_D2
--operation mode is normal

C2L3 = Y1L863 & (B1L54Q & QE1_MASTERHWDATA[7] # !B1L54Q & FB2_i5) # !Y1L863 & FB2_i5;


--N1L6 is flash_ADC:inst_flash_ADC|i127~56 at LC9_16_F2
--operation mode is normal

N1L6 = FLASH_AD_D[8] & (QE1_MASTERHWDATA[8] # !Y1L463) # !FLASH_AD_D[8] & Y1L463 & QE1_MASTERHWDATA[8];


--C1L2 is atwd:atwd0|i17~59 at LC5_16_E2
--operation mode is normal

C1L2 = Y1L663 & QE1_MASTERHWDATA[8] # !Y1L663 & (CB1L12Q $ CB1L02Q);


--DB2L01 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i11~84 at LC7_8_L1
--operation mode is normal

DB2L01 = Y1_command_0_local[8] # Y1_command_0_local[11] & !DB2_enable_LED_sig;


--H1_atwd1_pong_enable is atwd_ping_pong:inst_atwd_ping_pong|atwd1_pong_enable at LC1_8_L2
--operation mode is normal

H1_atwd1_pong_enable_lut_out = H1L9Q # H1L01Q & H1_atwd1_pong_enable;
H1_atwd1_pong_enable = DFFE(H1_atwd1_pong_enable_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--H1L31 is atwd_ping_pong:inst_atwd_ping_pong|i124~8 at LC9_8_L2
--operation mode is normal

H1L31 = H1_atwd1_pong_enable & (Y1_command_0_local[15] # Y1_command_0_local[9]) # !H1_atwd1_pong_enable & !Y1_command_0_local[15] & Y1_command_0_local[9];


--C2L2 is atwd:atwd1|i17~59 at LC7_16_I2
--operation mode is normal

C2L2 = Y1L963 & QE1_MASTERHWDATA[8] # !Y1L963 & (CB2L12Q $ CB2L02Q);


--N1L5 is flash_ADC:inst_flash_ADC|i126~56 at LC7_15_F2
--operation mode is normal

N1L5 = FLASH_AD_D[9] & (QE1_MASTERHWDATA[9] # !Y1L463) # !FLASH_AD_D[9] & Y1L463 & QE1_MASTERHWDATA[9];


--C1L1 is atwd:atwd0|i16~55 at LC5_11_B2
--operation mode is normal

C1L1 = B1L54Q & CB1L12Q # !B1L54Q & (Y1L863 & QE1_MASTERHWDATA[9] # !Y1L863 & CB1L12Q);


--C2L1 is atwd:atwd1|i16~55 at LC9_15_D2
--operation mode is normal

C2L1 = B1L54Q & (Y1L863 & QE1_MASTERHWDATA[9] # !Y1L863 & CB2L12Q) # !B1L54Q & CB2L12Q;


--N1L51 is flash_ADC:inst_flash_ADC|i147~0 at LC5_13_A2
--operation mode is normal

N1L51 = !B1L84Q & Y1L263 & Y1L363 & QE1_MASTERHWDATA[10];


--C1L61 is atwd:atwd0|i42~0 at LC6_16_M2
--operation mode is normal

C1L61 = B1L74Q & Y1L763 & !B1L54Q & QE1_MASTERHWDATA[10];


--C2L61 is atwd:atwd1|i42~0 at LC9_14_L2
--operation mode is normal

C2L61 = Y1L763 & B1L74Q & B1L54Q & QE1_MASTERHWDATA[10];


--N1L02 is flash_ADC:inst_flash_ADC|i154~0 at LC8_13_A2
--operation mode is normal

N1L02 = !B1L84Q & Y1L263 & Y1L363 & QE1_MASTERHWDATA[11];


--C1L51 is atwd:atwd0|i41~0 at LC5_16_B1
--operation mode is normal

C1L51 = Y1L763 & B1L74Q & !B1L54Q & QE1_MASTERHWDATA[11];


--C2L51 is atwd:atwd1|i41~0 at LC3_14_D1
--operation mode is normal

C2L51 = Y1L763 & B1L74Q & B1L54Q & QE1_MASTERHWDATA[11];


--N1L91 is flash_ADC:inst_flash_ADC|i153~0 at LC9_14_A2
--operation mode is normal

N1L91 = Y1L263 & !B1L84Q & Y1L363 & QE1_MASTERHWDATA[12];


--C1L41 is atwd:atwd0|i40~0 at LC1_15_B2
--operation mode is normal

C1L41 = Y1L763 & B1L74Q & !B1L54Q & QE1_MASTERHWDATA[12];


--C2L41 is atwd:atwd1|i40~0 at LC6_15_D2
--operation mode is normal

C2L41 = B1L54Q & B1L74Q & Y1L763 & QE1_MASTERHWDATA[12];


--LB1_inst40[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[13] at LC6_4_A4
--operation mode is normal

LB1_inst40[13]_lut_out = JB8_q[13];
LB1_inst40[13] = DFFE(LB1_inst40[13]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , VB1L1Q);


--N1L81 is flash_ADC:inst_flash_ADC|i152~0 at LC7_13_A2
--operation mode is normal

N1L81 = !B1L84Q & Y1L263 & Y1L363 & QE1_MASTERHWDATA[13];


--C1L31 is atwd:atwd0|i39~0 at LC3_16_M2
--operation mode is normal

C1L31 = B1L74Q & Y1L763 & !B1L54Q & QE1_MASTERHWDATA[13];


--C2L31 is atwd:atwd1|i39~0 at LC3_14_L2
--operation mode is normal

C2L31 = Y1L763 & B1L74Q & B1L54Q & QE1_MASTERHWDATA[13];


--LB1_inst40[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[14] at LC3_4_A4
--operation mode is normal

LB1_inst40[14]_lut_out = JB8_q[14];
LB1_inst40[14] = DFFE(LB1_inst40[14]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , VB1L1Q);


--N1L71 is flash_ADC:inst_flash_ADC|i151~0 at LC9_12_A2
--operation mode is normal

N1L71 = QE1_MASTERHWDATA[14] & !B1L84Q & Y1L263 & Y1L363;


--C1L21 is atwd:atwd0|i38~0 at LC7_15_B2
--operation mode is normal

C1L21 = Y1L763 & B1L74Q & !B1L54Q & QE1_MASTERHWDATA[14];


--C2L21 is atwd:atwd1|i38~0 at LC7_15_D2
--operation mode is normal

C2L21 = B1L54Q & B1L74Q & Y1L763 & QE1_MASTERHWDATA[14];


--N1L61 is flash_ADC:inst_flash_ADC|i150~0 at LC4_13_A2
--operation mode is normal

N1L61 = !B1L84Q & Y1L263 & Y1L363 & QE1_MASTERHWDATA[15];


--LB1_inst40[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[15] at LC5_4_A4
--operation mode is normal

LB1_inst40[15]_lut_out = JB8_q[15];
LB1_inst40[15] = DFFE(LB1_inst40[15]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , VB1L1Q);


--C1L11 is atwd:atwd0|i37~0 at LC6_15_G2
--operation mode is normal

C1L11 = B1L74Q & Y1L763 & !B1L54Q & QE1_MASTERHWDATA[15];


--C2L11 is atwd:atwd1|i37~0 at LC6_14_L2
--operation mode is normal

C2L11 = Y1L763 & B1L74Q & B1L54Q & QE1_MASTERHWDATA[15];


--N1_i16 is flash_ADC:inst_flash_ADC|i16 at LC9_3_F2
--operation mode is normal

N1_i16 = !Y1_command_0_local[17] & !Y1_command_0_local[16];


--N1_disc is flash_ADC:inst_flash_ADC|disc at LC5_5_F2
--operation mode is normal

N1_disc_lut_out = VCC;
N1_disc = DFFE(N1_disc_lut_out, GLOBAL(OneSPE), Y1_command_0_local[17], , );


--N1_i18 is flash_ADC:inst_flash_ADC|i18 at LC6_3_F2
--operation mode is normal

N1_i18 = Y1_command_0_local[16] # Y1_command_0_local[17] & N1_disc;


--B1L92 is ahb_slave:ahb_slave_inst|i~8147 at LC10_11_F1
--operation mode is normal

B1L92 = !B1L35Q & (QE1_MASTERHTRANS[1] # QE1_MASTERHTRANS[0]);


--B1L03 is ahb_slave:ahb_slave_inst|i~8148 at LC9_11_F1
--operation mode is normal

B1L03 = B1L43Q & (QE1_MASTERHTRANS[0] # !QE1_MASTERHTRANS[1]);


--KB1L65 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|REC_PULSE~36 at LC4_5_C3
--operation mode is normal

KB1L65 = KB1L18Q & !HD1L3Q & !FC1L62Q;


--NB1L31Q is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~reg at LC2_11_B3
--operation mode is normal

NB1L31Q_lut_out = !JB02_sload_path[4] & !JB02_sload_path[1] & JB02_sload_path[2] & NB1L01;
NB1L31Q = DFFE(NB1L31Q_lut_out, GLOBAL(KE1_outclock0), KB1L011Q, , );


--KB1L75 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|REC_PULSE~37 at LC1_6_C3
--operation mode is normal

KB1L75 = !V1L4Q & (KB1L65 # KB1L28Q & NB1L31Q);


--MB1_inst9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst9 at LC7_13_C3
--operation mode is normal

MB1_inst9_lut_out = Y1L762Q;
MB1_inst9 = DFFE(MB1_inst9_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--TB1L71Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|idreq_rcvd~reg at LC1_11_C3
--operation mode is normal

TB1L71Q_lut_out = TB1L3Q & !TB1L4Q & !TB1L6Q & TB1L61;
TB1L71Q = DFFE(TB1L71Q_lut_out, GLOBAL(KE1_outclock0), !FC1L62Q, , );


--KB1L4 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~2266 at LC7_14_C3
--operation mode is normal

KB1L4 = !V1L4Q & MB1_inst9 & KB1L77Q & TB1L71Q;


--KB1L47 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_TC_DAT~34 at LC3_2_C3
--operation mode is normal

KB1L47 = !ZD1L56Q & KB1L09Q;


--KB1L57 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_TC_DAT~35 at LC4_2_C3
--operation mode is normal

KB1L57 = !V1L4Q & (KB1L47 # KB1L97Q & TB1L41Q);


--KB1L5 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~2267 at LC2_7_C3
--operation mode is normal

KB1L5 = KB1L48Q & !ZD1L56Q & !V1L4Q;


--KB1L86 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_DRAND~2 at LC9_8_C3
--operation mode is normal

KB1L86 = KB1L5 # !Y1_com_ctrl_local[0] & KB1L95 & KB1L3;


--TB1L51Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|idle_rcvd~reg at LC7_12_C3
--operation mode is normal

TB1L51Q_lut_out = TB1L2Q & TB1L81 & TB1L3Q;
TB1L51Q = DFFE(TB1L51Q_lut_out, GLOBAL(KE1_outclock0), !FC1L62Q, , );


--KB1L17 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_IDLE~52 at LC10_13_C3
--operation mode is normal

KB1L17 = !V1L4Q & (KB1L42Q # KB1L77Q & TB1L51Q);


--KB1L07 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_IDLE~2 at LC5_9_C3
--operation mode is normal

KB1L07 = KB1L17 # KB1L78Q & !V1L4Q & !ZD1L56Q;


--KB1L6 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~2268 at LC3_16_C3
--operation mode is normal

KB1L6 = !V1L4Q & KB1L88Q & !ZD1L56Q;


--KB1L1 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~24 at LC6_2_C3
--operation mode is normal

KB1L1 = !V1L4Q & KB1L77Q;


--TB1L1Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|bfstat_rcvd~reg at LC3_11_C3
--operation mode is normal

TB1L1Q_lut_out = !TB1L2Q & !TB1L3Q & TB1L81;
TB1L1Q = DFFE(TB1L1Q_lut_out, GLOBAL(KE1_outclock0), !FC1L62Q, , );


--KB1L7 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~2269 at LC5_16_C3
--operation mode is normal

KB1L7 = !VB1L5Q & !TB1L1Q;


--KB1L27 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_MRNB~2 at LC7_15_C3
--operation mode is normal

KB1L27 = KB1L6 # KB1L1 & !KB1L7 & BC1L811;


--KB1L8 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~2270 at LC6_15_C3
--operation mode is normal

KB1L8 = KB1L98Q & !ZD1L56Q & !V1L4Q;


--KB1L9 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~2271 at LC6_11_C3
--operation mode is normal

KB1L9 = KB1L77Q & !V1L4Q & (VB1L5Q # TB1L1Q);


--KB1L37 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_MRWB~2 at LC10_11_C3
--operation mode is normal

KB1L37 = KB1L8 # !BC1L221 & KB1L9 & !BC1L321;


--TB1L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[3]~2 at LC4_10_C4
--operation mode is normal

TB1L5 = VB1L1Q & FC1L9Q;


--VB1L92Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state~26 at LC9_10_C4
--operation mode is normal

VB1L92Q_lut_out = VB1L82Q & !YB1L21 & !YB1L71 & VB1L9;
VB1L92Q = DFFE(VB1L92Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--TB1L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|ctrl_msg~28 at LC6_16_C4
--operation mode is normal

TB1L8 = KC1_dffs[5] & KC1_dffs[6] & !KC1_dffs[4] & TB1L01;


--V1L2Q is ROC:inst_ROC|RST_state~11 at LC5_7_O2
--operation mode is normal

V1L2Q_lut_out = !V1L1Q;
V1L2Q = DFFE(V1L2Q_lut_out, GLOBAL(KE1_outclock0), , , );


--KB1L01 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~2272 at LC5_5_C3
--operation mode is normal

KB1L01 = !NB1L31Q & KB1L28Q;


--KB1L801 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|timer_clrn~53 at LC10_6_C3
--operation mode is normal

KB1L801 = KB1L77Q & (TB1L02Q # KB1L701Q & !NB1L61Q) # !KB1L77Q & KB1L701Q & !NB1L61Q;


--KB1L38Q is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|sreg~39 at LC3_4_C3
--operation mode is normal

KB1L38Q_lut_out = !V1L4Q & (KB1L66 # !NB1L31Q & KB1L38Q);
KB1L38Q = DFFE(KB1L38Q_lut_out, GLOBAL(KE1_outclock0), , , );


--KB1L901 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|timer_clrn~54 at LC6_5_C3
--operation mode is normal

KB1L901 = KB1L38Q # HD1L3Q & KB1L18Q & !FC1L62Q;


--FE1L5Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|sreg1~31 at LC8_4_B3
--operation mode is normal

FE1L5Q_lut_out = !ZD1L65Q & JB51L11 & FE1L8Q & !ZD1L34Q;
FE1L5Q = DFFE(FE1L5Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--FE1L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|txctclr~20 at LC10_3_B3
--operation mode is normal

FE1L9 = FE1L5Q # !FE1L11Q;


--ZD1L34Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|ctrl_val~reg at LC7_11_A3
--operation mode is normal

ZD1L34Q_lut_out = ZD1L24 # ZD1L5 # !ZD1L6 & !ZD1L501Q;
ZD1L34Q = DFFE(ZD1L34Q_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--ZD1L65Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~reg at LC3_6_A3
--operation mode is normal

ZD1L65Q_lut_out = ZD1L05 # ZD1L55 # ZD1L35 # ZD1L25;
ZD1L65Q = DFFE(ZD1L65Q_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--FE1L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|_~128 at LC1_5_B3
--operation mode is normal

FE1L3 = !ZD1L34Q & !ZD1L65Q;


--FE1L8Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|sreg1~34 at LC9_3_B3
--operation mode is normal

FE1L8Q_lut_out = PC31L3 & FE1L7Q & !JB41_sload_path[0] & JB41_sload_path[4];
FE1L8Q = DFFE(FE1L8Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--PC51_aeb_out is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out at LC9_2_B3
--operation mode is normal

PC51_aeb_out = PC41_aeb_out & PC31_aeb_out;


--ZD1L79Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel4~reg at LC8_2_G3
--operation mode is normal

ZD1L79Q_lut_out = ZD1L59 # ZD1L031Q & ZD1L69 # !ZD1L15;
ZD1L79Q = DFFE(ZD1L79Q_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--UD1L41 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~826 at LC4_4_H3
--operation mode is normal

UD1L41 = CD62L2 & (CD72L2 # !ZD1L79Q) # !CD62L2 & ZD1L79Q & CD72L2;


--KC4_dffs[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[2] at LC6_1_H3
--operation mode is normal

KC4_dffs[2]_lut_out = KC4_dffs[3] & (UD1L51 # !FE1L31Q) # !KC4_dffs[3] & FE1L31Q & UD1L51;
KC4_dffs[2] = DFFE(KC4_dffs[2]_lut_out, GLOBAL(KE1_outclock0), FE1L01Q, , FE1L21Q);


--FE1L6Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|sreg1~32 at LC5_4_B3
--operation mode is normal

FE1L6Q_lut_out = !FE1L11Q & (ZD1L65Q # ZD1L34Q);
FE1L6Q = DFFE(FE1L6Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--PC31L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out~10 at LC8_2_B3
--operation mode is normal

PC31L3 = !JB41_sload_path[2] & !JB41_sload_path[3] & JB41_sload_path[1];


--FE1L7Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|sreg1~33 at LC7_4_B3
--operation mode is normal

FE1L7Q_lut_out = FE1L2 # FE1L31Q # FE1L8Q & !JB51L11;
FE1L7Q = DFFE(FE1L7Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--FE1L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|_~7 at LC2_3_B3
--operation mode is normal

FE1L1 = PC31L3 & FE1L7Q & !JB41_sload_path[0] & JB41_sload_path[4];


--FE1L4 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|_~129 at LC3_4_B3
--operation mode is normal

FE1L4 = FE1L8Q & JB51L11;


--KB1L501 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|tcal_psnd~21 at LC9_3_C3
--operation mode is normal

KB1L501 = KB1L701Q & !NB1L61Q;


--DB1_enable_LED_old is atwd:atwd0|atwd_trigger:inst_atwd_trigger|enable_LED_old at LC2_8_L1
--operation mode is normal

DB1_enable_LED_old_lut_out = Y1_command_0_local[3];
DB1_enable_LED_old = DFFE(DB1_enable_LED_old_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB1L412 is atwd:atwd0|atwd_control:inst_atwd_control|i~5890 at LC8_7_L2
--operation mode is normal

BB1L412 = BB1L752Q # BB1L462Q;


--BB1L512 is atwd:atwd0|atwd_control:inst_atwd_control|i~5891 at LC9_5_T2
--operation mode is normal

BB1L512 = !BB1L952Q & !BB1L062Q & !BB1L162Q & !BB1L262Q;


--BB1L74 is atwd:atwd0|atwd_control:inst_atwd_control|i~42 at LC10_7_L2
--operation mode is normal

BB1L74 = BB1L552Q # BB1L412 # !BB1L212 # !BB1L512;


--DB1L02 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i~132 at LC3_12_A1
--operation mode is normal

DB1L02 = DB1_reset_trigger_cnt[11] & (DB1_reset_trigger_cnt[9] # Y1_command_4_local[13]) # !DB1_reset_trigger_cnt[11] & DB1_reset_trigger_cnt[9] & !Y1_command_4_local[13];


--DB1L12 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i~133 at LC5_12_A1
--operation mode is normal

DB1L12 = Y1_command_4_local[12] & !Y1_command_4_local[13] & DB1_reset_trigger_cnt[10] # !Y1_command_4_local[12] & DB1L02;


--DB1L81 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i~23 at LC7_10_A1
--operation mode is normal

DB1L81 = Y1_command_4_local[13] & (Y1_command_4_local[12] # DB1_reset_trigger_cnt[7]) # !Y1_command_4_local[13] & !Y1_command_4_local[12] & DB1_reset_trigger_cnt[5];


--DB1L91 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i~24 at LC5_10_A1
--operation mode is normal

DB1L91 = DB1L81 & (DB1_reset_trigger_cnt[8] # !Y1_command_4_local[12]) # !DB1L81 & Y1_command_4_local[12] & DB1_reset_trigger_cnt[6];


--DB1L61 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i~21 at LC3_9_A1
--operation mode is normal

DB1L61 = Y1_command_4_local[12] & (DB1_reset_trigger_cnt[2] # Y1_command_4_local[13]) # !Y1_command_4_local[12] & !Y1_command_4_local[13] & DB1_reset_trigger_cnt[1];


--DB1L71 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i~22 at LC2_9_A1
--operation mode is normal

DB1L71 = DB1L61 & (DB1_reset_trigger_cnt[4] # !Y1_command_4_local[13]) # !DB1L61 & DB1_reset_trigger_cnt[3] & Y1_command_4_local[13];


--DB1L41 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i~19 at LC5_2_A1
--operation mode is normal

DB1L41 = Y1_command_4_local[14] & (Y1_command_4_local[15] # DB1L91) # !Y1_command_4_local[14] & DB1L71 & !Y1_command_4_local[15];


--DB1L22 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i~134 at LC1_9_A1
--operation mode is normal

DB1L22 = Y1_command_4_local[12] & Y1_command_4_local[13] & !DB1_reset_trigger_cnt[0];


--DB1L51 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i~20 at LC3_2_A1
--operation mode is normal

DB1L51 = DB1L41 & (DB1L22 # !Y1_command_4_local[15]) # !DB1L41 & DB1L12 & Y1_command_4_local[15];


--DB1_launch_window_got_disc is atwd:atwd0|atwd_trigger:inst_atwd_trigger|launch_window_got_disc at LC3_13_L1
--operation mode is normal

DB1_launch_window_got_disc_lut_out = DB1_discFF;
DB1_launch_window_got_disc = DFFE(DB1_launch_window_got_disc_lut_out, GLOBAL(KE1_outclock1), , , );


--DB1_enable_disc_old is atwd:atwd0|atwd_trigger:inst_atwd_trigger|enable_disc_old at LC3_8_L2
--operation mode is normal

DB1_enable_disc_old_lut_out = Y1_command_0_local[1] & (H1_atwd0_pong_enable # !Y1_command_0_local[15]) # !Y1_command_0_local[1] & Y1_command_0_local[15] & H1_atwd0_pong_enable;
DB1_enable_disc_old = DFFE(DB1_enable_disc_old_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB1L111 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3132 at LC6_15_B1
--operation mode is normal

CB1L111 = !CB1L971Q & !CB1L381Q & !CB1L281Q & !CB1L081Q;


--BB1L612 is atwd:atwd0|atwd_control:inst_atwd_control|i~5892 at LC3_10_T4
--operation mode is normal

BB1L612 = BB1L262Q # BB1L162Q # !BB1L091 # !BB1L281;


--BB1L25 is atwd:atwd0|atwd_control:inst_atwd_control|i~490 at LC2_16_T4
--operation mode is normal

BB1L25 = BB1_digitize_cnt[0] & (!BB1L091 # !BB1L281 # !BB1L581);


--DB1_TriggerComplete_in_0 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|TriggerComplete_in_0 at LC3_4_T2
--operation mode is normal

DB1_TriggerComplete_in_0_lut_out = !TriggerComplete_0;
DB1_TriggerComplete_in_0 = DFFE(DB1_TriggerComplete_in_0_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--BB1L94 is atwd:atwd0|atwd_control:inst_atwd_control|i~53 at LC8_5_T2
--operation mode is normal

BB1L94 = BB1L562Q # BB1L552Q # !BB1L091 # !BB1L512;


--BB1L452Q is atwd:atwd0|atwd_control:inst_atwd_control|start_readout~reg0 at LC4_15_B2
--operation mode is normal

BB1L452Q_lut_out = BB1L162Q # BB1L452Q & BB1L84;
BB1L452Q = DFFE(BB1L452Q_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB1L62 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~2 at LC7_14_B1
--operation mode is normal

CB1L62 = CB1L831 & CB1L731 & CB1L931 & CB1L631;

--CB1L041 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3194 at LC7_14_B1
--operation mode is normal

CB1L041 = CB1L831 & CB1L731 & CB1L931 & CB1L631;


--CB1L211 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3134 at LC1_14_B1
--operation mode is normal

CB1L211 = CB1L871Q # CB1L081Q & !CB1L62;


--CB1L771Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~20 at LC8_15_B1
--operation mode is normal

CB1L771Q_lut_out = !CB1L381Q & (CB1L771Q # BB1L452Q);
CB1L771Q = DFFE(CB1L771Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--CB1_divide_cnt[0] is atwd:atwd0|atwd_readout:inst_atwd_readout|divide_cnt[0] at LC3_13_B1
--operation mode is normal

CB1_divide_cnt[0]_lut_out = !CB1_divide_cnt[0] & !CB1_rst_divide;
CB1_divide_cnt[0] = DFFE(CB1_divide_cnt[0]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--CB1_rst_divide is atwd:atwd0|atwd_readout:inst_atwd_readout|rst_divide at LC4_14_B1
--operation mode is normal

CB1_rst_divide_lut_out = CB1_rst_divide & (CB1L181Q # !CB1L111) # !CB1L771Q;
CB1_rst_divide = DFFE(CB1_rst_divide_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--BB2L512 is atwd:atwd1|atwd_control:inst_atwd_control|i~5752 at LC1_9_O1
--operation mode is normal

BB2L512 = BB2L852Q # BB2L952Q # BB2L362Q # BB2L462Q;


--BB2L84 is atwd:atwd1|atwd_control:inst_atwd_control|i~42 at LC7_8_O1
--operation mode is normal

BB2L84 = BB2L652Q # BB2L512 # !BB2L581 # !BB2L381;


--DB2_enable_LED_old is atwd:atwd1|atwd_trigger:inst_atwd_trigger|enable_LED_old at LC8_8_L1
--operation mode is normal

DB2_enable_LED_old_lut_out = Y1_command_0_local[11];
DB2_enable_LED_old = DFFE(DB2_enable_LED_old_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--DB2L91 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i~23 at LC6_4_R1
--operation mode is normal

DB2L91 = Y1_command_4_local[13] & (Y1_command_4_local[12] # DB2_reset_trigger_cnt[7]) # !Y1_command_4_local[13] & !Y1_command_4_local[12] & DB2_reset_trigger_cnt[5];


--DB2L02 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i~24 at LC10_5_R1
--operation mode is normal

DB2L02 = DB2L91 & (DB2_reset_trigger_cnt[8] # !Y1_command_4_local[12]) # !DB2L91 & Y1_command_4_local[12] & DB2_reset_trigger_cnt[6];


--DB2L12 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i~120 at LC8_5_R1
--operation mode is normal

DB2L12 = DB2_reset_trigger_cnt[11] & (Y1_command_4_local[13] # DB2_reset_trigger_cnt[9]) # !DB2_reset_trigger_cnt[11] & !Y1_command_4_local[13] & DB2_reset_trigger_cnt[9];


--DB2L22 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i~121 at LC3_4_R1
--operation mode is normal

DB2L22 = Y1_command_4_local[12] & !Y1_command_4_local[13] & DB2_reset_trigger_cnt[10] # !Y1_command_4_local[12] & DB2L12;


--DB2L71 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i~21 at LC3_3_R1
--operation mode is normal

DB2L71 = Y1_command_4_local[12] & (Y1_command_4_local[13] # DB2_reset_trigger_cnt[2]) # !Y1_command_4_local[12] & !Y1_command_4_local[13] & DB2_reset_trigger_cnt[1];


--DB2L81 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i~22 at LC4_3_R1
--operation mode is normal

DB2L81 = DB2L71 & (DB2_reset_trigger_cnt[4] # !Y1_command_4_local[13]) # !DB2L71 & Y1_command_4_local[13] & DB2_reset_trigger_cnt[3];


--DB2L51 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i~19 at LC4_4_R1
--operation mode is normal

DB2L51 = Y1_command_4_local[15] & (Y1_command_4_local[14] # DB2L22) # !Y1_command_4_local[15] & !Y1_command_4_local[14] & DB2L81;


--DB2L32 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i~122 at LC1_4_R1
--operation mode is normal

DB2L32 = Y1_command_4_local[12] & !DB2_reset_trigger_cnt[0] & Y1_command_4_local[13];


--DB2L61 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i~20 at LC7_4_R1
--operation mode is normal

DB2L61 = DB2L51 & (DB2L32 # !Y1_command_4_local[14]) # !DB2L51 & DB2L02 & Y1_command_4_local[14];


--DB2_launch_window_got_disc is atwd:atwd1|atwd_trigger:inst_atwd_trigger|launch_window_got_disc at LC9_6_L1
--operation mode is normal

DB2_launch_window_got_disc_lut_out = DB2_discFF;
DB2_launch_window_got_disc = DFFE(DB2_launch_window_got_disc_lut_out, GLOBAL(KE1_outclock1), , , );


--DB2_enable_disc_old is atwd:atwd1|atwd_trigger:inst_atwd_trigger|enable_disc_old at LC2_8_L2
--operation mode is normal

DB2_enable_disc_old_lut_out = H1_atwd1_pong_enable & (Y1_command_0_local[9] # Y1_command_0_local[15]) # !H1_atwd1_pong_enable & Y1_command_0_local[9] & !Y1_command_0_local[15];
DB2_enable_disc_old = DFFE(DB2_enable_disc_old_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB2L111 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3132 at LC5_15_S2
--operation mode is normal

CB2L111 = !CB2L081Q & !CB2L971Q & !CB2L281Q & !CB2L381Q;


--BB2L612 is atwd:atwd1|atwd_control:inst_atwd_control|i~5753 at LC1_16_O1
--operation mode is normal

BB2L612 = BB2L162Q # BB2L262Q # !BB2L191 # !BB2L081;


--BB2L871 is atwd:atwd1|atwd_control:inst_atwd_control|i~653 at LC3_13_O4
--operation mode is normal

BB2L871 = BB2L652Q & BB2L25;


--DB2_TriggerComplete_in_0 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|TriggerComplete_in_0 at LC3_4_O3
--operation mode is normal

DB2_TriggerComplete_in_0_lut_out = !TriggerComplete_1;
DB2_TriggerComplete_in_0 = DFFE(DB2_TriggerComplete_in_0_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--BB2L712 is atwd:atwd1|atwd_control:inst_atwd_control|i~5754 at LC2_16_O1
--operation mode is normal

BB2L712 = !BB2L062Q & !BB2L262Q & !BB2L162Q & !BB1L062Q;


--BB2L94 is atwd:atwd1|atwd_control:inst_atwd_control|i~53 at LC8_15_O1
--operation mode is normal

BB2L94 = BB2L562Q # BB2L652Q # !BB2L712 # !BB2L191;


--CB2L62 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~2 at LC9_14_S2
--operation mode is normal

CB2L62 = CB2L731 & CB2L931 & CB2L631 & CB2L831;

--CB2L041 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3194 at LC9_14_S2
--operation mode is normal

CB2L041 = CB2L731 & CB2L931 & CB2L631 & CB2L831;


--CB2L211 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3134 at LC2_15_S2
--operation mode is normal

CB2L211 = CB2L871Q # CB2L081Q & !CB2L62;


--CB2L771Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~20 at LC7_16_S2
--operation mode is normal

CB2L771Q_lut_out = !CB2L381Q & (CB2L771Q # BB2L812Q);
CB2L771Q = DFFE(CB2L771Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--CB2_divide_cnt[0] is atwd:atwd1|atwd_readout:inst_atwd_readout|divide_cnt[0] at LC3_5_S2
--operation mode is normal

CB2_divide_cnt[0]_lut_out = !CB2_rst_divide & !CB2_divide_cnt[0];
CB2_divide_cnt[0] = DFFE(CB2_divide_cnt[0]_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--CB2_rst_divide is atwd:atwd1|atwd_readout:inst_atwd_readout|rst_divide at LC6_5_S2
--operation mode is normal

CB2_rst_divide_lut_out = CB2_rst_divide & (CB2L181Q # !CB2L111) # !CB2L771Q;
CB2_rst_divide = DFFE(CB2_rst_divide_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--L1L76Q is fe_r2r:inst_fe_r2r|state~23 at LC10_2_T3
--operation mode is normal

L1L76Q_lut_out = Y1_command_0_local[30] & (L1L23 # !L1L16 & L1L66Q);
L1L76Q = DFFE(L1L76Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--L1L66Q is fe_r2r:inst_fe_r2r|state~22 at LC9_12_T3
--operation mode is normal

L1L66Q_lut_out = Y1_command_0_local[30] & (L1L12 # L1L16 & L1L66Q);
L1L66Q = DFFE(L1L66Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--L1_i72 is fe_r2r:inst_fe_r2r|i72 at LC10_13_T3
--operation mode is normal

L1_i72 = L1L76Q # L1L66Q;


--L1L56Q is fe_r2r:inst_fe_r2r|state~21 at LC3_11_T3
--operation mode is normal

L1L56Q_lut_out = Y1_command_0_local[30] & (L1L52 # !L1L36 & !L1L46Q);
L1L56Q = DFFE(L1L56Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--L1L85 is fe_r2r:inst_fe_r2r|i~279 at LC9_13_T3
--operation mode is normal

L1L85 = !L1_cntp[0] & !L1_cntp[2] & !L1_cntp[1];


--L1L22 is fe_r2r:inst_fe_r2r|i92~173 at LC3_12_T3
--operation mode is normal

L1L22 = L1_cntp[3] & (L1_i72 # !L1L85 & L1L56Q);


--L1L46Q is fe_r2r:inst_fe_r2r|state~20 at LC10_1_T3
--operation mode is normal

L1L46Q_lut_out = Y1_command_0_local[30] & !L1L93 & (L1L46Q # !L1L36);
L1L46Q = DFFE(L1L46Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--L1L32 is fe_r2r:inst_fe_r2r|i93~238 at LC7_13_T3
--operation mode is normal

L1L32 = L1_cntp[2] & (L1L76Q # L1L66Q);


--L1L73 is fe_r2r:inst_fe_r2r|i~2 at LC10_12_T3
--operation mode is normal

L1L73 = L1_cntp[0] # L1_cntp[2] # L1_cntp[1] # L1_cntp[3];


--L1L14 is fe_r2r:inst_fe_r2r|i~48 at LC8_12_T3
--operation mode is normal

L1L14 = L1_cntp[2] $ (L1_cntp[0] # L1_cntp[1]);


--L1L42 is fe_r2r:inst_fe_r2r|i93~239 at LC4_12_T3
--operation mode is normal

L1L42 = L1L32 # !L1L14 & L1L73 & L1L56Q;


--L1L62 is fe_r2r:inst_fe_r2r|i94~224 at LC3_13_T3
--operation mode is normal

L1L62 = L1_cntp[1] & (L1L76Q # L1L66Q);


--L1L04 is fe_r2r:inst_fe_r2r|i~43 at LC5_13_T3
--operation mode is normal

L1L04 = L1_cntp[0] $ L1_cntp[1];


--L1L72 is fe_r2r:inst_fe_r2r|i94~225 at LC1_12_T3
--operation mode is normal

L1L72 = L1L62 # !L1L04 & L1L56Q & L1L73;


--L1L82 is fe_r2r:inst_fe_r2r|i95~160 at LC6_13_T3
--operation mode is normal

L1L82 = L1_cntp[0] & L1_i72 # !L1_cntp[0] & L1L56Q & L1L73;


--L1_i80 is fe_r2r:inst_fe_r2r|i80 at LC5_11_T3
--operation mode is normal

L1_i80 = L1L56Q # !L1L46Q;


--L1L95 is fe_r2r:inst_fe_r2r|i~280 at LC3_2_T3
--operation mode is normal

L1L95 = !L1_cntn[1] & !L1_cntn[2] & !L1_cntn[0];


--L1L92 is fe_r2r:inst_fe_r2r|i96~173 at LC9_3_T3
--operation mode is normal

L1L92 = L1_cntn[3] & (L1_i80 # L1L76Q & !L1L95);


--L1L03 is fe_r2r:inst_fe_r2r|i97~238 at LC6_10_T3
--operation mode is normal

L1L03 = L1_cntn[2] & (L1L56Q # !L1L46Q);


--L1L83 is fe_r2r:inst_fe_r2r|i~6 at LC7_10_T3
--operation mode is normal

L1L83 = L1_cntn[1] # L1_cntn[2] # L1_cntn[0] # L1_cntn[3];


--L1L34 is fe_r2r:inst_fe_r2r|i~68 at LC9_10_T3
--operation mode is normal

L1L34 = L1_cntn[2] $ (L1_cntn[1] # L1_cntn[0]);


--L1L13 is fe_r2r:inst_fe_r2r|i97~239 at LC5_10_T3
--operation mode is normal

L1L13 = L1L03 # !L1L34 & L1L76Q & L1L83;


--L1L33 is fe_r2r:inst_fe_r2r|i98~224 at LC10_10_T3
--operation mode is normal

L1L33 = L1_cntn[1] & (L1L56Q # !L1L46Q);


--L1L24 is fe_r2r:inst_fe_r2r|i~63 at LC3_10_T3
--operation mode is normal

L1L24 = L1_cntn[1] $ L1_cntn[0];


--L1L43 is fe_r2r:inst_fe_r2r|i98~225 at LC4_10_T3
--operation mode is normal

L1L43 = L1L33 # !L1L24 & L1L76Q & L1L83;


--L1L53 is fe_r2r:inst_fe_r2r|i99~160 at LC8_10_T3
--operation mode is normal

L1L53 = L1_cntn[0] & L1_i80 # !L1_cntn[0] & L1L76Q & L1L83;


--U1L34 is r2r:inst_r2r|i~1007 at LC3_13_I4
--operation mode is normal

U1L34 = U1_cnt[6] # !U1_cnt[4] # !U1_cnt[3] # !U1_cnt[5];


--U1L44 is r2r:inst_r2r|i~1008 at LC1_12_I4
--operation mode is normal

U1L44 = !U1_cnt[2] # !U1_cnt[0] # !U1_cnt[1];


--U1L9 is r2r:inst_r2r|i~0 at LC10_12_I4
--operation mode is normal

U1L9 = U1L34 # !U1_cnt[0] # !U1_cnt[2] # !U1_cnt[1];


--W1_LEDdelay[1] is single_led:inst_single_led|LEDdelay[1] at LC5_1_V1
--operation mode is normal

W1_LEDdelay[1]_lut_out = W1_LEDdelay[0];
W1_LEDdelay[1] = DFFE(W1_LEDdelay[1]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_wait_cnt[27] is coinc:inst_coinc|wait_cnt[27] at LC5_11_Q4
--operation mode is normal

K1_wait_cnt[27]_lut_out = K1L212 & (K1_wait_cnt[27] # K1L312 & K1L021) # !K1L212 & K1L312 & K1L021;
K1_wait_cnt[27] = DFFE(K1_wait_cnt[27]_lut_out, GLOBAL(KE1_outclock0), , , K1L852);


--K1_wait_cnt[28] is coinc:inst_coinc|wait_cnt[28] at LC8_12_Q4
--operation mode is normal

K1_wait_cnt[28]_lut_out = K1L212 & (K1_wait_cnt[28] # K1L312 & K1L221) # !K1L212 & K1L312 & K1L221;
K1_wait_cnt[28] = DFFE(K1_wait_cnt[28]_lut_out, GLOBAL(KE1_outclock0), , , K1L852);


--K1_wait_cnt[29] is coinc:inst_coinc|wait_cnt[29] at LC9_12_Q4
--operation mode is normal

K1_wait_cnt[29]_lut_out = K1L312 & (K1L421 # K1L212 & K1_wait_cnt[29]) # !K1L312 & K1L212 & K1_wait_cnt[29];
K1_wait_cnt[29] = DFFE(K1_wait_cnt[29]_lut_out, GLOBAL(KE1_outclock0), , , K1L852);


--K1_wait_cnt[30] is coinc:inst_coinc|wait_cnt[30] at LC7_12_Q4
--operation mode is normal

K1_wait_cnt[30]_lut_out = K1L212 & (K1_wait_cnt[30] # K1L312 & K1L621) # !K1L212 & K1L312 & K1L621;
K1_wait_cnt[30] = DFFE(K1_wait_cnt[30]_lut_out, GLOBAL(KE1_outclock0), , , K1L852);


--K1L291 is coinc:inst_coinc|i~1851 at LC10_12_Q4
--operation mode is normal

K1L291 = K1_wait_cnt[30] # K1_wait_cnt[29] # K1_wait_cnt[27] # K1_wait_cnt[28];


--K1_wait_cnt[23] is coinc:inst_coinc|wait_cnt[23] at LC10_11_Q4
--operation mode is normal

K1_wait_cnt[23]_lut_out = K1L312 & (K1L211 # K1L212 & K1_wait_cnt[23]) # !K1L312 & K1L212 & K1_wait_cnt[23];
K1_wait_cnt[23] = DFFE(K1_wait_cnt[23]_lut_out, GLOBAL(KE1_outclock0), , , K1L852);


--K1_wait_cnt[24] is coinc:inst_coinc|wait_cnt[24] at LC3_5_Q4
--operation mode is normal

K1_wait_cnt[24]_lut_out = K1L212 & (K1_wait_cnt[24] # K1L312 & K1L411) # !K1L212 & K1L312 & K1L411;
K1_wait_cnt[24] = DFFE(K1_wait_cnt[24]_lut_out, GLOBAL(KE1_outclock0), , , K1L852);


--K1_wait_cnt[25] is coinc:inst_coinc|wait_cnt[25] at LC7_11_Q4
--operation mode is normal

K1_wait_cnt[25]_lut_out = K1_wait_cnt[25] & (K1L212 # K1L312 & K1L611) # !K1_wait_cnt[25] & K1L312 & K1L611;
K1_wait_cnt[25] = DFFE(K1_wait_cnt[25]_lut_out, GLOBAL(KE1_outclock0), , , K1L852);


--K1_wait_cnt[26] is coinc:inst_coinc|wait_cnt[26] at LC9_11_Q4
--operation mode is normal

K1_wait_cnt[26]_lut_out = K1L212 & (K1_wait_cnt[26] # K1L312 & K1L811) # !K1L212 & K1L312 & K1L811;
K1_wait_cnt[26] = DFFE(K1_wait_cnt[26]_lut_out, GLOBAL(KE1_outclock0), , , K1L852);


--K1L391 is coinc:inst_coinc|i~1852 at LC3_11_Q4
--operation mode is normal

K1L391 = K1_wait_cnt[25] # K1_wait_cnt[26] # K1_wait_cnt[24] # K1_wait_cnt[23];


--K1_wait_cnt[19] is coinc:inst_coinc|wait_cnt[19] at LC9_9_Q4
--operation mode is normal

K1_wait_cnt[19]_lut_out = K1L312 & (K1L401 # K1_wait_cnt[19] & K1L212) # !K1L312 & K1_wait_cnt[19] & K1L212;
K1_wait_cnt[19] = DFFE(K1_wait_cnt[19]_lut_out, GLOBAL(KE1_outclock0), , , K1L852);


--K1_wait_cnt[20] is coinc:inst_coinc|wait_cnt[20] at LC3_9_Q4
--operation mode is normal

K1_wait_cnt[20]_lut_out = K1L312 & (K1L601 # K1_wait_cnt[20] & K1L212) # !K1L312 & K1_wait_cnt[20] & K1L212;
K1_wait_cnt[20] = DFFE(K1_wait_cnt[20]_lut_out, GLOBAL(KE1_outclock0), , , K1L852);


--K1_wait_cnt[21] is coinc:inst_coinc|wait_cnt[21] at LC1_9_Q4
--operation mode is normal

K1_wait_cnt[21]_lut_out = K1L212 & (K1_wait_cnt[21] # K1L312 & K1L801) # !K1L212 & K1L312 & K1L801;
K1_wait_cnt[21] = DFFE(K1_wait_cnt[21]_lut_out, GLOBAL(KE1_outclock0), , , K1L852);


--K1_wait_cnt[22] is coinc:inst_coinc|wait_cnt[22] at LC6_9_Q4
--operation mode is normal

K1_wait_cnt[22]_lut_out = K1_wait_cnt[22] & (K1L212 # K1L312 & K1L011) # !K1_wait_cnt[22] & K1L312 & K1L011;
K1_wait_cnt[22] = DFFE(K1_wait_cnt[22]_lut_out, GLOBAL(KE1_outclock0), , , K1L852);


--K1L491 is coinc:inst_coinc|i~1853 at LC2_9_Q4
--operation mode is normal

K1L491 = K1_wait_cnt[21] # K1_wait_cnt[20] # K1_wait_cnt[22] # K1_wait_cnt[19];


--K1_wait_cnt[15] is coinc:inst_coinc|wait_cnt[15] at LC6_15_Q4
--operation mode is normal

K1_wait_cnt[15]_lut_out = K1L212 & (K1_wait_cnt[15] # K1L312 & K1L69) # !K1L212 & K1L312 & K1L69;
K1_wait_cnt[15] = DFFE(K1_wait_cnt[15]_lut_out, GLOBAL(KE1_outclock0), , , K1L852);


--K1_wait_cnt[16] is coinc:inst_coinc|wait_cnt[16] at LC6_11_Q4
--operation mode is normal

K1_wait_cnt[16]_lut_out = K1L312 & (K1L89 # K1L212 & K1_wait_cnt[16]) # !K1L312 & K1L212 & K1_wait_cnt[16];
K1_wait_cnt[16] = DFFE(K1_wait_cnt[16]_lut_out, GLOBAL(KE1_outclock0), , , K1L852);


--K1_wait_cnt[17] is coinc:inst_coinc|wait_cnt[17] at LC4_11_Q4
--operation mode is normal

K1_wait_cnt[17]_lut_out = K1_wait_cnt[17] & (K1L212 # K1L312 & K1L001) # !K1_wait_cnt[17] & K1L312 & K1L001;
K1_wait_cnt[17] = DFFE(K1_wait_cnt[17]_lut_out, GLOBAL(KE1_outclock0), , , K1L852);


--K1_wait_cnt[18] is coinc:inst_coinc|wait_cnt[18] at LC8_11_Q4
--operation mode is normal

K1_wait_cnt[18]_lut_out = K1L312 & (K1L201 # K1L212 & K1_wait_cnt[18]) # !K1L312 & K1L212 & K1_wait_cnt[18];
K1_wait_cnt[18] = DFFE(K1_wait_cnt[18]_lut_out, GLOBAL(KE1_outclock0), , , K1L852);


--K1L591 is coinc:inst_coinc|i~1854 at LC2_11_Q4
--operation mode is normal

K1L591 = K1_wait_cnt[17] # K1_wait_cnt[18] # K1_wait_cnt[15] # K1_wait_cnt[16];


--K1L691 is coinc:inst_coinc|i~1855 at LC10_15_Q4
--operation mode is normal

K1L691 = K1L391 # K1L491 # K1L291 # K1L591;


--K1_wait_cnt[11] is coinc:inst_coinc|wait_cnt[11] at LC8_7_Q4
--operation mode is normal

K1_wait_cnt[11]_lut_out = K1L88 & (K1L312 # K1_wait_cnt[11] & K1L212) # !K1L88 & K1_wait_cnt[11] & K1L212;
K1_wait_cnt[11] = DFFE(K1_wait_cnt[11]_lut_out, GLOBAL(KE1_outclock0), , , K1L852);


--K1_wait_cnt[12] is coinc:inst_coinc|wait_cnt[12] at LC5_7_Q4
--operation mode is normal

K1_wait_cnt[12]_lut_out = K1L212 & (K1_wait_cnt[12] # K1L312 & K1L09) # !K1L212 & K1L312 & K1L09;
K1_wait_cnt[12] = DFFE(K1_wait_cnt[12]_lut_out, GLOBAL(KE1_outclock0), , , K1L852);


--K1_wait_cnt[13] is coinc:inst_coinc|wait_cnt[13] at LC7_15_Q4
--operation mode is normal

K1_wait_cnt[13]_lut_out = K1L212 & (K1_wait_cnt[13] # K1L312 & K1L29) # !K1L212 & K1L312 & K1L29;
K1_wait_cnt[13] = DFFE(K1_wait_cnt[13]_lut_out, GLOBAL(KE1_outclock0), , , K1L852);


--K1_wait_cnt[14] is coinc:inst_coinc|wait_cnt[14] at LC4_7_Q4
--operation mode is normal

K1_wait_cnt[14]_lut_out = K1L212 & (K1_wait_cnt[14] # K1L312 & K1L49) # !K1L212 & K1L312 & K1L49;
K1_wait_cnt[14] = DFFE(K1_wait_cnt[14]_lut_out, GLOBAL(KE1_outclock0), , , K1L852);


--K1L791 is coinc:inst_coinc|i~1856 at LC9_7_Q4
--operation mode is normal

K1L791 = K1_wait_cnt[14] # K1_wait_cnt[12] # K1_wait_cnt[13] # K1_wait_cnt[11];


--K1_wait_cnt[7] is coinc:inst_coinc|wait_cnt[7] at LC8_9_Q4
--operation mode is normal

K1_wait_cnt[7]_lut_out = K1_wait_cnt[7] & (K1L212 # K1L312 & K1L08) # !K1_wait_cnt[7] & K1L312 & K1L08;
K1_wait_cnt[7] = DFFE(K1_wait_cnt[7]_lut_out, GLOBAL(KE1_outclock0), , , K1L852);


--K1_wait_cnt[8] is coinc:inst_coinc|wait_cnt[8] at LC7_9_Q4
--operation mode is normal

K1_wait_cnt[8]_lut_out = K1_wait_cnt[8] & (K1L212 # K1L28 & K1L312) # !K1_wait_cnt[8] & K1L28 & K1L312;
K1_wait_cnt[8] = DFFE(K1_wait_cnt[8]_lut_out, GLOBAL(KE1_outclock0), , , K1L852);


--K1_wait_cnt[9] is coinc:inst_coinc|wait_cnt[9] at LC10_9_Q4
--operation mode is normal

K1_wait_cnt[9]_lut_out = K1_wait_cnt[9] & (K1L212 # K1L48 & K1L312) # !K1_wait_cnt[9] & K1L48 & K1L312;
K1_wait_cnt[9] = DFFE(K1_wait_cnt[9]_lut_out, GLOBAL(KE1_outclock0), , , K1L852);


--K1_wait_cnt[10] is coinc:inst_coinc|wait_cnt[10] at LC4_9_Q4
--operation mode is normal

K1_wait_cnt[10]_lut_out = K1_wait_cnt[10] & (K1L212 # K1L312 & K1L68) # !K1_wait_cnt[10] & K1L312 & K1L68;
K1_wait_cnt[10] = DFFE(K1_wait_cnt[10]_lut_out, GLOBAL(KE1_outclock0), , , K1L852);


--K1L891 is coinc:inst_coinc|i~1857 at LC5_9_Q4
--operation mode is normal

K1L891 = K1_wait_cnt[9] # K1_wait_cnt[7] # K1_wait_cnt[8] # K1_wait_cnt[10];


--K1_wait_cnt[3] is coinc:inst_coinc|wait_cnt[3] at LC6_7_Q4
--operation mode is normal

K1_wait_cnt[3]_lut_out = K1_wait_cnt[3] & (K1L212 # K1L27 & K1L312) # !K1_wait_cnt[3] & K1L27 & K1L312;
K1_wait_cnt[3] = DFFE(K1_wait_cnt[3]_lut_out, GLOBAL(KE1_outclock0), , , K1L852);


--K1_wait_cnt[4] is coinc:inst_coinc|wait_cnt[4] at LC7_7_Q4
--operation mode is normal

K1_wait_cnt[4]_lut_out = K1_wait_cnt[4] & (K1L212 # K1L47 & K1L312) # !K1_wait_cnt[4] & K1L47 & K1L312;
K1_wait_cnt[4] = DFFE(K1_wait_cnt[4]_lut_out, GLOBAL(KE1_outclock0), , , K1L852);


--K1_wait_cnt[5] is coinc:inst_coinc|wait_cnt[5] at LC3_6_Q4
--operation mode is normal

K1_wait_cnt[5]_lut_out = K1L67 & (K1L312 # K1L212 & K1_wait_cnt[5]) # !K1L67 & K1L212 & K1_wait_cnt[5];
K1_wait_cnt[5] = DFFE(K1_wait_cnt[5]_lut_out, GLOBAL(KE1_outclock0), , , K1L852);


--K1_wait_cnt[6] is coinc:inst_coinc|wait_cnt[6] at LC2_7_Q4
--operation mode is normal

K1_wait_cnt[6]_lut_out = K1L212 & (K1_wait_cnt[6] # K1L312 & K1L87) # !K1L212 & K1L312 & K1L87;
K1_wait_cnt[6] = DFFE(K1_wait_cnt[6]_lut_out, GLOBAL(KE1_outclock0), , , K1L852);


--K1L991 is coinc:inst_coinc|i~1858 at LC3_7_Q4
--operation mode is normal

K1L991 = K1_wait_cnt[3] # K1_wait_cnt[4] # K1_wait_cnt[5] # K1_wait_cnt[6];


--K1_wait_cnt[31] is coinc:inst_coinc|wait_cnt[31] at LC5_5_Q4
--operation mode is normal

K1_wait_cnt[31]_lut_out = K1L821 & (K1L312 # K1L212 & K1_wait_cnt[31]) # !K1L821 & K1L212 & K1_wait_cnt[31];
K1_wait_cnt[31] = DFFE(K1_wait_cnt[31]_lut_out, GLOBAL(KE1_outclock0), , , K1L852);


--K1_wait_cnt[0] is coinc:inst_coinc|wait_cnt[0] at LC1_6_Q4
--operation mode is normal

K1_wait_cnt[0]_lut_out = K1L212 & (K1_wait_cnt[0] # K1L66 & K1L312) # !K1L212 & K1L66 & K1L312;
K1_wait_cnt[0] = DFFE(K1_wait_cnt[0]_lut_out, GLOBAL(KE1_outclock0), , , K1L852);


--K1_wait_cnt[1] is coinc:inst_coinc|wait_cnt[1] at LC2_5_Q4
--operation mode is normal

K1_wait_cnt[1]_lut_out = K1L312 & (K1L86 # K1_wait_cnt[1] & K1L212) # !K1L312 & K1_wait_cnt[1] & K1L212;
K1_wait_cnt[1] = DFFE(K1_wait_cnt[1]_lut_out, GLOBAL(KE1_outclock0), , , K1L852);


--K1_wait_cnt[2] is coinc:inst_coinc|wait_cnt[2] at LC9_15_Q4
--operation mode is normal

K1_wait_cnt[2]_lut_out = K1L412 # K1L56 # K1L212 & K1_wait_cnt[2];
K1_wait_cnt[2] = DFFE(K1_wait_cnt[2]_lut_out, GLOBAL(KE1_outclock0), , , K1L852);


--K1L002 is coinc:inst_coinc|i~1859 at LC4_6_Q4
--operation mode is normal

K1L002 = K1_wait_cnt[31] # K1_wait_cnt[1] # K1_wait_cnt[0] # !K1_wait_cnt[2];


--K1L102 is coinc:inst_coinc|i~1860 at LC10_7_Q4
--operation mode is normal

K1L102 = K1L791 # K1L891 # K1L002 # K1L991;


--K1L46 is coinc:inst_coinc|i~2 at LC3_4_W4
--operation mode is normal

K1L46 = K1L691 # K1L102;


--K1L522 is coinc:inst_coinc|state~488 at LC3_1_Y4
--operation mode is normal

K1L522 = K1L322Q & (K1L691 # K1L102 # !K1_i48);


--K1_cnt[28] is coinc:inst_coinc|cnt[28] at LC7_10_Y4
--operation mode is normal

K1_cnt[28]_lut_out = K1_cnt[28] & (K1L512 # !K1L222Q & K1L581) # !K1_cnt[28] & !K1L222Q & K1L581;
K1_cnt[28] = DFFE(K1_cnt[28]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , K1_i48);


--K1_cnt[29] is coinc:inst_coinc|cnt[29] at LC8_10_Y4
--operation mode is normal

K1_cnt[29]_lut_out = K1_cnt[29] & (K1L512 # !K1L222Q & K1L781) # !K1_cnt[29] & !K1L222Q & K1L781;
K1_cnt[29] = DFFE(K1_cnt[29]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , K1_i48);


--K1_cnt[30] is coinc:inst_coinc|cnt[30] at LC8_9_Y4
--operation mode is normal

K1_cnt[30]_lut_out = K1_cnt[30] & (K1L512 # !K1L222Q & K1L981) # !K1_cnt[30] & !K1L222Q & K1L981;
K1_cnt[30] = DFFE(K1_cnt[30]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , K1_i48);


--K1_cnt[31] is coinc:inst_coinc|cnt[31] at LC10_9_Y4
--operation mode is normal

K1_cnt[31]_lut_out = K1_cnt[31] & (K1L512 # !K1L222Q & K1L191) # !K1_cnt[31] & !K1L222Q & K1L191;
K1_cnt[31] = DFFE(K1_cnt[31]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , K1_i48);


--K1L202 is coinc:inst_coinc|i~1861 at LC9_9_Y4
--operation mode is normal

K1L202 = K1_cnt[30] # K1_cnt[28] # K1_cnt[31] # K1_cnt[29];


--K1_cnt[24] is coinc:inst_coinc|cnt[24] at LC9_10_Y4
--operation mode is normal

K1_cnt[24]_lut_out = K1L771 & (K1_cnt[24] & K1L512 # !K1L222Q) # !K1L771 & K1_cnt[24] & K1L512;
K1_cnt[24] = DFFE(K1_cnt[24]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , K1_i48);


--K1_cnt[25] is coinc:inst_coinc|cnt[25] at LC10_10_Y4
--operation mode is normal

K1_cnt[25]_lut_out = K1_cnt[25] & (K1L512 # K1L971 & !K1L222Q) # !K1_cnt[25] & K1L971 & !K1L222Q;
K1_cnt[25] = DFFE(K1_cnt[25]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , K1_i48);


--K1_cnt[26] is coinc:inst_coinc|cnt[26] at LC4_10_Y4
--operation mode is normal

K1_cnt[26]_lut_out = K1L512 & (K1_cnt[26] # !K1L222Q & K1L181) # !K1L512 & !K1L222Q & K1L181;
K1_cnt[26] = DFFE(K1_cnt[26]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , K1_i48);


--K1_cnt[27] is coinc:inst_coinc|cnt[27] at LC1_10_Y4
--operation mode is normal

K1_cnt[27]_lut_out = K1L512 & (K1_cnt[27] # !K1L222Q & K1L381) # !K1L512 & !K1L222Q & K1L381;
K1_cnt[27] = DFFE(K1_cnt[27]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , K1_i48);


--K1L302 is coinc:inst_coinc|i~1862 at LC3_10_Y4
--operation mode is normal

K1L302 = K1_cnt[24] # K1_cnt[27] # K1_cnt[25] # K1_cnt[26];


--K1_cnt[20] is coinc:inst_coinc|cnt[20] at LC7_8_Y4
--operation mode is normal

K1_cnt[20]_lut_out = K1_cnt[20] & (K1L512 # K1L961 & !K1L222Q) # !K1_cnt[20] & K1L961 & !K1L222Q;
K1_cnt[20] = DFFE(K1_cnt[20]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , K1_i48);


--K1_cnt[21] is coinc:inst_coinc|cnt[21] at LC6_8_Y4
--operation mode is normal

K1_cnt[21]_lut_out = K1_cnt[21] & (K1L512 # K1L171 & !K1L222Q) # !K1_cnt[21] & K1L171 & !K1L222Q;
K1_cnt[21] = DFFE(K1_cnt[21]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , K1_i48);


--K1_cnt[22] is coinc:inst_coinc|cnt[22] at LC10_8_Y4
--operation mode is normal

K1_cnt[22]_lut_out = K1_cnt[22] & (K1L512 # K1L371 & !K1L222Q) # !K1_cnt[22] & K1L371 & !K1L222Q;
K1_cnt[22] = DFFE(K1_cnt[22]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , K1_i48);


--K1_cnt[23] is coinc:inst_coinc|cnt[23] at LC2_8_Y4
--operation mode is normal

K1_cnt[23]_lut_out = K1_cnt[23] & (K1L512 # K1L571 & !K1L222Q) # !K1_cnt[23] & K1L571 & !K1L222Q;
K1_cnt[23] = DFFE(K1_cnt[23]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , K1_i48);


--K1L402 is coinc:inst_coinc|i~1863 at LC1_8_Y4
--operation mode is normal

K1L402 = K1_cnt[22] # K1_cnt[21] # K1_cnt[23] # K1_cnt[20];


--K1_cnt[16] is coinc:inst_coinc|cnt[16] at LC5_8_Y4
--operation mode is normal

K1_cnt[16]_lut_out = K1_cnt[16] & (K1L512 # K1L161 & !K1L222Q) # !K1_cnt[16] & K1L161 & !K1L222Q;
K1_cnt[16] = DFFE(K1_cnt[16]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , K1_i48);


--K1_cnt[17] is coinc:inst_coinc|cnt[17] at LC6_6_Y4
--operation mode is normal

K1_cnt[17]_lut_out = K1L222Q & K1_cnt[17] & K1L512 # !K1L222Q & (K1L361 # K1_cnt[17] & K1L512);
K1_cnt[17] = DFFE(K1_cnt[17]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , K1_i48);


--K1_cnt[18] is coinc:inst_coinc|cnt[18] at LC5_6_Y4
--operation mode is normal

K1_cnt[18]_lut_out = K1L222Q & K1_cnt[18] & K1L512 # !K1L222Q & (K1L561 # K1_cnt[18] & K1L512);
K1_cnt[18] = DFFE(K1_cnt[18]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , K1_i48);


--K1_cnt[19] is coinc:inst_coinc|cnt[19] at LC4_8_Y4
--operation mode is normal

K1_cnt[19]_lut_out = K1_cnt[19] & (K1L512 # K1L761 & !K1L222Q) # !K1_cnt[19] & K1L761 & !K1L222Q;
K1_cnt[19] = DFFE(K1_cnt[19]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , K1_i48);


--K1L502 is coinc:inst_coinc|i~1864 at LC3_8_Y4
--operation mode is normal

K1L502 = K1_cnt[17] # K1_cnt[19] # K1_cnt[18] # K1_cnt[16];


--K1L602 is coinc:inst_coinc|i~1865 at LC9_8_Y4
--operation mode is normal

K1L602 = K1L502 # K1L202 # K1L302 # K1L402;


--K1_cnt[12] is coinc:inst_coinc|cnt[12] at LC3_6_Y4
--operation mode is normal

K1_cnt[12]_lut_out = K1_cnt[12] & (K1L512 # !K1L222Q & K1L351) # !K1_cnt[12] & !K1L222Q & K1L351;
K1_cnt[12] = DFFE(K1_cnt[12]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , K1_i48);


--K1_cnt[13] is coinc:inst_coinc|cnt[13] at LC9_6_Y4
--operation mode is normal

K1_cnt[13]_lut_out = K1L512 & (K1_cnt[13] # !K1L222Q & K1L551) # !K1L512 & !K1L222Q & K1L551;
K1_cnt[13] = DFFE(K1_cnt[13]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , K1_i48);


--K1_cnt[14] is coinc:inst_coinc|cnt[14] at LC8_6_Y4
--operation mode is normal

K1_cnt[14]_lut_out = K1L512 & (K1_cnt[14] # !K1L222Q & K1L751) # !K1L512 & !K1L222Q & K1L751;
K1_cnt[14] = DFFE(K1_cnt[14]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , K1_i48);


--K1_cnt[15] is coinc:inst_coinc|cnt[15] at LC10_6_Y4
--operation mode is normal

K1_cnt[15]_lut_out = K1_cnt[15] & (K1L512 # !K1L222Q & K1L951) # !K1_cnt[15] & !K1L222Q & K1L951;
K1_cnt[15] = DFFE(K1_cnt[15]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , K1_i48);


--K1L702 is coinc:inst_coinc|i~1866 at LC7_6_Y4
--operation mode is normal

K1L702 = K1_cnt[15] # K1_cnt[14] # K1_cnt[12] # K1_cnt[13];


--K1_cnt[11] is coinc:inst_coinc|cnt[11] at LC4_4_Y4
--operation mode is normal

K1_cnt[11]_lut_out = K1L222Q & K1_cnt[11] & K1L512 # !K1L222Q & (K1L151 # K1_cnt[11] & K1L512);
K1_cnt[11] = DFFE(K1_cnt[11]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , K1_i48);


--K1_cnt[8] is coinc:inst_coinc|cnt[8] at LC5_4_Y4
--operation mode is normal

K1_cnt[8]_lut_out = K1L222Q & K1_cnt[8] & K1L512 # !K1L222Q & (K1L541 # K1_cnt[8] & K1L512);
K1_cnt[8] = DFFE(K1_cnt[8]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , K1_i48);


--K1_cnt[9] is coinc:inst_coinc|cnt[9] at LC9_4_Y4
--operation mode is normal

K1_cnt[9]_lut_out = K1L222Q & K1_cnt[9] & K1L512 # !K1L222Q & (K1L741 # K1_cnt[9] & K1L512);
K1_cnt[9] = DFFE(K1_cnt[9]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , K1_i48);


--K1_cnt[10] is coinc:inst_coinc|cnt[10] at LC6_4_Y4
--operation mode is normal

K1_cnt[10]_lut_out = K1L222Q & K1_cnt[10] & K1L512 # !K1L222Q & (K1L941 # K1_cnt[10] & K1L512);
K1_cnt[10] = DFFE(K1_cnt[10]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , K1_i48);


--K1L802 is coinc:inst_coinc|i~1867 at LC4_3_Y4
--operation mode is normal

K1L802 = K1_cnt[11] # !K1_cnt[10] # !K1_cnt[8] # !K1_cnt[9];


--K1_cnt[5] is coinc:inst_coinc|cnt[5] at LC6_10_Y4
--operation mode is normal

K1_cnt[5]_lut_out = K1L931 & (K1L512 & K1_cnt[5] # !K1L222Q) # !K1L931 & K1L512 & K1_cnt[5];
K1_cnt[5] = DFFE(K1_cnt[5]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , K1_i48);


--K1_cnt[4] is coinc:inst_coinc|cnt[4] at LC6_2_Y4
--operation mode is normal

K1_cnt[4]_lut_out = K1L512 & (K1_cnt[4] # !K1L222Q & K1L731) # !K1L512 & !K1L222Q & K1L731;
K1_cnt[4] = DFFE(K1_cnt[4]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , K1_i48);


--K1_cnt[6] is coinc:inst_coinc|cnt[6] at LC10_4_Y4
--operation mode is normal

K1_cnt[6]_lut_out = K1L222Q & K1L512 & K1_cnt[6] # !K1L222Q & (K1L141 # K1L512 & K1_cnt[6]);
K1_cnt[6] = DFFE(K1_cnt[6]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , K1_i48);


--K1_cnt[7] is coinc:inst_coinc|cnt[7] at LC3_4_Y4
--operation mode is normal

K1_cnt[7]_lut_out = K1L222Q & K1L512 & K1_cnt[7] # !K1L222Q & (K1L341 # K1L512 & K1_cnt[7]);
K1_cnt[7] = DFFE(K1_cnt[7]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , K1_i48);


--K1L902 is coinc:inst_coinc|i~1868 at LC3_3_Y4
--operation mode is normal

K1L902 = K1_cnt[5] # !K1_cnt[6] # !K1_cnt[4] # !K1_cnt[7];


--K1_cnt[0] is coinc:inst_coinc|cnt[0] at LC1_3_Y4
--operation mode is normal

K1_cnt[0]_lut_out = K1L921 & (K1_cnt[0] & K1L512 # !K1L222Q) # !K1L921 & K1_cnt[0] & K1L512;
K1_cnt[0] = DFFE(K1_cnt[0]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , K1_i48);


--K1_cnt[1] is coinc:inst_coinc|cnt[1] at LC7_2_Y4
--operation mode is normal

K1_cnt[1]_lut_out = K1L512 & (K1_cnt[1] # !K1L222Q & K1L131) # !K1L512 & !K1L222Q & K1L131;
K1_cnt[1] = DFFE(K1_cnt[1]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , K1_i48);


--K1_cnt[2] is coinc:inst_coinc|cnt[2] at LC2_3_Y4
--operation mode is normal

K1_cnt[2]_lut_out = K1L331 & (K1_cnt[2] & K1L512 # !K1L222Q) # !K1L331 & K1_cnt[2] & K1L512;
K1_cnt[2] = DFFE(K1_cnt[2]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , K1_i48);


--K1_cnt[3] is coinc:inst_coinc|cnt[3] at LC10_2_Y4
--operation mode is normal

K1_cnt[3]_lut_out = K1L512 & (K1_cnt[3] # !K1L222Q & K1L531) # !K1L512 & !K1L222Q & K1L531;
K1_cnt[3] = DFFE(K1_cnt[3]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , K1_i48);


--K1L012 is coinc:inst_coinc|i~1869 at LC2_2_Y4
--operation mode is normal

K1L012 = K1_cnt[1] # K1_cnt[2] # K1_cnt[3] # K1_cnt[0];


--K1L112 is coinc:inst_coinc|i~1870 at LC9_2_Y4
--operation mode is normal

K1L112 = K1L012 # K1L802 # K1L702 # K1L902;


--K1L36 is coinc:inst_coinc|i~0 at LC5_2_Y4
--operation mode is normal

K1L36 = K1L112 # K1L602;


--K1L222Q is coinc:inst_coinc|state~20 at LC8_2_Y4
--operation mode is normal

K1L222Q_lut_out = !K1L122 & (K1L222Q # K1_i48 & !K1L36);
K1L222Q = DFFE(K1L222Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L812 is coinc:inst_coinc|last_down_pol~0 at LC4_4_W4
--operation mode is normal

K1L812 = !K1L691 & !K1L102 & K1L422Q & !K1L35;


--K1L022 is coinc:inst_coinc|last_up_pol~0 at LC10_4_W4
--operation mode is normal

K1L022 = K1_i48 & K1L35 & K1L422Q & !K1L46;


--F1_LEDdelay[1] is flasher_board:flasher_board_inst|LEDdelay[1] at LC7_15_L1
--operation mode is normal

F1_LEDdelay[1]_lut_out = F1_LEDdelay[0];
F1_LEDdelay[1] = DFFE(F1_LEDdelay[1]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--VB1L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|i357~107 at LC3_2_C4
--operation mode is normal

VB1L7 = FC1L9Q & (VB1L53Q # VB1L72Q & TB1L21Q);


--VB1L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|i362~15 at LC6_2_C4
--operation mode is normal

VB1L01 = !FC1L9Q & VB1L13Q;


--YB1L24Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|state~21 at LC5_6_G4
--operation mode is normal

YB1L24Q_lut_out = VB1L2Q & (YB1L4 # YB1L3 & YB1L34Q);
YB1L24Q = DFFE(YB1L24Q_lut_out, GLOBAL(KE1_outclock0), KB1L55Q, , );


--YB1L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i37~29 at LC7_6_G4
--operation mode is normal

YB1L6 = FC1L9Q & YB1L24Q;


--YB1_loopcnt[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|loopcnt[0] at LC3_4_G4
--operation mode is normal

YB1_loopcnt[0]_lut_out = YB1L34Q & (!YB1_loopcnt[0] # !YB1L14Q) # !YB1L34Q & !YB1L14Q & YB1_loopcnt[0];
YB1_loopcnt[0] = DFFE(YB1_loopcnt[0]_lut_out, GLOBAL(KE1_outclock0), , , YB1L82);


--YB1_loopcnt[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|loopcnt[1] at LC3_5_G4
--operation mode is normal

YB1_loopcnt[1]_lut_out = YB1_loopcnt[1] & (YB1L34Q & !YB1_loopcnt[0] # !YB1L14Q) # !YB1_loopcnt[1] & YB1L34Q & YB1_loopcnt[0];
YB1_loopcnt[1] = DFFE(YB1_loopcnt[1]_lut_out, GLOBAL(KE1_outclock0), , , YB1L82);


--YB1_loopcnt[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|loopcnt[2] at LC4_4_G4
--operation mode is normal

YB1_loopcnt[2]_lut_out = YB1_loopcnt[2] & (YB1L34Q & !YB1L91 # !YB1L14Q) # !YB1_loopcnt[2] & YB1L34Q & YB1L91;
YB1_loopcnt[2] = DFFE(YB1_loopcnt[2]_lut_out, GLOBAL(KE1_outclock0), , , YB1L82);


--YB1_loopcnt[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|loopcnt[3] at LC8_4_G4
--operation mode is normal

YB1_loopcnt[3]_lut_out = YB1_loopcnt[3] & (YB1L34Q & !YB1L5 # !YB1L14Q) # !YB1_loopcnt[3] & YB1L34Q & YB1L5;
YB1_loopcnt[3] = DFFE(YB1_loopcnt[3]_lut_out, GLOBAL(KE1_outclock0), , , YB1L82);


--YB1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i36~28 at LC5_5_G4
--operation mode is normal

YB1L3 = YB1_loopcnt[2] & !YB1_loopcnt[3] & YB1_loopcnt[0] & YB1_loopcnt[1];


--KB1L45 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|rec_ena~207 at LC6_4_C3
--operation mode is normal

KB1L45 = KB1L08Q & JB03_sload_path[5];


--KB1L54 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|PON~2 at LC10_7_C3
--operation mode is normal

KB1L54 = V1L4Q # KB1L08Q & !JB03_sload_path[5];


--KB1L11 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~2273 at LC8_6_C3
--operation mode is normal

KB1L11 = KB1L77Q & !V1L4Q & TB1L02Q;


--KB1L85 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|REC_WT~2 at LC9_6_C3
--operation mode is normal

KB1L85 = KB1L11 # KB1L28Q & !NB1L31Q & !V1L4Q;


--HD1L7Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~34 at LC8_7_G3
--operation mode is normal

HD1L7Q_lut_out = HD1L7Q & (PC01_agb_out # HD1L6Q & XB1L44Q) # !HD1L7Q & HD1L6Q & XB1L44Q;
HD1L7Q = DFFE(HD1L7Q_lut_out, GLOBAL(KE1_outclock0), !TB1L02Q, , );


--KB1L44 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|DRREQ_WT~26 at LC7_7_C3
--operation mode is normal

KB1L44 = !V1L4Q & (KB1L15 # !TB1L41Q & KB1L97Q);


--YB1_srg[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[6] at LC5_7_G4
--operation mode is normal

YB1_srg[6]_lut_out = YB1L02 # KC1_dffs[6] & YB1L24Q;
YB1_srg[6] = DFFE(YB1_srg[6]_lut_out, GLOBAL(KE1_outclock0), , , YB1L82);


--YB1L14Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|state~20 at LC10_4_G4
--operation mode is normal

YB1L14Q_lut_out = VB1L2Q;
YB1L14Q = DFFE(YB1L14Q_lut_out, GLOBAL(KE1_outclock0), KB1L55Q, , );


--YB1L81 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~713 at LC7_8_G4
--operation mode is normal

YB1L81 = YB1L34Q & (YB1_srg[6] # YB1_srg[7] & !YB1L14Q) # !YB1L34Q & YB1_srg[7] & !YB1L14Q;


--YB1L82 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|loopcnt[0]~3 at LC2_4_G4
--operation mode is normal

YB1L82 = VB1L2Q & KB1L55Q;


--FC1L12Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~34 at LC9_13_Q4
--operation mode is normal

FC1L12Q_lut_out = FC1L61 # !FC1_rxcteq5 & !TC1L61Q & FC1L12Q;
FC1L12Q = DFFE(FC1L12Q_lut_out, GLOBAL(KE1_outclock0), KB1L55Q, , );


--FC1L02Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~33 at LC2_1_C4
--operation mode is normal

FC1L02Q_lut_out = FC1L1 & (FC1L5 # FC1L6 # !FC1L2);
FC1L02Q = DFFE(FC1L02Q_lut_out, GLOBAL(KE1_outclock0), KB1L55Q, , );


--VB1L03Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state~27 at LC3_11_C4
--operation mode is normal

VB1L03Q_lut_out = VB1L9 & VB1L82Q & (YB1L71 # YB1L21);
VB1L03Q = DFFE(VB1L03Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--VB1L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|i364~76 at LC9_16_C4
--operation mode is normal

VB1L11 = FC1L9Q & VB1L72Q & !TB1L9Q & !TB1L21Q;


--VB1L63Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state~33 at LC7_10_C4
--operation mode is normal

VB1L63Q_lut_out = VB1L01 & !YB1L21 & !YB1L71 & VB1L9;
VB1L63Q = DFFE(VB1L63Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--VB1L21 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|i364~77 at LC2_11_C4
--operation mode is normal

VB1L21 = VB1L92Q # VB1L63Q # VB1L73Q # !VB1L32Q;


--XB1_inc[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|inc[9] at LC5_15_N3
--operation mode is normal

XB1_inc[9]_lut_out = XB1_inb[9];
XB1_inc[9] = DFFE(XB1_inc[9]_lut_out, GLOBAL(KE1_outclock0), , , );


--MC21_points[0][9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][9] at LC3_6_N1
--operation mode is normal

MC21_points[0][9]_lut_out = (JB6_sload_path[0] & GD33L7 # !JB6_sload_path[0] & GD42L7 # !JB6_sload_path[1]) & CASCADE(CD01L1);
MC21_points[0][9] = DFFE(MC21_points[0][9]_lut_out, !GLOBAL(KE1_outclock0), ZB1_inst5, , );


--XB1_inc[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|inc[8] at LC5_12_W3
--operation mode is normal

XB1_inc[8]_lut_out = XB1_inb[8];
XB1_inc[8] = DFFE(XB1_inc[8]_lut_out, GLOBAL(KE1_outclock0), , , );


--MC21_points[0][8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][8] at LC7_6_N1
--operation mode is normal

MC21_points[0][8]_lut_out = (CD9L3 # !JB6_sload_path[0] & (GD42L5 $ GD72_sout_node[3])) & CASCADE(CD9L1);
MC21_points[0][8] = DFFE(MC21_points[0][8]_lut_out, !GLOBAL(KE1_outclock0), ZB1_inst5, , );


--TC1L91Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~33 at LC9_13_N3
--operation mode is normal

TC1L91Q_lut_out = !XB1_max_level & (TC1L21 # TC1L91Q & !JB5_sload_path[2]);
TC1L91Q = DFFE(TC1L91Q_lut_out, GLOBAL(KE1_outclock0), KB1L55Q, , );


--XB1_max_level is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|max_level at LC10_10_N3
--operation mode is normal

XB1_max_level_lut_out = XB1L12 & (XB1L011 # XB1L801 & XB1L111);
XB1_max_level = DFFE(XB1_max_level_lut_out, GLOBAL(KE1_outclock0), KB1L55Q, , );


--TC1L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|max_ena~42 at LC4_13_N3
--operation mode is normal

TC1L01 = !JB5_sload_path[2] & (TC1L11Q # TC1L91Q & XB1_max_level);


--TC1L71Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~30 at LC8_12_N3
--operation mode is normal

TC1L71Q_lut_out = !TC1L9 & !TC1L3 & (!TC1L02Q # !JB5_sload_path[4]);
TC1L71Q = DFFE(TC1L71Q_lut_out, GLOBAL(KE1_outclock0), KB1L55Q, , );


--TC1L12Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~36 at LC9_11_N3
--operation mode is normal

TC1L12Q_lut_out = TC1L61Q # !JB5_sload_path[4] & FC1L8Q & TC1L12Q;
TC1L12Q = DFFE(TC1L12Q_lut_out, GLOBAL(KE1_outclock0), KB1L55Q, , );


--TC1L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|IDLE~48 at LC1_12_N3
--operation mode is normal

TC1L9 = !FC1L8Q & (TC1L12Q # TC1L81Q);


--TC1L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|dudt_ena~64 at LC1_13_N3
--operation mode is normal

TC1L6 = !JB5_sload_path[2] & (TC1L91Q # TC1L11Q) # !TC1L71Q;


--XB1_inc[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|inc[2] at LC3_2_N3
--operation mode is normal

XB1_inc[2]_lut_out = XB1_inb[2];
XB1_inc[2] = DFFE(XB1_inc[2]_lut_out, GLOBAL(KE1_outclock0), , , );


--MC21_points[0][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][2] at LC9_16_N2
--operation mode is normal

MC21_points[0][2]_lut_out = (JB6_sload_path[0] & GD03_sout_node[2] # !JB6_sload_path[0] & GD12_sout_node[2] # !JB6_sload_path[1]) & CASCADE(CD3L1);
MC21_points[0][2] = DFFE(MC21_points[0][2]_lut_out, !GLOBAL(KE1_outclock0), ZB1_inst5, , );


--XB1_inc[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|inc[4] at LC10_16_N1
--operation mode is normal

XB1_inc[4]_lut_out = XB1_inb[4];
XB1_inc[4] = DFFE(XB1_inc[4]_lut_out, GLOBAL(KE1_outclock0), , , );


--MC21_points[0][4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][4] at LC10_15_N1
--operation mode is normal

MC21_points[0][4]_lut_out = (JB6_sload_path[0] & GD03_sout_node[4] # !JB6_sload_path[0] & GD12_sout_node[4] # !JB6_sload_path[1]) & CASCADE(CD5L1);
MC21_points[0][4] = DFFE(MC21_points[0][4]_lut_out, !GLOBAL(KE1_outclock0), ZB1_inst5, , );


--XB1_inc[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|inc[3] at LC10_2_N3
--operation mode is normal

XB1_inc[3]_lut_out = XB1_inb[3];
XB1_inc[3] = DFFE(XB1_inc[3]_lut_out, GLOBAL(KE1_outclock0), , , );


--MC21_points[0][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][3] at LC4_12_N1
--operation mode is normal

MC21_points[0][3]_lut_out = (JB6_sload_path[0] & GD03_sout_node[3] # !JB6_sload_path[0] & GD12_sout_node[3] # !JB6_sload_path[1]) & CASCADE(CD4L1);
MC21_points[0][3] = DFFE(MC21_points[0][3]_lut_out, !GLOBAL(KE1_outclock0), ZB1_inst5, , );


--XB1_inc[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|inc[0] at LC3_9_N4
--operation mode is normal

XB1_inc[0]_lut_out = XB1_inb[0];
XB1_inc[0] = DFFE(XB1_inc[0]_lut_out, GLOBAL(KE1_outclock0), , , );


--MC21_points[0][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][0] at LC2_14_N1
--operation mode is normal

MC21_points[0][0]_lut_out = (JB6_sload_path[0] & GD03_sout_node[0] # !JB6_sload_path[0] & GD12_sout_node[0] # !JB6_sload_path[1]) & CASCADE(CD1L1);
MC21_points[0][0] = DFFE(MC21_points[0][0]_lut_out, !GLOBAL(KE1_outclock0), ZB1_inst5, , );


--XB1_inc[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|inc[1] at LC3_4_N3
--operation mode is normal

XB1_inc[1]_lut_out = XB1_inb[1];
XB1_inc[1] = DFFE(XB1_inc[1]_lut_out, GLOBAL(KE1_outclock0), , , );


--MC21_points[0][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][1] at LC10_13_N1
--operation mode is normal

MC21_points[0][1]_lut_out = (JB6_sload_path[0] & GD03_sout_node[1] # !JB6_sload_path[0] & GD12_sout_node[1] # !JB6_sload_path[1]) & CASCADE(CD2L1);
MC21_points[0][1] = DFFE(MC21_points[0][1]_lut_out, !GLOBAL(KE1_outclock0), ZB1_inst5, , );


--TC1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|_~391 at LC7_13_N3
--operation mode is normal

TC1L1 = JB5_sload_path[4] & TC1L02Q;


--TC1L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|min_ena~101 at LC5_11_N3
--operation mode is normal

TC1L31 = !TC1L71Q & (FC1L8Q # !XB1_max_level);


--TC1L41 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|min_ena~102 at LC5_13_N3
--operation mode is normal

TC1L41 = TC1L91Q & !XB1_max_level & !JB5_sload_path[2];


--XB1_inc[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|inc[5] at LC3_11_N4
--operation mode is normal

XB1_inc[5]_lut_out = XB1_inb[5];
XB1_inc[5] = DFFE(XB1_inc[5]_lut_out, GLOBAL(KE1_outclock0), , , );


--MC21_points[0][5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][5] at LC7_9_N1
--operation mode is normal

MC21_points[0][5]_lut_out = (JB6_sload_path[0] & GD33L1 # !JB6_sload_path[0] & GD42L1 # !JB6_sload_path[1]) & CASCADE(CD6L1);
MC21_points[0][5] = DFFE(MC21_points[0][5]_lut_out, !GLOBAL(KE1_outclock0), ZB1_inst5, , );


--XB1_inc[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|inc[6] at LC5_7_N4
--operation mode is normal

XB1_inc[6]_lut_out = XB1_inb[6];
XB1_inc[6] = DFFE(XB1_inc[6]_lut_out, GLOBAL(KE1_outclock0), , , );


--MC21_points[0][6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][6] at LC2_3_N1
--operation mode is normal

MC21_points[0][6]_lut_out = (JB6_sload_path[0] & GD33L3 # !JB6_sload_path[0] & GD42L3 # !JB6_sload_path[1]) & CASCADE(CD7L1);
MC21_points[0][6] = DFFE(MC21_points[0][6]_lut_out, !GLOBAL(KE1_outclock0), ZB1_inst5, , );


--XB1_inc[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|inc[7] at LC7_15_N3
--operation mode is normal

XB1_inc[7]_lut_out = XB1_inb[7];
XB1_inc[7] = DFFE(XB1_inc[7]_lut_out, GLOBAL(KE1_outclock0), , , );


--MC21_points[0][7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][7] at LC4_4_N1
--operation mode is normal

MC21_points[0][7]_lut_out = (JB6_sload_path[0] & GD33L4 # !JB6_sload_path[0] & GD42L4 # !JB6_sload_path[1]) & CASCADE(CD8L1);
MC21_points[0][7] = DFFE(MC21_points[0][7]_lut_out, !GLOBAL(KE1_outclock0), ZB1_inst5, , );


--PC5_aeb_out is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out at LC10_1_Q4
--operation mode is normal

PC5_aeb_out = PC4_aeb_out & PC3_aeb_out;


--FC1L42Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~37 at LC1_14_Q4
--operation mode is normal

FC1L42Q_lut_out = JB2_sload_path[2] & !TC1L61Q & FC1L12Q & FC1L21;
FC1L42Q = DFFE(FC1L42Q_lut_out, GLOBAL(KE1_outclock0), KB1L55Q, , );


--XB1L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|_~913 at LC3_9_N3
--operation mode is normal

XB1L2 = XB1L331 # XB1L131 & !XB1_dudt[8];


--XB1L531 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_6~364 at LC5_9_N3
--operation mode is normal

XB1L531 = XB1L521 # XB1L121 & XB1L321 & XB1L911;


--XB1L631 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_6~365 at LC4_9_N3
--operation mode is normal

XB1L631 = XB1L921 # XB1L721;


--XB1L731 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_6~366 at LC10_9_N3
--operation mode is normal

XB1L731 = XB1L711 # XB1L511;


--XB1L831 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_6~367 at LC7_9_N3
--operation mode is normal

XB1L831 = XB1L121 # XB1L321 # XB1L911 # XB1L731;


--XB1L931 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_6~368 at LC9_9_N3
--operation mode is normal

XB1L931 = XB1L631 # XB1L531 # XB1L831 & !XB1_dudt[4];


--XB1L431 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_6~44 at LC6_9_N3
--operation mode is normal

XB1L431 = XB1L131 $ XB1_dudt[8];


--TC1L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|HLWT~18 at LC1_10_N3
--operation mode is normal

TC1L8 = !XB1L44Q & TC1L81Q;


--TC1L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|_~392 at LC10_12_N3
--operation mode is normal

TC1L2 = !JB5_sload_path[4] & !XB1L44Q;


--TC1L22 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|START~17 at LC7_14_N3
--operation mode is normal

TC1L22 = TC1L11Q # TC1L91Q;


--TC1L5Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|ct_aclr~reg at LC10_13_N3
--operation mode is normal

TC1L5Q_lut_out = !TC1L4 & !TC1L3 & (TC1L2 # !TC1L02Q);
TC1L5Q = DFFE(TC1L5Q_lut_out, GLOBAL(KE1_outclock0), KB1L55Q, , );


--ZD1L801Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~33 at LC4_9_A3
--operation mode is normal

ZD1L801Q_lut_out = FE1L31Q & ZD1L701Q # !FE1L31Q & ZD1L801Q;
ZD1L801Q = DFFE(ZD1L801Q_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--ZD1L43 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|BYT3~2 at LC9_8_A3
--operation mode is normal

ZD1L43 = ZD1L901Q & (ZD1L801Q # !FE1L31Q) # !ZD1L901Q & FE1L31Q & ZD1L801Q;


--B1L13 is ahb_slave:ahb_slave_inst|i~8153 at LC3_13_F1
--operation mode is normal

B1L13 = (QE1_MASTERHTRANS[1] & (QE1_MASTERHTRANS[0] & !B1L33Q # !QE1_MASTERHTRANS[0] & QE1_MASTERHWRITE) # !QE1_MASTERHTRANS[1] & !B1L33Q) & CASCADE(B1L2);


--KB1L21 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~2274 at LC5_8_C3
--operation mode is normal

KB1L21 = KB1L58Q & !V1L4Q & !ZD1L56Q;


--KB1L96 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_DRBT~2 at LC10_9_C3
--operation mode is normal

KB1L96 = KB1L21 # KB1L95 & KB1L3 & Y1_com_ctrl_local[0];


--N1L33 is flash_ADC:inst_flash_ADC|wraddress[0]~31 at LC6_5_F2
--operation mode is normal

N1L33 = !JB42_sload_path[9] & (Y1_command_0_local[16] # N1_disc & Y1_command_0_local[17]);


--CB1L11 is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[0]~19 at LC3_2_E3
--operation mode is normal

CB1L11 = !V1L4Q & CB1L971Q;


--CB1L311 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3139 at LC1_16_B2
--operation mode is normal

CB1L311 = !CB1L771Q & (CB1_addr_cnt[0] # !BB1L2Q);


--CB1L411 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3140 at LC7_15_B1
--operation mode is normal

CB1L411 = CB1L871Q # CB1L381Q # CB1L281Q # CB1L081Q;


--CB1L511 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3141 at LC2_15_B2
--operation mode is normal

CB1L511 = CB1L311 # CB1_addr_cnt[0] & (CB1L411 # CB1L181Q);


--CB1L611 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3143 at LC3_10_B2
--operation mode is normal

CB1L611 = !CB1L771Q & (CB1_addr_cnt[1] # !BB1L2Q);


--CB1L711 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3144 at LC9_10_B2
--operation mode is normal

CB1L711 = CB1L611 # CB1_addr_cnt[1] & (CB1L411 # CB1L181Q);


--CB1L811 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3146 at LC8_10_B2
--operation mode is normal

CB1L811 = !CB1L771Q & (CB1_addr_cnt[2] # !BB1L2Q);


--CB1L911 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3147 at LC5_10_B2
--operation mode is normal

CB1L911 = CB1L811 # CB1_addr_cnt[2] & (CB1L411 # CB1L181Q);


--CB1L021 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3149 at LC3_12_B2
--operation mode is normal

CB1L021 = !CB1L771Q & (CB1_addr_cnt[3] # !BB1L2Q);


--CB1L121 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3150 at LC7_12_B2
--operation mode is normal

CB1L121 = CB1L021 # CB1_addr_cnt[3] & (CB1L411 # CB1L181Q);


--CB1L221 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3152 at LC8_12_B2
--operation mode is normal

CB1L221 = !CB1L771Q & (CB1_addr_cnt[4] # !BB1L2Q);


--CB1L321 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3153 at LC9_12_B2
--operation mode is normal

CB1L321 = CB1L221 # CB1_addr_cnt[4] & (CB1L181Q # CB1L411);


--CB1L421 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3155 at LC6_12_B2
--operation mode is normal

CB1L421 = !CB1L771Q & (CB1_addr_cnt[5] # !BB1L2Q);


--CB1L521 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3156 at LC3_13_B2
--operation mode is normal

CB1L521 = CB1L421 # CB1_addr_cnt[5] & (CB1L411 # CB1L181Q);


--CB1L621 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3158 at LC4_12_B2
--operation mode is normal

CB1L621 = !CB1L771Q & (CB1_addr_cnt[6] # !BB1L2Q);


--CB1L721 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3159 at LC7_13_B2
--operation mode is normal

CB1L721 = CB1L621 # CB1_addr_cnt[6] & (CB1L411 # CB1L181Q);


--CB1L821 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3161 at LC7_16_B2
--operation mode is normal

CB1L821 = !CB1L771Q & (CB1_addr_cnt[7] # !BB1L2Q);


--CB1L921 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3162 at LC6_16_B2
--operation mode is normal

CB1L921 = CB1L821 # CB1_addr_cnt[7] & (CB1L411 # CB1L181Q);


--CB1L031 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3164 at LC9_11_B2
--operation mode is normal

CB1L031 = !CB1L771Q & (CB1_addr_cnt[8] # !BB1L2Q);


--CB1L131 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3165 at LC10_10_B2
--operation mode is normal

CB1L131 = CB1L031 # CB1_addr_cnt[8] & (CB1L411 # CB1L181Q);


--P1_MultiSPE2 is hit_counter:inst_hit_counter|MultiSPE2 at LC7_14_G1
--operation mode is normal

P1_MultiSPE2_lut_out = P1_MultiSPE1;
P1_MultiSPE2 = DFFE(P1_MultiSPE2_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--P1_i19 is hit_counter:inst_hit_counter|i19 at LC5_14_G1
--operation mode is normal

P1_i19 = !P1_MultiSPE2 & P1_MultiSPE1;


--P1L76 is hit_counter:inst_hit_counter|i~0 at LC10_2_R2
--operation mode is normal

P1L76 = !P1L77 & !P1L27;


--P1_OneSPE2 is hit_counter:inst_hit_counter|OneSPE2 at LC6_12_G2
--operation mode is normal

P1_OneSPE2_lut_out = P1_OneSPE1;
P1_OneSPE2 = DFFE(P1_OneSPE2_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--P1_i38 is hit_counter:inst_hit_counter|i38 at LC5_12_G2
--operation mode is normal

P1_i38 = !P1_OneSPE2 & P1_OneSPE1;


--Q1_MultiSPE1 is hit_counter_ff:inst_hit_counter_ff|MultiSPE1 at LC6_14_U2
--operation mode is normal

Q1_MultiSPE1_lut_out = !Q1_MultiSPE0;
Q1_MultiSPE1 = DFFE(Q1_MultiSPE1_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Q1_MultiSPE2 is hit_counter_ff:inst_hit_counter_ff|MultiSPE2 at LC5_14_U2
--operation mode is normal

Q1_MultiSPE2_lut_out = !Q1_MultiSPE1;
Q1_MultiSPE2 = DFFE(Q1_MultiSPE2_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--Q1_i19 is hit_counter_ff:inst_hit_counter_ff|i19 at LC6_13_U2
--operation mode is normal

Q1_i19 = !Q1_MultiSPE1 & !Q1_MultiSPE2;


--Q1L86 is hit_counter_ff:inst_hit_counter_ff|i~0 at LC5_12_K1
--operation mode is normal

Q1L86 = !Q1L58 & !Q1L09;


--Q1_OneSPE1 is hit_counter_ff:inst_hit_counter_ff|OneSPE1 at LC5_13_U2
--operation mode is normal

Q1_OneSPE1_lut_out = !Q1_OneSPE0;
Q1_OneSPE1 = DFFE(Q1_OneSPE1_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Q1_OneSPE2 is hit_counter_ff:inst_hit_counter_ff|OneSPE2 at LC7_13_U2
--operation mode is normal

Q1_OneSPE2_lut_out = !Q1_OneSPE1;
Q1_OneSPE2 = DFFE(Q1_OneSPE2_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--Q1_i38 is hit_counter_ff:inst_hit_counter_ff|i38 at LC3_12_U2
--operation mode is normal

Q1_i38 = !Q1_OneSPE2 & !Q1_OneSPE1;


--Y1L781 is slaveregister:slaveregister_inst|command_4_local[3]~120 at LC4_14_J2
--operation mode is normal

Y1L781 = (!B1L63Q & B1L93Q & !B1L73Q & B1L83Q) & CASCADE(Y1L141);


--H1L4Q is atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~21 at LC8_9_L2
--operation mode is normal

H1L4Q_lut_out = Y1_command_0_local[15] & (H1L41 # !DB1_TriggerComplete_in_sync & H1L4Q);
H1L4Q = DFFE(H1L4Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--H1L5Q is atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~22 at LC7_8_L2
--operation mode is normal

H1L5Q_lut_out = Y1_command_0_local[15] & (H1L51 # H1L4Q & DB1_TriggerComplete_in_sync);
H1L5Q = DFFE(H1L5Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--CB2L11 is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[0]~19 at LC2_10_O2
--operation mode is normal

CB2L11 = !V1L4Q & CB2L971Q;


--CB2L311 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3139 at LC9_16_O2
--operation mode is normal

CB2L311 = !CB2L771Q & (CB2_addr_cnt[0] # !BB2L2Q);


--CB2L411 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3140 at LC9_15_S2
--operation mode is normal

CB2L411 = CB2L081Q # CB2L381Q # CB2L281Q # CB2L871Q;


--CB2L511 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3141 at LC3_15_O2
--operation mode is normal

CB2L511 = CB2L311 # CB2_addr_cnt[0] & (CB2L181Q # CB2L411);


--CB2L611 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3143 at LC3_14_O2
--operation mode is normal

CB2L611 = !CB2L771Q & (CB2_addr_cnt[1] # !BB2L2Q);


--CB2L711 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3144 at LC7_14_O2
--operation mode is normal

CB2L711 = CB2L611 # CB2_addr_cnt[1] & (CB2L411 # CB2L181Q);


--CB2L811 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3146 at LC6_12_O2
--operation mode is normal

CB2L811 = !CB2L771Q & (CB2_addr_cnt[2] # !BB2L2Q);


--CB2L911 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3147 at LC7_12_O2
--operation mode is normal

CB2L911 = CB2L811 # CB2_addr_cnt[2] & (CB2L411 # CB2L181Q);


--CB2L021 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3149 at LC2_12_O2
--operation mode is normal

CB2L021 = !CB2L771Q & (CB2_addr_cnt[3] # !BB2L2Q);


--CB2L121 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3150 at LC10_12_O2
--operation mode is normal

CB2L121 = CB2L021 # CB2_addr_cnt[3] & (CB2L411 # CB2L181Q);


--CB2L221 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3152 at LC6_14_O2
--operation mode is normal

CB2L221 = !CB2L771Q & (CB2_addr_cnt[4] # !BB2L2Q);


--CB2L321 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3153 at LC8_14_O2
--operation mode is normal

CB2L321 = CB2L221 # CB2_addr_cnt[4] & (CB2L411 # CB2L181Q);


--CB2L421 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3155 at LC4_12_O2
--operation mode is normal

CB2L421 = !CB2L771Q & (CB2_addr_cnt[5] # !BB2L2Q);


--CB2L521 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3156 at LC8_15_O2
--operation mode is normal

CB2L521 = CB2L421 # CB2_addr_cnt[5] & (CB2L181Q # CB2L411);


--CB2L621 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3158 at LC5_15_O2
--operation mode is normal

CB2L621 = !CB2L771Q & (CB2_addr_cnt[6] # !BB2L2Q);


--CB2L721 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3159 at LC10_15_O2
--operation mode is normal

CB2L721 = CB2L621 # CB2_addr_cnt[6] & (CB2L181Q # CB2L411);


--CB2L821 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3161 at LC6_15_O2
--operation mode is normal

CB2L821 = !CB2L771Q & (CB2_addr_cnt[7] # !BB2L2Q);


--CB2L921 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3162 at LC4_15_O2
--operation mode is normal

CB2L921 = CB2L821 # CB2_addr_cnt[7] & (CB2L411 # CB2L181Q);


--CB2L031 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3164 at LC3_16_S2
--operation mode is normal

CB2L031 = !CB2L771Q & (CB2_addr_cnt[8] # !BB2L2Q);


--CB2L131 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3165 at LC6_16_S2
--operation mode is normal

CB2L131 = CB2L031 # CB2_addr_cnt[8] & (CB2L411 # CB2L181Q);


--ZD1L611Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~41 at LC2_10_A3
--operation mode is normal

ZD1L611Q_lut_out = ZD1L011Q & (FE1L31Q # ZD1L611Q) # !ZD1L011Q & !FE1L31Q & ZD1L611Q;
ZD1L611Q = DFFE(ZD1L611Q_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--ZD1L06 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|EOF_WAIT~2 at LC3_16_A3
--operation mode is normal

ZD1L06 = FE1L11Q & (ZD1L711Q # ZD1L611Q & FE1L31Q) # !FE1L11Q & ZD1L611Q & FE1L31Q;


--WD1_tx_dpr_waddr[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_waddr[8] at LC9_12_H2
--operation mode is normal

WD1_tx_dpr_waddr[8]_lut_out = Y1_tx_dpr_wadr_local[8];
WD1_tx_dpr_waddr[8] = DFFE(WD1_tx_dpr_waddr[8]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , MB1_inst46);


--WD1_tx_dpr_waddr[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_waddr[2] at LC3_10_H2
--operation mode is normal

WD1_tx_dpr_waddr[2]_lut_out = Y1_tx_dpr_wadr_local[2];
WD1_tx_dpr_waddr[2] = DFFE(WD1_tx_dpr_waddr[2]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , MB1_inst46);


--WD1_tx_dpr_waddr[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_waddr[3] at LC10_3_H2
--operation mode is normal

WD1_tx_dpr_waddr[3]_lut_out = Y1_tx_dpr_wadr_local[3];
WD1_tx_dpr_waddr[3] = DFFE(WD1_tx_dpr_waddr[3]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , MB1_inst46);


--WD1_tx_dpr_waddr[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_waddr[0] at LC1_10_H2
--operation mode is normal

WD1_tx_dpr_waddr[0]_lut_out = Y1_tx_dpr_wadr_local[0];
WD1_tx_dpr_waddr[0] = DFFE(WD1_tx_dpr_waddr[0]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , MB1_inst46);


--WD1_tx_dpr_waddr[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_waddr[1] at LC2_10_H2
--operation mode is normal

WD1_tx_dpr_waddr[1]_lut_out = Y1_tx_dpr_wadr_local[1];
WD1_tx_dpr_waddr[1] = DFFE(WD1_tx_dpr_waddr[1]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , MB1_inst46);


--WD1_tx_dpr_waddr[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_waddr[4] at LC5_9_H2
--operation mode is normal

WD1_tx_dpr_waddr[4]_lut_out = Y1_tx_dpr_wadr_local[4];
WD1_tx_dpr_waddr[4] = DFFE(WD1_tx_dpr_waddr[4]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , MB1_inst46);


--WD1_tx_dpr_waddr[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_waddr[5] at LC8_1_H2
--operation mode is normal

WD1_tx_dpr_waddr[5]_lut_out = Y1_tx_dpr_wadr_local[5];
WD1_tx_dpr_waddr[5] = DFFE(WD1_tx_dpr_waddr[5]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , MB1_inst46);


--WD1_tx_dpr_waddr[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_waddr[6] at LC7_9_H2
--operation mode is normal

WD1_tx_dpr_waddr[6]_lut_out = Y1_tx_dpr_wadr_local[6];
WD1_tx_dpr_waddr[6] = DFFE(WD1_tx_dpr_waddr[6]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , MB1_inst46);


--WD1_tx_dpr_waddr[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_waddr[7] at LC10_4_H2
--operation mode is normal

WD1_tx_dpr_waddr[7]_lut_out = Y1_tx_dpr_wadr_local[7];
WD1_tx_dpr_waddr[7] = DFFE(WD1_tx_dpr_waddr[7]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , MB1_inst46);


--WD1_tx_dpr_waddr[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_waddr[9] at LC9_4_H2
--operation mode is normal

WD1_tx_dpr_waddr[9]_lut_out = Y1_tx_dpr_wadr_local[9];
WD1_tx_dpr_waddr[9] = DFFE(WD1_tx_dpr_waddr[9]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , MB1_inst46);


--WD1_tx_dpr_waddr[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_waddr[10] at LC10_12_H2
--operation mode is normal

WD1_tx_dpr_waddr[10]_lut_out = Y1_tx_dpr_wadr_local[10];
WD1_tx_dpr_waddr[10] = DFFE(WD1_tx_dpr_waddr[10]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , MB1_inst46);


--WD1_tx_dpr_waddr[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_waddr[11] at LC8_12_H2
--operation mode is normal

WD1_tx_dpr_waddr[11]_lut_out = Y1_tx_dpr_wadr_local[11];
WD1_tx_dpr_waddr[11] = DFFE(WD1_tx_dpr_waddr[11]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , MB1_inst46);


--WD1_tx_dpr_waddr[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|tx_dpr_waddr[12] at LC8_4_H2
--operation mode is normal

WD1_tx_dpr_waddr[12]_lut_out = Y1_tx_dpr_wadr_local[12];
WD1_tx_dpr_waddr[12] = DFFE(WD1_tx_dpr_waddr[12]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , MB1_inst46);


--BC1L221 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_6~351 at LC10_13_K4
--operation mode is normal

BC1L221 = (!BC1L29 & !BC1L53) & CASCADE(BC1L821);


--BC1L321 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_6~352 at LC10_9_K4
--operation mode is normal

BC1L321 = (BC1L621 # !BC1L901) & CASCADE(BC1L521);


--BC1L911 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_6~338 at LC8_13_K4
--operation mode is normal

BC1L911 = BC1L721 # !BC1L28;


--BC1L421 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_6~353 at LC9_13_K4
--operation mode is normal

BC1L421 = (!BC1L09 & !BC1L48 & !BC1L68 & !BC1L88) & CASCADE(BC1L911);

--BC1L821 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_6~357 at LC9_13_K4
--operation mode is normal

BC1L821 = (!BC1L09 & !BC1L48 & !BC1L68 & !BC1L88) & CASCADE(BC1L911);


--Y1L723 is slaveregister:slaveregister_inst|i1775~435 at LC6_7_E2
--operation mode is normal

Y1L723 = !B1L34Q & NE1_q[6];


--Y1L404 is slaveregister:slaveregister_inst|i~4165 at LC8_3_E2
--operation mode is normal

Y1L404 = !B1L53Q & Y1L266 & !B1L04Q & Y1_tx_dpr_wadr_local[6];


--Y1L204 is slaveregister:slaveregister_inst|i~4163 at LC6_3_E2
--operation mode is normal

Y1L204 = !B1L63Q & !B1L53Q & Y1_rx_dpr_radr_local[6] & !Y1L366;


--Y1L104 is slaveregister:slaveregister_inst|i~4162 at LC9_3_E2
--operation mode is normal

Y1L104 = !B1L63Q & JB8_q[6] & Y1L041 & Y1L566;


--Y1L304 is slaveregister:slaveregister_inst|i~4164 at LC3_3_E2
--operation mode is normal

Y1L304 = MB1_inst16[6] & B1L53Q & !B1L04Q & Y1L266;


--Y1L719 is slaveregister:slaveregister_inst|i~16370 at LC10_3_E2
--operation mode is normal

Y1L719 = Y1L404 # Y1L204 # Y1L104 # Y1L304;


--Y1L504 is slaveregister:slaveregister_inst|i~4166 at LC9_7_E2
--operation mode is normal

Y1L504 = !B1L04Q & B1L53Q & Y1L27 & KB1L04Q;


--Y1L823 is slaveregister:slaveregister_inst|i1775~437 at LC5_7_E2
--operation mode is normal

Y1L823 = (Y1L723 # Y1L003 & (Y1L719 # Y1L504)) & CASCADE(Y1L903);


--KB1L66 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SEND_WT~28 at LC10_4_C3
--operation mode is normal

KB1L66 = KB1L18Q & !FC1L62Q & HD1L3Q;


--KB1L76 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SEND_WT~29 at LC5_4_C3
--operation mode is normal

KB1L76 = !V1L4Q & (KB1L66 # !NB1L31Q & KB1L38Q);


--KB1L39 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SV8~61 at LC3_8_C3
--operation mode is normal

KB1L39 = KB1L86 # KB1L46 # KB1L76 # KB1L96;


--KB1L31 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~2277 at LC2_14_C3
--operation mode is normal

KB1L31 = !V1L4Q & KB1L78Q & !ZD1L56Q;


--KB1L41 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~2278 at LC5_15_C3
--operation mode is normal

KB1L41 = KB1L68Q & !ZD1L56Q & !V1L4Q;


--KB1L59 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SV9~68 at LC6_14_C3
--operation mode is normal

KB1L59 = !KB1L4 & !KB1L41 & !KB1L17 & !KB1L31;


--KB1L69 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SV9~69 at LC8_7_C3
--operation mode is normal

KB1L69 = KB1L85 # KB1L44 # KB1L75 # KB1L54;


--KB1L67 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_TC_DAT~36 at LC10_2_C3
--operation mode is normal

KB1L67 = KB1L97Q & (TB1L41Q # !ZD1L56Q & KB1L09Q) # !KB1L97Q & !ZD1L56Q & KB1L09Q;


--KB1L601 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|tcal_psnd~23 at LC2_3_C3
--operation mode is normal

KB1L601 = NB1L31Q & (KB1L38Q # !NB1L61Q & KB1L701Q) # !NB1L31Q & !NB1L61Q & KB1L701Q;


--KB1L51 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~2279 at LC7_10_C3
--operation mode is normal

KB1L51 = KB1L56Q & !ZD1L56Q & !V1L4Q;


--KB1L301 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SV11~60 at LC8_10_C3
--operation mode is normal

KB1L301 = KB1L51 # KB1L54 # KB1L3 & !KB1L95;


--KB1L401 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SV11~61 at LC6_10_C3
--operation mode is normal

KB1L401 = KB1L57 # KB1L93 # KB1L07 # KB1L301;


--KB1L89 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SV10~91 at LC2_5_C3
--operation mode is normal

KB1L89 = !KB1L64 & !KB1L11 & (V1L4Q # !KB1L01);


--KB1L99 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SV10~92 at LC3_7_C3
--operation mode is normal

KB1L99 = KB1L24 # KB1L75 # !V1L4Q & !KB1L94;


--KB1L61 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~2280 at LC10_10_C3
--operation mode is normal

KB1L61 = !JB91_pre_out[14] & !JB91_pre_out[15] & !QC6L71 & KB1L3;


--KB1L001 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SV10~93 at LC9_9_C3
--operation mode is normal

KB1L001 = !KB1L21 & KB1L89 & (!Y1_com_ctrl_local[0] # !KB1L61);


--KB1L101 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SV10~94 at LC4_8_C3
--operation mode is normal

KB1L101 = !KB1L8 & KB1L001 & (BC1L811 # !KB1L9);


--H1L9Q is atwd_ping_pong:inst_atwd_ping_pong|atwd1_state~21 at LC2_9_L2
--operation mode is normal

H1L9Q_lut_out = Y1_command_0_local[15] & (H1L61 # H1L9Q & !DB2_TriggerComplete_in_sync);
H1L9Q = DFFE(H1L9Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--H1L01Q is atwd_ping_pong:inst_atwd_ping_pong|atwd1_state~22 at LC5_9_L2
--operation mode is normal

H1L01Q_lut_out = Y1_command_0_local[15] & (H1L71 # DB2_TriggerComplete_in_sync & H1L9Q);
H1L01Q = DFFE(H1L01Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--Y1L819 is slaveregister:slaveregister_inst|i~16371 at LC2_4_D2
--operation mode is normal

Y1L819 = Y1L266 & !B1L04Q & Y1_tx_dpr_wadr_local[15] & !B1L53Q;


--Y1L919 is slaveregister:slaveregister_inst|i~16372 at LC4_4_D2
--operation mode is normal

Y1L919 = MB1_inst16[15] & !B1L04Q & Y1L266 & B1L53Q;


--Y1L029 is slaveregister:slaveregister_inst|i~16373 at LC9_4_D2
--operation mode is normal

Y1L029 = !Y1L366 & !B1L63Q & Y1_rx_dpr_radr_local[15] & !B1L53Q;


--Y1L129 is slaveregister:slaveregister_inst|i~16374 at LC3_6_D4
--operation mode is normal

Y1L129 = Y1L566 & Y1L041 & !B1L63Q & JB8_q[15];


--Y1L229 is slaveregister:slaveregister_inst|i~16376 at LC7_3_D2
--operation mode is normal

Y1L229 = (Y1L029 # Y1L919 # Y1L129 # Y1L819) & CASCADE(Y1L503);


--KB1L12 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~2291 at LC9_11_C3
--operation mode is normal

KB1L12 = (KB1L77Q & !V1L4Q & (!TB1L71Q # !MB1_inst9)) & CASCADE(KB1L32);


--Y1L762Q is slaveregister:slaveregister_inst|dom_id[48]~reg0 at LC3_8_C1
--operation mode is normal

Y1L762Q_lut_out = QE1_MASTERHWDATA[16];
Y1L762Q = DFFE(Y1L762Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L662);


--VB1L82Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|state~25 at LC6_11_C4
--operation mode is normal

VB1L82Q_lut_out = !FC1L62Q & (VB1L6 # !FC1L01Q & VB1L82Q);
VB1L82Q = DFFE(VB1L82Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--V1L1Q is ROC:inst_ROC|RST_state~10 at LC3_7_O2
--operation mode is normal

V1L1Q_lut_out = VCC;
V1L1Q = DFFE(V1L1Q_lut_out, GLOBAL(KE1_outclock0), , , );


--NB1L5 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|_~109 at LC10_11_B3
--operation mode is normal

NB1L5 = (JB02_sload_path[1] & KB1L701Q) & CASCADE(NB1L11);


--PC32_aeb_out is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out at LC6_12_B3
--operation mode is normal

PC32_aeb_out = PC02_aeb_out & PC22_aeb_out & PC91_aeb_out & PC12_aeb_out;


--ZD1L011Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~35 at LC7_5_A3
--operation mode is normal

ZD1L011Q_lut_out = ZD1L011Q & (ZD1L111Q # !FE1L31Q) # !ZD1L011Q & ZD1L111Q & FE1L31Q;
ZD1L011Q = DFFE(ZD1L011Q_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--ZD1L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3410 at LC10_10_A3
--operation mode is normal

ZD1L5 = ZD1L011Q & FE1L31Q;


--ZD1L621Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~53 at LC6_11_A3
--operation mode is normal

ZD1L621Q_lut_out = ZD1L621Q & (!ZD1L6 & !ZD1L501Q # !FE1L31Q) # !ZD1L621Q & !ZD1L6 & !ZD1L501Q;
ZD1L621Q = DFFE(ZD1L621Q_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--ZD1L24 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|ctrl_val~107 at LC7_10_A3
--operation mode is normal

ZD1L24 = !FE1L31Q & (ZD1L621Q # ZD1L611Q);


--KB1L36Q is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|send_ctrl~reg at LC8_13_C3
--operation mode is normal

KB1L36Q_lut_out = !V1L4Q & (KB1L06 # KB1L42Q # KB1L16);
KB1L36Q = DFFE(KB1L36Q_lut_out, GLOBAL(KE1_outclock0), , , );


--ZD1L6 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3411 at LC1_14_A3
--operation mode is normal

ZD1L6 = !KB1L68Q & !KB1L09Q & !KB1L56Q & !KB1L36Q;


--ZD1L501Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~30 at LC9_13_A3
--operation mode is normal

ZD1L501Q_lut_out = !ZD1L56Q & (ZD1L501Q # !ZD1L6);
ZD1L501Q = DFFE(ZD1L501Q_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--ZD1L211Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~37 at LC9_15_A3
--operation mode is normal

ZD1L211Q_lut_out = ZD1L211Q & (ZD1L311Q # !FE1L31Q) # !ZD1L211Q & FE1L31Q & ZD1L311Q;
ZD1L211Q = DFFE(ZD1L211Q_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--ZD1L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3412 at LC2_5_A3
--operation mode is normal

ZD1L7 = FE1L31Q & ZD1L621Q;


--ZD1L64 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~243 at LC5_5_A3
--operation mode is normal

ZD1L64 = KB1L56Q & (RE1_portadataout[0] # RE1_portadataout[1]);


--ZD1L601Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~31 at LC4_5_A3
--operation mode is normal

ZD1L601Q_lut_out = ZD1L23 # KB1L56Q & ZD1L61 & ZD1L7;
ZD1L601Q = DFFE(ZD1L601Q_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--ZD1L121Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~48 at LC1_11_A3
--operation mode is normal

ZD1L121Q_lut_out = FE1L31Q & ZD1L621Q & !KB1L56Q # !FE1L31Q & ZD1L121Q;
ZD1L121Q = DFFE(ZD1L121Q_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--ZD1L421Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~51 at LC5_9_A3
--operation mode is normal

ZD1L421Q_lut_out = FE1L31Q & ZD1L221Q # !FE1L31Q & ZD1L421Q;
ZD1L421Q = DFFE(ZD1L421Q_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--ZD1L74 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~244 at LC9_10_A3
--operation mode is normal

ZD1L74 = !ZD1L421Q & !ZD1L601Q & !ZD1L801Q & !ZD1L121Q;


--ZD1L84 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~245 at LC1_5_A3
--operation mode is normal

ZD1L84 = ZD1L211Q # !ZD1L64 & ZD1L7 # !ZD1L74;


--ZD1L8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3413 at LC7_8_A3
--operation mode is normal

ZD1L8 = !KB1L68Q & !KB1L09Q & !KB1L36Q;


--ZD1L511Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~40 at LC8_8_A3
--operation mode is normal

ZD1L511Q_lut_out = ZD1L421Q & (FE1L31Q # ZD1L511Q) # !ZD1L421Q & ZD1L511Q & (ZD1L8 # !FE1L31Q);
ZD1L511Q = DFFE(ZD1L511Q_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--ZD1L411Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~39 at LC4_12_A3
--operation mode is normal

ZD1L411Q_lut_out = ZD1L04 # ZD1L58 # JB61L43 & ZD1L95Q;
ZD1L411Q = DFFE(ZD1L411Q_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--UD1L3Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|done~reg0 at LC6_5_H3
--operation mode is normal

UD1L3Q_lut_out = !ZD1L621Q & UD1L75Q;
UD1L3Q = DFFE(UD1L3Q_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--ZD1L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3414 at LC3_15_J3
--operation mode is normal

ZD1L9 = ZD1L411Q & UD1L3Q;


--ZD1L76 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~356 at LC5_8_A3
--operation mode is normal

ZD1L76 = !ZD1L9 & (FE1L31Q & !ZD1L8 # !ZD1L511Q);


--ZD1L701Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~32 at LC10_9_A3
--operation mode is normal

ZD1L701Q_lut_out = FE1L31Q & ZD1L601Q # !FE1L31Q & ZD1L701Q;
ZD1L701Q = DFFE(ZD1L701Q_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--ZD1L221Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~49 at LC2_11_A3
--operation mode is normal

ZD1L221Q_lut_out = ZD1L221Q & (ZD1L121Q # !FE1L31Q) # !ZD1L221Q & ZD1L121Q & FE1L31Q;
ZD1L221Q = DFFE(ZD1L221Q_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--ZD1L311Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~38 at LC9_12_A3
--operation mode is normal

ZD1L311Q_lut_out = UD1L3Q & (ZD1L411Q # ZD1L311Q & !FE1L31Q) # !UD1L3Q & ZD1L311Q & !FE1L31Q;
ZD1L311Q = DFFE(ZD1L311Q_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--ZD1L111Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~36 at LC8_4_A3
--operation mode is normal

ZD1L111Q_lut_out = ZD1L111Q & (ZD1L211Q # !FE1L31Q) # !ZD1L111Q & ZD1L211Q & FE1L31Q;
ZD1L111Q = DFFE(ZD1L111Q_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--ZD1L94 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~246 at LC3_4_A3
--operation mode is normal

ZD1L94 = !ZD1L701Q & !ZD1L311Q & !ZD1L221Q & !ZD1L111Q;


--ZD1L05 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~247 at LC8_5_A3
--operation mode is normal

ZD1L05 = ZD1L84 # !ZD1L94 # !ZD1L76;


--ZD1L521Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~52 at LC10_3_A3
--operation mode is normal

ZD1L521Q_lut_out = ZD1L71 # ZD1L521Q & !JB71L8 & !JB81L9;
ZD1L521Q = DFFE(ZD1L521Q_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--ZD1L01 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3415 at LC3_2_A3
--operation mode is normal

ZD1L01 = !JB81L9 & JB71L8 & ZD1L521Q;


--ZD1L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~61 at LC5_2_A3
--operation mode is normal

ZD1L2 = KB1L09Q & ZD1L511Q & FE1L31Q;


--ZD1L231Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~59 at LC9_3_A3
--operation mode is normal

ZD1L231Q_lut_out = ZD1L81 # !JB81L9 & !JB71L8 & ZD1L231Q;
ZD1L231Q = DFFE(ZD1L231Q_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--ZD1L11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3416 at LC2_3_A3
--operation mode is normal

ZD1L11 = JB71L8 & !JB81L9 & ZD1L231Q;


--ZD1L131Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~58 at LC10_2_G3
--operation mode is normal

ZD1L131Q_lut_out = ZD1L921Q # ZD1L91 # ZD1L231Q & JB81L9;
ZD1L131Q = DFFE(ZD1L131Q_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--ZD1L921Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~56 at LC9_5_G3
--operation mode is normal

ZD1L921Q_lut_out = RD1_b_non_empty & ZD1L031Q & FE1L31Q;
ZD1L921Q = DFFE(ZD1L921Q_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--ZD1L811Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~45 at LC7_11_G3
--operation mode is normal

ZD1L811Q_lut_out = ZD1L911Q # ZD1L41 # ZD1L811Q & !FE1L31Q;
ZD1L811Q = DFFE(ZD1L811Q_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--ZD1L911Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~46 at LC3_13_J3
--operation mode is normal

ZD1L911Q_lut_out = KB1L68Q & FE1L31Q & ZD1L511Q;
ZD1L911Q = DFFE(ZD1L911Q_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--ZD1L15 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~248 at LC6_2_G3
--operation mode is normal

ZD1L15 = !ZD1L921Q & !ZD1L811Q & !ZD1L911Q & !ZD1L131Q;


--ZD1L25 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~249 at LC8_2_A3
--operation mode is normal

ZD1L25 = ZD1L2 # ZD1L11 # ZD1L01 # !ZD1L15;


--ZD1L321Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~50 at LC3_5_A3
--operation mode is normal

ZD1L321Q_lut_out = !ZD1L61 & KB1L56Q & FE1L31Q & ZD1L621Q;
ZD1L321Q = DFFE(ZD1L321Q_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--ZD1L821Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~55 at LC7_7_A3
--operation mode is normal

ZD1L821Q_lut_out = !FE1L31Q & ZD1L821Q # !ZD1L361;
ZD1L821Q = DFFE(ZD1L821Q_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--ZD1L721Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~54 at LC9_2_A3
--operation mode is normal

ZD1L721Q_lut_out = ZD1L2 # ZD1L01 # !FE1L31Q & ZD1L721Q;
ZD1L721Q = DFFE(ZD1L721Q_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--ZD1L031Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~57 at LC4_8_A3
--operation mode is normal

ZD1L031Q_lut_out = FE1L31Q & ZD1L131Q # !FE1L31Q & ZD1L031Q;
ZD1L031Q = DFFE(ZD1L031Q_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--ZD1L35 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~250 at LC10_6_A3
--operation mode is normal

ZD1L35 = ZD1L44 # ZD1L321Q # !JB61L43 & ZD1L95Q;


--RD1_b_non_empty is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_non_empty at LC10_5_G3
--operation mode is normal

RD1_b_non_empty_lut_out = HD1L91Q # RD1_b_full # RD1_b_non_empty & RD1L7;
RD1_b_non_empty = DFFE(RD1_b_non_empty_lut_out, GLOBAL(KE1_outclock0), HD1L21Q, , );


--ZD1L21 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3417 at LC5_5_G3
--operation mode is normal

ZD1L21 = RD1_b_non_empty & ZD1L031Q & FE1L31Q;


--ZD1L021Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|sreg~47 at LC9_11_G3
--operation mode is normal

ZD1L021Q_lut_out = ZD1L12 # !JB81L9 & ZD1L021Q & !JB71L8;
ZD1L021Q = DFFE(ZD1L021Q_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--ZD1L31 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3418 at LC10_11_G3
--operation mode is normal

ZD1L31 = !JB71L8 & ZD1L021Q & !JB81L9;


--ZD1L41 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3419 at LC8_12_G3
--operation mode is normal

ZD1L41 = !JB81L9 & ZD1L021Q & JB71L8;


--ZD1L45 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~251 at LC3_11_G3
--operation mode is normal

ZD1L45 = JB81L9 & (ZD1L231Q # ZD1L521Q);


--ZD1L55 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~252 at LC6_11_G3
--operation mode is normal

ZD1L55 = ZD1L31 # ZD1L41 # ZD1L21 # ZD1L45;


--PC31_aeb_out is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out at LC10_2_B3
--operation mode is normal

PC31_aeb_out = !JB41_sload_path[2] & JB41_sload_path[1] & !JB41_sload_path[3] & JB41_sload_path[0];


--ZD1L59 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel4~73 at LC3_2_G3
--operation mode is normal

ZD1L59 = ZD1L231Q & (JB81L9 # ZD1L021Q) # !ZD1L231Q & !JB81L9 & ZD1L021Q;


--ZD1L69 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel4~74 at LC3_1_G3
--operation mode is normal

ZD1L69 = RD1_b_non_empty # !FE1L31Q;


--UD1L51 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~827 at LC1_2_H3
--operation mode is normal

UD1L51 = ZD1L79Q & CD63L2 # !ZD1L79Q & CD53L2;


--KC4_dffs[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[3] at LC9_2_H3
--operation mode is normal

KC4_dffs[3]_lut_out = FE1L31Q & UD1L61 # !FE1L31Q & KC4_dffs[4];
KC4_dffs[3] = DFFE(KC4_dffs[3]_lut_out, GLOBAL(KE1_outclock0), FE1L01Q, , FE1L21Q);


--FE1L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|_~8 at LC5_3_B3
--operation mode is normal

FE1L2 = FE1L7Q & (JB41_sload_path[0] # !JB41_sload_path[4] # !PC31L3);


--NB1L3 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|_~106 at LC7_11_B3
--operation mode is normal

NB1L3 = !JB02_sload_path[4] & JB02_sload_path[1] & !JB02_sload_path[2] & JB02_sload_path[6];


--NB1L6 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|_~110 at LC4_11_B3
--operation mode is normal

NB1L6 = (NB1L3 & NB1L7 & !JB02_sload_path[0] & NB1L8) & CASCADE(NB1L4);


--NB1L4 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|_~108 at LC3_11_B3
--operation mode is normal

NB1L4 = !JB02_sload_path[5] & !JB02_sload_path[3];


--L1L06 is fe_r2r:inst_fe_r2r|i~281 at LC6_2_T3
--operation mode is normal

L1L06 = !L1_cntn[1] & !L1_cntn[0];


--L1L23 is fe_r2r:inst_fe_r2r|i97~241 at LC2_1_T3
--operation mode is normal

L1L23 = L1L76Q & (L1_cntn[2] # L1_cntn[3] # !L1L06);


--L1L16 is fe_r2r:inst_fe_r2r|i~282 at LC8_2_T3
--operation mode is normal

L1L16 = !L1_cntn[0] # !L1_cntn[3] # !L1_cntn[1] # !L1_cntn[2];


--L1L26 is fe_r2r:inst_fe_r2r|i~283 at LC8_13_T3
--operation mode is normal

L1L26 = !L1_cntp[0] & !L1_cntp[1];


--L1L12 is fe_r2r:inst_fe_r2r|i90~83 at LC6_12_T3
--operation mode is normal

L1L12 = !L1_cntp[2] & !L1_cntp[3] & L1L56Q & L1L26;


--L1L52 is fe_r2r:inst_fe_r2r|i93~241 at LC7_12_T3
--operation mode is normal

L1L52 = L1L56Q & (L1_cntp[2] # L1_cntp[3] # !L1L26);


--L1L36 is fe_r2r:inst_fe_r2r|i~284 at LC8_8_T3
--operation mode is normal

L1L36 = !L1_cntp[3] # !L1_cntp[1] # !L1_cntp[0] # !L1_cntp[2];


--L1L93 is fe_r2r:inst_fe_r2r|i~27 at LC3_1_T3
--operation mode is normal

L1L93 = !L1_cntn[2] & !L1_cntn[3] & L1L76Q & L1L06;


--U1L54 is r2r:inst_r2r|i~1009 at LC1_14_I4
--operation mode is normal

U1L54 = !U1_cnt[5] & !U1_cnt[3] & U1_cnt[6] & !U1_cnt[4];


--U1L64 is r2r:inst_r2r|i~1011 at LC2_14_I4
--operation mode is normal

U1L64 = (!U1_cnt[1] & !U1_cnt[2] & !U1_cnt[0]) & CASCADE(U1L54);


--W1_LEDdelay[0] is single_led:inst_single_led|LEDdelay[0] at LC8_1_V1
--operation mode is normal

W1_LEDdelay[0]_lut_out = W1_tick # W1_cnt_old[15] $ JB92_sload_path[15];
W1_LEDdelay[0] = DFFE(W1_LEDdelay[0]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L212 is coinc:inst_coinc|i~1871 at LC4_2_Y4
--operation mode is normal

K1L212 = !K1L222Q & (K1L112 # K1L602);


--K1L312 is coinc:inst_coinc|i~1872 at LC5_15_Q4
--operation mode is normal

K1L312 = K1L102 & (K1L422Q # K1L322Q) # !K1L102 & K1L691 & (K1L422Q # K1L322Q);


--K1L852 is coinc:inst_coinc|wait_cnt[30]~0 at LC3_13_L4
--operation mode is normal

K1L852 = !V1L4Q & (Y1_command_2_local[0] # Y1_command_2_local[1]);


--K1L412 is coinc:inst_coinc|i~1904 at LC8_15_Q4
--operation mode is normal

K1L412 = K1L422Q & (K1L07 # !K1L102 & !K1L691);


--K1L56 is coinc:inst_coinc|i~354 at LC3_15_Q4
--operation mode is normal

K1L56 = K1L322Q & K1L07 & (K1L102 # K1L691);


--K1L512 is coinc:inst_coinc|i~1906 at LC6_1_Y4
--operation mode is normal

K1L512 = K1L322Q # K1L422Q & (K1L102 # K1L691);


--K1L122 is coinc:inst_coinc|last_up_pol~24 at LC1_2_Y4
--operation mode is normal

K1L122 = !K1L102 & !K1L691 & K1L422Q & K1_i48;


--F1_LEDdelay[0] is flasher_board:flasher_board_inst|LEDdelay[0] at LC10_15_L1
--operation mode is normal

F1_LEDdelay[0]_lut_out = F1_tick # F1_cnt_old[15] $ JB12_sload_path[15];
F1_LEDdelay[0] = DFFE(F1_LEDdelay[0]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--YB1L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i36~29 at LC9_6_G4
--operation mode is normal

YB1L4 = !FC1L9Q & YB1L24Q # !YB1L14Q;


--YB1L91 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~715 at LC4_5_G4
--operation mode is normal

YB1L91 = YB1_loopcnt[0] & YB1_loopcnt[1];


--YB1L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i36~31 at LC2_5_G4
--operation mode is normal

YB1L5 = YB1_loopcnt[2] & YB1_loopcnt[0] & YB1_loopcnt[1];


--HD1L6Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~33 at LC9_7_G3
--operation mode is normal

HD1L6Q_lut_out = HD1L6Q & (JB9L41 & HD1L8Q # !XB1L44Q) # !HD1L6Q & JB9L41 & HD1L8Q;
HD1L6Q = DFFE(HD1L6Q_lut_out, GLOBAL(KE1_outclock0), !TB1L02Q, , );


--DC1_inst10[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|inst10[9] at LC6_16_D1
--operation mode is normal

DC1_inst10[9]_lut_out = COM_AD_D[9];
DC1_inst10[9] = DFFE(DC1_inst10[9]_lut_out, GLOBAL(KE1_outclock0), , , );


--PC01_agb_out is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|agb_out at LC10_15_D1
--operation mode is normal

PC01_agb_out = COM_AD_D[9] & PC01_lcarry[8] & DC1_inst10[9] # !COM_AD_D[9] & (PC01_lcarry[8] # DC1_inst10[9]);


--TB1L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|drreq_rcvd~30 at LC8_12_C3
--operation mode is normal

TB1L31 = TB1L2Q & !TB1L3Q & TB1L9Q & VB1L3Q;


--YB1_srg[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[5] at LC2_7_G4
--operation mode is normal

YB1_srg[5]_lut_out = YB1L12 # KC1_dffs[5] & YB1L24Q;
YB1_srg[5] = DFFE(YB1_srg[5]_lut_out, GLOBAL(KE1_outclock0), , , YB1L82);


--YB1L02 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~716 at LC9_7_G4
--operation mode is normal

YB1L02 = YB1_srg[5] & (YB1L34Q # !YB1L14Q & YB1_srg[6]) # !YB1_srg[5] & !YB1L14Q & YB1_srg[6];


--FC1_rxcteq5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq5 at LC8_14_Q4
--operation mode is normal

FC1_rxcteq5 = JB2_sload_path[2] & !JB2_sload_path[3] & !JB2_sload_path[4] & FC1L31;


--FC1L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~602 at LC8_1_C4
--operation mode is normal

FC1L5 = KC1_dffs[4] & (KC1_dffs[1] # KC1_dffs[6]) # !KC1_dffs[4] & (KC1_dffs[3] # KC1_dffs[1] & !KC1_dffs[6]);


--FC1L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~603 at LC9_1_C4
--operation mode is normal

FC1L6 = KC1_dffs[3] & KC1_dffs[5] & !KC1_dffs[1] # !KC1_dffs[3] & (!KC1_dffs[1] # !KC1_dffs[5]);


--XB1_inb[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|inb[9] at LC3_15_N3
--operation mode is normal

XB1_inb[9]_lut_out = XB1_ina[9];
XB1_inb[9] = DFFE(XB1_inb[9]_lut_out, GLOBAL(KE1_outclock0), , , );


--ZB1_inst5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|inst5 at LC3_15_N2
--operation mode is normal

ZB1_inst5_lut_out = VCC;
ZB1_inst5 = DFFE(ZB1_inst5_lut_out, GLOBAL(JB6L6), KB1L55Q, , );


--XB1_inb[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|inb[8] at LC3_12_W3
--operation mode is normal

XB1_inb[8]_lut_out = XB1_ina[8];
XB1_inb[8] = DFFE(XB1_inb[8]_lut_out, GLOBAL(KE1_outclock0), , , );


--XB1_min_level is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|min_level at LC7_10_N3
--operation mode is normal

XB1_min_level_lut_out = XB1L12 & (XB1L801 # XB1L011 # !XB1L341);
XB1_min_level = DFFE(XB1_min_level_lut_out, GLOBAL(KE1_outclock0), KB1L55Q, , );


--TC1L21 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|MIN_DUDT~20 at LC8_13_N3
--operation mode is normal

TC1L21 = !FC1L8Q & !TC1L71Q & XB1_min_level;


--XB1L111 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_4~29 at LC5_10_N3
--operation mode is normal

XB1L111 = XB1L401 # XB1L201 # XB1L601 # !XB1L311;


--TC1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|_~393 at LC6_13_N3
--operation mode is normal

TC1L3 = !TC1L71Q & (FC1L8Q # !XB1_max_level & !XB1_min_level);


--XB1_inb[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|inb[2] at LC7_2_N3
--operation mode is normal

XB1_inb[2]_lut_out = XB1_ina[2];
XB1_inb[2] = DFFE(XB1_inb[2]_lut_out, GLOBAL(KE1_outclock0), , , );


--XB1_inb[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|inb[4] at LC6_15_N1
--operation mode is normal

XB1_inb[4]_lut_out = XB1_ina[4];
XB1_inb[4] = DFFE(XB1_inb[4]_lut_out, GLOBAL(KE1_outclock0), , , );


--XB1_inb[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|inb[3] at LC5_2_N3
--operation mode is normal

XB1_inb[3]_lut_out = XB1_ina[3];
XB1_inb[3] = DFFE(XB1_inb[3]_lut_out, GLOBAL(KE1_outclock0), , , );


--XB1_inb[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|inb[0] at LC6_8_N4
--operation mode is normal

XB1_inb[0]_lut_out = XB1_ina[0];
XB1_inb[0] = DFFE(XB1_inb[0]_lut_out, GLOBAL(KE1_outclock0), , , );


--XB1_inb[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|inb[1] at LC7_4_N3
--operation mode is normal

XB1_inb[1]_lut_out = XB1_ina[1];
XB1_inb[1] = DFFE(XB1_inb[1]_lut_out, GLOBAL(KE1_outclock0), , , );


--XB1_inb[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|inb[5] at LC6_12_N4
--operation mode is normal

XB1_inb[5]_lut_out = XB1_ina[5];
XB1_inb[5] = DFFE(XB1_inb[5]_lut_out, GLOBAL(KE1_outclock0), , , );


--XB1_inb[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|inb[6] at LC3_7_N4
--operation mode is normal

XB1_inb[6]_lut_out = XB1_ina[6];
XB1_inb[6] = DFFE(XB1_inb[6]_lut_out, GLOBAL(KE1_outclock0), , , );


--XB1_inb[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|inb[7] at LC6_15_N3
--operation mode is normal

XB1_inb[7]_lut_out = XB1_ina[7];
XB1_inb[7] = DFFE(XB1_inb[7]_lut_out, GLOBAL(KE1_outclock0), , , );


--PC3_aeb_out is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out at LC9_1_Q4
--operation mode is normal

PC3_aeb_out = !JB2_sload_path[3] & JB2_sload_path[1] & !JB2_sload_path[2] & JB2_sload_path[0];


--TC1L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|ct_aclr~127 at LC4_12_N3
--operation mode is normal

TC1L4 = TC1L81Q # TC1L12Q & (JB5_sload_path[4] # !FC1L8Q);


--Y1L453 is slaveregister:slaveregister_inst|i1893~73 at LC3_5_D2
--operation mode is normal

Y1L453 = B1L63Q # B1L53Q # !B1L93Q # !B1L83Q;


--Y1L553 is slaveregister:slaveregister_inst|i1893~74 at LC8_5_D2
--operation mode is normal

Y1L553 = B1L94Q & (Y1L453 # !B1L73Q) # !B1L94Q & B1L05Q & (Y1L453 # !B1L73Q);


--Y1L953 is slaveregister:slaveregister_inst|i2541~105 at LC8_13_D2
--operation mode is normal

Y1L953 = (Y1L731 & !Y1L553 & (Y1L353 # Y1L153)) & CASCADE(Y1L853);


--Y1L853 is slaveregister:slaveregister_inst|i2541~104 at LC7_13_D2
--operation mode is normal

Y1L853 = Y1L073 # !B1L04Q & !B1L53Q & Y1L266;


--Y1L653 is slaveregister:slaveregister_inst|i1961~76 at LC10_5_D2
--operation mode is normal

Y1L653 = !B1L93Q # !B1L73Q # !B1L83Q # !B1L63Q;


--Y1L753 is slaveregister:slaveregister_inst|i1961~77 at LC6_6_D2
--operation mode is normal

Y1L753 = B1L53Q & (B1L05Q # B1L94Q) # !B1L53Q & Y1L653 & (B1L05Q # B1L94Q);


--Y1L163 is slaveregister:slaveregister_inst|i2575~107 at LC3_6_D2
--operation mode is normal

Y1L163 = (Y1L731 & !Y1L753 & (Y1L353 # Y1L153)) & CASCADE(Y1L063);


--Y1L063 is slaveregister:slaveregister_inst|i2575~106 at LC2_6_D2
--operation mode is normal

Y1L063 = Y1L073 # !B1L53Q & !B1L63Q & !Y1L366;


--Y1L463 is slaveregister:slaveregister_inst|i3992~41 at LC10_15_F2
--operation mode is normal

Y1L463 = (!B1L84Q & B1L54Q & !B1L74Q & B1L64Q) & CASCADE(Y1L563);


--Q1_MultiSPE0 is hit_counter_ff:inst_hit_counter_ff|MultiSPE0 at LC3_14_U2
--operation mode is normal

Q1_MultiSPE0_lut_out = Q1_MultiSPE_latch;
Q1_MultiSPE0 = DFFE(Q1_MultiSPE0_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--Q1_OneSPE0 is hit_counter_ff:inst_hit_counter_ff|OneSPE0 at LC3_13_U2
--operation mode is normal

Q1_OneSPE0_lut_out = Q1_OneSPE_latch;
Q1_OneSPE0 = DFFE(Q1_OneSPE0_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--H1L6Q is atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~23 at LC7_9_L2
--operation mode is normal

H1L6Q_lut_out = Y1_command_0_local[15] & (H1L81 # H1L6Q & H1L91);
H1L6Q = DFFE(H1L6Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--H1L3Q is atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~20 at LC3_13_L2
--operation mode is normal

H1L3Q_lut_out = Y1_command_0_local[15];
H1L3Q = DFFE(H1L3Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--H1L41 is atwd_ping_pong:inst_atwd_ping_pong|i~208 at LC5_10_L2
--operation mode is normal

H1L41 = H1L6Q & (DB2_TriggerComplete_in_sync # !H1L9Q) # !H1L3Q;


--H1_atwd0_read_done_dly is atwd_ping_pong:inst_atwd_ping_pong|atwd0_read_done_dly at LC8_6_E2
--operation mode is normal

H1_atwd0_read_done_dly_lut_out = Y1_command_0_local[2];
H1_atwd0_read_done_dly = DFFE(H1_atwd0_read_done_dly_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--H1L51 is atwd_ping_pong:inst_atwd_ping_pong|i~210 at LC10_6_E2
--operation mode is normal

H1L51 = H1L5Q & (H1_atwd0_read_done_dly # !Y1_command_0_local[2]);


--ZD1L16 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|EOF~24 at LC7_16_A3
--operation mode is normal

ZD1L16 = FE1L31Q & !ZD1L011Q # !FE1L31Q & !ZD1L611Q;


--BC1L521 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_6~354 at LC9_9_K4
--operation mode is normal

BC1L521 = (!BC1L511 & !BC1L311 & !BC1L711 & !BC1L111) & CASCADE(BC1L83);


--BC1_dpr_wadr[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_wadr[8] at LC8_14_K4
--operation mode is normal

BC1_dpr_wadr[8]_lut_out = JB8_q[8];
BC1_dpr_wadr[8] = DFFE(BC1_dpr_wadr[8]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--BC1_dpr_radr[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_radr[8] at LC5_15_K4
--operation mode is normal

BC1_dpr_radr[8]_lut_out = Y1_rx_dpr_radr_local[8];
BC1_dpr_radr[8] = DFFE(BC1_dpr_radr[8]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , Y1L889Q);


--BC1_dpr_wadr[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_wadr[12] at LC7_15_K4
--operation mode is normal

BC1_dpr_wadr[12]_lut_out = JB8_q[12];
BC1_dpr_wadr[12] = DFFE(BC1_dpr_wadr[12]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--BC1_dpr_radr[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_radr[12] at LC3_8_K4
--operation mode is normal

BC1_dpr_radr[12]_lut_out = Y1_rx_dpr_radr_local[12];
BC1_dpr_radr[12] = DFFE(BC1_dpr_radr[12]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , Y1L889Q);


--KB1L71 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~2285 at LC3_9_C3
--operation mode is normal

KB1L71 = KB1_SV9 & ZD1L56Q & !KB1_SV10 & KB1_SV11;


--KB1L22 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~2292 at LC4_9_C3
--operation mode is normal

KB1L22 = (KB1_SV8 & !KB1_SV3) & CASCADE(KB1L71);


--H1L11Q is atwd_ping_pong:inst_atwd_ping_pong|atwd1_state~23 at LC6_9_L2
--operation mode is normal

H1L11Q_lut_out = Y1_command_0_local[15] & (H1L02 # H1L11Q & H1L12);
H1L11Q = DFFE(H1L11Q_lut_out, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );


--H1L61 is atwd_ping_pong:inst_atwd_ping_pong|i~212 at LC9_9_L2
--operation mode is normal

H1L61 = H1L11Q & (DB1_TriggerComplete_in_sync # !H1L4Q);


--H1_atwd1_read_done_dly is atwd_ping_pong:inst_atwd_ping_pong|atwd1_read_done_dly at LC9_12_J2
--operation mode is normal

H1_atwd1_read_done_dly_lut_out = Y1_command_0_local[10];
H1_atwd1_read_done_dly = DFFE(H1_atwd1_read_done_dly_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--H1L71 is atwd_ping_pong:inst_atwd_ping_pong|i~214 at LC5_12_J2
--operation mode is normal

H1L71 = H1L01Q & (H1_atwd1_read_done_dly # !Y1_command_0_local[10]);


--KB1L81 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~2287 at LC7_11_C3
--operation mode is normal

KB1L81 = !TB1L91Q & !TB1L1Q & !VB1L5Q & !TB1L51Q;


--KB1L32 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~2293 at LC8_11_C3
--operation mode is normal

KB1L32 = (!TB1L02Q & !TB1L7Q & !TB1L41Q) & CASCADE(KB1L81);


--Y1L712 is slaveregister:slaveregister_inst|dom_id[0]~196 at LC7_14_D2
--operation mode is normal

Y1L712 = B1L63Q & B1L93Q & B1L73Q & !B1L83Q;


--Y1L662 is slaveregister:slaveregister_inst|dom_id[48]~113 at LC5_13_D2
--operation mode is normal

Y1L662 = Y1L153 & Y1L712 & B1L53Q & Y1L731;


--VB1L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|i354~15 at LC7_16_C4
--operation mode is normal

VB1L6 = FC1L9Q & VB1L72Q & TB1L9Q & !TB1L21Q;


--NB1L11 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~96 at LC9_11_B3
--operation mode is normal

NB1L11 = (JB02_sload_path[2] & !JB02_sload_path[4]) & CASCADE(NB1L21);


--PC22_aeb_out is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out at LC8_13_B3
--operation mode is normal

PC22_aeb_out = JB02_sload_path[14] & !JB02_sload_path[12] & !JB02_sload_path[13];


--PC12_aeb_out is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[2]|aeb_out at LC7_12_B3
--operation mode is normal

PC12_aeb_out = JB02_sload_path[11] & JB02_sload_path[9] & !JB02_sload_path[8] & JB02_sload_path[10];


--PC91_aeb_out is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out at LC1_11_B3
--operation mode is normal

PC91_aeb_out = JB02_sload_path[3] & JB02_sload_path[1] & JB02_sload_path[0] & JB02_sload_path[2];


--PC02_aeb_out is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out at LC6_11_B3
--operation mode is normal

PC02_aeb_out = JB02_sload_path[4] & !JB02_sload_path[6] & !JB02_sload_path[5] & !JB02_sload_path[7];


--PC61_aeb_out is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00012|comptree:comparator|cmpchain:cmp_end|aeb_out at LC9_8_B3
--operation mode is normal

PC61_aeb_out = !JB51_sload_path[1] & !JB51_sload_path[2] & JB51_sload_path[3] & JB51_sload_path[0];


--ZD1L53 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC0~2 at LC7_4_A3
--operation mode is normal

ZD1L53 = ZD1L011Q & (ZD1L111Q # !FE1L31Q) # !ZD1L011Q & FE1L31Q & ZD1L111Q;


--ZD1L331 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|STF~58 at LC9_14_A3
--operation mode is normal

ZD1L331 = ZD1L501Q & (FE1L31Q # !ZD1L621Q) # !ZD1L501Q & ZD1L6 & (FE1L31Q # !ZD1L621Q);


--KB1L91 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~2289 at LC10_12_C3
--operation mode is normal

KB1L91 = !VB1L5Q & !TB1L1Q & !TB1L51Q;


--KB1L06 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|send_ctrl~137 at LC2_13_C3
--operation mode is normal

KB1L06 = KB1L77Q & (KB1L95 & TB1L41Q # !KB1L91);


--KB1L16 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|send_ctrl~138 at LC6_12_C3
--operation mode is normal

KB1L16 = !ZD1L56Q & (KB1L58Q # !KB1L73);


--ZD1L73 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC2~2 at LC10_11_A3
--operation mode is normal

ZD1L73 = ZD1L211Q & (ZD1L311Q # !FE1L31Q) # !ZD1L211Q & FE1L31Q & ZD1L311Q;


--ZD1L51 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3420 at LC9_6_A3
--operation mode is normal

ZD1L51 = ZD1L601Q & !FE1L31Q;


--ZD1L23 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|BYT0~22 at LC6_6_A3
--operation mode is normal

ZD1L23 = ZD1L51 # ZD1L321Q # ZD1L95Q & !JB61L43;


--ZD1L61 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3421 at LC10_5_A3
--operation mode is normal

ZD1L61 = !RE1_portadataout[1] & !RE1_portadataout[0];


--ZD1L46 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|LEN0~2 at LC4_10_A3
--operation mode is normal

ZD1L46 = FE1L31Q & !KB1L56Q & ZD1L621Q # !FE1L31Q & ZD1L121Q;


--ZD1L001 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|PTYPE_SEQ0~2 at LC8_10_A3
--operation mode is normal

ZD1L001 = FE1L31Q & ZD1L221Q # !FE1L31Q & ZD1L421Q;


--ZD1L75 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|DCMD_SEQ1~2 at LC1_7_A3
--operation mode is normal

ZD1L75 = ZD1L511Q & (ZD1L8 # ZD1L421Q # !FE1L31Q) # !ZD1L511Q & FE1L31Q & ZD1L421Q;


--ZD1L93 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC_WAIT~32 at LC4_14_A3
--operation mode is normal

ZD1L93 = ZD1L511Q & KB1L36Q;


--ZD1L58 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~313 at LC7_13_A3
--operation mode is normal

ZD1L58 = FE1L31Q & (ZD1L93 # ZD1L031Q & !RD1_b_non_empty);


--ZD1L04 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC_WAIT~33 at LC5_12_A3
--operation mode is normal

ZD1L04 = UD1L3Q & ZD1L021Q & JB81L9 # !UD1L3Q & (ZD1L411Q # ZD1L021Q & JB81L9);


--ZD1L14 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC_WAIT~34 at LC8_12_A3
--operation mode is normal

ZD1L14 = ZD1L04 # ZD1L58 # JB61L43 & ZD1L95Q;


--UD1L75Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~24 at LC3_5_H3
--operation mode is normal

UD1L75Q_lut_out = !ZD1L621Q & (UD1L75Q # !UD1L9 & UD1L65Q);
UD1L75Q = DFFE(UD1L75Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--ZD1L33 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|BYT1~2 at LC6_16_A3
--operation mode is normal

ZD1L33 = ZD1L701Q & (ZD1L601Q # !FE1L31Q) # !ZD1L701Q & FE1L31Q & ZD1L601Q;


--ZD1L66 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|MTYPE_LEN1~2 at LC6_12_A3
--operation mode is normal

ZD1L66 = FE1L31Q & ZD1L121Q # !FE1L31Q & ZD1L221Q;


--ZD1L83 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC3~2 at LC10_12_A3
--operation mode is normal

ZD1L83 = UD1L3Q & (ZD1L411Q # !FE1L31Q & ZD1L311Q) # !UD1L3Q & !FE1L31Q & ZD1L311Q;


--ZD1L63 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC1~2 at LC5_4_A3
--operation mode is normal

ZD1L63 = ZD1L111Q & (ZD1L211Q # !FE1L31Q) # !ZD1L111Q & ZD1L211Q & FE1L31Q;


--ZD1L401Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|shift_ct_en~reg at LC3_13_G3
--operation mode is normal

ZD1L401Q_lut_out = ZD1L201 # ZD1L22 & ZD1L021Q # !ZD1L301;
ZD1L401Q = DFFE(ZD1L401Q_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--ZD1L71 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3422 at LC8_13_A3
--operation mode is normal

ZD1L71 = FE1L31Q & ZD1L721Q;


--ZD1L101 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|RXSHR8~2 at LC7_3_A3
--operation mode is normal

ZD1L101 = ZD1L71 # ZD1L521Q & !JB71L8 & !JB81L9;


--ZD1L81 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3423 at LC4_3_A3
--operation mode is normal

ZD1L81 = FE1L31Q & ZD1L821Q;


--ZD1L661 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TXSHR8~2 at LC3_3_A3
--operation mode is normal

ZD1L661 = ZD1L81 # !JB81L9 & !JB71L8 & ZD1L231Q;


--ZD1L91 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3424 at LC7_2_G3
--operation mode is normal

ZD1L91 = !FE1L31Q & ZD1L131Q;


--ZD1L561 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TCWFM_L~2 at LC9_2_G3
--operation mode is normal

ZD1L561 = ZD1L921Q # ZD1L91 # ZD1L231Q & JB81L9;


--ZD1L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~59 at LC5_16_A3
--operation mode is normal

ZD1L1 = FE1L31Q & KB1L68Q & ZD1L511Q;


--ZD1L02 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3425 at LC10_14_A3
--operation mode is normal

ZD1L02 = KB1L56Q & ZD1L621Q & !ZD1L61 & FE1L31Q;


--ZD1L361 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TC_TX_TIME~36 at LC5_7_A3
--operation mode is normal

ZD1L361 = JB81L9 & !ZD1L521Q # !JB81L9 & (!ZD1L231Q # !JB71L8);


--ZD1L261 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TC_TX_TIME~2 at LC9_7_A3
--operation mode is normal

ZD1L261 = !FE1L31Q & ZD1L821Q # !ZD1L361;


--ZD1L461 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TCWFM_H~2 at LC6_8_A3
--operation mode is normal

ZD1L461 = FE1L31Q & ZD1L131Q # !FE1L31Q & ZD1L031Q;


--ZD1L99Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|plen_clk_en~reg at LC2_14_A3
--operation mode is normal

ZD1L99Q_lut_out = ZD1L02 # ZD1L901Q & FE1L31Q # !ZD1L331;
ZD1L99Q = DFFE(ZD1L99Q_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--HD1L91Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|tcwf_wrreq~reg at LC10_6_G3
--operation mode is normal

HD1L91Q_lut_out = HD1L8Q # HD1L6Q # HD1L9Q # HD1L1;
HD1L91Q = DFFE(HD1L91Q_lut_out, GLOBAL(KE1_outclock0), !TB1L02Q, , );


--RD1_b_full is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_full at LC7_5_G3
--operation mode is normal

RD1_b_full_lut_out = !HD1L81Q & (RD1_b_full # HD1L91Q & RD1L3);
RD1_b_full = DFFE(RD1_b_full_lut_out, GLOBAL(KE1_outclock0), HD1L21Q, , );


--RD1L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_non_empty~81 at LC10_4_G3
--operation mode is normal

RD1L6 = JB01_pre_out[1] # JB01_pre_out[2] # JB01_pre_out[3] # !JB01_sload_path[0];


--HD1L81Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|tcwf_rdreq~reg at LC2_7_G3
--operation mode is normal

HD1L81Q_lut_out = HD1L71 # HD1L6Q # PC01_agb_out & HD1L7Q;
HD1L81Q = DFFE(HD1L81Q_lut_out, GLOBAL(KE1_outclock0), !TB1L02Q, , );


--RD1L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_non_empty~82 at LC2_5_G3
--operation mode is normal

RD1L7 = JB01_pre_out[5] # RD1L6 # JB01_pre_out[4] # !HD1L81Q;


--HD1L21Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|tcwf_aclr~reg at LC10_8_G3
--operation mode is normal

HD1L21Q_lut_out = KB1L18Q & (!HD1L11Q # !ZD1L56Q) # !KB1L18Q & HD1L21Q & (!HD1L11Q # !ZD1L56Q);
HD1L21Q = DFFE(HD1L21Q_lut_out, GLOBAL(KE1_outclock0), !TB1L02Q, , );


--ZD1L12 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3426 at LC5_11_G3
--operation mode is normal

ZD1L12 = FE1L31Q & ZD1L811Q;


--ZD1L36 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|ID_SHR8~2 at LC8_11_G3
--operation mode is normal

ZD1L36 = ZD1L12 # !JB71L8 & ZD1L021Q & !JB81L9;


--ZD1L28Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~reg at LC2_8_A3
--operation mode is normal

ZD1L28Q_lut_out = ZD1L311Q # ZD1L18 # ZD1L77 # ZD1L87;
ZD1L28Q = DFFE(ZD1L28Q_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--HB3_q[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[8] at EC3_1_G1
HB3_q[8]_data_in = COM_AD_D[8];
HB3_q[8]_write_enable = RD1_valid_wreq;
HB3_q[8]_clock_0 = GLOBAL(KE1_outclock0);
HB3_q[8]_clock_1 = GLOBAL(KE1_outclock0);
HB3_q[8]_clear_0 = !HD1L21Q;
HB3_q[8]_clock_enable_1 = RD1_valid_rreq;
HB3_q[8]_write_address = WR_ADDR(JB21_sload_path[0], JB21_sload_path[1], JB21_sload_path[2], JB21_sload_path[3], JB21_sload_path[4], JB21_sload_path[5], JB21_sload_path[5]);
HB3_q[8]_read_address = RD_ADDR(HB3L231, JB11_sload_path[0], JB11_sload_path[1], JB11_sload_path[2], JB11_sload_path[3], JB11_sload_path[4], JB11_sload_path[4]);
HB3_q[8] = MEMORY_SEGMENT(HB3_q[8]_data_in, HB3_q[8]_write_enable, HB3_q[8]_clock_0, HB3_q[8]_clock_1, HB3_q[8]_clear_0, , , HB3_q[8]_clock_enable_1, VCC, HB3_q[8]_write_address, HB3_q[8]_read_address);


--HB3_q[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[0] at EC15_1_G1
HB3_q[0]_data_in = COM_AD_D[0];
HB3_q[0]_write_enable = RD1_valid_wreq;
HB3_q[0]_clock_0 = GLOBAL(KE1_outclock0);
HB3_q[0]_clock_1 = GLOBAL(KE1_outclock0);
HB3_q[0]_clear_0 = !HD1L21Q;
HB3_q[0]_clock_enable_1 = RD1_valid_rreq;
HB3_q[0]_write_address = WR_ADDR(JB21_sload_path[0], JB21_sload_path[1], JB21_sload_path[2], JB21_sload_path[3], JB21_sload_path[4], JB21_sload_path[5], JB21_sload_path[5]);
HB3_q[0]_read_address = RD_ADDR(HB3L231, JB11_sload_path[0], JB11_sload_path[1], JB11_sload_path[2], JB11_sload_path[3], JB11_sload_path[4], JB11_sload_path[4]);
HB3_q[0] = MEMORY_SEGMENT(HB3_q[0]_data_in, HB3_q[0]_write_enable, HB3_q[0]_clock_0, HB3_q[0]_clock_1, HB3_q[0]_clear_0, , , HB3_q[0]_clock_enable_1, VCC, HB3_q[0]_write_address, HB3_q[0]_read_address);


--ZD1L37Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~reg at LC9_5_A3
--operation mode is normal

ZD1L37Q_lut_out = ZD1L96 # ZD1L27 # ZD1L07 # !ZD1L76;
ZD1L37Q = DFFE(ZD1L37Q_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--CD72L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00014|muxlut:$00012|$00012~0 at LC6_16_G1
--operation mode is normal

CD72L1 = ZD1L28Q # ZD1L37Q & HB3_q[8] # !ZD1L37Q & HB3_q[0];


--KC3_dffs[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0] at LC5_15_G1
--operation mode is normal

KC3_dffs[0]_lut_out = ZD1L911Q & Y1L812Q # !ZD1L911Q & KC3_dffs[1];
KC3_dffs[0] = DFFE(KC3_dffs[0]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst37);


--CD72L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00014|muxlut:$00012|result_node~16 at LC7_16_G1
--operation mode is normal

CD72L2 = (!ZD1L37Q & KC3_dffs[0] # !ZD1L28Q) & CASCADE(CD72L1);


--ZD1L49Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~reg at LC6_10_A3
--operation mode is normal

ZD1L49Q_lut_out = ZD1L421Q # ZD1L19 # ZD1L32 # !ZD1L39;
ZD1L49Q = DFFE(ZD1L49Q_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--ZD1L88Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~reg at LC9_11_A3
--operation mode is normal

ZD1L88Q_lut_out = ZD1L78 # ZD1L38 # !ZD1L39;
ZD1L88Q = DFFE(ZD1L88Q_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--CD62L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00020|$00012~0 at LC1_6_I3
--operation mode is normal

CD62L1 = ZD1L49Q # ZD1L88Q & CD32L2 # !ZD1L88Q & CD22L2;


--KB1L92Q is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|cmd_snd0~reg at LC9_1_C3
--operation mode is normal

KB1L92Q_lut_out = KB1L72 # KB1L1 & (KB1L82 # KB1L02);
KB1L92Q = DFFE(KB1L92Q_lut_out, GLOBAL(KE1_outclock0), , , );


--CD42_result_node is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00016|result_node at LC3_5_I3
--operation mode is normal

CD42_result_node = ZD1L28Q & (ZD1L37Q & KB1L92Q # !ZD1L37Q & KB1L09Q);


--CD62L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00020|result_node~26 at LC2_6_I3
--operation mode is normal

CD62L2 = (ZD1L88Q & CD52L1 # !ZD1L88Q & CD42_result_node # !ZD1L49Q) & CASCADE(CD62L1);


--UD1L61 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~828 at LC8_3_H3
--operation mode is normal

UD1L61 = CD54L2 & (ZD1L79Q # CD44L2) # !CD54L2 & !ZD1L79Q & CD44L2;


--KC4_dffs[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[4] at LC5_1_H3
--operation mode is normal

KC4_dffs[4]_lut_out = KC4_dffs[5] & (UD1L81 # !FE1L31Q) # !KC4_dffs[5] & FE1L31Q & UD1L81;
KC4_dffs[4] = DFFE(KC4_dffs[4]_lut_out, GLOBAL(KE1_outclock0), FE1L01Q, , FE1L21Q);


--X1L1 is LED2ATWDdelay:LED2ATWDdelay_inst|i5~137 at LC1_4_L1
--operation mode is normal

X1L1 = !X1_SRG[9] & !X1_SRG[10] & (W1_LEDdelay[0] # F1_LEDdelay[0]);


--X1L3 is LED2ATWDdelay:LED2ATWDdelay_inst|i5~141 at LC2_4_L1
--operation mode is normal

X1L3 = (!X1_SRG[5] & !X1_SRG[11] & !X1_SRG[8] & !X1_SRG[6]) & CASCADE(X1L1);


--X1L2 is LED2ATWDdelay:LED2ATWDdelay_inst|i5~139 at LC6_6_L1
--operation mode is normal

X1L2 = !X1_SRG[1] & !X1_SRG[2] & !X1_SRG[4] & !X1_SRG[7];


--X1L4 is LED2ATWDdelay:LED2ATWDdelay_inst|i5~142 at LC7_6_L1
--operation mode is normal

X1L4 = (!X1_SRG[14] & !X1_SRG[0] & !X1_SRG[3] & !X1_SRG[13]) & CASCADE(X1L2);


--CB1_readout_cnt[28] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[28] at LC10_11_B1
--operation mode is normal

CB1_readout_cnt[28]_lut_out = CB1L72 & (CB1_readout_cnt[28] # CB1L971Q & CB1L48) # !CB1L72 & CB1L971Q & CB1L48;
CB1_readout_cnt[28] = DFFE(CB1_readout_cnt[28]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[29] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[29] at LC7_11_B1
--operation mode is normal

CB1_readout_cnt[29]_lut_out = CB1L72 & (CB1_readout_cnt[29] # CB1L971Q & CB1L68) # !CB1L72 & CB1L971Q & CB1L68;
CB1_readout_cnt[29] = DFFE(CB1_readout_cnt[29]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[30] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[30] at LC7_10_B1
--operation mode is normal

CB1_readout_cnt[30]_lut_out = CB1L971Q & (CB1L88 # CB1L72 & CB1_readout_cnt[30]) # !CB1L971Q & CB1L72 & CB1_readout_cnt[30];
CB1_readout_cnt[30] = DFFE(CB1_readout_cnt[30]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[31] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[31] at LC6_10_B1
--operation mode is normal

CB1_readout_cnt[31]_lut_out = CB1L971Q & (CB1L09 # CB1L72 & CB1_readout_cnt[31]) # !CB1L971Q & CB1L72 & CB1_readout_cnt[31];
CB1_readout_cnt[31] = DFFE(CB1_readout_cnt[31]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB1L231 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3181 at LC1_10_B1
--operation mode is normal

CB1L231 = !CB1_readout_cnt[30] & !CB1_readout_cnt[29] & !CB1_readout_cnt[31] & !CB1_readout_cnt[28];


--CB1_readout_cnt[24] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[24] at LC3_10_B1
--operation mode is normal

CB1_readout_cnt[24]_lut_out = CB1_readout_cnt[24] & (CB1L72 # CB1L971Q & CB1L67) # !CB1_readout_cnt[24] & CB1L971Q & CB1L67;
CB1_readout_cnt[24] = DFFE(CB1_readout_cnt[24]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[25] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[25] at LC5_10_B1
--operation mode is normal

CB1_readout_cnt[25]_lut_out = CB1_readout_cnt[25] & (CB1L72 # CB1L971Q & CB1L87) # !CB1_readout_cnt[25] & CB1L971Q & CB1L87;
CB1_readout_cnt[25] = DFFE(CB1_readout_cnt[25]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[26] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[26] at LC8_11_B1
--operation mode is normal

CB1_readout_cnt[26]_lut_out = CB1L72 & (CB1_readout_cnt[26] # CB1L971Q & CB1L08) # !CB1L72 & CB1L971Q & CB1L08;
CB1_readout_cnt[26] = DFFE(CB1_readout_cnt[26]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[27] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[27] at LC9_11_B1
--operation mode is normal

CB1_readout_cnt[27]_lut_out = CB1L72 & (CB1_readout_cnt[27] # CB1L971Q & CB1L28) # !CB1L72 & CB1L971Q & CB1L28;
CB1_readout_cnt[27] = DFFE(CB1_readout_cnt[27]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB1L631 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3190 at LC2_10_B1
--operation mode is normal

CB1L631 = (!CB1_readout_cnt[24] & !CB1_readout_cnt[26] & !CB1_readout_cnt[25] & !CB1_readout_cnt[27]) & CASCADE(CB1L231);


--CB1_readout_cnt[20] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[20] at LC6_8_B1
--operation mode is normal

CB1_readout_cnt[20]_lut_out = CB1L971Q & (CB1L86 # CB1_readout_cnt[20] & CB1L72) # !CB1L971Q & CB1_readout_cnt[20] & CB1L72;
CB1_readout_cnt[20] = DFFE(CB1_readout_cnt[20]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[21] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[21] at LC1_8_B1
--operation mode is normal

CB1_readout_cnt[21]_lut_out = CB1L971Q & (CB1L07 # CB1_readout_cnt[21] & CB1L72) # !CB1L971Q & CB1_readout_cnt[21] & CB1L72;
CB1_readout_cnt[21] = DFFE(CB1_readout_cnt[21]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[22] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[22] at LC4_8_B1
--operation mode is normal

CB1_readout_cnt[22]_lut_out = CB1L971Q & (CB1L27 # CB1_readout_cnt[22] & CB1L72) # !CB1L971Q & CB1_readout_cnt[22] & CB1L72;
CB1_readout_cnt[22] = DFFE(CB1_readout_cnt[22]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[23] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[23] at LC3_8_B1
--operation mode is normal

CB1_readout_cnt[23]_lut_out = CB1L72 & (CB1_readout_cnt[23] # CB1L971Q & CB1L47) # !CB1L72 & CB1L971Q & CB1L47;
CB1_readout_cnt[23] = DFFE(CB1_readout_cnt[23]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB1L331 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3183 at LC8_8_B1
--operation mode is normal

CB1L331 = !CB1_readout_cnt[21] & !CB1_readout_cnt[22] & !CB1_readout_cnt[20] & !CB1_readout_cnt[23];


--CB1_readout_cnt[16] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[16] at LC7_8_B1
--operation mode is normal

CB1_readout_cnt[16]_lut_out = CB1L72 & (CB1_readout_cnt[16] # CB1L971Q & CB1L06) # !CB1L72 & CB1L971Q & CB1L06;
CB1_readout_cnt[16] = DFFE(CB1_readout_cnt[16]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[17] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[17] at LC10_8_B1
--operation mode is normal

CB1_readout_cnt[17]_lut_out = CB1L72 & (CB1_readout_cnt[17] # CB1L971Q & CB1L26) # !CB1L72 & CB1L971Q & CB1L26;
CB1_readout_cnt[17] = DFFE(CB1_readout_cnt[17]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[18] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[18] at LC5_8_B1
--operation mode is normal

CB1_readout_cnt[18]_lut_out = CB1L72 & (CB1_readout_cnt[18] # CB1L971Q & CB1L46) # !CB1L72 & CB1L971Q & CB1L46;
CB1_readout_cnt[18] = DFFE(CB1_readout_cnt[18]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[19] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[19] at LC2_8_B1
--operation mode is normal

CB1_readout_cnt[19]_lut_out = CB1L72 & (CB1_readout_cnt[19] # CB1L971Q & CB1L66) # !CB1L72 & CB1L971Q & CB1L66;
CB1_readout_cnt[19] = DFFE(CB1_readout_cnt[19]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB1L731 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3191 at LC9_8_B1
--operation mode is normal

CB1L731 = (!CB1_readout_cnt[18] & !CB1_readout_cnt[17] & !CB1_readout_cnt[19] & !CB1_readout_cnt[16]) & CASCADE(CB1L331);


--CB1_readout_cnt[12] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[12] at LC9_6_B1
--operation mode is normal

CB1_readout_cnt[12]_lut_out = CB1L72 & (CB1_readout_cnt[12] # CB1L971Q & CB1L25) # !CB1L72 & CB1L971Q & CB1L25;
CB1_readout_cnt[12] = DFFE(CB1_readout_cnt[12]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[13] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[13] at LC7_6_B1
--operation mode is normal

CB1_readout_cnt[13]_lut_out = CB1L72 & (CB1_readout_cnt[13] # CB1L971Q & CB1L45) # !CB1L72 & CB1L971Q & CB1L45;
CB1_readout_cnt[13] = DFFE(CB1_readout_cnt[13]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[14] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[14] at LC8_6_B1
--operation mode is normal

CB1_readout_cnt[14]_lut_out = CB1L72 & (CB1_readout_cnt[14] # CB1L971Q & CB1L65) # !CB1L72 & CB1L971Q & CB1L65;
CB1_readout_cnt[14] = DFFE(CB1_readout_cnt[14]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[15] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[15] at LC3_6_B1
--operation mode is normal

CB1_readout_cnt[15]_lut_out = CB1L72 & (CB1_readout_cnt[15] # CB1L971Q & CB1L85) # !CB1L72 & CB1L971Q & CB1L85;
CB1_readout_cnt[15] = DFFE(CB1_readout_cnt[15]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB1L431 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3185 at LC4_6_B1
--operation mode is normal

CB1L431 = !CB1_readout_cnt[14] & !CB1_readout_cnt[15] & !CB1_readout_cnt[13] & !CB1_readout_cnt[12];


--CB1_readout_cnt[8] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[8] at LC6_6_B1
--operation mode is normal

CB1_readout_cnt[8]_lut_out = CB1L72 & (CB1_readout_cnt[8] # CB1L971Q & CB1L44) # !CB1L72 & CB1L971Q & CB1L44;
CB1_readout_cnt[8] = DFFE(CB1_readout_cnt[8]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[9] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[9] at LC10_6_B1
--operation mode is normal

CB1_readout_cnt[9]_lut_out = CB1L72 & (CB1_readout_cnt[9] # CB1L971Q & CB1L64) # !CB1L72 & CB1L971Q & CB1L64;
CB1_readout_cnt[9] = DFFE(CB1_readout_cnt[9]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[10] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[10] at LC1_6_B1
--operation mode is normal

CB1_readout_cnt[10]_lut_out = CB1L72 & (CB1_readout_cnt[10] # CB1L971Q & CB1L84) # !CB1L72 & CB1L971Q & CB1L84;
CB1_readout_cnt[10] = DFFE(CB1_readout_cnt[10]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[11] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[11] at LC2_6_B1
--operation mode is normal

CB1_readout_cnt[11]_lut_out = CB1L72 & (CB1_readout_cnt[11] # CB1L971Q & CB1L05) # !CB1L72 & CB1L971Q & CB1L05;
CB1_readout_cnt[11] = DFFE(CB1_readout_cnt[11]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB1L831 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3192 at LC5_6_B1
--operation mode is normal

CB1L831 = (!CB1_readout_cnt[8] & !CB1_readout_cnt[10] & !CB1_readout_cnt[9] & !CB1_readout_cnt[11]) & CASCADE(CB1L431);


--CB1_readout_cnt[7] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[7] at LC5_4_B1
--operation mode is normal

CB1_readout_cnt[7]_lut_out = CB1_readout_cnt[7] & (CB1L72 # CB1L971Q & CB1L24) # !CB1_readout_cnt[7] & CB1L971Q & CB1L24;
CB1_readout_cnt[7] = DFFE(CB1_readout_cnt[7]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[4] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[4] at LC6_4_B1
--operation mode is normal

CB1_readout_cnt[4]_lut_out = CB1L72 & (CB1_readout_cnt[4] # CB1L971Q & CB1L63) # !CB1L72 & CB1L971Q & CB1L63;
CB1_readout_cnt[4] = DFFE(CB1_readout_cnt[4]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[5] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[5] at LC3_5_B1
--operation mode is normal

CB1_readout_cnt[5]_lut_out = CB1_readout_cnt[5] & (CB1L72 # CB1L83 & CB1L971Q) # !CB1_readout_cnt[5] & CB1L83 & CB1L971Q;
CB1_readout_cnt[5] = DFFE(CB1_readout_cnt[5]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[6] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[6] at LC9_4_B1
--operation mode is normal

CB1_readout_cnt[6]_lut_out = CB1_readout_cnt[6] & (CB1L72 # CB1L971Q & CB1L04) # !CB1_readout_cnt[6] & CB1L971Q & CB1L04;
CB1_readout_cnt[6] = DFFE(CB1_readout_cnt[6]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB1L531 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3187 at LC2_4_B1
--operation mode is normal

CB1L531 = CB1_readout_cnt[7] & !CB1_readout_cnt[4] & !CB1_readout_cnt[6] & !CB1_readout_cnt[5];


--CB1_readout_cnt[0] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[0] at LC8_13_B2
--operation mode is normal

CB1_readout_cnt[0]_lut_out = CB1L901 # CB1_readout_cnt[0] & (CB1L411 # CB1L181Q);
CB1_readout_cnt[0] = DFFE(CB1_readout_cnt[0]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[1] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[1] at LC5_13_B1
--operation mode is normal

CB1_readout_cnt[1]_lut_out = CB1L801 # CB1_readout_cnt[1] & (CB1L411 # CB1L181Q);
CB1_readout_cnt[1] = DFFE(CB1_readout_cnt[1]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[2] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[2] at LC4_5_B1
--operation mode is normal

CB1_readout_cnt[2]_lut_out = CB1_readout_cnt[2] & (CB1L72 # CB1L23 & CB1L971Q) # !CB1_readout_cnt[2] & CB1L23 & CB1L971Q;
CB1_readout_cnt[2] = DFFE(CB1_readout_cnt[2]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[3] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[3] at LC2_5_B1
--operation mode is normal

CB1_readout_cnt[3]_lut_out = CB1_readout_cnt[3] & (CB1L72 # CB1L43 & CB1L971Q) # !CB1_readout_cnt[3] & CB1L43 & CB1L971Q;
CB1_readout_cnt[3] = DFFE(CB1_readout_cnt[3]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB1L931 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3193 at LC3_4_B1
--operation mode is normal

CB1L931 = (!CB1_readout_cnt[1] & !CB1_readout_cnt[3] & !CB1_readout_cnt[0] & !CB1_readout_cnt[2]) & CASCADE(CB1L531);


--CB2_readout_cnt[28] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[28] at LC6_13_S2
--operation mode is normal

CB2_readout_cnt[28]_lut_out = CB2_readout_cnt[28] & (CB2L72 # CB2L971Q & CB2L48) # !CB2_readout_cnt[28] & CB2L971Q & CB2L48;
CB2_readout_cnt[28] = DFFE(CB2_readout_cnt[28]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[29] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[29] at LC8_12_S2
--operation mode is normal

CB2_readout_cnt[29]_lut_out = CB2L971Q & (CB2L68 # CB2_readout_cnt[29] & CB2L72) # !CB2L971Q & CB2_readout_cnt[29] & CB2L72;
CB2_readout_cnt[29] = DFFE(CB2_readout_cnt[29]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[30] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[30] at LC7_12_S2
--operation mode is normal

CB2_readout_cnt[30]_lut_out = CB2L971Q & (CB2L88 # CB2_readout_cnt[30] & CB2L72) # !CB2L971Q & CB2_readout_cnt[30] & CB2L72;
CB2_readout_cnt[30] = DFFE(CB2_readout_cnt[30]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[31] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[31] at LC10_12_S2
--operation mode is normal

CB2_readout_cnt[31]_lut_out = CB2L72 & (CB2_readout_cnt[31] # CB2L971Q & CB2L09) # !CB2L72 & CB2L971Q & CB2L09;
CB2_readout_cnt[31] = DFFE(CB2_readout_cnt[31]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB2L231 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3181 at LC1_13_S2
--operation mode is normal

CB2L231 = !CB2_readout_cnt[30] & !CB2_readout_cnt[31] & !CB2_readout_cnt[29] & !CB2_readout_cnt[28];


--CB2_readout_cnt[24] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[24] at LC5_14_S2
--operation mode is normal

CB2_readout_cnt[24]_lut_out = CB2L72 & (CB2_readout_cnt[24] # CB2L971Q & CB2L67) # !CB2L72 & CB2L971Q & CB2L67;
CB2_readout_cnt[24] = DFFE(CB2_readout_cnt[24]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[25] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[25] at LC5_13_S2
--operation mode is normal

CB2_readout_cnt[25]_lut_out = CB2_readout_cnt[25] & (CB2L72 # CB2L971Q & CB2L87) # !CB2_readout_cnt[25] & CB2L971Q & CB2L87;
CB2_readout_cnt[25] = DFFE(CB2_readout_cnt[25]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[26] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[26] at LC3_13_S2
--operation mode is normal

CB2_readout_cnt[26]_lut_out = CB2_readout_cnt[26] & (CB2L72 # CB2L971Q & CB2L08) # !CB2_readout_cnt[26] & CB2L971Q & CB2L08;
CB2_readout_cnt[26] = DFFE(CB2_readout_cnt[26]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[27] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[27] at LC9_13_S2
--operation mode is normal

CB2_readout_cnt[27]_lut_out = CB2_readout_cnt[27] & (CB2L72 # CB2L971Q & CB2L28) # !CB2_readout_cnt[27] & CB2L971Q & CB2L28;
CB2_readout_cnt[27] = DFFE(CB2_readout_cnt[27]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB2L631 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3190 at LC2_13_S2
--operation mode is normal

CB2L631 = (!CB2_readout_cnt[25] & !CB2_readout_cnt[26] & !CB2_readout_cnt[27] & !CB2_readout_cnt[24]) & CASCADE(CB2L231);


--CB2_readout_cnt[20] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[20] at LC4_11_S2
--operation mode is normal

CB2_readout_cnt[20]_lut_out = CB2_readout_cnt[20] & (CB2L72 # CB2L971Q & CB2L86) # !CB2_readout_cnt[20] & CB2L971Q & CB2L86;
CB2_readout_cnt[20] = DFFE(CB2_readout_cnt[20]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[21] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[21] at LC6_11_S2
--operation mode is normal

CB2_readout_cnt[21]_lut_out = CB2_readout_cnt[21] & (CB2L72 # CB2L971Q & CB2L07) # !CB2_readout_cnt[21] & CB2L971Q & CB2L07;
CB2_readout_cnt[21] = DFFE(CB2_readout_cnt[21]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[22] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[22] at LC1_11_S2
--operation mode is normal

CB2_readout_cnt[22]_lut_out = CB2_readout_cnt[22] & (CB2L72 # CB2L971Q & CB2L27) # !CB2_readout_cnt[22] & CB2L971Q & CB2L27;
CB2_readout_cnt[22] = DFFE(CB2_readout_cnt[22]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[23] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[23] at LC5_11_S2
--operation mode is normal

CB2_readout_cnt[23]_lut_out = CB2_readout_cnt[23] & (CB2L72 # CB2L971Q & CB2L47) # !CB2_readout_cnt[23] & CB2L971Q & CB2L47;
CB2_readout_cnt[23] = DFFE(CB2_readout_cnt[23]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB2L331 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3183 at LC8_11_S2
--operation mode is normal

CB2L331 = !CB2_readout_cnt[23] & !CB2_readout_cnt[21] & !CB2_readout_cnt[22] & !CB2_readout_cnt[20];


--CB2_readout_cnt[16] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[16] at LC7_11_S2
--operation mode is normal

CB2_readout_cnt[16]_lut_out = CB2_readout_cnt[16] & (CB2L72 # CB2L971Q & CB2L06) # !CB2_readout_cnt[16] & CB2L971Q & CB2L06;
CB2_readout_cnt[16] = DFFE(CB2_readout_cnt[16]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[17] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[17] at LC10_11_S2
--operation mode is normal

CB2_readout_cnt[17]_lut_out = CB2_readout_cnt[17] & (CB2L72 # CB2L971Q & CB2L26) # !CB2_readout_cnt[17] & CB2L971Q & CB2L26;
CB2_readout_cnt[17] = DFFE(CB2_readout_cnt[17]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[18] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[18] at LC2_11_S2
--operation mode is normal

CB2_readout_cnt[18]_lut_out = CB2_readout_cnt[18] & (CB2L72 # CB2L971Q & CB2L46) # !CB2_readout_cnt[18] & CB2L971Q & CB2L46;
CB2_readout_cnt[18] = DFFE(CB2_readout_cnt[18]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[19] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[19] at LC3_11_S2
--operation mode is normal

CB2_readout_cnt[19]_lut_out = CB2_readout_cnt[19] & (CB2L72 # CB2L971Q & CB2L66) # !CB2_readout_cnt[19] & CB2L971Q & CB2L66;
CB2_readout_cnt[19] = DFFE(CB2_readout_cnt[19]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB2L731 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3191 at LC9_11_S2
--operation mode is normal

CB2L731 = (!CB2_readout_cnt[17] & !CB2_readout_cnt[18] & !CB2_readout_cnt[19] & !CB2_readout_cnt[16]) & CASCADE(CB2L331);


--CB2_readout_cnt[12] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[12] at LC6_7_S2
--operation mode is normal

CB2_readout_cnt[12]_lut_out = CB2L971Q & (CB2L25 # CB2_readout_cnt[12] & CB2L72) # !CB2L971Q & CB2_readout_cnt[12] & CB2L72;
CB2_readout_cnt[12] = DFFE(CB2_readout_cnt[12]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[13] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[13] at LC6_9_S2
--operation mode is normal

CB2_readout_cnt[13]_lut_out = CB2_readout_cnt[13] & (CB2L72 # CB2L971Q & CB2L45) # !CB2_readout_cnt[13] & CB2L971Q & CB2L45;
CB2_readout_cnt[13] = DFFE(CB2_readout_cnt[13]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[14] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[14] at LC5_9_S2
--operation mode is normal

CB2_readout_cnt[14]_lut_out = CB2_readout_cnt[14] & (CB2L72 # CB2L971Q & CB2L65) # !CB2_readout_cnt[14] & CB2L971Q & CB2L65;
CB2_readout_cnt[14] = DFFE(CB2_readout_cnt[14]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[15] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[15] at LC4_7_S2
--operation mode is normal

CB2_readout_cnt[15]_lut_out = CB2L971Q & (CB2L85 # CB2_readout_cnt[15] & CB2L72) # !CB2L971Q & CB2_readout_cnt[15] & CB2L72;
CB2_readout_cnt[15] = DFFE(CB2_readout_cnt[15]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB2L431 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3185 at LC1_9_S2
--operation mode is normal

CB2L431 = !CB2_readout_cnt[13] & !CB2_readout_cnt[12] & !CB2_readout_cnt[14] & !CB2_readout_cnt[15];


--CB2_readout_cnt[8] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[8] at LC3_9_S2
--operation mode is normal

CB2_readout_cnt[8]_lut_out = CB2_readout_cnt[8] & (CB2L72 # CB2L971Q & CB2L44) # !CB2_readout_cnt[8] & CB2L971Q & CB2L44;
CB2_readout_cnt[8] = DFFE(CB2_readout_cnt[8]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[9] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[9] at LC7_9_S2
--operation mode is normal

CB2_readout_cnt[9]_lut_out = CB2_readout_cnt[9] & (CB2L72 # CB2L971Q & CB2L64) # !CB2_readout_cnt[9] & CB2L971Q & CB2L64;
CB2_readout_cnt[9] = DFFE(CB2_readout_cnt[9]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[10] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[10] at LC10_9_S2
--operation mode is normal

CB2_readout_cnt[10]_lut_out = CB2_readout_cnt[10] & (CB2L72 # CB2L971Q & CB2L84) # !CB2_readout_cnt[10] & CB2L971Q & CB2L84;
CB2_readout_cnt[10] = DFFE(CB2_readout_cnt[10]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[11] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[11] at LC9_9_S2
--operation mode is normal

CB2_readout_cnt[11]_lut_out = CB2_readout_cnt[11] & (CB2L72 # CB2L971Q & CB2L05) # !CB2_readout_cnt[11] & CB2L971Q & CB2L05;
CB2_readout_cnt[11] = DFFE(CB2_readout_cnt[11]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB2L831 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3192 at LC2_9_S2
--operation mode is normal

CB2L831 = (!CB2_readout_cnt[10] & !CB2_readout_cnt[9] & !CB2_readout_cnt[11] & !CB2_readout_cnt[8]) & CASCADE(CB2L431);


--CB2_readout_cnt[7] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[7] at LC9_7_S2
--operation mode is normal

CB2_readout_cnt[7]_lut_out = CB2L971Q & (CB2L24 # CB2_readout_cnt[7] & CB2L72) # !CB2L971Q & CB2_readout_cnt[7] & CB2L72;
CB2_readout_cnt[7] = DFFE(CB2_readout_cnt[7]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[4] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[4] at LC5_7_S2
--operation mode is normal

CB2_readout_cnt[4]_lut_out = CB2_readout_cnt[4] & (CB2L72 # CB2L63 & CB2L971Q) # !CB2_readout_cnt[4] & CB2L63 & CB2L971Q;
CB2_readout_cnt[4] = DFFE(CB2_readout_cnt[4]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[5] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[5] at LC1_7_S2
--operation mode is normal

CB2_readout_cnt[5]_lut_out = CB2L83 & (CB2L971Q # CB2_readout_cnt[5] & CB2L72) # !CB2L83 & CB2_readout_cnt[5] & CB2L72;
CB2_readout_cnt[5] = DFFE(CB2_readout_cnt[5]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[6] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[6] at LC8_7_S2
--operation mode is normal

CB2_readout_cnt[6]_lut_out = CB2L971Q & (CB2L04 # CB2_readout_cnt[6] & CB2L72) # !CB2L971Q & CB2_readout_cnt[6] & CB2L72;
CB2_readout_cnt[6] = DFFE(CB2_readout_cnt[6]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB2L531 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3187 at LC2_7_S2
--operation mode is normal

CB2L531 = !CB2_readout_cnt[5] & !CB2_readout_cnt[6] & !CB2_readout_cnt[4] & CB2_readout_cnt[7];


--CB2_readout_cnt[0] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[0] at LC6_15_S2
--operation mode is normal

CB2_readout_cnt[0]_lut_out = CB2L901 # CB2_readout_cnt[0] & (CB2L411 # CB2L181Q);
CB2_readout_cnt[0] = DFFE(CB2_readout_cnt[0]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[1] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[1] at LC1_6_S2
--operation mode is normal

CB2_readout_cnt[1]_lut_out = CB2L801 # CB2_readout_cnt[1] & (CB2L411 # CB2L181Q);
CB2_readout_cnt[1] = DFFE(CB2_readout_cnt[1]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[2] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[2] at LC4_6_S2
--operation mode is normal

CB2_readout_cnt[2]_lut_out = CB2L23 & (CB2L971Q # CB2_readout_cnt[2] & CB2L72) # !CB2L23 & CB2_readout_cnt[2] & CB2L72;
CB2_readout_cnt[2] = DFFE(CB2_readout_cnt[2]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[3] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[3] at LC3_6_S2
--operation mode is normal

CB2_readout_cnt[3]_lut_out = CB2L971Q & (CB2L43 # CB2_readout_cnt[3] & CB2L72) # !CB2L971Q & CB2_readout_cnt[3] & CB2L72;
CB2_readout_cnt[3] = DFFE(CB2_readout_cnt[3]_lut_out, GLOBAL(KE1_outclock1), , , !V1L4Q);


--CB2L931 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3193 at LC3_7_S2
--operation mode is normal

CB2L931 = (!CB2_readout_cnt[2] & !CB2_readout_cnt[0] & !CB2_readout_cnt[3] & !CB2_readout_cnt[1]) & CASCADE(CB2L531);


--W1_tick is single_led:inst_single_led|tick at LC10_1_V1
--operation mode is normal

W1_tick_lut_out = JB92_sload_path[15] $ W1_cnt_old[15];
W1_tick = DFFE(W1_tick_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--W1_cnt_old[15] is single_led:inst_single_led|cnt_old[15] at LC6_1_V1
--operation mode is normal

W1_cnt_old[15]_lut_out = JB92_sload_path[15];
W1_cnt_old[15] = DFFE(W1_cnt_old[15]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--F1_tick is flasher_board:flasher_board_inst|tick at LC1_15_L1
--operation mode is normal

F1_tick_lut_out = JB12_sload_path[15] $ F1_cnt_old[15];
F1_tick = DFFE(F1_tick_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--F1_cnt_old[15] is flasher_board:flasher_board_inst|cnt_old[15] at LC9_15_L1
--operation mode is normal

F1_cnt_old[15]_lut_out = JB12_sload_path[15];
F1_cnt_old[15] = DFFE(F1_cnt_old[15]_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--HD1L8Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~35 at LC4_7_G3
--operation mode is normal

HD1L8Q_lut_out = HD1L9Q # !JB9L41 & HD1L8Q;
HD1L8Q = DFFE(HD1L8Q_lut_out, GLOBAL(KE1_outclock0), !TB1L02Q, , );


--DC1_inst10[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|inst10[8] at LC7_16_D1
--operation mode is normal

DC1_inst10[8]_lut_out = COM_AD_D[8];
DC1_inst10[8] = DFFE(DC1_inst10[8]_lut_out, GLOBAL(KE1_outclock0), , , );


--YB1_srg[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[4] at LC6_7_G4
--operation mode is normal

YB1_srg[4]_lut_out = YB1L22 # YB1L24Q & KC1_dffs[4];
YB1_srg[4] = DFFE(YB1_srg[4]_lut_out, GLOBAL(KE1_outclock0), , , YB1L82);


--YB1L12 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~717 at LC8_7_G4
--operation mode is normal

YB1L12 = YB1_srg[5] & (YB1L34Q & YB1_srg[4] # !YB1L14Q) # !YB1_srg[5] & YB1L34Q & YB1_srg[4];


--GD51L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~17 at LC4_7_N1
--operation mode is normal

GD51L5 = GD81_sout_node[2] & GD81_sout_node[0] & GD21_sout_node[5] & GD81_sout_node[1];


--GD51L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~25 at LC1_6_N1
--operation mode is normal

GD51L7 = GD81_sout_node[4] $ (GD81_sout_node[3] & GD51L5);


--GD6L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~17 at LC2_11_N1
--operation mode is normal

GD6L5 = GD9_sout_node[2] & GD9_sout_node[0] & GD9_sout_node[1] & GD3_sout_node[5];


--GD6L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~25 at LC1_7_N1
--operation mode is normal

GD6L7 = GD9_sout_node[4] $ (GD9_sout_node[3] & GD6L5);


--CD01L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00027|$00012~0 at LC2_6_N1
--operation mode is normal

CD01L1 = JB6_sload_path[1] # JB6_sload_path[0] & GD51L7 # !JB6_sload_path[0] & GD6L7;


--GD33L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~17 at LC10_3_N1
--operation mode is normal

GD33L5 = GD63_sout_node[2] & GD63_sout_node[0] & GD03_sout_node[5] & GD63_sout_node[1];


--GD33L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~25 at LC7_2_N1
--operation mode is normal

GD33L7 = GD63_sout_node[4] $ (GD63_sout_node[3] & GD33L5);


--GD42L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~17 at LC3_5_N1
--operation mode is normal

GD42L5 = GD72_sout_node[1] & GD72_sout_node[2] & GD72_sout_node[0] & GD12_sout_node[5];


--GD42L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~25 at LC4_5_N1
--operation mode is normal

GD42L7 = GD72_sout_node[4] $ (GD72_sout_node[3] & GD42L5);


--CD9L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00025|_~4 at LC8_6_N1
--operation mode is normal

CD9L2 = JB6_sload_path[1] # JB6_sload_path[0] & (GD81_sout_node[3] $ GD51L5);


--CD9L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00025|$00012~0 at LC6_6_N1
--operation mode is normal

CD9L1 = CD9L2 # !JB6_sload_path[0] & (GD9_sout_node[3] $ GD6L5);


--CD9L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00025|result_node~72 at LC5_6_N1
--operation mode is normal

CD9L3 = JB6_sload_path[0] & (GD63_sout_node[3] $ GD33L5) # !JB6_sload_path[1];


--XB1L341 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|adc_to_ser_dudt:inst18|op_8~344 at LC9_10_N3
--operation mode is normal

XB1L341 = !XB1L401 & !XB1L201 & !XB1L601 & !XB1L141;


--CD3L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00013|$00012~0 at LC8_16_N2
--operation mode is normal

CD3L1 = JB6_sload_path[1] # JB6_sload_path[0] & GD21_sout_node[2] # !JB6_sload_path[0] & GD3_sout_node[2];


--CD5L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00017|$00012~0 at LC9_15_N1
--operation mode is normal

CD5L1 = JB6_sload_path[1] # JB6_sload_path[0] & GD21_sout_node[4] # !JB6_sload_path[0] & GD3_sout_node[4];


--CD4L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00015|$00012~0 at LC3_12_N1
--operation mode is normal

CD4L1 = JB6_sload_path[1] # JB6_sload_path[0] & GD21_sout_node[3] # !JB6_sload_path[0] & GD3_sout_node[3];


--CD1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00009|$00012~0 at LC1_14_N1
--operation mode is normal

CD1L1 = JB6_sload_path[1] # JB6_sload_path[0] & GD21_sout_node[0] # !JB6_sload_path[0] & GD3_sout_node[0];


--CD2L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00011|$00012~0 at LC9_13_N1
--operation mode is normal

CD2L1 = JB6_sload_path[1] # JB6_sload_path[0] & GD21_sout_node[1] # !JB6_sload_path[0] & GD3_sout_node[1];


--CD6L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00019|$00012~0 at LC6_9_N1
--operation mode is normal

CD6L1 = JB6_sload_path[1] # JB6_sload_path[0] & GD51L1 # !JB6_sload_path[0] & GD6L1;


--CD7L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00021|$00012~0 at LC1_3_N1
--operation mode is normal

CD7L1 = JB6_sload_path[1] # JB6_sload_path[0] & GD51L3 # !JB6_sload_path[0] & GD6L3;


--CD8L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00023|$00012~0 at LC3_4_N1
--operation mode is normal

CD8L1 = JB6_sload_path[1] # JB6_sload_path[0] & GD51L4 # !JB6_sload_path[0] & GD6L4;


--Q1_MultiSPE_latch is hit_counter_ff:inst_hit_counter_ff|MultiSPE_latch at LC5_9_U1
--operation mode is normal

Q1_MultiSPE_latch_lut_out = M1L3Q # !Q1_FE_pulse_local;
Q1_MultiSPE_latch = DFFE(Q1_MultiSPE_latch_lut_out, GLOBAL(MultiSPE), Q1_MultiSPErst, , );


--Q1_OneSPE_latch is hit_counter_ff:inst_hit_counter_ff|OneSPE_latch at LC4_12_U1
--operation mode is normal

Q1_OneSPE_latch_lut_out = M1L3Q # !Q1_FE_pulse_local;
Q1_OneSPE_latch = DFFE(Q1_OneSPE_latch_lut_out, GLOBAL(OneSPE), Q1_OneSPErst, , );


--H1L81 is atwd_ping_pong:inst_atwd_ping_pong|i~216 at LC6_6_E2
--operation mode is normal

H1L81 = H1L5Q & Y1_command_0_local[2] & !H1_atwd0_read_done_dly;


--H1L91 is atwd_ping_pong:inst_atwd_ping_pong|i~217 at LC4_9_L2
--operation mode is normal

H1L91 = H1L9Q & !DB2_TriggerComplete_in_sync;


--BC1_dpr_wadr[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_wadr[9] at LC6_3_K4
--operation mode is normal

BC1_dpr_wadr[9]_lut_out = JB8_q[9];
BC1_dpr_wadr[9] = DFFE(BC1_dpr_wadr[9]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--BC1_dpr_radr[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_radr[9] at LC9_15_K4
--operation mode is normal

BC1_dpr_radr[9]_lut_out = Y1_rx_dpr_radr_local[9];
BC1_dpr_radr[9] = DFFE(BC1_dpr_radr[9]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , Y1L889Q);


--BC1_dpr_wadr[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_wadr[10] at LC3_16_K4
--operation mode is normal

BC1_dpr_wadr[10]_lut_out = JB8_q[10];
BC1_dpr_wadr[10] = DFFE(BC1_dpr_wadr[10]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--BC1_dpr_radr[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_radr[10] at LC6_15_K4
--operation mode is normal

BC1_dpr_radr[10]_lut_out = Y1_rx_dpr_radr_local[10];
BC1_dpr_radr[10] = DFFE(BC1_dpr_radr[10]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , Y1L889Q);


--BC1_dpr_wadr[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_wadr[11] at LC10_8_K4
--operation mode is normal

BC1_dpr_wadr[11]_lut_out = JB8_q[11];
BC1_dpr_wadr[11] = DFFE(BC1_dpr_wadr[11]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--BC1_dpr_radr[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_radr[11] at LC3_15_K4
--operation mode is normal

BC1_dpr_radr[11]_lut_out = Y1_rx_dpr_radr_local[11];
BC1_dpr_radr[11] = DFFE(BC1_dpr_radr[11]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , Y1L889Q);


--BC1L021 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_6~347 at LC8_8_K4
--operation mode is normal

BC1L021 = !BC1L99 & !BC1L79 & !BC1L101 & !BC1L59;


--BC1L621 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_6~355 at LC9_8_K4
--operation mode is normal

BC1L621 = (!BC1L701 & !BC1L301 & !BC1L501) & CASCADE(BC1L021);


--BC1_dpr_wadr[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_wadr[7] at LC10_14_K4
--operation mode is normal

BC1_dpr_wadr[7]_lut_out = JB8_q[7];
BC1_dpr_wadr[7] = DFFE(BC1_dpr_wadr[7]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--BC1_dpr_radr[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_radr[7] at LC10_15_K4
--operation mode is normal

BC1_dpr_radr[7]_lut_out = Y1_rx_dpr_radr_local[7];
BC1_dpr_radr[7] = DFFE(BC1_dpr_radr[7]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , Y1L889Q);


--BC1L121 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_6~349 at LC1_11_K4
--operation mode is normal

BC1L121 = !BC1L27 & !BC1L47 & !BC1L07 & !BC1L86;


--BC1L721 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|op_6~356 at LC2_11_K4
--operation mode is normal

BC1L721 = (!BC1L67 & !BC1L08 & !BC1L87) & CASCADE(BC1L121);


--H1L02 is atwd_ping_pong:inst_atwd_ping_pong|i~219 at LC8_12_J2
--operation mode is normal

H1L02 = !H1_atwd1_read_done_dly & H1L01Q & Y1_command_0_local[10] # !H1L3Q;


--H1L12 is atwd_ping_pong:inst_atwd_ping_pong|i~220 at LC3_9_L2
--operation mode is normal

H1L12 = !DB1_TriggerComplete_in_sync & H1L4Q;


--UD1L65Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~23 at LC8_12_H3
--operation mode is normal

UD1L65Q_lut_out = !ZD1L621Q & (UD1L7 # UD1L45Q & UD1_last_byte);
UD1L65Q = DFFE(UD1L65Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--UD1L71 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~829 at LC7_12_H3
--operation mode is normal

UD1L71 = UD1_loopcnt[2] & UD1_loopcnt[1] & UD1_loopcnt[0] & !UD1_loopcnt[5];


--UD1L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~2 at LC10_12_H3
--operation mode is normal

UD1L9 = !UD1L71 # !UD1_loopcnt[3] # !UD1_loopcnt[4];


--ZD1L201 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|shift_ct_en~64 at LC2_6_A3
--operation mode is normal

ZD1L201 = FE1L31Q & (ZD1L811Q # ZD1L821Q # ZD1L721Q);


--ZD1L22 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3427 at LC5_13_G3
--operation mode is normal

ZD1L22 = !JB71L8 & !JB81L9;


--ZD1L301 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|shift_ct_en~65 at LC10_12_G3
--operation mode is normal

ZD1L301 = JB71L8 # JB81L9 # !ZD1L231Q & !ZD1L521Q;


--HD1L9Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~36 at LC7_7_G3
--operation mode is normal

HD1L9Q_lut_out = KB1L18Q & !HD1L21Q;
HD1L9Q = DFFE(HD1L9Q_lut_out, GLOBAL(KE1_outclock0), !TB1L02Q, , );


--HD1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|_~313 at LC5_7_G3
--operation mode is normal

HD1L1 = HD1L7Q & PC01_agb_out;


--RD1_valid_wreq is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|valid_wreq at LC8_5_G3
--operation mode is normal

RD1_valid_wreq = HD1L91Q & !RD1_b_full;


--RD1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|_~14 at LC6_5_G3
--operation mode is normal

RD1L1 = RD1_b_non_empty & (HD1L81Q $ (RD1_b_full # !HD1L91Q)) # !RD1_b_non_empty & (RD1_b_full # !HD1L91Q);


--HD1L5Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~32 at LC3_8_G3
--operation mode is normal

HD1L5Q_lut_out = HD1L3Q # HD1L2 # RD1_b_non_empty & HD1L4Q;
HD1L5Q = DFFE(HD1L5Q_lut_out, GLOBAL(KE1_outclock0), !TB1L02Q, , );


--HD1L71 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|tcwf_rdreq~27 at LC3_7_G3
--operation mode is normal

HD1L71 = HD1L5Q & (ZD1L921Q # JB9L41 & HD1L8Q) # !HD1L5Q & JB9L41 & HD1L8Q;


--HD1L11Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~39 at LC4_8_G3
--operation mode is normal

HD1L11Q_lut_out = ZD1L56Q & !RD1_b_non_empty & HD1L4Q # !ZD1L56Q & (HD1L11Q # !RD1_b_non_empty & HD1L4Q);
HD1L11Q = DFFE(HD1L11Q_lut_out, GLOBAL(KE1_outclock0), !TB1L02Q, , );


--ZD1L47 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~807 at LC2_12_A3
--operation mode is normal

ZD1L47 = ZD1L911Q # ZD1L811Q # UD1L3Q & ZD1L411Q;


--ZD1L57 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~808 at LC1_8_A3
--operation mode is normal

ZD1L57 = ZD1L821Q # ZD1L721Q # ZD1L421Q # ZD1L801Q;


--ZD1L67 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~809 at LC3_8_A3
--operation mode is normal

ZD1L67 = KB1L09Q # !KB1L68Q & !KB1L36Q # !FE1L31Q;


--ZD1L77 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~810 at LC8_7_A3
--operation mode is normal

ZD1L77 = ZD1L47 # ZD1L57 # ZD1L511Q & ZD1L67;


--ZD1L87 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~811 at LC2_9_A3
--operation mode is normal

ZD1L87 = FE1L31Q & (ZD1L701Q # ZD1L221Q);


--ZD1L97 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~812 at LC3_9_A3
--operation mode is normal

ZD1L97 = !FE1L31Q & (ZD1L211Q # ZD1L901Q);


--ZD1L08 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~813 at LC7_9_A3
--operation mode is normal

ZD1L08 = ZD1L231Q # ZD1L021Q;


--ZD1L18 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~814 at LC6_9_A3
--operation mode is normal

ZD1L18 = ZD1L521Q # ZD1L97 # !JB81L9 & ZD1L08;


--RD1_valid_rreq is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|valid_rreq at LC7_3_G1
--operation mode is normal

RD1_valid_rreq = RD1_b_non_empty & HD1L81Q;


--QD1_rd_ptr_lsb is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|rd_ptr_lsb at LC3_3_G1
--operation mode is normal

QD1_rd_ptr_lsb_lut_out = !QD1_rd_ptr_lsb;
QD1_rd_ptr_lsb = DFFE(QD1_rd_ptr_lsb_lut_out, GLOBAL(KE1_outclock0), HD1L21Q, , RD1_valid_rreq);


--ZD1L86 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~357 at LC9_4_A3
--operation mode is normal

ZD1L86 = ZD1L131Q # ZD1L011Q;


--ZD1L96 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~358 at LC6_5_A3
--operation mode is normal

ZD1L96 = FE1L31Q & (ZD1L211Q # ZD1L86 # !ZD1L74);


--ZD1L07 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~359 at LC4_6_A3
--operation mode is normal

ZD1L07 = JB81L9 & ZD1L521Q # !JB81L9 & ZD1L231Q;


--ZD1L17 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~360 at LC10_4_A3
--operation mode is normal

ZD1L17 = ZD1L901Q # ZD1L031Q # ZD1L611Q;


--ZD1L27 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~361 at LC4_4_A3
--operation mode is normal

ZD1L27 = ZD1L821Q # !FE1L31Q & (ZD1L17 # !ZD1L94);


--Y1L812Q is slaveregister:slaveregister_inst|dom_id[0]~reg0 at LC6_14_G1
--operation mode is normal

Y1L812Q_lut_out = QE1_MASTERHWDATA[0];
Y1L812Q = DFFE(Y1L812Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L612);


--KC3_dffs[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1] at LC6_11_G1
--operation mode is normal

KC3_dffs[1]_lut_out = ZD1L911Q & Y1L912Q # !ZD1L911Q & KC3_dffs[2];
KC3_dffs[1] = DFFE(KC3_dffs[1]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst37);


--MB1_inst37 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst37 at LC5_12_G1
--operation mode is normal

MB1_inst37 = ZD1L021Q # ZD1L911Q;


--ZD1L32 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3428 at LC1_9_A3
--operation mode is normal

ZD1L32 = JB81L9 & ZD1L521Q;


--ZD1L98 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~357 at LC3_10_A3
--operation mode is normal

ZD1L98 = ZD1L221Q # FE1L31Q & ZD1L011Q # !FE1L31Q & ZD1L611Q;


--ZD1L09 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~358 at LC4_11_A3
--operation mode is normal

ZD1L09 = ZD1L121Q # ZD1L621Q & (!KB1L56Q # !FE1L31Q);


--ZD1L42 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3429 at LC10_8_A3
--operation mode is normal

ZD1L42 = !KB1L09Q & !KB1L68Q & !KB1L36Q # !FE1L31Q;


--ZD1L19 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~359 at LC5_10_A3
--operation mode is normal

ZD1L19 = ZD1L98 # ZD1L09 # ZD1L42 & ZD1L511Q;


--ZD1L68 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~314 at LC3_11_A3
--operation mode is normal

ZD1L68 = ZD1L411Q # !FE1L31Q & (ZD1L621Q # ZD1L611Q);


--ZD1L78 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~315 at LC7_12_A3
--operation mode is normal

ZD1L78 = ZD1L58 # ZD1L68 # ZD1L95Q & JB61L43;


--KB1L52 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|cmd_snd0~73 at LC9_15_C3
--operation mode is normal

KB1L52 = KB1L58Q # KB1L68Q # KB1L88Q;


--KB1L62 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|cmd_snd0~74 at LC6_16_C3
--operation mode is normal

KB1L62 = !V1L4Q & (KB1L42Q # KB1L52 & !ZD1L56Q);


--KB1L72 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|cmd_snd0~75 at LC8_15_C3
--operation mode is normal

KB1L72 = KB1L31 # KB1L62 # Y1_com_ctrl_local[0] & KB1L61;


--KB1L02 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~2290 at LC6_1_C3
--operation mode is normal

KB1L02 = TB1L1Q & (BC1L321 # BC1L221) # !TB1L1Q & VB1L5Q & (BC1L321 # BC1L221);


--KB1L82 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|cmd_snd0~76 at LC3_1_C3
--operation mode is normal

KB1L82 = TB1L51Q # MB1_inst9 & TB1L71Q;


--HB3_q[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[9] at EC5_1_G1
HB3_q[9]_data_in = COM_AD_D[9];
HB3_q[9]_write_enable = RD1_valid_wreq;
HB3_q[9]_clock_0 = GLOBAL(KE1_outclock0);
HB3_q[9]_clock_1 = GLOBAL(KE1_outclock0);
HB3_q[9]_clear_0 = !HD1L21Q;
HB3_q[9]_clock_enable_1 = RD1_valid_rreq;
HB3_q[9]_write_address = WR_ADDR(JB21_sload_path[0], JB21_sload_path[1], JB21_sload_path[2], JB21_sload_path[3], JB21_sload_path[4], JB21_sload_path[5], JB21_sload_path[5]);
HB3_q[9]_read_address = RD_ADDR(HB3L231, JB11_sload_path[0], JB11_sload_path[1], JB11_sload_path[2], JB11_sload_path[3], JB11_sload_path[4], JB11_sload_path[4]);
HB3_q[9] = MEMORY_SEGMENT(HB3_q[9]_data_in, HB3_q[9]_write_enable, HB3_q[9]_clock_0, HB3_q[9]_clock_1, HB3_q[9]_clear_0, , , HB3_q[9]_clock_enable_1, VCC, HB3_q[9]_write_address, HB3_q[9]_read_address);


--HB3_q[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[1] at EC11_1_G1
HB3_q[1]_data_in = COM_AD_D[1];
HB3_q[1]_write_enable = RD1_valid_wreq;
HB3_q[1]_clock_0 = GLOBAL(KE1_outclock0);
HB3_q[1]_clock_1 = GLOBAL(KE1_outclock0);
HB3_q[1]_clear_0 = !HD1L21Q;
HB3_q[1]_clock_enable_1 = RD1_valid_rreq;
HB3_q[1]_write_address = WR_ADDR(JB21_sload_path[0], JB21_sload_path[1], JB21_sload_path[2], JB21_sload_path[3], JB21_sload_path[4], JB21_sload_path[5], JB21_sload_path[5]);
HB3_q[1]_read_address = RD_ADDR(HB3L231, JB11_sload_path[0], JB11_sload_path[1], JB11_sload_path[2], JB11_sload_path[3], JB11_sload_path[4], JB11_sload_path[4]);
HB3_q[1] = MEMORY_SEGMENT(HB3_q[1]_data_in, HB3_q[1]_write_enable, HB3_q[1]_clock_0, HB3_q[1]_clock_1, HB3_q[1]_clear_0, , , HB3_q[1]_clock_enable_1, VCC, HB3_q[1]_write_address, HB3_q[1]_read_address);


--CD63L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00014|muxlut:$00012|$00012~0 at LC8_16_G1
--operation mode is normal

CD63L1 = ZD1L28Q # ZD1L37Q & HB3_q[9] # !ZD1L37Q & HB3_q[1];


--CD63L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00014|muxlut:$00012|result_node~18 at LC9_16_G1
--operation mode is normal

CD63L2 = (!ZD1L37Q & KC3_dffs[1] # !ZD1L28Q) & CASCADE(CD63L1);


--CD53L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00020|$00012~0 at LC5_5_I3
--operation mode is normal

CD53L1 = ZD1L49Q # ZD1L88Q & CD23L2 # !ZD1L88Q & CD13L2;


--KB1L23Q is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|cmd_snd1~reg at LC3_13_C3
--operation mode is normal

KB1L23Q_lut_out = !V1L4Q & (KB1L13 # KB1L42Q);
KB1L23Q = DFFE(KB1L23Q_lut_out, GLOBAL(KE1_outclock0), , , );


--CD33_result_node is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00016|result_node at LC9_14_C3
--operation mode is normal

CD33_result_node = ZD1L28Q & (ZD1L37Q & KB1L23Q # !ZD1L37Q & KB1L68Q);


--CD53L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00020|result_node~28 at LC6_5_I3
--operation mode is normal

CD53L2 = (ZD1L88Q & CD43L2 # !ZD1L88Q & CD33_result_node # !ZD1L49Q) & CASCADE(CD53L1);


--UD1L81 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~830 at LC5_1_J3
--operation mode is normal

UD1L81 = CD45L2 & (ZD1L79Q # CD35L2) # !CD45L2 & !ZD1L79Q & CD35L2;


--KC4_dffs[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[5] at LC7_3_H3
--operation mode is normal

KC4_dffs[5]_lut_out = FE1L31Q & UD1L91 # !FE1L31Q & KC4_dffs[6];
KC4_dffs[5] = DFFE(KC4_dffs[5]_lut_out, GLOBAL(KE1_outclock0), FE1L01Q, , FE1L21Q);


--CB1L72 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~55 at LC6_14_B1
--operation mode is normal

CB1L72 = CB1L181Q # CB1L081Q # CB1L871Q # !CB1L011;


--CB1L901 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~402 at LC10_13_B2
--operation mode is normal

CB1L901 = CB1L971Q & CB1L82;


--CB1L801 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~401 at LC9_14_B1
--operation mode is normal

CB1L801 = CB1L971Q & CB1L03;


--CB2L72 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~55 at LC7_14_S2
--operation mode is normal

CB2L72 = CB2L871Q # CB2L181Q # CB2L081Q # !CB2L011;


--CB2L901 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~402 at LC10_16_S2
--operation mode is normal

CB2L901 = CB2L971Q & CB2L82;


--CB2L801 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~401 at LC2_6_S2
--operation mode is normal

CB2L801 = CB2L971Q & CB2L03;


--HD1L61Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|tcwf_af_ct_aclr~reg at LC2_8_G3
--operation mode is normal

HD1L61Q_lut_out = !HD1L41 & !HD1L51 & !HD1L31 & !HD1L11Q;
HD1L61Q = DFFE(HD1L61Q_lut_out, GLOBAL(KE1_outclock0), !TB1L02Q, , );


--DC1_inst10[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|inst10[7] at LC10_16_D1
--operation mode is normal

DC1_inst10[7]_lut_out = COM_AD_D[7];
DC1_inst10[7] = DFFE(DC1_inst10[7]_lut_out, GLOBAL(KE1_outclock0), , , );


--YB1_srg[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[3] at LC10_5_G4
--operation mode is normal

YB1_srg[3]_lut_out = YB1L32 # YB1L24Q & KC1_dffs[3];
YB1_srg[3] = DFFE(YB1_srg[3]_lut_out, GLOBAL(KE1_outclock0), , , YB1L82);


--YB1L22 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~718 at LC8_6_G4
--operation mode is normal

YB1L22 = YB1L34Q & (YB1_srg[3] # !YB1L14Q & YB1_srg[4]) # !YB1L34Q & !YB1L14Q & YB1_srg[4];


--FC1L22Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~35 at LC7_13_Q4
--operation mode is normal

FC1L22Q_lut_out = TC1L61Q & (!FC1_rxcteq9 & FC1L22Q # !FC1L8Q) # !TC1L61Q & !FC1_rxcteq9 & FC1L22Q;
FC1L22Q = DFFE(FC1L22Q_lut_out, GLOBAL(KE1_outclock0), KB1L55Q, , );


--FC1L61 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|RXDAT~70 at LC6_14_Q4
--operation mode is normal

FC1L61 = (FC1L22Q # !JB3_sload_path[3] & FC1L52Q) & CASCADE(FC1L51);


--GD51L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~9 at LC5_7_N1
--operation mode is normal

GD51L2 = GD21_sout_node[5] & GD81_sout_node[0];


--GD51L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~22 at LC10_6_N1
--operation mode is normal

GD51L6 = GD51L2 & GD81_sout_node[3] & GD81_sout_node[1] & GD81_sout_node[2];


--ZB1_inst is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|inst at LC7_16_N1
--operation mode is normal

ZB1_inst_lut_out = PC7_aeb_out;
ZB1_inst = DFFE(ZB1_inst_lut_out, !GLOBAL(KE1_outclock0), !QC3L1, , );


--ZB1_inst8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|inst8 at LC6_16_N1
--operation mode is normal

ZB1_inst8 = ZB1_inst # !KB1L55Q;


--GD6L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~9 at LC4_11_N1
--operation mode is normal

GD6L2 = GD9_sout_node[0] & GD3_sout_node[5];


--GD6L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~22 at LC10_10_N1
--operation mode is normal

GD6L6 = GD6L2 & GD9_sout_node[2] & GD9_sout_node[3] & GD9_sout_node[1];


--ZB1_inst4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|inst4 at LC8_15_N1
--operation mode is normal

ZB1_inst4_lut_out = PC6_aeb_out;
ZB1_inst4 = DFFE(ZB1_inst4_lut_out, !GLOBAL(KE1_outclock0), !QC2L1, , );


--ZB1_inst7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|inst7 at LC5_16_N1
--operation mode is normal

ZB1_inst7 = ZB1_inst4 # !KB1L55Q;


--GD33L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~9 at LC2_2_N1
--operation mode is normal

GD33L2 = GD63_sout_node[0] & GD03_sout_node[5];


--GD33L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~22 at LC6_2_N1
--operation mode is normal

GD33L6 = GD63_sout_node[3] & GD63_sout_node[2] & GD33L2 & GD63_sout_node[1];


--ZB1_inst2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|inst2 at LC3_1_N1
--operation mode is normal

ZB1_inst2_lut_out = PC9_aeb_out;
ZB1_inst2 = DFFE(ZB1_inst2_lut_out, !GLOBAL(KE1_outclock0), !QC5L1, , );


--ZB1_inst9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|inst9 at LC5_1_N1
--operation mode is normal

ZB1_inst9 = ZB1_inst2 # !KB1L55Q;


--GD42L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~9 at LC2_5_N1
--operation mode is normal

GD42L2 = GD72_sout_node[0] & GD12_sout_node[5];


--GD42L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~22 at LC9_4_N1
--operation mode is normal

GD42L6 = GD72_sout_node[3] & GD72_sout_node[1] & GD72_sout_node[2] & GD42L2;


--ZB1_inst3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|inst3 at LC10_4_N1
--operation mode is normal

ZB1_inst3_lut_out = PC8_aeb_out;
ZB1_inst3 = DFFE(ZB1_inst3_lut_out, !GLOBAL(KE1_outclock0), !QC4L1, , );


--ZB1_inst6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|inst6 at LC2_4_N1
--operation mode is normal

ZB1_inst6 = ZB1_inst3 # !KB1L55Q;


--GD51L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~5 at LC9_10_N1
--operation mode is normal

GD51L1 = GD81_sout_node[0] $ GD21_sout_node[5];


--GD6L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~5 at LC8_10_N1
--operation mode is normal

GD6L1 = GD3_sout_node[5] $ GD9_sout_node[0];


--GD33L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~5 at LC10_9_N1
--operation mode is normal

GD33L1 = GD63_sout_node[0] $ GD03_sout_node[5];


--GD42L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~5 at LC5_4_N1
--operation mode is normal

GD42L1 = GD12_sout_node[5] $ GD72_sout_node[0];


--GD51L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~10 at LC2_7_N1
--operation mode is normal

GD51L3 = GD81_sout_node[1] $ (GD81_sout_node[0] & GD21_sout_node[5]);


--GD6L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~10 at LC5_11_N1
--operation mode is normal

GD6L3 = GD9_sout_node[1] $ (GD9_sout_node[0] & GD3_sout_node[5]);


--GD33L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~10 at LC3_3_N1
--operation mode is normal

GD33L3 = GD63_sout_node[1] $ (GD63_sout_node[0] & GD03_sout_node[5]);


--GD42L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~10 at LC8_4_N1
--operation mode is normal

GD42L3 = GD72_sout_node[1] $ (GD12_sout_node[5] & GD72_sout_node[0]);


--GD51L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~15 at LC3_7_N1
--operation mode is normal

GD51L4 = GD81_sout_node[2] $ (GD81_sout_node[0] & GD21_sout_node[5] & GD81_sout_node[1]);


--GD6L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~15 at LC3_11_N1
--operation mode is normal

GD6L4 = GD9_sout_node[2] $ (GD9_sout_node[0] & GD9_sout_node[1] & GD3_sout_node[5]);


--GD33L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~15 at LC9_2_N1
--operation mode is normal

GD33L4 = GD63_sout_node[2] $ (GD03_sout_node[5] & GD63_sout_node[0] & GD63_sout_node[1]);


--GD42L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~15 at LC10_5_N1
--operation mode is normal

GD42L4 = GD72_sout_node[2] $ (GD72_sout_node[1] & GD72_sout_node[0] & GD12_sout_node[5]);


--Q1_FE_pulse_local is hit_counter_ff:inst_hit_counter_ff|FE_pulse_local at LC10_9_U1
--operation mode is normal

Q1_FE_pulse_local_lut_out = M1L3Q;
Q1_FE_pulse_local = DFFE(Q1_FE_pulse_local_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Q1_MultiSPErst is hit_counter_ff:inst_hit_counter_ff|MultiSPErst at LC1_9_U1
--operation mode is normal

Q1_MultiSPErst_lut_out = !Q1L67 # !Q1_MultiSPE_latch;
Q1_MultiSPErst = DFFE(Q1_MultiSPErst_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--Q1_OneSPErst is hit_counter_ff:inst_hit_counter_ff|OneSPErst at LC9_12_U1
--operation mode is normal

Q1_OneSPErst_lut_out = !Q1L07 # !Q1_OneSPE_latch;
Q1_OneSPErst = DFFE(Q1_OneSPErst_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--BC1_dpr_wadr[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_wadr[1] at LC3_7_K4
--operation mode is normal

BC1_dpr_wadr[1]_lut_out = JB8_q[1];
BC1_dpr_wadr[1] = DFFE(BC1_dpr_wadr[1]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--BC1_dpr_radr[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_radr[1] at LC3_12_K4
--operation mode is normal

BC1_dpr_radr[1]_lut_out = Y1_rx_dpr_radr_local[1];
BC1_dpr_radr[1] = DFFE(BC1_dpr_radr[1]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , Y1L889Q);


--BC1_dpr_wadr[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_wadr[2] at LC9_14_K4
--operation mode is normal

BC1_dpr_wadr[2]_lut_out = JB8_q[2];
BC1_dpr_wadr[2] = DFFE(BC1_dpr_wadr[2]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--BC1_dpr_radr[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_radr[2] at LC2_12_K4
--operation mode is normal

BC1_dpr_radr[2]_lut_out = Y1_rx_dpr_radr_local[2];
BC1_dpr_radr[2] = DFFE(BC1_dpr_radr[2]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , Y1L889Q);


--BC1_dpr_wadr[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_wadr[3] at LC9_10_K4
--operation mode is normal

BC1_dpr_wadr[3]_lut_out = JB8_q[3];
BC1_dpr_wadr[3] = DFFE(BC1_dpr_wadr[3]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--BC1_dpr_radr[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_radr[3] at LC5_8_K4
--operation mode is normal

BC1_dpr_radr[3]_lut_out = Y1_rx_dpr_radr_local[3];
BC1_dpr_radr[3] = DFFE(BC1_dpr_radr[3]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , Y1L889Q);


--BC1_dpr_wadr[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_wadr[4] at LC7_8_K4
--operation mode is normal

BC1_dpr_wadr[4]_lut_out = JB8_q[4];
BC1_dpr_wadr[4] = DFFE(BC1_dpr_wadr[4]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--BC1_dpr_radr[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_radr[4] at LC4_7_K4
--operation mode is normal

BC1_dpr_radr[4]_lut_out = Y1_rx_dpr_radr_local[4];
BC1_dpr_radr[4] = DFFE(BC1_dpr_radr[4]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , Y1L889Q);


--BC1_dpr_wadr[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_wadr[5] at LC2_7_K4
--operation mode is normal

BC1_dpr_wadr[5]_lut_out = JB8_q[5];
BC1_dpr_wadr[5] = DFFE(BC1_dpr_wadr[5]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--BC1_dpr_radr[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_radr[5] at LC1_7_K4
--operation mode is normal

BC1_dpr_radr[5]_lut_out = Y1_rx_dpr_radr_local[5];
BC1_dpr_radr[5] = DFFE(BC1_dpr_radr[5]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , Y1L889Q);


--BC1_dpr_wadr[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_wadr[6] at LC10_10_K4
--operation mode is normal

BC1_dpr_wadr[6]_lut_out = JB8_q[6];
BC1_dpr_wadr[6] = DFFE(BC1_dpr_wadr[6]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--BC1_dpr_radr[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_radr[6] at LC6_10_K4
--operation mode is normal

BC1_dpr_radr[6]_lut_out = Y1_rx_dpr_radr_local[6];
BC1_dpr_radr[6] = DFFE(BC1_dpr_radr[6]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , Y1L889Q);


--UD1L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i93~93 at LC3_12_H3
--operation mode is normal

UD1L7 = UD1L65Q & (!UD1L71 # !UD1_loopcnt[3] # !UD1_loopcnt[4]);


--UD1L45Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~21 at LC3_10_H3
--operation mode is normal

UD1L45Q_lut_out = !ZD1L621Q & (UD1L5 # UD1L4 # !UD1L35Q);
UD1L45Q = DFFE(UD1L45Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--UD1_last_byte is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|last_byte at LC5_12_H3
--operation mode is normal

UD1_last_byte_lut_out = !ZD1L621Q & (ZD1L411Q # UD1_last_byte);
UD1_last_byte = DFFE(UD1_last_byte_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--UD1L55Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~22 at LC6_12_H3
--operation mode is normal

UD1L55Q_lut_out = !ZD1L621Q & (UD1L6 # UD1L55Q & UD1L8);
UD1L55Q = DFFE(UD1L55Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--UD1L01 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~42 at LC10_11_H3
--operation mode is normal

UD1L01 = !UD1L55Q & !UD1L65Q;


--HD1L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|_~314 at LC6_8_G3
--operation mode is normal

HD1L2 = !ZD1L921Q & HD1L5Q;


--HD1L4Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~31 at LC7_8_G3
--operation mode is normal

HD1L4Q_lut_out = HD1L01Q;
HD1L4Q = DFFE(HD1L4Q_lut_out, GLOBAL(KE1_outclock0), !TB1L02Q, , );


--QD1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|_~0 at LC5_3_G1
--operation mode is normal

QD1L1 = HD1L81Q & RD1_b_non_empty & !QD1_rd_ptr_lsb;


--Y1L612 is slaveregister:slaveregister_inst|dom_id[0]~114 at LC3_13_D2
--operation mode is normal

Y1L612 = Y1L153 & Y1L712 & !B1L53Q & Y1L731;


--Y1L912Q is slaveregister:slaveregister_inst|dom_id[1]~reg0 at LC10_10_G1
--operation mode is normal

Y1L912Q_lut_out = QE1_MASTERHWDATA[1];
Y1L912Q = DFFE(Y1L912Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L612);


--KC3_dffs[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2] at LC7_11_G1
--operation mode is normal

KC3_dffs[2]_lut_out = ZD1L911Q & Y1L022Q # !ZD1L911Q & KC3_dffs[3];
KC3_dffs[2] = DFFE(KC3_dffs[2]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst37);


--UC2_SRG[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[8] at LC3_4_J3
--operation mode is normal

UC2_SRG[8]_lut_out = ZD1L621Q # UD1_crc32_en & UC2_i10 # !UD1_crc32_en & UC2_SRG[8];
UC2_SRG[8] = DFFE(UC2_SRG[8]_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--UC2_SRG[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[0] at LC5_5_J3
--operation mode is normal

UC2_SRG[0]_lut_out = ZD1L621Q # UD1_crc32_en & UC2_i4 # !UD1_crc32_en & UC2_SRG[0];
UC2_SRG[0] = DFFE(UC2_SRG[0]_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--CD32L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00014|$00012~0 at LC6_4_J3
--operation mode is normal

CD32L1 = ZD1L28Q # ZD1L37Q & UC2_SRG[8] # !ZD1L37Q & UC2_SRG[0];


--UC2_SRG[24] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[24] at LC6_5_J3
--operation mode is normal

UC2_SRG[24]_lut_out = ZD1L621Q # UD1_crc32_en & UC2_SRG[23] # !UD1_crc32_en & UC2_SRG[24];
UC2_SRG[24] = DFFE(UC2_SRG[24]_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--UC2_SRG[16] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[16] at LC4_5_J3
--operation mode is normal

UC2_SRG[16]_lut_out = ZD1L621Q # UD1_crc32_en & UC2_i14 # !UD1_crc32_en & UC2_SRG[16];
UC2_SRG[16] = DFFE(UC2_SRG[16]_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--CD32L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00014|result_node~26 at LC7_4_J3
--operation mode is normal

CD32L2 = (ZD1L37Q & UC2_SRG[24] # !ZD1L37Q & UC2_SRG[16] # !ZD1L28Q) & CASCADE(CD32L1);


--CD22L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00012|$00012~0 at LC2_7_I3
--operation mode is normal

CD22L1 = ZD1L28Q # ZD1L37Q & RE1_portadataout[8] # !ZD1L37Q & RE1_portadataout[0];


--CD22L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00012|result_node~26 at LC3_7_I3
--operation mode is normal

CD22L2 = (ZD1L37Q & RE1_portadataout[24] # !ZD1L37Q & RE1_portadataout[16] # !ZD1L28Q) & CASCADE(CD22L1);


--KC2_dffs[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] at LC7_1_I3
--operation mode is normal

KC2_dffs[0]_lut_out = KC2_dffs[1] & (JB03_sload_path[0] # !NB1L71Q) # !KC2_dffs[1] & NB1L71Q & JB03_sload_path[0];
KC2_dffs[0] = DFFE(KC2_dffs[0]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst36);


--KC5_dffs[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[0] at LC6_1_I3
--operation mode is normal

KC5_dffs[0]_lut_out = KC5_dffs[1] & (JB03_sload_path[0] # !HD1L7Q) # !KC5_dffs[1] & HD1L7Q & JB03_sload_path[0];
KC5_dffs[0] = DFFE(KC5_dffs[0]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst38);


--CD52L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00018|result_node~27 at LC8_1_I3
--operation mode is normal

CD52L1 = ZD1L37Q & KC2_dffs[0] # !ZD1L37Q & KC5_dffs[0] # !ZD1L28Q;


--KB1L03 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|cmd_snd1~90 at LC8_14_C3
--operation mode is normal

KB1L03 = !ZD1L56Q & (KB1L48Q # KB1L78Q # KB1L58Q);


--KB1L26 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|send_ctrl~140 at LC3_12_C3
--operation mode is normal

KB1L26 = !QC6L71 & !JB91_pre_out[15] & TB1L41Q & !JB91_pre_out[14];


--KB1L13 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|cmd_snd1~91 at LC4_13_C3
--operation mode is normal

KB1L13 = KB1L03 # KB1L77Q & (TB1L51Q # KB1L26);


--HB3_q[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[2] at EC12_1_G1
HB3_q[2]_data_in = COM_AD_D[2];
HB3_q[2]_write_enable = RD1_valid_wreq;
HB3_q[2]_clock_0 = GLOBAL(KE1_outclock0);
HB3_q[2]_clock_1 = GLOBAL(KE1_outclock0);
HB3_q[2]_clear_0 = !HD1L21Q;
HB3_q[2]_clock_enable_1 = RD1_valid_rreq;
HB3_q[2]_write_address = WR_ADDR(JB21_sload_path[0], JB21_sload_path[1], JB21_sload_path[2], JB21_sload_path[3], JB21_sload_path[4], JB21_sload_path[5], JB21_sload_path[5]);
HB3_q[2]_read_address = RD_ADDR(HB3L231, JB11_sload_path[0], JB11_sload_path[1], JB11_sload_path[2], JB11_sload_path[3], JB11_sload_path[4], JB11_sload_path[4]);
HB3_q[2] = MEMORY_SEGMENT(HB3_q[2]_data_in, HB3_q[2]_write_enable, HB3_q[2]_clock_0, HB3_q[2]_clock_1, HB3_q[2]_clear_0, , , HB3_q[2]_clock_enable_1, VCC, HB3_q[2]_write_address, HB3_q[2]_read_address);


--CD54L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00014|muxlut:$00012|$00012~0 at LC1_12_G1
--operation mode is normal

CD54L1 = ZD1L28Q # !ZD1L37Q & HB3_q[2];


--CD54L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00014|muxlut:$00012|result_node~18 at LC2_12_G1
--operation mode is normal

CD54L2 = (KC3_dffs[2] & !ZD1L37Q # !ZD1L28Q) & CASCADE(CD54L1);


--CD44L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00020|$00012~0 at LC9_1_I3
--operation mode is normal

CD44L1 = ZD1L49Q # ZD1L88Q & CD14L2 # !ZD1L88Q & CD04L2;


--KC2_dffs[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] at LC7_2_I3
--operation mode is normal

KC2_dffs[2]_lut_out = NB1L71Q & JB03_sload_path[2] # !NB1L71Q & KC2_dffs[3];
KC2_dffs[2] = DFFE(KC2_dffs[2]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst36);


--KC5_dffs[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[2] at LC9_2_I3
--operation mode is normal

KC5_dffs[2]_lut_out = KC5_dffs[3] & (JB03_sload_path[2] # !HD1L7Q) # !KC5_dffs[3] & JB03_sload_path[2] & HD1L7Q;
KC5_dffs[2] = DFFE(KC5_dffs[2]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst38);


--CD34_result_node is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00018|result_node at LC5_1_I3
--operation mode is normal

CD34_result_node = ZD1L28Q & (ZD1L37Q & KC2_dffs[2] # !ZD1L37Q & KC5_dffs[2]);


--CD44L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00020|result_node~28 at LC10_1_I3
--operation mode is normal

CD44L2 = (ZD1L88Q & CD34_result_node # !ZD1L88Q & CD24L2 # !ZD1L49Q) & CASCADE(CD44L1);


--UD1L91 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~831 at LC3_4_H3
--operation mode is normal

UD1L91 = CD26L3 & (CD36L2 # !ZD1L79Q) # !CD26L3 & ZD1L79Q & CD36L2;


--KC4_dffs[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[6] at LC6_2_H3
--operation mode is normal

KC4_dffs[6]_lut_out = KC4_dffs[7] & (UD1L02 # !FE1L31Q) # !KC4_dffs[7] & UD1L02 & FE1L31Q;
KC4_dffs[6] = DFFE(KC4_dffs[6]_lut_out, GLOBAL(KE1_outclock0), FE1L01Q, , FE1L21Q);


--HD1L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|tcwf_af_ct_aclr~79 at LC1_7_G3
--operation mode is normal

HD1L31 = KB1L18Q & JB9L41 & HD1L8Q # !KB1L18Q & (JB9L41 & HD1L8Q # !HD1L21Q);


--HD1L41 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|tcwf_af_ct_aclr~80 at LC5_8_G3
--operation mode is normal

HD1L41 = HD1L7Q # HD1L3Q # HD1L6Q # HD1L5Q;


--HD1L01Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~37 at LC9_8_G3
--operation mode is normal

HD1L01Q_lut_out = ZD1L921Q & HD1L5Q;
HD1L01Q = DFFE(HD1L01Q_lut_out, GLOBAL(KE1_outclock0), !TB1L02Q, , );


--HD1L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|DCTC_FWR:inst2|tcwf_af_ct_aclr~81 at LC8_8_G3
--operation mode is normal

HD1L51 = HD1L4Q # HD1L01Q;


--DC1_inst10[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|inst10[6] at LC9_16_D1
--operation mode is normal

DC1_inst10[6]_lut_out = COM_AD_D[6];
DC1_inst10[6] = DFFE(DC1_inst10[6]_lut_out, GLOBAL(KE1_outclock0), , , );


--YB1_srg[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[2] at LC7_4_G4
--operation mode is normal

YB1_srg[2]_lut_out = YB1L42 # YB1L24Q & KC1_dffs[2];
YB1_srg[2] = DFFE(YB1_srg[2]_lut_out, GLOBAL(KE1_outclock0), , , YB1L82);


--YB1L32 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~719 at LC9_5_G4
--operation mode is normal

YB1L32 = YB1_srg[3] & (YB1L34Q & YB1_srg[2] # !YB1L14Q) # !YB1_srg[3] & YB1L34Q & YB1_srg[2];


--QC3L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|last_node[0]~47 at LC6_8_N1
--operation mode is normal

QC3L1 = QC3_or_node[0][3] & (GD51L5 & GD81_sout_node[3] & GD81_sout_node[4] # !GD51L5 & !GD81_sout_node[3] & !GD81_sout_node[4]);


--QC2L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|last_node[0]~47 at LC10_1_N1
--operation mode is normal

QC2L1 = QC2_or_node[0][3] & (GD9_sout_node[3] & GD9_sout_node[4] & GD6L5 # !GD9_sout_node[3] & !GD9_sout_node[4] & !GD6L5);


--QC5L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|last_node[0]~47 at LC5_9_N1
--operation mode is normal

QC5L1 = QC5_or_node[0][3] & (GD63_sout_node[3] & GD63_sout_node[4] & GD33L5 # !GD63_sout_node[3] & !GD63_sout_node[4] & !GD33L5);


--QC4L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|last_node[0]~47 at LC5_15_N1
--operation mode is normal

QC4L1 = QC4_or_node[0][3] & (GD72_sout_node[3] & GD72_sout_node[4] & GD42L5 # !GD72_sout_node[3] & !GD72_sout_node[4] & !GD42L5);


--Q1L97 is hit_counter_ff:inst_hit_counter_ff|i~50 at LC6_9_U1
--operation mode is normal

Q1L97 = Y1_command_4_local[13] & (Y1_command_4_local[12] # Q1_MultiSPEreset_cnt[7]) # !Y1_command_4_local[13] & !Y1_command_4_local[12] & Q1_MultiSPEreset_cnt[5];


--Q1L08 is hit_counter_ff:inst_hit_counter_ff|i~51 at LC8_10_U1
--operation mode is normal

Q1L08 = Q1L97 & (Q1_MultiSPEreset_cnt[8] # !Y1_command_4_local[12]) # !Q1L97 & Y1_command_4_local[12] & Q1_MultiSPEreset_cnt[6];


--Q1L19 is hit_counter_ff:inst_hit_counter_ff|i~571 at LC10_10_U1
--operation mode is normal

Q1L19 = Q1_MultiSPEreset_cnt[11] & (Y1_command_4_local[13] # Q1_MultiSPEreset_cnt[9]) # !Q1_MultiSPEreset_cnt[11] & !Y1_command_4_local[13] & Q1_MultiSPEreset_cnt[9];


--Q1L29 is hit_counter_ff:inst_hit_counter_ff|i~572 at LC9_10_U1
--operation mode is normal

Q1L29 = Y1_command_4_local[12] & Q1_MultiSPEreset_cnt[10] & !Y1_command_4_local[13] # !Y1_command_4_local[12] & Q1L19;


--Q1L77 is hit_counter_ff:inst_hit_counter_ff|i~48 at LC3_8_U1
--operation mode is normal

Q1L77 = Y1_command_4_local[12] & (Y1_command_4_local[13] # Q1_MultiSPEreset_cnt[2]) # !Y1_command_4_local[12] & !Y1_command_4_local[13] & Q1_MultiSPEreset_cnt[1];


--Q1L87 is hit_counter_ff:inst_hit_counter_ff|i~49 at LC4_8_U1
--operation mode is normal

Q1L87 = Q1L77 & (Q1_MultiSPEreset_cnt[4] # !Y1_command_4_local[13]) # !Q1L77 & Y1_command_4_local[13] & Q1_MultiSPEreset_cnt[3];


--Q1L57 is hit_counter_ff:inst_hit_counter_ff|i~46 at LC7_9_U1
--operation mode is normal

Q1L57 = Y1_command_4_local[15] & (Y1_command_4_local[14] # Q1L29) # !Y1_command_4_local[15] & !Y1_command_4_local[14] & Q1L87;


--Q1L39 is hit_counter_ff:inst_hit_counter_ff|i~573 at LC2_8_U1
--operation mode is normal

Q1L39 = Y1_command_4_local[13] & Y1_command_4_local[12] & !Q1_MultiSPEreset_cnt[0];


--Q1L67 is hit_counter_ff:inst_hit_counter_ff|i~47 at LC3_9_U1
--operation mode is normal

Q1L67 = Q1L57 & (Q1L39 # !Y1_command_4_local[14]) # !Q1L57 & Y1_command_4_local[14] & Q1L08;


--Q1L49 is hit_counter_ff:inst_hit_counter_ff|i~574 at LC10_13_U1
--operation mode is normal

Q1L49 = Q1_OneSPEreset_cnt[11] & (Y1_command_4_local[13] # Q1_OneSPEreset_cnt[9]) # !Q1_OneSPEreset_cnt[11] & !Y1_command_4_local[13] & Q1_OneSPEreset_cnt[9];


--Q1L59 is hit_counter_ff:inst_hit_counter_ff|i~575 at LC7_13_U1
--operation mode is normal

Q1L59 = Y1_command_4_local[12] & !Y1_command_4_local[13] & Q1_OneSPEreset_cnt[10] # !Y1_command_4_local[12] & Q1L49;


--Q1L37 is hit_counter_ff:inst_hit_counter_ff|i~44 at LC2_12_U1
--operation mode is normal

Q1L37 = Y1_command_4_local[13] & (Y1_command_4_local[12] # Q1_OneSPEreset_cnt[7]) # !Y1_command_4_local[13] & !Y1_command_4_local[12] & Q1_OneSPEreset_cnt[5];


--Q1L47 is hit_counter_ff:inst_hit_counter_ff|i~45 at LC6_12_U1
--operation mode is normal

Q1L47 = Q1L37 & (Q1_OneSPEreset_cnt[8] # !Y1_command_4_local[12]) # !Q1L37 & Y1_command_4_local[12] & Q1_OneSPEreset_cnt[6];


--Q1L17 is hit_counter_ff:inst_hit_counter_ff|i~42 at LC5_12_U1
--operation mode is normal

Q1L17 = Y1_command_4_local[12] & (Q1_OneSPEreset_cnt[2] # Y1_command_4_local[13]) # !Y1_command_4_local[12] & !Y1_command_4_local[13] & Q1_OneSPEreset_cnt[1];


--Q1L27 is hit_counter_ff:inst_hit_counter_ff|i~43 at LC10_12_U1
--operation mode is normal

Q1L27 = Q1L17 & (Q1_OneSPEreset_cnt[4] # !Y1_command_4_local[13]) # !Q1L17 & Y1_command_4_local[13] & Q1_OneSPEreset_cnt[3];


--Q1L96 is hit_counter_ff:inst_hit_counter_ff|i~40 at LC3_12_U1
--operation mode is normal

Q1L96 = Y1_command_4_local[14] & (Y1_command_4_local[15] # Q1L47) # !Y1_command_4_local[14] & !Y1_command_4_local[15] & Q1L27;


--Q1L69 is hit_counter_ff:inst_hit_counter_ff|i~576 at LC3_11_U1
--operation mode is normal

Q1L69 = Y1_command_4_local[13] & Y1_command_4_local[12] & !Q1_OneSPEreset_cnt[0];


--Q1L07 is hit_counter_ff:inst_hit_counter_ff|i~41 at LC8_12_U1
--operation mode is normal

Q1L07 = Q1L96 & (Q1L69 # !Y1_command_4_local[15]) # !Q1L96 & Y1_command_4_local[15] & Q1L59;


--BC1_dpr_wadr[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_wadr[0] at LC6_8_K4
--operation mode is normal

BC1_dpr_wadr[0]_lut_out = JB8_q[0];
BC1_dpr_wadr[0] = DFFE(BC1_dpr_wadr[0]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--BC1_dpr_radr[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_ap:inst24|dpr_radr[0] at LC1_12_K4
--operation mode is normal

BC1_dpr_radr[0]_lut_out = Y1_rx_dpr_radr_local[0];
BC1_dpr_radr[0] = DFFE(BC1_dpr_radr[0]_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , Y1L889Q);


--UD1L4 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i91~89 at LC2_11_H3
--operation mode is normal

UD1L4 = UD1L71 & !UD1_loopcnt[4] & UD1L55Q & !UD1_loopcnt[3];


--UD1L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i91~90 at LC9_11_H3
--operation mode is normal

UD1L5 = UD1L45Q & !UD1_last_byte & (!FE1L31Q # !ZD1L65Q);


--UD1L35Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~20 at LC5_4_H3
--operation mode is normal

UD1L35Q_lut_out = !ZD1L621Q;
UD1L35Q = DFFE(UD1L35Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , );


--UD1L6 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i92~96 at LC1_11_H3
--operation mode is normal

UD1L6 = ZD1L65Q & UD1L45Q & FE1L31Q & !UD1_last_byte;


--UD1L8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~1 at LC9_12_H3
--operation mode is normal

UD1L8 = UD1_loopcnt[4] # UD1_loopcnt[3] # !UD1L71;


--Y1L022Q is slaveregister:slaveregister_inst|dom_id[2]~reg0 at LC4_10_G1
--operation mode is normal

Y1L022Q_lut_out = QE1_MASTERHWDATA[2];
Y1L022Q = DFFE(Y1L022Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L612);


--KC3_dffs[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3] at LC8_11_G1
--operation mode is normal

KC3_dffs[3]_lut_out = ZD1L911Q & Y1L122Q # !ZD1L911Q & KC3_dffs[4];
KC3_dffs[3] = DFFE(KC3_dffs[3]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst37);


--ZD1L39 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~366 at LC7_2_A3
--operation mode is normal

ZD1L39 = (!ZD1L2 & !ZD1L11 & ZD1L301 & !ZD1L01) & CASCADE(ZD1L29);


--ZD1L29 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~365 at LC6_2_A3
--operation mode is normal

ZD1L29 = !ZD1L821Q & !ZD1L721Q & (ZD1L501Q # ZD1L6);


--UC2_SRG[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[7] at LC8_10_J3
--operation mode is normal

UC2_SRG[7]_lut_out = ZD1L621Q # UD1_crc32_en & UC2_i9 # !UD1_crc32_en & UC2_SRG[7];
UC2_SRG[7] = DFFE(UC2_SRG[7]_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--UC2_SRG[31] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[31] at LC10_8_J3
--operation mode is normal

UC2_SRG[31]_lut_out = ZD1L621Q # UD1_crc32_en & UC2_SRG[30] # !UD1_crc32_en & UC2_SRG[31];
UC2_SRG[31] = DFFE(UC2_SRG[31]_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--UC2_i10 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i10 at LC2_5_J3
--operation mode is normal

UC2_i10 = UC2_SRG[31] $ UC2_SRG[7];


--UD1_crc32_en is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32_en at LC10_13_H3
--operation mode is normal

UD1_crc32_en_lut_out = !ZD1L621Q & (UD1L55Q # UD1L65Q);
UD1_crc32_en = DFFE(UD1_crc32_en_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--UD1_crc32_data is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32_data at LC4_13_H3
--operation mode is normal

UD1_crc32_data_lut_out = UD1_srg[7] & (ZD1L621Q # !UD1L65Q);
UD1_crc32_data = DFFE(UD1_crc32_data_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--UC2_i4 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i4 at LC4_6_J3
--operation mode is normal

UC2_i4 = UC2_SRG[31] $ UD1_crc32_data;


--UC2_SRG[23] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[23] at LC5_10_J3
--operation mode is normal

UC2_SRG[23]_lut_out = ZD1L621Q # UD1_crc32_en & UC2_i16 # !UD1_crc32_en & UC2_SRG[23];
UC2_SRG[23] = DFFE(UC2_SRG[23]_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--UC2_SRG[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[15] at LC9_10_J3
--operation mode is normal

UC2_SRG[15]_lut_out = ZD1L621Q # UD1_crc32_en & UC2_SRG[14] # !UD1_crc32_en & UC2_SRG[15];
UC2_SRG[15] = DFFE(UC2_SRG[15]_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--UC2_i14 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i14 at LC3_5_J3
--operation mode is normal

UC2_i14 = UC2_SRG[31] $ UC2_SRG[15];


--KC2_dffs[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] at LC2_1_I3
--operation mode is normal

KC2_dffs[1]_lut_out = KC2_dffs[2] & (JB03_sload_path[1] # !NB1L71Q) # !KC2_dffs[2] & NB1L71Q & JB03_sload_path[1];
KC2_dffs[1] = DFFE(KC2_dffs[1]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst36);


--NB1L71Q is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|tx_time_lat~reg at LC5_1_B3
--operation mode is normal

NB1L71Q_lut_out = NB1L5;
NB1L71Q = DFFE(NB1L71Q_lut_out, GLOBAL(KE1_outclock0), KB1L011Q, , );


--MB1_inst36 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst36 at LC5_4_I2
--operation mode is normal

MB1_inst36 = NB1L71Q # ZD1L231Q;


--KC5_dffs[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[1] at LC1_1_I3
--operation mode is normal

KC5_dffs[1]_lut_out = KC5_dffs[2] & (JB03_sload_path[1] # !HD1L7Q) # !KC5_dffs[2] & HD1L7Q & JB03_sload_path[1];
KC5_dffs[1] = DFFE(KC5_dffs[1]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst38);


--MB1_inst38 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst38 at LC6_6_I3
--operation mode is normal

MB1_inst38 = HD1L7Q # ZD1L521Q;


--UC2_SRG[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[9] at LC9_4_J3
--operation mode is normal

UC2_SRG[9]_lut_out = ZD1L621Q # UD1_crc32_en & UC2_SRG[8] # !UD1_crc32_en & UC2_SRG[9];
UC2_SRG[9] = DFFE(UC2_SRG[9]_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--UC2_SRG[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[1] at LC4_4_J3
--operation mode is normal

UC2_SRG[1]_lut_out = ZD1L621Q # UD1_crc32_en & UC2_i5 # !UD1_crc32_en & UC2_SRG[1];
UC2_SRG[1] = DFFE(UC2_SRG[1]_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--CD23L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00014|$00012~0 at LC8_3_J3
--operation mode is normal

CD23L1 = ZD1L28Q # ZD1L37Q & UC2_SRG[9] # !ZD1L37Q & UC2_SRG[1];


--UC2_SRG[25] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[25] at LC10_4_J3
--operation mode is normal

UC2_SRG[25]_lut_out = ZD1L621Q # UD1_crc32_en & UC2_SRG[24] # !UD1_crc32_en & UC2_SRG[25];
UC2_SRG[25] = DFFE(UC2_SRG[25]_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--UC2_SRG[17] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[17] at LC5_4_J3
--operation mode is normal

UC2_SRG[17]_lut_out = ZD1L621Q # UD1_crc32_en & UC2_SRG[16] # !UD1_crc32_en & UC2_SRG[17];
UC2_SRG[17] = DFFE(UC2_SRG[17]_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--CD23L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00014|result_node~26 at LC9_3_J3
--operation mode is normal

CD23L2 = (ZD1L37Q & UC2_SRG[25] # !ZD1L37Q & UC2_SRG[17] # !ZD1L28Q) & CASCADE(CD23L1);


--CD13L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00012|$00012~0 at LC4_6_I3
--operation mode is normal

CD13L1 = ZD1L28Q # ZD1L37Q & RE1_portadataout[9] # !ZD1L37Q & RE1_portadataout[1];


--CD13L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00012|result_node~26 at LC5_6_I3
--operation mode is normal

CD13L2 = (ZD1L37Q & RE1_portadataout[25] # !ZD1L37Q & RE1_portadataout[17] # !ZD1L28Q) & CASCADE(CD13L1);


--CD43L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00018|$00012~0 at LC4_2_I3
--operation mode is normal

CD43L1 = ZD1L28Q # !ZD1L37Q;


--CD43L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00018|result_node~28 at LC5_2_I3
--operation mode is normal

CD43L2 = (ZD1L37Q & KC2_dffs[1] # !ZD1L37Q & KC5_dffs[1] # !ZD1L28Q) & CASCADE(CD43L1);


--KC2_dffs[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3] at LC8_2_I3
--operation mode is normal

KC2_dffs[3]_lut_out = KC2_dffs[4] & (JB03_sload_path[3] # !NB1L71Q) # !KC2_dffs[4] & NB1L71Q & JB03_sload_path[3];
KC2_dffs[3] = DFFE(KC2_dffs[3]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst36);


--KC5_dffs[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[3] at LC8_3_I3
--operation mode is normal

KC5_dffs[3]_lut_out = HD1L7Q & JB03_sload_path[3] # !HD1L7Q & KC5_dffs[4];
KC5_dffs[3] = DFFE(KC5_dffs[3]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst38);


--HB3_q[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[3] at EC9_1_G1
HB3_q[3]_data_in = COM_AD_D[3];
HB3_q[3]_write_enable = RD1_valid_wreq;
HB3_q[3]_clock_0 = GLOBAL(KE1_outclock0);
HB3_q[3]_clock_1 = GLOBAL(KE1_outclock0);
HB3_q[3]_clear_0 = !HD1L21Q;
HB3_q[3]_clock_enable_1 = RD1_valid_rreq;
HB3_q[3]_write_address = WR_ADDR(JB21_sload_path[0], JB21_sload_path[1], JB21_sload_path[2], JB21_sload_path[3], JB21_sload_path[4], JB21_sload_path[5], JB21_sload_path[5]);
HB3_q[3]_read_address = RD_ADDR(HB3L231, JB11_sload_path[0], JB11_sload_path[1], JB11_sload_path[2], JB11_sload_path[3], JB11_sload_path[4], JB11_sload_path[4]);
HB3_q[3] = MEMORY_SEGMENT(HB3_q[3]_data_in, HB3_q[3]_write_enable, HB3_q[3]_clock_0, HB3_q[3]_clock_1, HB3_q[3]_clear_0, , , HB3_q[3]_clock_enable_1, VCC, HB3_q[3]_write_address, HB3_q[3]_read_address);


--CD45L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00014|muxlut:$00012|$00012~0 at LC7_12_G1
--operation mode is normal

CD45L1 = ZD1L28Q # !ZD1L37Q & HB3_q[3];


--CD45L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00014|muxlut:$00012|result_node~18 at LC8_12_G1
--operation mode is normal

CD45L2 = (KC3_dffs[3] & !ZD1L37Q # !ZD1L28Q) & CASCADE(CD45L1);


--CD35L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00020|$00012~0 at LC8_1_J3
--operation mode is normal

CD35L1 = ZD1L49Q # ZD1L88Q & CD05L2 # !ZD1L88Q & CD94L2;


--CD35L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00020|result_node~28 at LC9_1_J3
--operation mode is normal

CD35L2 = (ZD1L88Q & CD25L2 # !ZD1L88Q & CD15L2 # !ZD1L49Q) & CASCADE(CD35L1);


--UD1L02 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~832 at LC3_2_H3
--operation mode is normal

UD1L02 = ZD1L79Q & CD27L2 # !ZD1L79Q & CD17L3;


--KC4_dffs[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[7] at LC4_3_H3
--operation mode is normal

KC4_dffs[7]_lut_out = FE1L31Q & UD1L12 # !FE1L31Q & KC4_dffs[8];
KC4_dffs[7] = DFFE(KC4_dffs[7]_lut_out, GLOBAL(KE1_outclock0), FE1L01Q, , FE1L21Q);


--DC1_inst10[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|inst10[5] at LC4_16_D1
--operation mode is normal

DC1_inst10[5]_lut_out = COM_AD_D[5];
DC1_inst10[5] = DFFE(DC1_inst10[5]_lut_out, GLOBAL(KE1_outclock0), , , );


--YB1_srg[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[1] at LC5_4_G4
--operation mode is normal

YB1_srg[1]_lut_out = YB1L52 # KC1_dffs[1] & YB1L24Q;
YB1_srg[1] = DFFE(YB1_srg[1]_lut_out, GLOBAL(KE1_outclock0), , , YB1L82);


--YB1L42 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~720 at LC6_4_G4
--operation mode is normal

YB1L42 = YB1_srg[1] & (YB1L34Q # !YB1L14Q & YB1_srg[2]) # !YB1_srg[1] & !YB1L14Q & YB1_srg[2];


--PC7_aeb_out is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[1]|comptree:comparator|cmpchain:cmp_end|aeb_out at LC3_16_N1
--operation mode is normal

PC7_aeb_out = JB6_sload_path[0] & !JB6_sload_path[1];


--PC6_aeb_out is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[0]|comptree:comparator|cmpchain:cmp_end|aeb_out at LC9_16_N1
--operation mode is normal

PC6_aeb_out = !JB6_sload_path[0] & !JB6_sload_path[1];


--PC9_aeb_out is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[3]|comptree:comparator|cmpchain:cmp_end|aeb_out at LC5_2_N1
--operation mode is normal

PC9_aeb_out = JB6_sload_path[0] & JB6_sload_path[1];


--PC8_aeb_out is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[2]|comptree:comparator|cmpchain:cmp_end|aeb_out at LC1_4_N1
--operation mode is normal

PC8_aeb_out = !JB6_sload_path[0] & JB6_sload_path[1];


--Y1L122Q is slaveregister:slaveregister_inst|dom_id[3]~reg0 at LC3_11_G1
--operation mode is normal

Y1L122Q_lut_out = QE1_MASTERHWDATA[3];
Y1L122Q = DFFE(Y1L122Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L612);


--KC3_dffs[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[4] at LC9_10_G1
--operation mode is normal

KC3_dffs[4]_lut_out = ZD1L911Q & Y1L222Q # !ZD1L911Q & KC3_dffs[5];
KC3_dffs[4] = DFFE(KC3_dffs[4]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst37);


--UC2_SRG[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[6] at LC7_10_J3
--operation mode is normal

UC2_SRG[6]_lut_out = ZD1L621Q # UD1_crc32_en & UC2_SRG[5] # !UD1_crc32_en & UC2_SRG[6];
UC2_SRG[6] = DFFE(UC2_SRG[6]_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--UC2_i9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i9 at LC3_9_J3
--operation mode is normal

UC2_i9 = UC2_SRG[31] $ UC2_SRG[6];


--UC2_SRG[30] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[30] at LC3_8_J3
--operation mode is normal

UC2_SRG[30]_lut_out = ZD1L621Q # UD1_crc32_en & UC2_SRG[29] # !UD1_crc32_en & UC2_SRG[30];
UC2_SRG[30] = DFFE(UC2_SRG[30]_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--UD1_srg[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[7] at LC5_13_H3
--operation mode is normal

UD1_srg[7]_lut_out = UD1L11 # UD1L22 # UD1L55Q & UD1_srg[6];
UD1_srg[7] = DFFE(UD1_srg[7]_lut_out, GLOBAL(KE1_outclock0), , , UD1L84);


--UC2_SRG[22] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[22] at LC6_9_J3
--operation mode is normal

UC2_SRG[22]_lut_out = ZD1L621Q # UD1_crc32_en & UC2_i15 # !UD1_crc32_en & UC2_SRG[22];
UC2_SRG[22] = DFFE(UC2_SRG[22]_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--UC2_i16 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i16 at LC1_9_J3
--operation mode is normal

UC2_i16 = UC2_SRG[31] $ UC2_SRG[22];


--UC2_SRG[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[14] at LC10_10_J3
--operation mode is normal

UC2_SRG[14]_lut_out = ZD1L621Q # UD1_crc32_en & UC2_SRG[13] # !UD1_crc32_en & UC2_SRG[14];
UC2_SRG[14] = DFFE(UC2_SRG[14]_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--UC2_i5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i5 at LC7_5_J3
--operation mode is normal

UC2_i5 = UC2_SRG[0] $ UC2_SRG[31];


--UC2_SRG[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[10] at LC2_9_J3
--operation mode is normal

UC2_SRG[10]_lut_out = ZD1L621Q # UD1_crc32_en & UC2_i11 # !UD1_crc32_en & UC2_SRG[10];
UC2_SRG[10] = DFFE(UC2_SRG[10]_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--UC2_SRG[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[2] at LC8_8_J3
--operation mode is normal

UC2_SRG[2]_lut_out = ZD1L621Q # UD1_crc32_en & UC2_i6 # !UD1_crc32_en & UC2_SRG[2];
UC2_SRG[2] = DFFE(UC2_SRG[2]_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--CD14L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00014|$00012~0 at LC1_8_J3
--operation mode is normal

CD14L1 = ZD1L28Q # ZD1L37Q & UC2_SRG[10] # !ZD1L37Q & UC2_SRG[2];


--UC2_SRG[26] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[26] at LC10_5_J3
--operation mode is normal

UC2_SRG[26]_lut_out = ZD1L621Q # UD1_crc32_en & UC2_i17 # !UD1_crc32_en & UC2_SRG[26];
UC2_SRG[26] = DFFE(UC2_SRG[26]_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--UC2_SRG[18] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[18] at LC4_9_J3
--operation mode is normal

UC2_SRG[18]_lut_out = ZD1L621Q # UD1_crc32_en & UC2_SRG[17] # !UD1_crc32_en & UC2_SRG[18];
UC2_SRG[18] = DFFE(UC2_SRG[18]_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--CD14L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00014|result_node~26 at LC2_8_J3
--operation mode is normal

CD14L2 = (ZD1L37Q & UC2_SRG[26] # !ZD1L37Q & UC2_SRG[18] # !ZD1L28Q) & CASCADE(CD14L1);


--CD04L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00012|$00012~0 at LC3_1_I3
--operation mode is normal

CD04L1 = ZD1L28Q # ZD1L37Q & RE1_portadataout[10] # !ZD1L37Q & RE1_portadataout[2];


--CD04L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00012|result_node~26 at LC4_1_I3
--operation mode is normal

CD04L2 = (ZD1L37Q & RE1_portadataout[26] # !ZD1L37Q & RE1_portadataout[18] # !ZD1L28Q) & CASCADE(CD04L1);


--KC2_dffs[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4] at LC10_2_I3
--operation mode is normal

KC2_dffs[4]_lut_out = JB03_sload_path[4] & (NB1L71Q # KC2_dffs[5]) # !JB03_sload_path[4] & !NB1L71Q & KC2_dffs[5];
KC2_dffs[4] = DFFE(KC2_dffs[4]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst36);


--KC5_dffs[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[4] at LC6_2_I3
--operation mode is normal

KC5_dffs[4]_lut_out = KC5_dffs[5] & (JB03_sload_path[4] # !HD1L7Q) # !KC5_dffs[5] & JB03_sload_path[4] & HD1L7Q;
KC5_dffs[4] = DFFE(KC5_dffs[4]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst38);


--CD24L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00016|result_node~12 at LC4_14_C3
--operation mode is normal

CD24L2 = (ZD1L37Q & KB1L23Q # !ZD1L28Q) & CASCADE(CD24L1);


--HB3_q[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[4] at EC13_1_G1
HB3_q[4]_data_in = COM_AD_D[4];
HB3_q[4]_write_enable = RD1_valid_wreq;
HB3_q[4]_clock_0 = GLOBAL(KE1_outclock0);
HB3_q[4]_clock_1 = GLOBAL(KE1_outclock0);
HB3_q[4]_clear_0 = !HD1L21Q;
HB3_q[4]_clock_enable_1 = RD1_valid_rreq;
HB3_q[4]_write_address = WR_ADDR(JB21_sload_path[0], JB21_sload_path[1], JB21_sload_path[2], JB21_sload_path[3], JB21_sload_path[4], JB21_sload_path[5], JB21_sload_path[5]);
HB3_q[4]_read_address = RD_ADDR(HB3L231, JB11_sload_path[0], JB11_sload_path[1], JB11_sload_path[2], JB11_sload_path[3], JB11_sload_path[4], JB11_sload_path[4]);
HB3_q[4] = MEMORY_SEGMENT(HB3_q[4]_data_in, HB3_q[4]_write_enable, HB3_q[4]_clock_0, HB3_q[4]_clock_1, HB3_q[4]_clear_0, , , HB3_q[4]_clock_enable_1, VCC, HB3_q[4]_write_address, HB3_q[4]_read_address);


--CD36L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00014|muxlut:$00012|$00012~0 at LC4_9_G1
--operation mode is normal

CD36L1 = ZD1L28Q # !ZD1L37Q & HB3_q[4];


--CD36L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00014|muxlut:$00012|result_node~18 at LC5_9_G1
--operation mode is normal

CD36L2 = (KC3_dffs[4] & !ZD1L37Q # !ZD1L28Q) & CASCADE(CD36L1);


--CD26L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00020|$00012~0 at LC9_9_I3
--operation mode is normal

CD26L1 = ZD1L49Q # ZD1L88Q & CD95L2 # !ZD1L88Q & CD85L2;


--CD26L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00020|result_node~24 at LC10_9_I3
--operation mode is normal

CD26L3 = (CD26L2 # CD16L2 & ZD1L88Q # !ZD1L49Q) & CASCADE(CD26L1);


--UD1L12 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~833 at LC4_4_I3
--operation mode is normal

UD1L12 = ZD1L79Q & CD18L2 # !ZD1L79Q & CD08L3;


--KC4_dffs[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[8] at LC7_2_H3
--operation mode is normal

KC4_dffs[8]_lut_out = FE1L31Q & UD1L32 # !FE1L31Q & KC4_dffs[9];
KC4_dffs[8] = DFFE(KC4_dffs[8]_lut_out, GLOBAL(KE1_outclock0), FE1L01Q, , FE1L21Q);


--DC1_inst10[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|inst10[4] at LC6_14_D1
--operation mode is normal

DC1_inst10[4]_lut_out = COM_AD_D[4];
DC1_inst10[4] = DFFE(DC1_inst10[4]_lut_out, GLOBAL(KE1_outclock0), , , );


--YB1_srg[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[0] at LC9_4_G4
--operation mode is normal

YB1_srg[0]_lut_out = KC1_dffs[0] & (YB1L24Q # !YB1L14Q & YB1_srg[0]) # !KC1_dffs[0] & !YB1L14Q & YB1_srg[0];
YB1_srg[0] = DFFE(YB1_srg[0]_lut_out, GLOBAL(KE1_outclock0), , , YB1L82);


--YB1L52 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~721 at LC3_3_G4
--operation mode is normal

YB1L52 = YB1_srg[0] & (YB1L34Q # !YB1L14Q & YB1_srg[1]) # !YB1_srg[0] & !YB1L14Q & YB1_srg[1];


--Y1L222Q is slaveregister:slaveregister_inst|dom_id[4]~reg0 at LC3_10_G1
--operation mode is normal

Y1L222Q_lut_out = QE1_MASTERHWDATA[4];
Y1L222Q = DFFE(Y1L222Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L612);


--KC3_dffs[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[5] at LC7_10_G1
--operation mode is normal

KC3_dffs[5]_lut_out = ZD1L911Q & Y1L322Q # !ZD1L911Q & KC3_dffs[6];
KC3_dffs[5] = DFFE(KC3_dffs[5]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst37);


--UC2_SRG[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[5] at LC10_7_J3
--operation mode is normal

UC2_SRG[5]_lut_out = ZD1L621Q # UD1_crc32_en & UC2_i8 # !UD1_crc32_en & UC2_SRG[5];
UC2_SRG[5] = DFFE(UC2_SRG[5]_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--UC2_SRG[29] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[29] at LC8_7_J3
--operation mode is normal

UC2_SRG[29]_lut_out = ZD1L621Q # UD1_crc32_en & UC2_SRG[28] # !UD1_crc32_en & UC2_SRG[29];
UC2_SRG[29] = DFFE(UC2_SRG[29]_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--UD1L22 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~834 at LC10_14_H3
--operation mode is normal

UD1L22 = UD1L45Q & (ZD1L79Q & CD09L2 # !ZD1L79Q & CD98L3);


--UD1L11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~87 at LC1_13_H3
--operation mode is normal

UD1L11 = !UD1L35Q & UD1_srg[7];


--UD1_srg[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[6] at LC2_14_H3
--operation mode is normal

UD1_srg[6]_lut_out = UD1L42 # UD1L45Q & UD1L12;
UD1_srg[6] = DFFE(UD1_srg[6]_lut_out, GLOBAL(KE1_outclock0), , , UD1L84);


--UD1L84 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[3]~4 at LC6_13_H3
--operation mode is normal

UD1L84 = !V1L4Q & !ZD1L621Q;


--UC2_SRG[21] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[21] at LC5_7_J3
--operation mode is normal

UC2_SRG[21]_lut_out = ZD1L621Q # UD1_crc32_en & UC2_SRG[20] # !UD1_crc32_en & UC2_SRG[21];
UC2_SRG[21] = DFFE(UC2_SRG[21]_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--UC2_i15 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i15 at LC7_8_J3
--operation mode is normal

UC2_i15 = UC2_SRG[21] $ UC2_SRG[31];


--UC2_SRG[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[13] at LC9_6_J3
--operation mode is normal

UC2_SRG[13]_lut_out = ZD1L621Q # UD1_crc32_en & UC2_SRG[12] # !UD1_crc32_en & UC2_SRG[13];
UC2_SRG[13] = DFFE(UC2_SRG[13]_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--UC2_i11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i11 at LC8_5_J3
--operation mode is normal

UC2_i11 = UC2_SRG[31] $ UC2_SRG[9];


--UC2_i6 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i6 at LC5_9_J3
--operation mode is normal

UC2_i6 = UC2_SRG[31] $ UC2_SRG[1];


--UC2_i17 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i17 at LC8_4_J3
--operation mode is normal

UC2_i17 = UC2_SRG[25] $ UC2_SRG[31];


--KC2_dffs[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5] at LC2_2_I3
--operation mode is normal

KC2_dffs[5]_lut_out = KC2_dffs[6] & (JB03_sload_path[5] # !NB1L71Q) # !KC2_dffs[6] & NB1L71Q & JB03_sload_path[5];
KC2_dffs[5] = DFFE(KC2_dffs[5]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst36);


--KC5_dffs[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[5] at LC3_2_I3
--operation mode is normal

KC5_dffs[5]_lut_out = HD1L7Q & JB03_sload_path[5] # !HD1L7Q & KC5_dffs[6];
KC5_dffs[5] = DFFE(KC5_dffs[5]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst38);


--UC2_SRG[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[11] at LC1_7_J3
--operation mode is normal

UC2_SRG[11]_lut_out = ZD1L621Q # UD1_crc32_en & UC2_i12 # !UD1_crc32_en & UC2_SRG[11];
UC2_SRG[11] = DFFE(UC2_SRG[11]_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--UC2_SRG[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[3] at LC9_7_J3
--operation mode is normal

UC2_SRG[3]_lut_out = ZD1L621Q # UD1_crc32_en & UC2_SRG[2] # !UD1_crc32_en & UC2_SRG[3];
UC2_SRG[3] = DFFE(UC2_SRG[3]_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--CD05L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00014|$00012~0 at LC1_2_J3
--operation mode is normal

CD05L1 = ZD1L28Q # ZD1L37Q & UC2_SRG[11] # !ZD1L37Q & UC2_SRG[3];


--UC2_SRG[27] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[27] at LC9_5_J3
--operation mode is normal

UC2_SRG[27]_lut_out = ZD1L621Q # UD1_crc32_en & UC2_SRG[26] # !UD1_crc32_en & UC2_SRG[27];
UC2_SRG[27] = DFFE(UC2_SRG[27]_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--UC2_SRG[19] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[19] at LC6_8_J3
--operation mode is normal

UC2_SRG[19]_lut_out = ZD1L621Q # UD1_crc32_en & UC2_SRG[18] # !UD1_crc32_en & UC2_SRG[19];
UC2_SRG[19] = DFFE(UC2_SRG[19]_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--CD05L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00014|result_node~26 at LC2_2_J3
--operation mode is normal

CD05L2 = (ZD1L37Q & UC2_SRG[27] # !ZD1L37Q & UC2_SRG[19] # !ZD1L28Q) & CASCADE(CD05L1);


--CD94L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00012|$00012~0 at LC3_2_J3
--operation mode is normal

CD94L1 = ZD1L28Q # ZD1L37Q & RE1_portadataout[11] # !ZD1L37Q & RE1_portadataout[3];


--CD94L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00012|result_node~26 at LC4_2_J3
--operation mode is normal

CD94L2 = (ZD1L37Q & RE1_portadataout[27] # !ZD1L37Q & RE1_portadataout[19] # !ZD1L28Q) & CASCADE(CD94L1);


--CD25L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00018|_~3 at LC7_4_I3
--operation mode is normal

CD25L1 = ZD1L28Q # ZD1L37Q;


--CD25L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00018|result_node~28 at LC8_4_I3
--operation mode is normal

CD25L2 = (ZD1L37Q & KC2_dffs[3] # !ZD1L37Q & KC5_dffs[3] # !ZD1L28Q) & CASCADE(CD25L1);


--CD15L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00016|$00012~0 at LC5_2_J3
--operation mode is normal

CD15L1 = ZD1L28Q # KB1L68Q & !ZD1L37Q;


--KB1L53Q is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|cmd_snd3~reg at LC6_13_C3
--operation mode is normal

KB1L53Q_lut_out = KB1L43 # KB1L78Q & !ZD1L56Q & !V1L4Q;
KB1L53Q = DFFE(KB1L53Q_lut_out, GLOBAL(KE1_outclock0), , , );


--CD15L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00016|result_node~12 at LC6_2_J3
--operation mode is normal

CD15L2 = (KB1L53Q & ZD1L37Q # !ZD1L28Q) & CASCADE(CD15L1);


--HB3_q[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[5] at EC7_1_G1
HB3_q[5]_data_in = COM_AD_D[5];
HB3_q[5]_write_enable = RD1_valid_wreq;
HB3_q[5]_clock_0 = GLOBAL(KE1_outclock0);
HB3_q[5]_clock_1 = GLOBAL(KE1_outclock0);
HB3_q[5]_clear_0 = !HD1L21Q;
HB3_q[5]_clock_enable_1 = RD1_valid_rreq;
HB3_q[5]_write_address = WR_ADDR(JB21_sload_path[0], JB21_sload_path[1], JB21_sload_path[2], JB21_sload_path[3], JB21_sload_path[4], JB21_sload_path[5], JB21_sload_path[5]);
HB3_q[5]_read_address = RD_ADDR(HB3L231, JB11_sload_path[0], JB11_sload_path[1], JB11_sload_path[2], JB11_sload_path[3], JB11_sload_path[4], JB11_sload_path[4]);
HB3_q[5] = MEMORY_SEGMENT(HB3_q[5]_data_in, HB3_q[5]_write_enable, HB3_q[5]_clock_0, HB3_q[5]_clock_1, HB3_q[5]_clear_0, , , HB3_q[5]_clock_enable_1, VCC, HB3_q[5]_write_address, HB3_q[5]_read_address);


--CD27L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00014|muxlut:$00012|$00012~0 at LC1_9_G1
--operation mode is normal

CD27L1 = ZD1L28Q # !ZD1L37Q & HB3_q[5];


--CD27L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00014|muxlut:$00012|result_node~18 at LC2_9_G1
--operation mode is normal

CD27L2 = (KC3_dffs[5] & !ZD1L37Q # !ZD1L28Q) & CASCADE(CD27L1);


--CD17L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00020|$00012~0 at LC8_10_I3
--operation mode is normal

CD17L1 = ZD1L49Q # ZD1L88Q & CD86L2 # !ZD1L88Q & CD76L2;


--CD17L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00020|result_node~24 at LC9_10_I3
--operation mode is normal

CD17L3 = (CD17L2 # CD07L2 & ZD1L88Q # !ZD1L49Q) & CASCADE(CD17L1);


--UD1L32 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~836 at LC7_14_H3
--operation mode is normal

UD1L32 = ZD1L79Q & CD09L2 # !ZD1L79Q & CD98L3;


--KC4_dffs[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txshr10:53|lpm_shiftreg:lpm_shiftreg_component|dffs[9] at LC4_1_H3
--operation mode is normal

KC4_dffs[9]_lut_out = !ZD1L34Q # !FE1L31Q;
KC4_dffs[9] = DFFE(KC4_dffs[9]_lut_out, GLOBAL(KE1_outclock0), FE1L01Q, , FE1L21Q);


--DC1_inst10[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|inst10[3] at LC3_16_D1
--operation mode is normal

DC1_inst10[3]_lut_out = COM_AD_D[3];
DC1_inst10[3] = DFFE(DC1_inst10[3]_lut_out, GLOBAL(KE1_outclock0), , , );


--Y1L322Q is slaveregister:slaveregister_inst|dom_id[5]~reg0 at LC8_10_G1
--operation mode is normal

Y1L322Q_lut_out = QE1_MASTERHWDATA[5];
Y1L322Q = DFFE(Y1L322Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L612);


--KC3_dffs[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[6] at LC6_10_G1
--operation mode is normal

KC3_dffs[6]_lut_out = KC3_dffs[7] & (Y1L422Q # !ZD1L911Q) # !KC3_dffs[7] & ZD1L911Q & Y1L422Q;
KC3_dffs[6] = DFFE(KC3_dffs[6]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst37);


--UC2_SRG[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[4] at LC4_7_J3
--operation mode is normal

UC2_SRG[4]_lut_out = ZD1L621Q # UD1_crc32_en & UC2_i7 # !UD1_crc32_en & UC2_SRG[4];
UC2_SRG[4] = DFFE(UC2_SRG[4]_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--UC2_i8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i8 at LC3_7_J3
--operation mode is normal

UC2_i8 = UC2_SRG[4] $ UC2_SRG[31];


--UC2_SRG[28] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[28] at LC10_6_J3
--operation mode is normal

UC2_SRG[28]_lut_out = ZD1L621Q # UD1_crc32_en & UC2_SRG[27] # !UD1_crc32_en & UC2_SRG[28];
UC2_SRG[28] = DFFE(UC2_SRG[28]_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--UD1_srg[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[5] at LC9_13_H3
--operation mode is normal

UD1_srg[5]_lut_out = UD1L21 # UD1L52 # UD1_srg[4] & UD1L55Q;
UD1_srg[5] = DFFE(UD1_srg[5]_lut_out, GLOBAL(KE1_outclock0), , , UD1L84);


--UD1L42 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~837 at LC7_13_H3
--operation mode is normal

UD1L42 = UD1L35Q & UD1_srg[5] & UD1L55Q # !UD1L35Q & (UD1_srg[6] # UD1_srg[5] & UD1L55Q);


--UC2_SRG[20] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[20] at LC2_7_J3
--operation mode is normal

UC2_SRG[20]_lut_out = ZD1L621Q # UD1_crc32_en & UC2_SRG[19] # !UD1_crc32_en & UC2_SRG[20];
UC2_SRG[20] = DFFE(UC2_SRG[20]_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--UC2_SRG[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[12] at LC8_6_J3
--operation mode is normal

UC2_SRG[12]_lut_out = ZD1L621Q # UD1_crc32_en & UC2_i13 # !UD1_crc32_en & UC2_SRG[12];
UC2_SRG[12] = DFFE(UC2_SRG[12]_lut_out, GLOBAL(KE1_outclock0), , , !V1L4Q);


--KC2_dffs[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] at LC9_6_I2
--operation mode is normal

KC2_dffs[6]_lut_out = NB1L71Q & JB03_sload_path[6] # !NB1L71Q & KC2_dffs[7];
KC2_dffs[6] = DFFE(KC2_dffs[6]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst36);


--KC5_dffs[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[6] at LC9_2_I2
--operation mode is normal

KC5_dffs[6]_lut_out = HD1L7Q & JB03_sload_path[6] # !HD1L7Q & KC5_dffs[7];
KC5_dffs[6] = DFFE(KC5_dffs[6]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst38);


--UC2_i12 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i12 at LC4_8_J3
--operation mode is normal

UC2_i12 = UC2_SRG[31] $ UC2_SRG[10];


--KB1L33 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|cmd_snd3~111 at LC10_14_C3
--operation mode is normal

KB1L33 = KB1L42Q # !ZD1L56Q & (KB1L88Q # KB1L98Q);


--KB1L43 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|cmd_snd3~112 at LC5_13_C3
--operation mode is normal

KB1L43 = !V1L4Q & (KB1L33 # KB1L77Q & !KB1L91);


--CD95L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00014|$00012~0 at LC6_6_J3
--operation mode is normal

CD95L1 = ZD1L28Q # ZD1L37Q & UC2_SRG[12] # !ZD1L37Q & UC2_SRG[4];


--CD95L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00014|result_node~26 at LC7_6_J3
--operation mode is normal

CD95L2 = (ZD1L37Q & UC2_SRG[28] # !ZD1L37Q & UC2_SRG[20] # !ZD1L28Q) & CASCADE(CD95L1);


--CD85L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00012|$00012~0 at LC4_9_I3
--operation mode is normal

CD85L1 = ZD1L28Q # ZD1L37Q & RE1_portadataout[12] # !ZD1L37Q & RE1_portadataout[4];


--CD85L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00012|result_node~26 at LC5_9_I3
--operation mode is normal

CD85L2 = (ZD1L37Q & RE1_portadataout[28] # !ZD1L37Q & RE1_portadataout[20] # !ZD1L28Q) & CASCADE(CD85L1);


--CD06L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00016|$00012~0 at LC2_10_I3
--operation mode is normal

CD06L1 = ZD1L28Q # KB1L09Q & !ZD1L37Q;


--CD98L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00020|_~45 at LC6_14_H3
--operation mode is normal

CD98L2 = (!ZD1L28Q & !ZD1L88Q) & CASCADE(CD78L1);


--CD16L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00018|_~3 at LC1_3_I3
--operation mode is normal

CD16L1 = ZD1L37Q # ZD1L28Q;


--CD16L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00018|result_node~28 at LC2_3_I3
--operation mode is normal

CD16L2 = (ZD1L37Q & KC2_dffs[4] # !ZD1L37Q & KC5_dffs[4] # !ZD1L28Q) & CASCADE(CD16L1);


--HB3_q[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[6] at EC10_1_G1
HB3_q[6]_data_in = COM_AD_D[6];
HB3_q[6]_write_enable = RD1_valid_wreq;
HB3_q[6]_clock_0 = GLOBAL(KE1_outclock0);
HB3_q[6]_clock_1 = GLOBAL(KE1_outclock0);
HB3_q[6]_clear_0 = !HD1L21Q;
HB3_q[6]_clock_enable_1 = RD1_valid_rreq;
HB3_q[6]_write_address = WR_ADDR(JB21_sload_path[0], JB21_sload_path[1], JB21_sload_path[2], JB21_sload_path[3], JB21_sload_path[4], JB21_sload_path[5], JB21_sload_path[5]);
HB3_q[6]_read_address = RD_ADDR(HB3L231, JB11_sload_path[0], JB11_sload_path[1], JB11_sload_path[2], JB11_sload_path[3], JB11_sload_path[4], JB11_sload_path[4]);
HB3_q[6] = MEMORY_SEGMENT(HB3_q[6]_data_in, HB3_q[6]_write_enable, HB3_q[6]_clock_0, HB3_q[6]_clock_1, HB3_q[6]_clear_0, , , HB3_q[6]_clock_enable_1, VCC, HB3_q[6]_write_address, HB3_q[6]_read_address);


--CD18L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00014|muxlut:$00012|$00012~0 at LC6_9_G1
--operation mode is normal

CD18L1 = ZD1L28Q # !ZD1L37Q & HB3_q[6];


--CD18L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00014|muxlut:$00012|result_node~18 at LC7_9_G1
--operation mode is normal

CD18L2 = (KC3_dffs[6] & !ZD1L37Q # !ZD1L28Q) & CASCADE(CD18L1);


--CD08L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00020|$00012~0 at LC9_4_I3
--operation mode is normal

CD08L1 = ZD1L49Q # ZD1L88Q & CD77L2 # !ZD1L88Q & CD67L2;


--CD08L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00020|result_node~24 at LC10_4_I3
--operation mode is normal

CD08L3 = (CD08L2 # ZD1L88Q & CD97L2 # !ZD1L49Q) & CASCADE(CD08L1);


--DC1_inst10[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|inst10[2] at LC5_14_D1
--operation mode is normal

DC1_inst10[2]_lut_out = COM_AD_D[2];
DC1_inst10[2] = DFFE(DC1_inst10[2]_lut_out, GLOBAL(KE1_outclock0), , , );


--Y1L422Q is slaveregister:slaveregister_inst|dom_id[6]~reg0 at LC5_10_G1
--operation mode is normal

Y1L422Q_lut_out = QE1_MASTERHWDATA[6];
Y1L422Q = DFFE(Y1L422Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L612);


--KC3_dffs[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[7] at LC2_5_A1
--operation mode is normal

KC3_dffs[7]_lut_out = ZD1L911Q & Y1L522Q # !ZD1L911Q & KC3_dffs[8];
KC3_dffs[7] = DFFE(KC3_dffs[7]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst37);


--UC2_i7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i7 at LC3_6_J3
--operation mode is normal

UC2_i7 = UC2_SRG[31] $ UC2_SRG[3];


--HB3_q[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[7] at EC14_1_G1
HB3_q[7]_data_in = COM_AD_D[7];
HB3_q[7]_write_enable = RD1_valid_wreq;
HB3_q[7]_clock_0 = GLOBAL(KE1_outclock0);
HB3_q[7]_clock_1 = GLOBAL(KE1_outclock0);
HB3_q[7]_clear_0 = !HD1L21Q;
HB3_q[7]_clock_enable_1 = RD1_valid_rreq;
HB3_q[7]_write_address = WR_ADDR(JB21_sload_path[0], JB21_sload_path[1], JB21_sload_path[2], JB21_sload_path[3], JB21_sload_path[4], JB21_sload_path[5], JB21_sload_path[5]);
HB3_q[7]_read_address = RD_ADDR(HB3L231, JB11_sload_path[0], JB11_sload_path[1], JB11_sload_path[2], JB11_sload_path[3], JB11_sload_path[4], JB11_sload_path[4]);
HB3_q[7] = MEMORY_SEGMENT(HB3_q[7]_data_in, HB3_q[7]_write_enable, HB3_q[7]_clock_0, HB3_q[7]_clock_1, HB3_q[7]_clear_0, , , HB3_q[7]_clock_enable_1, VCC, HB3_q[7]_write_address, HB3_q[7]_read_address);


--CD09L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00014|muxlut:$00012|$00012~0 at LC9_15_G1
--operation mode is normal

CD09L1 = ZD1L28Q # !ZD1L37Q & HB3_q[7];


--CD09L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00014|muxlut:$00012|result_node~18 at LC10_15_G1
--operation mode is normal

CD09L2 = (KC3_dffs[7] & !ZD1L37Q # !ZD1L28Q) & CASCADE(CD09L1);


--CD98L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00020|$00012~0 at LC3_14_H3
--operation mode is normal

CD98L1 = ZD1L49Q # ZD1L88Q & CD68L2 # !ZD1L88Q & CD58L3;


--CD98L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00020|result_node~24 at LC4_14_H3
--operation mode is normal

CD98L3 = (CD98L2 # CD88L1 & ZD1L88Q # !ZD1L49Q) & CASCADE(CD98L1);


--UD1L52 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~839 at LC1_14_H3
--operation mode is normal

UD1L52 = UD1L45Q & (ZD1L79Q & CD27L2 # !ZD1L79Q & CD17L3);


--UD1L21 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~95 at LC3_13_H3
--operation mode is normal

UD1L21 = !UD1L35Q & UD1_srg[5];


--UD1_srg[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[4] at LC7_4_H3
--operation mode is normal

UD1_srg[4]_lut_out = UD1L62 # UD1L45Q & UD1L91;
UD1_srg[4] = DFFE(UD1_srg[4]_lut_out, GLOBAL(KE1_outclock0), , , UD1L84);


--UC2_i13 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i13 at LC5_6_J3
--operation mode is normal

UC2_i13 = UC2_SRG[31] $ UC2_SRG[11];


--KC2_dffs[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] at LC2_6_I2
--operation mode is normal

KC2_dffs[7]_lut_out = NB1L71Q & JB03_sload_path[7] # !NB1L71Q & KC2_dffs[8];
KC2_dffs[7] = DFFE(KC2_dffs[7]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst36);


--KC5_dffs[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[7] at LC7_3_I2
--operation mode is normal

KC5_dffs[7]_lut_out = HD1L7Q & JB03_sload_path[7] # !HD1L7Q & KC5_dffs[8];
KC5_dffs[7] = DFFE(KC5_dffs[7]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst38);


--CD86L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00014|$00012~0 at LC6_7_J3
--operation mode is normal

CD86L1 = ZD1L28Q # ZD1L37Q & UC2_SRG[13] # !ZD1L37Q & UC2_SRG[5];


--CD86L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00014|result_node~26 at LC7_7_J3
--operation mode is normal

CD86L2 = (ZD1L37Q & UC2_SRG[29] # !ZD1L37Q & UC2_SRG[21] # !ZD1L28Q) & CASCADE(CD86L1);


--CD76L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00012|$00012~0 at LC2_11_I3
--operation mode is normal

CD76L1 = ZD1L28Q # ZD1L37Q & RE1_portadataout[13] # !ZD1L37Q & RE1_portadataout[5];


--CD76L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00012|result_node~26 at LC3_11_I3
--operation mode is normal

CD76L2 = (ZD1L37Q & RE1_portadataout[29] # !ZD1L37Q & RE1_portadataout[21] # !ZD1L28Q) & CASCADE(CD76L1);


--CD96L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00016|$00012~0 at LC8_11_I3
--operation mode is normal

CD96L1 = ZD1L28Q # ZD1L37Q & KB1L36Q # !ZD1L37Q & KB1L09Q;


--CD07L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00018|$00012~0 at LC3_3_I3
--operation mode is normal

CD07L1 = ZD1L28Q # !ZD1L37Q;


--CD07L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00018|result_node~28 at LC4_3_I3
--operation mode is normal

CD07L2 = (ZD1L37Q & KC2_dffs[5] # !ZD1L37Q & KC5_dffs[5] # !ZD1L28Q) & CASCADE(CD07L1);


--DC1_inst10[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|inst10[1] at LC8_16_D1
--operation mode is normal

DC1_inst10[1]_lut_out = COM_AD_D[1];
DC1_inst10[1] = DFFE(DC1_inst10[1]_lut_out, GLOBAL(KE1_outclock0), , , );


--Y1L522Q is slaveregister:slaveregister_inst|dom_id[7]~reg0 at LC9_4_A1
--operation mode is normal

Y1L522Q_lut_out = QE1_MASTERHWDATA[7];
Y1L522Q = DFFE(Y1L522Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L612);


--KC3_dffs[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[8] at LC10_14_A1
--operation mode is normal

KC3_dffs[8]_lut_out = ZD1L911Q & Y1L622Q # !ZD1L911Q & KC3_dffs[9];
KC3_dffs[8] = DFFE(KC3_dffs[8]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst37);


--UD1_srg[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[3] at LC2_2_H3
--operation mode is normal

UD1_srg[3]_lut_out = UD1L72 # UD1L45Q & UD1L81;
UD1_srg[3] = DFFE(UD1_srg[3]_lut_out, GLOBAL(KE1_outclock0), , , UD1L84);


--UD1L62 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~841 at LC1_3_H3
--operation mode is normal

UD1L62 = UD1_srg[4] & (UD1L55Q & UD1_srg[3] # !UD1L35Q) # !UD1_srg[4] & UD1L55Q & UD1_srg[3];


--KC2_dffs[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8] at LC6_6_I2
--operation mode is normal

KC2_dffs[8]_lut_out = NB1L71Q & JB03_sload_path[8] # !NB1L71Q & KC2_dffs[9];
KC2_dffs[8] = DFFE(KC2_dffs[8]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst36);


--KC5_dffs[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[8] at LC4_6_I2
--operation mode is normal

KC5_dffs[8]_lut_out = HD1L7Q & JB03_sload_path[8] # !HD1L7Q & KC5_dffs[9];
KC5_dffs[8] = DFFE(KC5_dffs[8]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst38);


--CD77L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00014|$00012~0 at LC9_9_J3
--operation mode is normal

CD77L1 = ZD1L28Q # ZD1L37Q & UC2_SRG[14] # !ZD1L37Q & UC2_SRG[6];


--CD77L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00014|result_node~26 at LC10_9_J3
--operation mode is normal

CD77L2 = (ZD1L37Q & UC2_SRG[30] # !ZD1L37Q & UC2_SRG[22] # !ZD1L28Q) & CASCADE(CD77L1);


--CD67L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00012|$00012~0 at LC1_4_I3
--operation mode is normal

CD67L1 = ZD1L28Q # ZD1L37Q & RE1_portadataout[14] # !ZD1L37Q & RE1_portadataout[6];


--CD67L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00012|result_node~26 at LC2_4_I3
--operation mode is normal

CD67L2 = (ZD1L37Q & RE1_portadataout[30] # !ZD1L37Q & RE1_portadataout[22] # !ZD1L28Q) & CASCADE(CD67L1);


--CD87L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00016|$00012~0 at LC5_4_I3
--operation mode is normal

CD87L1 = ZD1L28Q # ZD1L37Q & KB1L36Q # !ZD1L37Q & KB1L09Q;


--CD97L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00018|$00012~0 at LC6_3_I3
--operation mode is normal

CD97L1 = ZD1L28Q # !ZD1L37Q;


--CD97L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00018|result_node~28 at LC7_3_I3
--operation mode is normal

CD97L2 = (ZD1L37Q & KC2_dffs[6] # !ZD1L37Q & KC5_dffs[6] # !ZD1L28Q) & CASCADE(CD97L1);


--DC1_inst10[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|inst10[0] at LC5_16_D1
--operation mode is normal

DC1_inst10[0]_lut_out = COM_AD_D[0];
DC1_inst10[0] = DFFE(DC1_inst10[0]_lut_out, GLOBAL(KE1_outclock0), , , );


--Y1L622Q is slaveregister:slaveregister_inst|dom_id[8]~reg0 at LC7_13_A1
--operation mode is normal

Y1L622Q_lut_out = QE1_MASTERHWDATA[8];
Y1L622Q = DFFE(Y1L622Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L612);


--KC3_dffs[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[9] at LC1_14_A1
--operation mode is normal

KC3_dffs[9]_lut_out = ZD1L911Q & Y1L722Q # !ZD1L911Q & KC3_dffs[10];
KC3_dffs[9] = DFFE(KC3_dffs[9]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst37);


--CD68L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00014|$00012~0 at LC7_9_J3
--operation mode is normal

CD68L1 = ZD1L28Q # ZD1L37Q & UC2_SRG[15] # !ZD1L37Q & UC2_SRG[7];


--CD68L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00014|result_node~26 at LC8_9_J3
--operation mode is normal

CD68L2 = (ZD1L37Q & UC2_SRG[31] # !ZD1L37Q & UC2_SRG[23] # !ZD1L28Q) & CASCADE(CD68L1);


--ZD1L85Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|dom_adr_en~reg at LC7_15_A3
--operation mode is normal

ZD1L85Q_lut_out = ZD1_SV1 & ZD1_SV5 & (!ZD1_SV4 # !ZD1L52) # !ZD1_SV1 & (ZD1_SV5 # ZD1L52 & !ZD1_SV4);
ZD1L85Q = DFFE(ZD1L85Q_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--CD58L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00012|_~133 at LC5_5_H3
--operation mode is normal

CD58L2 = RE1_portadataout[15] & (A_nB # ZD1L85Q) # !RE1_portadataout[15] & A_nB & !ZD1L85Q;


--CD58L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00012|$00012~0 at LC8_14_H3
--operation mode is normal

CD58L1 = ZD1L28Q # ZD1L37Q & CD58L2 # !ZD1L37Q & RE1_portadataout[7];


--CD58L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00012|result_node~26 at LC9_14_H3
--operation mode is normal

CD58L3 = (ZD1L37Q & RE1_portadataout[31] # !ZD1L37Q & RE1_portadataout[23] # !ZD1L28Q) & CASCADE(CD58L1);


--CD78L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00016|_~1 at LC5_14_H3
--operation mode is normal

CD78L1 = ZD1L28Q # ZD1L37Q & A_nB;


--CD88L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00018|result_node~27 at LC5_3_I3
--operation mode is normal

CD88L1 = ZD1L37Q & KC2_dffs[7] # !ZD1L37Q & KC5_dffs[7] # !ZD1L28Q;


--UD1_srg[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[2] at LC10_3_H3
--operation mode is normal

UD1_srg[2]_lut_out = UD1L31 # UD1L82 # UD1L55Q & UD1_srg[1];
UD1_srg[2] = DFFE(UD1_srg[2]_lut_out, GLOBAL(KE1_outclock0), , , UD1L84);


--UD1L72 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~843 at LC3_3_H3
--operation mode is normal

UD1L72 = UD1L55Q & (UD1_srg[2] # !UD1L35Q & UD1_srg[3]) # !UD1L55Q & !UD1L35Q & UD1_srg[3];


--KC2_dffs[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] at LC7_6_I2
--operation mode is normal

KC2_dffs[9]_lut_out = NB1L71Q & JB03_sload_path[9] # !NB1L71Q & KC2_dffs[10];
KC2_dffs[9] = DFFE(KC2_dffs[9]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst36);


--KC5_dffs[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[9] at LC8_6_I2
--operation mode is normal

KC5_dffs[9]_lut_out = KC5_dffs[10] & (JB03_sload_path[9] # !HD1L7Q) # !KC5_dffs[10] & HD1L7Q & JB03_sload_path[9];
KC5_dffs[9] = DFFE(KC5_dffs[9]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst38);


--Y1L722Q is slaveregister:slaveregister_inst|dom_id[9]~reg0 at LC9_15_A1
--operation mode is normal

Y1L722Q_lut_out = QE1_MASTERHWDATA[9];
Y1L722Q = DFFE(Y1L722Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L612);


--KC3_dffs[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[10] at LC8_14_A1
--operation mode is normal

KC3_dffs[10]_lut_out = ZD1L911Q & Y1L822Q # !ZD1L911Q & KC3_dffs[11];
KC3_dffs[10] = DFFE(KC3_dffs[10]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst37);


--ZD1_SV4 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV4 at LC8_16_A3
--operation mode is normal

ZD1_SV4_lut_out = ZD1L33 # ZD1L951 # !ZD1L251;
ZD1_SV4 = DFFE(ZD1_SV4_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--ZD1_SV1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV1 at LC1_15_A3
--operation mode is normal

ZD1_SV1_lut_out = ZD1L14 # ZD1L541 # !ZD1L641 # !ZD1L741;
ZD1_SV1 = DFFE(ZD1_SV1_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--ZD1_SV0 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV0 at LC7_14_A3
--operation mode is normal

ZD1_SV0_lut_out = !ZD1L631 & ZD1L831 & !ZD1L531 & !ZD1L731;
ZD1_SV0 = DFFE(ZD1_SV0_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--ZD1_SV2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV2 at LC4_16_A3
--operation mode is normal

ZD1_SV2_lut_out = ZD1L251 & !ZD1L941 & ZD1L641 & !ZD1L051;
ZD1_SV2 = DFFE(ZD1_SV2_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--ZD1_SV3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV3 at LC8_14_A3
--operation mode is normal

ZD1_SV3_lut_out = !ZD1L551 & !ZD1L651 & ZD1L041 & ZD1L89;
ZD1_SV3 = DFFE(ZD1_SV3_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--ZD1L52 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3430 at LC6_15_A3
--operation mode is normal

ZD1L52 = !ZD1_SV3 & ZD1_SV0 & ZD1_SV2;


--ZD1_SV5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV5 at LC5_15_A3
--operation mode is normal

ZD1_SV5_lut_out = ZD1_SV1 & ZD1_SV5 & (!ZD1_SV4 # !ZD1L52) # !ZD1_SV1 & (ZD1_SV5 # ZD1L52 & !ZD1_SV4);
ZD1_SV5 = DFFE(ZD1_SV5_lut_out, GLOBAL(KE1_outclock0), !KB1L42Q, , );


--UD1L82 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~845 at LC2_3_H3
--operation mode is normal

UD1L82 = UD1L45Q & (ZD1L79Q & CD54L2 # !ZD1L79Q & CD44L2);


--UD1L31 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~107 at LC9_4_H3
--operation mode is normal

UD1L31 = !UD1L35Q & UD1_srg[2];


--UD1_srg[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[1] at LC10_2_H3
--operation mode is normal

UD1_srg[1]_lut_out = UD1L92 # UD1L45Q & UD1L51;
UD1_srg[1] = DFFE(UD1_srg[1]_lut_out, GLOBAL(KE1_outclock0), , , UD1L84);


--KC2_dffs[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] at LC10_6_I2
--operation mode is normal

KC2_dffs[10]_lut_out = NB1L71Q & JB03_sload_path[10] # !NB1L71Q & KC2_dffs[11];
KC2_dffs[10] = DFFE(KC2_dffs[10]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst36);


--KC5_dffs[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[10] at LC9_4_I2
--operation mode is normal

KC5_dffs[10]_lut_out = HD1L7Q & JB03_sload_path[10] # !HD1L7Q & KC5_dffs[11];
KC5_dffs[10] = DFFE(KC5_dffs[10]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst38);


--Y1L822Q is slaveregister:slaveregister_inst|dom_id[10]~reg0 at LC5_13_A1
--operation mode is normal

Y1L822Q_lut_out = QE1_MASTERHWDATA[10];
Y1L822Q = DFFE(Y1L822Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L612);


--KC3_dffs[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[11] at LC5_14_A1
--operation mode is normal

KC3_dffs[11]_lut_out = ZD1L911Q & Y1L922Q # !ZD1L911Q & KC3_dffs[12];
KC3_dffs[11] = DFFE(KC3_dffs[11]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst37);


--ZD1L62 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3431 at LC8_6_A3
--operation mode is normal

ZD1L62 = ZD1L621Q & FE1L31Q & KB1L56Q;


--ZD1L851 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV4~73 at LC2_7_A3
--operation mode is normal

ZD1L851 = ZD1L46 # ZD1L43 # !ZD1L61 & ZD1L62;


--ZD1L72 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3432 at LC4_7_A3
--operation mode is normal

ZD1L72 = FE1L31Q & ZD1L421Q;


--ZD1L241 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV1~117 at LC3_7_A3
--operation mode is normal

ZD1L241 = !ZD1L72 & !ZD1L461 & (!ZD1L42 # !ZD1L511Q);


--ZD1L341 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV1~118 at LC10_2_A3
--operation mode is normal

ZD1L341 = !ZD1L901Q & (!KB1L68Q # !ZD1L511Q) # !FE1L31Q;


--ZD1L82 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3433 at LC5_3_A3
--operation mode is normal

ZD1L82 = ZD1L231Q & !JB81L9 & !JB71L8;


--ZD1L441 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV1~119 at LC4_2_A3
--operation mode is normal

ZD1L441 = ZD1L341 & !ZD1L82 & !ZD1L3 & !ZD1L81;


--ZD1L951 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV4~74 at LC10_7_A3
--operation mode is normal

ZD1L951 = ZD1L261 # ZD1L851 # !ZD1L441 # !ZD1L241;


--ZD1L92 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3434 at LC6_13_A3
--operation mode is normal

ZD1L92 = !FE1L31Q & ZD1L721Q;


--ZD1L161 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TC_RX_TIME~29 at LC1_2_A3
--operation mode is normal

ZD1L161 = !ZD1L2 & (JB81L9 # !ZD1L521Q # !JB71L8);


--ZD1L541 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV1~120 at LC10_16_A3
--operation mode is normal

ZD1L541 = ZD1L21 # ZD1L92 # !ZD1L161 # !ZD1L16;


--ZD1L26 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|ID_BYTE~38 at LC9_12_G3
--operation mode is normal

ZD1L26 = ZD1L911Q # !JB81L9 & ZD1L021Q & JB71L8;


--ZD1L03 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3435 at LC5_2_G3
--operation mode is normal

ZD1L03 = !FE1L31Q & ZD1L811Q;


--ZD1L641 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV1~121 at LC1_16_A3
--operation mode is normal

ZD1L641 = !ZD1L03 & !ZD1L26 & !ZD1L561 & !ZD1L06;


--ZD1L741 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV1~122 at LC6_7_A3
--operation mode is normal

ZD1L741 = !ZD1L75 & ZD1L441 & !ZD1L261 & !ZD1L461;


--ZD1L531 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV0~124 at LC6_3_A3
--operation mode is normal

ZD1L531 = ZD1L101 # ZD1L36 # ZD1L561 # ZD1L661;


--ZD1L631 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV0~125 at LC2_2_A3
--operation mode is normal

ZD1L631 = ZD1L2 # ZD1L46 # ZD1L92 # ZD1L01;


--ZD1L731 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV0~126 at LC4_15_A3
--operation mode is normal

ZD1L731 = ZD1L001 # ZD1L821Q & !FE1L31Q # !ZD1L361;


--ZD1L831 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV0~127 at LC6_14_A3
--operation mode is normal

ZD1L831 = ZD1L331 & ZD1L041 & !ZD1L02;


--ZD1L941 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV2~99 at LC5_11_A3
--operation mode is normal

ZD1L941 = ZD1L56Q # ZD1L73 # ZD1L6 & !ZD1L501Q;


--ZD1L051 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV2~100 at LC8_3_A3
--operation mode is normal

ZD1L051 = ZD1L001 # ZD1L53 # ZD1L661 # !ZD1L341;


--ZD1L451 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV3~104 at LC8_9_A3
--operation mode is normal

ZD1L451 = ZD1L801Q # FE1L31Q & ZD1L701Q # !FE1L31Q & ZD1L901Q;


--ZD1L551 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV3~105 at LC1_13_A3
--operation mode is normal

ZD1L551 = ZD1L26 # ZD1L03 # ZD1L83 # ZD1L451;


--ZD1L651 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV3~106 at LC2_15_A3
--operation mode is normal

ZD1L651 = ZD1L73 # ZD1L1 # ZD1L3 # !ZD1L16;


--ZD1L13 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~3436 at LC5_14_A3
--operation mode is normal

ZD1L13 = !FE1L31Q & ZD1L621Q;


--ZD1L89 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|plen_clk_en~43 at LC3_14_A3
--operation mode is normal

ZD1L89 = !ZD1L13 & !ZD1L02 & (ZD1L6 # ZD1L501Q);


--UD1_srg[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[0] at LC9_3_H3
--operation mode is normal

UD1_srg[0]_lut_out = UD1L45Q & (UD1L41 # !UD1L35Q & UD1_srg[0]) # !UD1L45Q & !UD1L35Q & UD1_srg[0];
UD1_srg[0] = DFFE(UD1_srg[0]_lut_out, GLOBAL(KE1_outclock0), , , UD1L84);


--UD1L92 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~847 at LC5_3_H3
--operation mode is normal

UD1L92 = UD1_srg[0] & (UD1L55Q # UD1_srg[1] & !UD1L35Q) # !UD1_srg[0] & UD1_srg[1] & !UD1L35Q;


--KC2_dffs[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] at LC5_8_I2
--operation mode is normal

KC2_dffs[11]_lut_out = KC2_dffs[12] & (JB03_sload_path[11] # !NB1L71Q) # !KC2_dffs[12] & NB1L71Q & JB03_sload_path[11];
KC2_dffs[11] = DFFE(KC2_dffs[11]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst36);


--KC5_dffs[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[11] at LC2_5_I2
--operation mode is normal

KC5_dffs[11]_lut_out = HD1L7Q & JB03_sload_path[11] # !HD1L7Q & KC5_dffs[12];
KC5_dffs[11] = DFFE(KC5_dffs[11]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst38);


--Y1L922Q is slaveregister:slaveregister_inst|dom_id[11]~reg0 at LC3_13_A1
--operation mode is normal

Y1L922Q_lut_out = QE1_MASTERHWDATA[11];
Y1L922Q = DFFE(Y1L922Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L612);


--KC3_dffs[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[12] at LC7_14_A1
--operation mode is normal

KC3_dffs[12]_lut_out = ZD1L911Q & Y1L032Q # !ZD1L911Q & KC3_dffs[13];
KC3_dffs[12] = DFFE(KC3_dffs[12]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst37);


--KC2_dffs[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] at LC6_5_I2
--operation mode is normal

KC2_dffs[12]_lut_out = KC2_dffs[13] & (JB03_sload_path[12] # !NB1L71Q) # !KC2_dffs[13] & NB1L71Q & JB03_sload_path[12];
KC2_dffs[12] = DFFE(KC2_dffs[12]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst36);


--KC5_dffs[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[12] at LC1_5_I2
--operation mode is normal

KC5_dffs[12]_lut_out = HD1L7Q & JB03_sload_path[12] # !HD1L7Q & KC5_dffs[13];
KC5_dffs[12] = DFFE(KC5_dffs[12]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst38);


--Y1L032Q is slaveregister:slaveregister_inst|dom_id[12]~reg0 at LC10_13_A1
--operation mode is normal

Y1L032Q_lut_out = QE1_MASTERHWDATA[12];
Y1L032Q = DFFE(Y1L032Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L612);


--KC3_dffs[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[13] at LC3_14_A1
--operation mode is normal

KC3_dffs[13]_lut_out = ZD1L911Q & Y1L132Q # !ZD1L911Q & KC3_dffs[14];
KC3_dffs[13] = DFFE(KC3_dffs[13]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst37);


--ZD1L151 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV2~104 at LC4_13_A3
--operation mode is normal

ZD1L151 = !ZD1L13 & !ZD1L83 & (ZD1L6 # ZD1L501Q);


--ZD1L251 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV2~106 at LC5_13_A3
--operation mode is normal

ZD1L251 = (!ZD1L71 & !ZD1L63 & (!ZD1L22 # !ZD1L521Q)) & CASCADE(ZD1L151);


--ZD1L931 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV0~131 at LC2_13_A3
--operation mode is normal

ZD1L931 = !ZD1L21 & !ZD1L56Q & (ZD1L501Q # !ZD1L6);


--ZD1L041 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SV0~133 at LC3_13_A3
--operation mode is normal

ZD1L041 = (!ZD1L66 & (FE1L31Q & !ZD1L131Q # !FE1L31Q & !ZD1L031Q)) & CASCADE(ZD1L931);


--KC2_dffs[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] at LC5_6_I2
--operation mode is normal

KC2_dffs[13]_lut_out = NB1L71Q & JB03_sload_path[13] # !NB1L71Q & KC2_dffs[14];
KC2_dffs[13] = DFFE(KC2_dffs[13]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst36);


--KC5_dffs[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[13] at LC1_6_I2
--operation mode is normal

KC5_dffs[13]_lut_out = HD1L7Q & JB03_sload_path[13] # !HD1L7Q & KC5_dffs[14];
KC5_dffs[13] = DFFE(KC5_dffs[13]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst38);


--Y1L132Q is slaveregister:slaveregister_inst|dom_id[13]~reg0 at LC6_13_A1
--operation mode is normal

Y1L132Q_lut_out = QE1_MASTERHWDATA[13];
Y1L132Q = DFFE(Y1L132Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L612);


--KC3_dffs[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[14] at LC6_14_A1
--operation mode is normal

KC3_dffs[14]_lut_out = ZD1L911Q & Y1L232Q # !ZD1L911Q & KC3_dffs[15];
KC3_dffs[14] = DFFE(KC3_dffs[14]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst37);


--KC2_dffs[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] at LC6_8_I2
--operation mode is normal

KC2_dffs[14]_lut_out = KC2_dffs[15] & (JB03_sload_path[14] # !NB1L71Q) # !KC2_dffs[15] & NB1L71Q & JB03_sload_path[14];
KC2_dffs[14] = DFFE(KC2_dffs[14]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst36);


--KC5_dffs[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[14] at LC2_8_I2
--operation mode is normal

KC5_dffs[14]_lut_out = KC5_dffs[15] & (JB03_sload_path[14] # !HD1L7Q) # !KC5_dffs[15] & HD1L7Q & JB03_sload_path[14];
KC5_dffs[14] = DFFE(KC5_dffs[14]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst38);


--Y1L232Q is slaveregister:slaveregister_inst|dom_id[14]~reg0 at LC1_13_A1
--operation mode is normal

Y1L232Q_lut_out = QE1_MASTERHWDATA[14];
Y1L232Q = DFFE(Y1L232Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L612);


--KC3_dffs[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[15] at LC8_5_A1
--operation mode is normal

KC3_dffs[15]_lut_out = KC3_dffs[16] & (Y1L332Q # !ZD1L911Q) # !KC3_dffs[16] & Y1L332Q & ZD1L911Q;
KC3_dffs[15] = DFFE(KC3_dffs[15]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst37);


--KC2_dffs[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] at LC1_8_I2
--operation mode is normal

KC2_dffs[15]_lut_out = KC2_dffs[16] & (JB03_sload_path[15] # !NB1L71Q) # !KC2_dffs[16] & NB1L71Q & JB03_sload_path[15];
KC2_dffs[15] = DFFE(KC2_dffs[15]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst36);


--KC5_dffs[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[15] at LC8_8_I2
--operation mode is normal

KC5_dffs[15]_lut_out = KC5_dffs[16] & (JB03_sload_path[15] # !HD1L7Q) # !KC5_dffs[16] & HD1L7Q & JB03_sload_path[15];
KC5_dffs[15] = DFFE(KC5_dffs[15]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst38);


--Y1L332Q is slaveregister:slaveregister_inst|dom_id[15]~reg0 at LC7_4_A1
--operation mode is normal

Y1L332Q_lut_out = QE1_MASTERHWDATA[15];
Y1L332Q = DFFE(Y1L332Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L612);


--KC3_dffs[16] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[16] at LC5_4_A1
--operation mode is normal

KC3_dffs[16]_lut_out = ZD1L911Q & Y1L432Q # !ZD1L911Q & KC3_dffs[17];
KC3_dffs[16] = DFFE(KC3_dffs[16]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst37);


--KC2_dffs[16] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] at LC10_8_I2
--operation mode is normal

KC2_dffs[16]_lut_out = KC2_dffs[17] & (JB03_sload_path[16] # !NB1L71Q) # !KC2_dffs[17] & NB1L71Q & JB03_sload_path[16];
KC2_dffs[16] = DFFE(KC2_dffs[16]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst36);


--KC5_dffs[16] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[16] at LC7_8_I2
--operation mode is normal

KC5_dffs[16]_lut_out = KC5_dffs[17] & (JB03_sload_path[16] # !HD1L7Q) # !KC5_dffs[17] & HD1L7Q & JB03_sload_path[16];
KC5_dffs[16] = DFFE(KC5_dffs[16]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst38);


--Y1L432Q is slaveregister:slaveregister_inst|dom_id[16]~reg0 at LC3_3_A1
--operation mode is normal

Y1L432Q_lut_out = QE1_MASTERHWDATA[16];
Y1L432Q = DFFE(Y1L432Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L612);


--KC3_dffs[17] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[17] at LC4_5_A1
--operation mode is normal

KC3_dffs[17]_lut_out = ZD1L911Q & Y1L532Q # !ZD1L911Q & KC3_dffs[18];
KC3_dffs[17] = DFFE(KC3_dffs[17]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst37);


--KC2_dffs[17] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] at LC7_10_I2
--operation mode is normal

KC2_dffs[17]_lut_out = NB1L71Q & JB03_sload_path[17] # !NB1L71Q & KC2_dffs[18];
KC2_dffs[17] = DFFE(KC2_dffs[17]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst36);


--KC5_dffs[17] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[17] at LC9_8_I2
--operation mode is normal

KC5_dffs[17]_lut_out = KC5_dffs[18] & (JB03_sload_path[17] # !HD1L7Q) # !KC5_dffs[18] & HD1L7Q & JB03_sload_path[17];
KC5_dffs[17] = DFFE(KC5_dffs[17]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst38);


--Y1L532Q is slaveregister:slaveregister_inst|dom_id[17]~reg0 at LC3_5_A1
--operation mode is normal

Y1L532Q_lut_out = QE1_MASTERHWDATA[17];
Y1L532Q = DFFE(Y1L532Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L612);


--KC3_dffs[18] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[18] at LC10_4_A1
--operation mode is normal

KC3_dffs[18]_lut_out = ZD1L911Q & Y1L632Q # !ZD1L911Q & KC3_dffs[19];
KC3_dffs[18] = DFFE(KC3_dffs[18]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst37);


--KC2_dffs[18] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] at LC6_10_I2
--operation mode is normal

KC2_dffs[18]_lut_out = NB1L71Q & JB03_sload_path[18] # !NB1L71Q & KC2_dffs[19];
KC2_dffs[18] = DFFE(KC2_dffs[18]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst36);


--KC5_dffs[18] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[18] at LC4_8_I2
--operation mode is normal

KC5_dffs[18]_lut_out = KC5_dffs[19] & (JB03_sload_path[18] # !HD1L7Q) # !KC5_dffs[19] & HD1L7Q & JB03_sload_path[18];
KC5_dffs[18] = DFFE(KC5_dffs[18]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst38);


--Y1L632Q is slaveregister:slaveregister_inst|dom_id[18]~reg0 at LC5_3_A1
--operation mode is normal

Y1L632Q_lut_out = QE1_MASTERHWDATA[18];
Y1L632Q = DFFE(Y1L632Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L612);


--KC3_dffs[19] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[19] at LC6_5_A1
--operation mode is normal

KC3_dffs[19]_lut_out = ZD1L911Q & Y1L732Q # !ZD1L911Q & KC3_dffs[20];
KC3_dffs[19] = DFFE(KC3_dffs[19]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst37);


--KC2_dffs[19] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] at LC9_10_I2
--operation mode is normal

KC2_dffs[19]_lut_out = NB1L71Q & JB03_sload_path[19] # !NB1L71Q & KC2_dffs[20];
KC2_dffs[19] = DFFE(KC2_dffs[19]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst36);


--KC5_dffs[19] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[19] at LC3_8_I2
--operation mode is normal

KC5_dffs[19]_lut_out = KC5_dffs[20] & (JB03_sload_path[19] # !HD1L7Q) # !KC5_dffs[20] & HD1L7Q & JB03_sload_path[19];
KC5_dffs[19] = DFFE(KC5_dffs[19]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst38);


--Y1L732Q is slaveregister:slaveregister_inst|dom_id[19]~reg0 at LC3_4_A1
--operation mode is normal

Y1L732Q_lut_out = QE1_MASTERHWDATA[19];
Y1L732Q = DFFE(Y1L732Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L612);


--KC3_dffs[20] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[20] at LC9_7_A1
--operation mode is normal

KC3_dffs[20]_lut_out = ZD1L911Q & Y1L832Q # !ZD1L911Q & KC3_dffs[21];
KC3_dffs[20] = DFFE(KC3_dffs[20]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst37);


--KC2_dffs[20] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] at LC1_10_I2
--operation mode is normal

KC2_dffs[20]_lut_out = KC2_dffs[21] & (JB03_sload_path[20] # !NB1L71Q) # !KC2_dffs[21] & NB1L71Q & JB03_sload_path[20];
KC2_dffs[20] = DFFE(KC2_dffs[20]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst36);


--KC5_dffs[20] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[20] at LC9_5_I2
--operation mode is normal

KC5_dffs[20]_lut_out = HD1L7Q & JB03_sload_path[20] # !HD1L7Q & KC5_dffs[21];
KC5_dffs[20] = DFFE(KC5_dffs[20]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst38);


--Y1L832Q is slaveregister:slaveregister_inst|dom_id[20]~reg0 at LC4_8_A1
--operation mode is normal

Y1L832Q_lut_out = QE1_MASTERHWDATA[20];
Y1L832Q = DFFE(Y1L832Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L612);


--KC3_dffs[21] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[21] at LC8_6_A1
--operation mode is normal

KC3_dffs[21]_lut_out = ZD1L911Q & Y1L932Q # !ZD1L911Q & KC3_dffs[22];
KC3_dffs[21] = DFFE(KC3_dffs[21]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst37);


--KC2_dffs[21] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] at LC4_10_I2
--operation mode is normal

KC2_dffs[21]_lut_out = KC2_dffs[22] & (JB03_sload_path[21] # !NB1L71Q) # !KC2_dffs[22] & NB1L71Q & JB03_sload_path[21];
KC2_dffs[21] = DFFE(KC2_dffs[21]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst36);


--KC5_dffs[21] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[21] at LC10_5_I2
--operation mode is normal

KC5_dffs[21]_lut_out = HD1L7Q & JB03_sload_path[21] # !HD1L7Q & KC5_dffs[22];
KC5_dffs[21] = DFFE(KC5_dffs[21]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst38);


--Y1L932Q is slaveregister:slaveregister_inst|dom_id[21]~reg0 at LC9_5_A1
--operation mode is normal

Y1L932Q_lut_out = QE1_MASTERHWDATA[21];
Y1L932Q = DFFE(Y1L932Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L612);


--KC3_dffs[22] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[22] at LC1_6_A1
--operation mode is normal

KC3_dffs[22]_lut_out = ZD1L911Q & Y1L042Q # !ZD1L911Q & KC3_dffs[23];
KC3_dffs[22] = DFFE(KC3_dffs[22]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst37);


--KC2_dffs[22] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] at LC3_10_I2
--operation mode is normal

KC2_dffs[22]_lut_out = KC2_dffs[23] & (JB03_sload_path[22] # !NB1L71Q) # !KC2_dffs[23] & NB1L71Q & JB03_sload_path[22];
KC2_dffs[22] = DFFE(KC2_dffs[22]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst36);


--KC5_dffs[22] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[22] at LC5_10_I2
--operation mode is normal

KC5_dffs[22]_lut_out = KC5_dffs[23] & (JB03_sload_path[22] # !HD1L7Q) # !KC5_dffs[23] & HD1L7Q & JB03_sload_path[22];
KC5_dffs[22] = DFFE(KC5_dffs[22]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst38);


--Y1L042Q is slaveregister:slaveregister_inst|dom_id[22]~reg0 at LC7_5_A1
--operation mode is normal

Y1L042Q_lut_out = QE1_MASTERHWDATA[22];
Y1L042Q = DFFE(Y1L042Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L612);


--KC3_dffs[23] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[23] at LC7_6_A1
--operation mode is normal

KC3_dffs[23]_lut_out = KC3_dffs[24] & (Y1L142Q # !ZD1L911Q) # !KC3_dffs[24] & ZD1L911Q & Y1L142Q;
KC3_dffs[23] = DFFE(KC3_dffs[23]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst37);


--KC2_dffs[23] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] at LC8_3_I2
--operation mode is normal

KC2_dffs[23]_lut_out = KC2_dffs[24] & (JB03_sload_path[23] # !NB1L71Q) # !KC2_dffs[24] & NB1L71Q & JB03_sload_path[23];
KC2_dffs[23] = DFFE(KC2_dffs[23]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst36);


--KC5_dffs[23] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[23] at LC10_3_I2
--operation mode is normal

KC5_dffs[23]_lut_out = HD1L7Q & JB03_sload_path[23] # !HD1L7Q & KC5_dffs[24];
KC5_dffs[23] = DFFE(KC5_dffs[23]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst38);


--Y1L142Q is slaveregister:slaveregister_inst|dom_id[23]~reg0 at LC3_6_A1
--operation mode is normal

Y1L142Q_lut_out = QE1_MASTERHWDATA[23];
Y1L142Q = DFFE(Y1L142Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L612);


--KC3_dffs[24] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[24] at LC2_7_A1
--operation mode is normal

KC3_dffs[24]_lut_out = ZD1L911Q & Y1L242Q # !ZD1L911Q & KC3_dffs[25];
KC3_dffs[24] = DFFE(KC3_dffs[24]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst37);


--KC2_dffs[24] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24] at LC10_4_I2
--operation mode is normal

KC2_dffs[24]_lut_out = NB1L71Q & JB03_sload_path[24] # !NB1L71Q & KC2_dffs[25];
KC2_dffs[24] = DFFE(KC2_dffs[24]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst36);


--KC5_dffs[24] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[24] at LC2_3_I2
--operation mode is normal

KC5_dffs[24]_lut_out = HD1L7Q & JB03_sload_path[24] # !HD1L7Q & KC5_dffs[25];
KC5_dffs[24] = DFFE(KC5_dffs[24]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst38);


--Y1L242Q is slaveregister:slaveregister_inst|dom_id[24]~reg0 at LC5_8_A1
--operation mode is normal

Y1L242Q_lut_out = QE1_MASTERHWDATA[24];
Y1L242Q = DFFE(Y1L242Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L612);


--KC3_dffs[25] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[25] at LC4_7_A1
--operation mode is normal

KC3_dffs[25]_lut_out = ZD1L911Q & Y1L342Q # !ZD1L911Q & KC3_dffs[26];
KC3_dffs[25] = DFFE(KC3_dffs[25]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst37);


--KC2_dffs[25] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[25] at LC10_10_I2
--operation mode is normal

KC2_dffs[25]_lut_out = KC2_dffs[26] & (JB03_sload_path[25] # !NB1L71Q) # !KC2_dffs[26] & NB1L71Q & JB03_sload_path[25];
KC2_dffs[25] = DFFE(KC2_dffs[25]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst36);


--KC5_dffs[25] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[25] at LC5_2_I2
--operation mode is normal

KC5_dffs[25]_lut_out = HD1L7Q & JB03_sload_path[25] # !HD1L7Q & KC5_dffs[26];
KC5_dffs[25] = DFFE(KC5_dffs[25]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst38);


--Y1L342Q is slaveregister:slaveregister_inst|dom_id[25]~reg0 at LC6_6_A1
--operation mode is normal

Y1L342Q_lut_out = QE1_MASTERHWDATA[25];
Y1L342Q = DFFE(Y1L342Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L612);


--KC3_dffs[26] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[26] at LC7_7_A1
--operation mode is normal

KC3_dffs[26]_lut_out = ZD1L911Q & Y1L442Q # !ZD1L911Q & KC3_dffs[27];
KC3_dffs[26] = DFFE(KC3_dffs[26]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst37);


--KC2_dffs[26] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[26] at LC6_4_I2
--operation mode is normal

KC2_dffs[26]_lut_out = KC2_dffs[27] & (JB03_sload_path[26] # !NB1L71Q) # !KC2_dffs[27] & NB1L71Q & JB03_sload_path[26];
KC2_dffs[26] = DFFE(KC2_dffs[26]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst36);


--KC5_dffs[26] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[26] at LC3_2_I2
--operation mode is normal

KC5_dffs[26]_lut_out = HD1L7Q & JB03_sload_path[26] # !HD1L7Q & KC5_dffs[27];
KC5_dffs[26] = DFFE(KC5_dffs[26]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst38);


--Y1L442Q is slaveregister:slaveregister_inst|dom_id[26]~reg0 at LC5_7_A1
--operation mode is normal

Y1L442Q_lut_out = QE1_MASTERHWDATA[26];
Y1L442Q = DFFE(Y1L442Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L612);


--KC3_dffs[27] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[27] at LC8_7_A1
--operation mode is normal

KC3_dffs[27]_lut_out = ZD1L911Q & Y1L542Q # !ZD1L911Q & KC3_dffs[28];
KC3_dffs[27] = DFFE(KC3_dffs[27]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst37);


--KC2_dffs[27] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[27] at LC8_10_I2
--operation mode is normal

KC2_dffs[27]_lut_out = KC2_dffs[28] & (JB03_sload_path[27] # !NB1L71Q) # !KC2_dffs[28] & NB1L71Q & JB03_sload_path[27];
KC2_dffs[27] = DFFE(KC2_dffs[27]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst36);


--KC5_dffs[27] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[27] at LC5_1_I2
--operation mode is normal

KC5_dffs[27]_lut_out = HD1L7Q & JB03_sload_path[27] # !HD1L7Q & KC5_dffs[28];
KC5_dffs[27] = DFFE(KC5_dffs[27]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst38);


--Y1L542Q is slaveregister:slaveregister_inst|dom_id[27]~reg0 at LC6_4_A1
--operation mode is normal

Y1L542Q_lut_out = QE1_MASTERHWDATA[27];
Y1L542Q = DFFE(Y1L542Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L612);


--KC3_dffs[28] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[28] at LC9_6_A1
--operation mode is normal

KC3_dffs[28]_lut_out = ZD1L911Q & Y1L642Q # !ZD1L911Q & KC3_dffs[29];
KC3_dffs[28] = DFFE(KC3_dffs[28]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst37);


--KC2_dffs[28] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[28] at LC2_10_I2
--operation mode is normal

KC2_dffs[28]_lut_out = KC2_dffs[29] & (JB03_sload_path[28] # !NB1L71Q) # !KC2_dffs[29] & NB1L71Q & JB03_sload_path[28];
KC2_dffs[28] = DFFE(KC2_dffs[28]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst36);


--KC5_dffs[28] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[28] at LC3_1_I2
--operation mode is normal

KC5_dffs[28]_lut_out = KC5_dffs[29] & (JB03_sload_path[28] # !HD1L7Q) # !KC5_dffs[29] & HD1L7Q & JB03_sload_path[28];
KC5_dffs[28] = DFFE(KC5_dffs[28]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst38);


--Y1L642Q is slaveregister:slaveregister_inst|dom_id[28]~reg0 at LC5_5_A1
--operation mode is normal

Y1L642Q_lut_out = QE1_MASTERHWDATA[28];
Y1L642Q = DFFE(Y1L642Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L612);


--KC3_dffs[29] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[29] at LC2_6_A1
--operation mode is normal

KC3_dffs[29]_lut_out = Y1L742Q & (ZD1L911Q # KC3_dffs[30]) # !Y1L742Q & !ZD1L911Q & KC3_dffs[30];
KC3_dffs[29] = DFFE(KC3_dffs[29]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst37);


--KC2_dffs[29] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[29] at LC3_4_I2
--operation mode is normal

KC2_dffs[29]_lut_out = KC2_dffs[30] & (JB03_sload_path[29] # !NB1L71Q) # !KC2_dffs[30] & NB1L71Q & JB03_sload_path[29];
KC2_dffs[29] = DFFE(KC2_dffs[29]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst36);


--KC5_dffs[29] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[29] at LC7_2_I2
--operation mode is normal

KC5_dffs[29]_lut_out = HD1L7Q & JB03_sload_path[29] # !HD1L7Q & KC5_dffs[30];
KC5_dffs[29] = DFFE(KC5_dffs[29]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst38);


--Y1L742Q is slaveregister:slaveregister_inst|dom_id[29]~reg0 at LC6_3_A1
--operation mode is normal

Y1L742Q_lut_out = QE1_MASTERHWDATA[29];
Y1L742Q = DFFE(Y1L742Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L612);


--KC3_dffs[30] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[30] at LC10_7_A1
--operation mode is normal

KC3_dffs[30]_lut_out = ZD1L911Q & Y1L842Q # !ZD1L911Q & KC3_dffs[31];
KC3_dffs[30] = DFFE(KC3_dffs[30]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst37);


--KC2_dffs[30] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[30] at LC5_12_I2
--operation mode is normal

KC2_dffs[30]_lut_out = KC2_dffs[31] & (JB03_sload_path[30] # !NB1L71Q) # !KC2_dffs[31] & NB1L71Q & JB03_sload_path[30];
KC2_dffs[30] = DFFE(KC2_dffs[30]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst36);


--KC5_dffs[30] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[30] at LC9_3_I2
--operation mode is normal

KC5_dffs[30]_lut_out = HD1L7Q & JB03_sload_path[30] # !HD1L7Q & KC5_dffs[31];
KC5_dffs[30] = DFFE(KC5_dffs[30]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst38);


--Y1L842Q is slaveregister:slaveregister_inst|dom_id[30]~reg0 at LC3_7_A1
--operation mode is normal

Y1L842Q_lut_out = QE1_MASTERHWDATA[30];
Y1L842Q = DFFE(Y1L842Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L612);


--KC3_dffs[31] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[31] at LC2_16_C1
--operation mode is normal

KC3_dffs[31]_lut_out = Y1L942Q & (ZD1L911Q # KC3_dffs[32]) # !Y1L942Q & !ZD1L911Q & KC3_dffs[32];
KC3_dffs[31] = DFFE(KC3_dffs[31]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst37);


--KC2_dffs[31] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[31] at LC1_12_I2
--operation mode is normal

KC2_dffs[31]_lut_out = KC2_dffs[32] & (JB03_sload_path[31] # !NB1L71Q) # !KC2_dffs[32] & NB1L71Q & JB03_sload_path[31];
KC2_dffs[31] = DFFE(KC2_dffs[31]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst36);


--KC5_dffs[31] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[31] at LC6_2_I2
--operation mode is normal

KC5_dffs[31]_lut_out = HD1L7Q & JB03_sload_path[31] # !HD1L7Q & KC5_dffs[32];
KC5_dffs[31] = DFFE(KC5_dffs[31]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst38);


--Y1L942Q is slaveregister:slaveregister_inst|dom_id[31]~reg0 at LC3_4_C1
--operation mode is normal

Y1L942Q_lut_out = QE1_MASTERHWDATA[31];
Y1L942Q = DFFE(Y1L942Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L612);


--KC3_dffs[32] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[32] at LC10_16_C1
--operation mode is normal

KC3_dffs[32]_lut_out = KC3_dffs[33] & (Y1L052Q # !ZD1L911Q) # !KC3_dffs[33] & ZD1L911Q & Y1L052Q;
KC3_dffs[32] = DFFE(KC3_dffs[32]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst37);


--KC2_dffs[32] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[32] at LC6_12_I2
--operation mode is normal

KC2_dffs[32]_lut_out = KC2_dffs[33] & (JB03_sload_path[32] # !NB1L71Q) # !KC2_dffs[33] & NB1L71Q & JB03_sload_path[32];
KC2_dffs[32] = DFFE(KC2_dffs[32]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst36);


--KC5_dffs[32] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[32] at LC9_16_I2
--operation mode is normal

KC5_dffs[32]_lut_out = KC5_dffs[33] & (JB03_sload_path[32] # !HD1L7Q) # !KC5_dffs[33] & HD1L7Q & JB03_sload_path[32];
KC5_dffs[32] = DFFE(KC5_dffs[32]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst38);


--Y1L052Q is slaveregister:slaveregister_inst|dom_id[32]~reg0 at LC6_16_C1
--operation mode is normal

Y1L052Q_lut_out = QE1_MASTERHWDATA[0];
Y1L052Q = DFFE(Y1L052Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L662);


--KC3_dffs[33] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[33] at LC9_16_C1
--operation mode is normal

KC3_dffs[33]_lut_out = KC3_dffs[34] & (Y1L152Q # !ZD1L911Q) # !KC3_dffs[34] & ZD1L911Q & Y1L152Q;
KC3_dffs[33] = DFFE(KC3_dffs[33]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst37);


--KC2_dffs[33] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[33] at LC8_12_I2
--operation mode is normal

KC2_dffs[33]_lut_out = KC2_dffs[34] & (JB03_sload_path[33] # !NB1L71Q) # !KC2_dffs[34] & NB1L71Q & JB03_sload_path[33];
KC2_dffs[33] = DFFE(KC2_dffs[33]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst36);


--KC5_dffs[33] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[33] at LC6_3_I2
--operation mode is normal

KC5_dffs[33]_lut_out = HD1L7Q & JB03_sload_path[33] # !HD1L7Q & KC5_dffs[34];
KC5_dffs[33] = DFFE(KC5_dffs[33]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst38);


--Y1L152Q is slaveregister:slaveregister_inst|dom_id[33]~reg0 at LC4_16_C1
--operation mode is normal

Y1L152Q_lut_out = QE1_MASTERHWDATA[1];
Y1L152Q = DFFE(Y1L152Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L662);


--KC3_dffs[34] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[34] at LC5_16_C1
--operation mode is normal

KC3_dffs[34]_lut_out = Y1L252Q & (ZD1L911Q # KC3_dffs[35]) # !Y1L252Q & !ZD1L911Q & KC3_dffs[35];
KC3_dffs[34] = DFFE(KC3_dffs[34]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst37);


--KC2_dffs[34] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[34] at LC2_12_I2
--operation mode is normal

KC2_dffs[34]_lut_out = KC2_dffs[35] & (JB03_sload_path[34] # !NB1L71Q) # !KC2_dffs[35] & NB1L71Q & JB03_sload_path[34];
KC2_dffs[34] = DFFE(KC2_dffs[34]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst36);


--KC5_dffs[34] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[34] at LC4_12_I2
--operation mode is normal

KC5_dffs[34]_lut_out = KC5_dffs[35] & (JB03_sload_path[34] # !HD1L7Q) # !KC5_dffs[35] & HD1L7Q & JB03_sload_path[34];
KC5_dffs[34] = DFFE(KC5_dffs[34]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst38);


--Y1L252Q is slaveregister:slaveregister_inst|dom_id[34]~reg0 at LC7_16_C1
--operation mode is normal

Y1L252Q_lut_out = QE1_MASTERHWDATA[2];
Y1L252Q = DFFE(Y1L252Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L662);


--KC3_dffs[35] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[35] at LC8_16_C1
--operation mode is normal

KC3_dffs[35]_lut_out = KC3_dffs[36] & (Y1L352Q # !ZD1L911Q) # !KC3_dffs[36] & ZD1L911Q & Y1L352Q;
KC3_dffs[35] = DFFE(KC3_dffs[35]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst37);


--KC2_dffs[35] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[35] at LC5_14_I2
--operation mode is normal

KC2_dffs[35]_lut_out = NB1L71Q & JB03_sload_path[35] # !NB1L71Q & KC2_dffs[36];
KC2_dffs[35] = DFFE(KC2_dffs[35]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst36);


--KC5_dffs[35] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[35] at LC9_12_I2
--operation mode is normal

KC5_dffs[35]_lut_out = KC5_dffs[36] & (JB03_sload_path[35] # !HD1L7Q) # !KC5_dffs[36] & HD1L7Q & JB03_sload_path[35];
KC5_dffs[35] = DFFE(KC5_dffs[35]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst38);


--Y1L352Q is slaveregister:slaveregister_inst|dom_id[35]~reg0 at LC3_16_C1
--operation mode is normal

Y1L352Q_lut_out = QE1_MASTERHWDATA[3];
Y1L352Q = DFFE(Y1L352Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L662);


--KC3_dffs[36] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[36] at LC5_10_C1
--operation mode is normal

KC3_dffs[36]_lut_out = ZD1L911Q & Y1L452Q # !ZD1L911Q & KC3_dffs[37];
KC3_dffs[36] = DFFE(KC3_dffs[36]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst37);


--KC2_dffs[36] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[36] at LC6_14_I2
--operation mode is normal

KC2_dffs[36]_lut_out = NB1L71Q & JB03_sload_path[36] # !NB1L71Q & KC2_dffs[37];
KC2_dffs[36] = DFFE(KC2_dffs[36]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst36);


--KC5_dffs[36] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[36] at LC3_12_I2
--operation mode is normal

KC5_dffs[36]_lut_out = KC5_dffs[37] & (JB03_sload_path[36] # !HD1L7Q) # !KC5_dffs[37] & HD1L7Q & JB03_sload_path[36];
KC5_dffs[36] = DFFE(KC5_dffs[36]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst38);


--Y1L452Q is slaveregister:slaveregister_inst|dom_id[36]~reg0 at LC3_9_C1
--operation mode is normal

Y1L452Q_lut_out = QE1_MASTERHWDATA[4];
Y1L452Q = DFFE(Y1L452Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L662);


--KC3_dffs[37] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[37] at LC5_11_C1
--operation mode is normal

KC3_dffs[37]_lut_out = ZD1L911Q & Y1L552Q # !ZD1L911Q & KC3_dffs[38];
KC3_dffs[37] = DFFE(KC3_dffs[37]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst37);


--KC2_dffs[37] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[37] at LC10_12_I2
--operation mode is normal

KC2_dffs[37]_lut_out = KC2_dffs[38] & (JB03_sload_path[37] # !NB1L71Q) # !KC2_dffs[38] & NB1L71Q & JB03_sload_path[37];
KC2_dffs[37] = DFFE(KC2_dffs[37]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst36);


--KC5_dffs[37] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[37] at LC8_14_I2
--operation mode is normal

KC5_dffs[37]_lut_out = HD1L7Q & JB03_sload_path[37] # !HD1L7Q & KC5_dffs[38];
KC5_dffs[37] = DFFE(KC5_dffs[37]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst38);


--Y1L552Q is slaveregister:slaveregister_inst|dom_id[37]~reg0 at LC7_10_C1
--operation mode is normal

Y1L552Q_lut_out = QE1_MASTERHWDATA[5];
Y1L552Q = DFFE(Y1L552Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L662);


--KC3_dffs[38] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[38] at LC3_11_C1
--operation mode is normal

KC3_dffs[38]_lut_out = ZD1L911Q & Y1L652Q # !ZD1L911Q & KC3_dffs[39];
KC3_dffs[38] = DFFE(KC3_dffs[38]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst37);


--KC2_dffs[38] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[38] at LC7_5_I2
--operation mode is normal

KC2_dffs[38]_lut_out = KC2_dffs[39] & (JB03_sload_path[38] # !NB1L71Q) # !KC2_dffs[39] & NB1L71Q & JB03_sload_path[38];
KC2_dffs[38] = DFFE(KC2_dffs[38]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst36);


--KC5_dffs[38] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[38] at LC7_14_I2
--operation mode is normal

KC5_dffs[38]_lut_out = KC5_dffs[39] & (JB03_sload_path[38] # !HD1L7Q) # !KC5_dffs[39] & HD1L7Q & JB03_sload_path[38];
KC5_dffs[38] = DFFE(KC5_dffs[38]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst38);


--Y1L652Q is slaveregister:slaveregister_inst|dom_id[38]~reg0 at LC10_10_C1
--operation mode is normal

Y1L652Q_lut_out = QE1_MASTERHWDATA[6];
Y1L652Q = DFFE(Y1L652Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L662);


--KC3_dffs[39] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[39] at LC7_11_C1
--operation mode is normal

KC3_dffs[39]_lut_out = Y1L752Q & (KC3_dffs[40] # ZD1L911Q) # !Y1L752Q & KC3_dffs[40] & !ZD1L911Q;
KC3_dffs[39] = DFFE(KC3_dffs[39]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst37);


--KC2_dffs[39] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[39] at LC4_5_I2
--operation mode is normal

KC2_dffs[39]_lut_out = KC2_dffs[40] & (JB03_sload_path[39] # !NB1L71Q) # !KC2_dffs[40] & NB1L71Q & JB03_sload_path[39];
KC2_dffs[39] = DFFE(KC2_dffs[39]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst36);


--KC5_dffs[39] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[39] at LC9_14_I2
--operation mode is normal

KC5_dffs[39]_lut_out = KC5_dffs[40] & (JB03_sload_path[39] # !HD1L7Q) # !KC5_dffs[40] & HD1L7Q & JB03_sload_path[39];
KC5_dffs[39] = DFFE(KC5_dffs[39]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst38);


--Y1L752Q is slaveregister:slaveregister_inst|dom_id[39]~reg0 at LC3_10_C1
--operation mode is normal

Y1L752Q_lut_out = QE1_MASTERHWDATA[7];
Y1L752Q = DFFE(Y1L752Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L662);


--KC3_dffs[40] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[40] at LC9_10_C1
--operation mode is normal

KC3_dffs[40]_lut_out = ZD1L911Q & Y1L852Q # !ZD1L911Q & KC3_dffs[41];
KC3_dffs[40] = DFFE(KC3_dffs[40]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst37);


--KC2_dffs[40] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[40] at LC3_5_I2
--operation mode is normal

KC2_dffs[40]_lut_out = KC2_dffs[41] & (JB03_sload_path[40] # !NB1L71Q) # !KC2_dffs[41] & NB1L71Q & JB03_sload_path[40];
KC2_dffs[40] = DFFE(KC2_dffs[40]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst36);


--KC5_dffs[40] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[40] at LC10_14_I2
--operation mode is normal

KC5_dffs[40]_lut_out = KC5_dffs[41] & (JB03_sload_path[40] # !HD1L7Q) # !KC5_dffs[41] & HD1L7Q & JB03_sload_path[40];
KC5_dffs[40] = DFFE(KC5_dffs[40]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst38);


--Y1L852Q is slaveregister:slaveregister_inst|dom_id[40]~reg0 at LC5_9_C1
--operation mode is normal

Y1L852Q_lut_out = QE1_MASTERHWDATA[8];
Y1L852Q = DFFE(Y1L852Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L662);


--KC3_dffs[41] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[41] at LC6_11_C1
--operation mode is normal

KC3_dffs[41]_lut_out = ZD1L911Q & Y1L952Q # !ZD1L911Q & KC3_dffs[42];
KC3_dffs[41] = DFFE(KC3_dffs[41]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst37);


--KC2_dffs[41] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[41] at LC4_14_I2
--operation mode is normal

KC2_dffs[41]_lut_out = KC2_dffs[42] & (JB03_sload_path[41] # !NB1L71Q) # !KC2_dffs[42] & NB1L71Q & JB03_sload_path[41];
KC2_dffs[41] = DFFE(KC2_dffs[41]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst36);


--KC5_dffs[41] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[41] at LC5_16_I2
--operation mode is normal

KC5_dffs[41]_lut_out = JB03_sload_path[41] & (HD1L7Q # KC5_dffs[42]) # !JB03_sload_path[41] & !HD1L7Q & KC5_dffs[42];
KC5_dffs[41] = DFFE(KC5_dffs[41]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst38);


--Y1L952Q is slaveregister:slaveregister_inst|dom_id[41]~reg0 at LC8_10_C1
--operation mode is normal

Y1L952Q_lut_out = QE1_MASTERHWDATA[9];
Y1L952Q = DFFE(Y1L952Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L662);


--KC3_dffs[42] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[42] at LC7_1_C1
--operation mode is normal

KC3_dffs[42]_lut_out = KC3_dffs[43] & (Y1L062Q # !ZD1L911Q) # !KC3_dffs[43] & ZD1L911Q & Y1L062Q;
KC3_dffs[42] = DFFE(KC3_dffs[42]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst37);


--KC2_dffs[42] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[42] at LC2_14_I2
--operation mode is normal

KC2_dffs[42]_lut_out = KC2_dffs[43] & (JB03_sload_path[42] # !NB1L71Q) # !KC2_dffs[43] & NB1L71Q & JB03_sload_path[42];
KC2_dffs[42] = DFFE(KC2_dffs[42]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst36);


--KC5_dffs[42] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[42] at LC2_16_I2
--operation mode is normal

KC5_dffs[42]_lut_out = JB03_sload_path[42] & (HD1L7Q # KC5_dffs[43]) # !JB03_sload_path[42] & !HD1L7Q & KC5_dffs[43];
KC5_dffs[42] = DFFE(KC5_dffs[42]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst38);


--Y1L062Q is slaveregister:slaveregister_inst|dom_id[42]~reg0 at LC7_2_C1
--operation mode is normal

Y1L062Q_lut_out = QE1_MASTERHWDATA[10];
Y1L062Q = DFFE(Y1L062Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L662);


--KC3_dffs[43] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[43] at LC5_1_C1
--operation mode is normal

KC3_dffs[43]_lut_out = Y1L162Q & (ZD1L911Q # KC3_dffs[44]) # !Y1L162Q & !ZD1L911Q & KC3_dffs[44];
KC3_dffs[43] = DFFE(KC3_dffs[43]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst37);


--KC2_dffs[43] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[43] at LC3_14_I2
--operation mode is normal

KC2_dffs[43]_lut_out = KC2_dffs[44] & (JB03_sload_path[43] # !NB1L71Q) # !KC2_dffs[44] & NB1L71Q & JB03_sload_path[43];
KC2_dffs[43] = DFFE(KC2_dffs[43]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst36);


--KC5_dffs[43] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[43] at LC10_16_I2
--operation mode is normal

KC5_dffs[43]_lut_out = JB03_sload_path[43] & (HD1L7Q # KC5_dffs[44]) # !JB03_sload_path[43] & !HD1L7Q & KC5_dffs[44];
KC5_dffs[43] = DFFE(KC5_dffs[43]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst38);


--Y1L162Q is slaveregister:slaveregister_inst|dom_id[43]~reg0 at LC4_2_C1
--operation mode is normal

Y1L162Q_lut_out = QE1_MASTERHWDATA[11];
Y1L162Q = DFFE(Y1L162Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L662);


--KC3_dffs[44] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[44] at LC3_1_C1
--operation mode is normal

KC3_dffs[44]_lut_out = KC3_dffs[45] & (Y1L262Q # !ZD1L911Q) # !KC3_dffs[45] & ZD1L911Q & Y1L262Q;
KC3_dffs[44] = DFFE(KC3_dffs[44]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst37);


--KC2_dffs[44] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[44] at LC8_4_I2
--operation mode is normal

KC2_dffs[44]_lut_out = KC2_dffs[45] & (JB03_sload_path[44] # !NB1L71Q) # !KC2_dffs[45] & NB1L71Q & JB03_sload_path[44];
KC2_dffs[44] = DFFE(KC2_dffs[44]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst36);


--KC5_dffs[44] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[44] at LC4_16_I2
--operation mode is normal

KC5_dffs[44]_lut_out = KC5_dffs[45] & (JB03_sload_path[44] # !HD1L7Q) # !KC5_dffs[45] & HD1L7Q & JB03_sload_path[44];
KC5_dffs[44] = DFFE(KC5_dffs[44]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst38);


--Y1L262Q is slaveregister:slaveregister_inst|dom_id[44]~reg0 at LC9_2_C1
--operation mode is normal

Y1L262Q_lut_out = QE1_MASTERHWDATA[12];
Y1L262Q = DFFE(Y1L262Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L662);


--KC3_dffs[45] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[45] at LC10_2_C1
--operation mode is normal

KC3_dffs[45]_lut_out = KC3_dffs[46] & (Y1L362Q # !ZD1L911Q) # !KC3_dffs[46] & ZD1L911Q & Y1L362Q;
KC3_dffs[45] = DFFE(KC3_dffs[45]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst37);


--KC2_dffs[45] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45] at LC8_5_I2
--operation mode is normal

KC2_dffs[45]_lut_out = NB1L71Q & JB03_sload_path[45] # !NB1L71Q & KC2_dffs[46];
KC2_dffs[45] = DFFE(KC2_dffs[45]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst36);


--KC5_dffs[45] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[45] at LC6_16_I2
--operation mode is normal

KC5_dffs[45]_lut_out = JB03_sload_path[45] & (HD1L7Q # KC5_dffs[46]) # !JB03_sload_path[45] & !HD1L7Q & KC5_dffs[46];
KC5_dffs[45] = DFFE(KC5_dffs[45]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst38);


--Y1L362Q is slaveregister:slaveregister_inst|dom_id[45]~reg0 at LC6_2_C1
--operation mode is normal

Y1L362Q_lut_out = QE1_MASTERHWDATA[13];
Y1L362Q = DFFE(Y1L362Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L662);


--KC3_dffs[46] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[46] at LC8_2_C1
--operation mode is normal

KC3_dffs[46]_lut_out = KC3_dffs[47] & (Y1L462Q # !ZD1L911Q) # !KC3_dffs[47] & ZD1L911Q & Y1L462Q;
KC3_dffs[46] = DFFE(KC3_dffs[46]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst37);


--KC2_dffs[46] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46] at LC7_4_I2
--operation mode is normal

KC2_dffs[46]_lut_out = KC2_dffs[47] & (JB03_sload_path[46] # !NB1L71Q) # !KC2_dffs[47] & NB1L71Q & JB03_sload_path[46];
KC2_dffs[46] = DFFE(KC2_dffs[46]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst36);


--KC5_dffs[46] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[46] at LC3_16_I2
--operation mode is normal

KC5_dffs[46]_lut_out = HD1L7Q & JB03_sload_path[46] # !HD1L7Q & KC5_dffs[47];
KC5_dffs[46] = DFFE(KC5_dffs[46]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst38);


--Y1L462Q is slaveregister:slaveregister_inst|dom_id[46]~reg0 at LC3_2_C1
--operation mode is normal

Y1L462Q_lut_out = QE1_MASTERHWDATA[14];
Y1L462Q = DFFE(Y1L462Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L662);


--KC3_dffs[47] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[47] at LC5_2_C1
--operation mode is normal

KC3_dffs[47]_lut_out = ZD1L911Q & Y1L562Q;
KC3_dffs[47] = DFFE(KC3_dffs[47]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst37);


--KC2_dffs[47] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[47] at LC1_14_I2
--operation mode is normal

KC2_dffs[47]_lut_out = NB1L71Q & JB03_sload_path[47];
KC2_dffs[47] = DFFE(KC2_dffs[47]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst36);


--KC5_dffs[47] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[47] at LC9_15_I2
--operation mode is normal

KC5_dffs[47]_lut_out = JB03_sload_path[47] & HD1L7Q;
KC5_dffs[47] = DFFE(KC5_dffs[47]_lut_out, GLOBAL(KE1_outclock0), , , MB1_inst38);


--Y1L562Q is slaveregister:slaveregister_inst|dom_id[47]~reg0 at LC6_1_C1
--operation mode is normal

Y1L562Q_lut_out = QE1_MASTERHWDATA[15];
Y1L562Q = DFFE(Y1L562Q_lut_out, GLOBAL(KE1_outclock0), !GLOBAL(V1L4Q), , Y1L662);


--BB1L971 is atwd:atwd0|atwd_control:inst_atwd_control|i~5847 at LC2_4_T2
--operation mode is normal

BB1L971 = BB1L062Q # BB1L952Q # BB1L081 # BB1L162Q;


--BB1L081 is atwd:atwd0|atwd_control:inst_atwd_control|i~5851 at LC9_4_T2
--operation mode is normal

BB1L081 = BB1L552Q # BB1L562Q # BB1L652Q # BB1L752Q;


--FC1L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|ctclr~36 at LC5_1_C4
--operation mode is normal

FC1L7 = FC1L9Q # !FC1L8Q & !TC1L61Q;


--ZD1L44 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~240 at LC7_6_A3
--operation mode is normal

ZD1L44 = !FE1L31Q & (ZD1L011Q # ZD1L821Q # ZD1L54);


--ZD1L54 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~242 at LC5_6_A3
--operation mode is normal

ZD1L54 = ZD1L901Q # ZD1L031Q # ZD1L721Q;


--RD1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_full~92 at LC7_4_G3
--operation mode is normal

RD1L3 = JB01_pre_out[1] & JB01_pre_out[5] & RD1L4 & JB01_sload_path[0];


--RD1L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_full~96 at LC9_4_G3
--operation mode is normal

RD1L4 = JB01_pre_out[3] & RD1_b_non_empty & JB01_pre_out[4] & JB01_pre_out[2];


--ZD1L38 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~308 at LC2_4_A3
--operation mode is normal

ZD1L38 = ZD1L011Q # ZD1L311Q # ZD1L48 # ZD1L111Q;


--ZD1L48 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~312 at LC6_4_A3
--operation mode is normal

ZD1L48 = ZD1L211Q # JB81L9 & (ZD1L021Q # ZD1L521Q);


--WD1L59 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_6~360 at LC8_3_H2
--operation mode is normal

WD1L59 = (WD1L48 # WD1L97 # WD1L77 # WD1L18) & CASCADE(WD1L4);


--WD1L48 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_6~341 at LC1_3_H2
--operation mode is normal

WD1L48 = WD1L38 # WD1L57 & (WD1L36 # WD1L58);


--WD1L58 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_6~345 at LC4_2_H2
--operation mode is normal

WD1L58 = WD1L56 # WD1L76 # WD1L96 # WD1L68;


--WD1L68 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_ap:inst6|op_6~349 at LC3_2_H2
--operation mode is normal

WD1L68 = WD1L17 # WD1L37 # WD1L16 & WD1L95;


--PC41_aeb_out is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out at LC7_3_B3
--operation mode is normal

PC41_aeb_out = JB41_sload_path[4];


--PC4_aeb_out is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out at LC8_1_Q4
--operation mode is normal

PC4_aeb_out = JB2_sload_path[4];


--CD26L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00020|_~35 at LC3_10_I3
--operation mode is normal

CD26L2 = (!ZD1L28Q & !ZD1L88Q) & CASCADE(CD06L1);


--CD17L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00020|_~35 at LC9_11_I3
--operation mode is normal

CD17L2 = (!ZD1L28Q & !ZD1L88Q) & CASCADE(CD96L1);


--CD08L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00020|_~35 at LC6_4_I3
--operation mode is normal

CD08L2 = (!ZD1L28Q & !ZD1L88Q) & CASCADE(CD87L1);


--CD24L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00016|$00012~0 at LC3_14_C3
--operation mode is normal

CD24L1 = ZD1L28Q;


--QC6L71 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][6]~162 at LC9_9_G3
--operation mode is normal

QC6L71 = QC6_or_node[0][6];


--HB3L231 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[8]~0 at LC6_3_G1
--operation mode is normal

HB3L231 = !QD1_rd_ptr_lsb;


--JB1L3 is lpm_counter:CNT_rtl_0|alt_synch_counter:wysi_counter|counter_cell[0]~0 at LC2_1_R1
--operation mode is normal

JB1L3 = JB1L4 & JB1L3;


--JB4L43 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC7_15_A4
--operation mode is normal

JB4L43 = !JB4_cout;


--JB9L41 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC7_3_G3
--operation mode is normal

JB9L41 = !JB9_cout;


--JB6L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC3_16_N2
--operation mode is normal

JB6L6 = !JB6_cout;


--JB2L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC7_1_Q4
--operation mode is normal

JB2L31 = !JB2_cout;


--JB71L8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC4_6_G3
--operation mode is normal

JB71L8 = JB71_cout;


--JB81L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC9_6_G3
--operation mode is normal

JB81L9 = !JB81_cout;


--JB61L43 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10]~0 at LC1_3_A3
--operation mode is normal

JB61L43 = !JB61_the_carries[10];


--JB41L31 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC7_2_B3
--operation mode is normal

JB41L31 = !JB41_cout;


--JB51L11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC6_8_B3
--operation mode is normal

JB51L11 = JB51_cout;


--JB81L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~0 at LC5_6_G3
--operation mode is arithmetic

JB81L3 = CARRY(JB71L8);


--~GND is ~GND at LC3_4_R3
--operation mode is normal

~GND = GND;


--~VCC is ~VCC at LC7_9_A2
--operation mode is normal

~VCC = VCC;


--CLK3p is CLK3p at Pin_AB22
--operation mode is input

CLK3p = INPUT();


--CLK4p is CLK4p at Pin_Y5
--operation mode is input

CLK4p = INPUT();


--COM_AD_OTR is COM_AD_OTR at Pin_H4
--operation mode is input

COM_AD_OTR = INPUT();


--HDV_Rx is HDV_Rx at Pin_H3
--operation mode is input

HDV_Rx = INPUT();


--FLASH_NCO is FLASH_NCO at Pin_AB14
--operation mode is input

FLASH_NCO = INPUT();


--A_nB is A_nB at Pin_E4
--operation mode is input

A_nB = INPUT();


--COINC_DOWN_A is COINC_DOWN_A at Pin_AA10
--operation mode is input

COINC_DOWN_A = INPUT();


--COINC_DOWN_ABAR is COINC_DOWN_ABAR at Pin_AE9
--operation mode is input

COINC_DOWN_ABAR = INPUT();


--COINC_DOWN_B is COINC_DOWN_B at Pin_AC10
--operation mode is input

COINC_DOWN_B = INPUT();


--COINC_DOWN_BBAR is COINC_DOWN_BBAR at Pin_AB9
--operation mode is input

COINC_DOWN_BBAR = INPUT();


--COINC_UP_A is COINC_UP_A at Pin_AB10
--operation mode is input

COINC_UP_A = INPUT();


--COINC_UP_ABAR is COINC_UP_ABAR at Pin_AE10
--operation mode is input

COINC_UP_ABAR = INPUT();


--COINC_UP_B is COINC_UP_B at Pin_AD10
--operation mode is input

COINC_UP_B = INPUT();


--COINC_UP_BBAR is COINC_UP_BBAR at Pin_AF10
--operation mode is input

COINC_UP_BBAR = INPUT();


--FL_ATTN is FL_ATTN at Pin_M24
--operation mode is input

FL_ATTN = INPUT();


--FL_TDO is FL_TDO at Pin_L20
--operation mode is input

FL_TDO = INPUT();


--CLK2p is CLK2p at Pin_W6
--operation mode is input

CLK2p = INPUT();


--OneSPE is OneSPE at Pin_AF15
--operation mode is input

OneSPE = INPUT();


--FLASH_AD_D[0] is FLASH_AD_D[0] at Pin_AB11
--operation mode is input

FLASH_AD_D[0] = INPUT();


--FLASH_AD_D[1] is FLASH_AD_D[1] at Pin_AC11
--operation mode is input

FLASH_AD_D[1] = INPUT();


--FLASH_AD_D[2] is FLASH_AD_D[2] at Pin_AD11
--operation mode is input

FLASH_AD_D[2] = INPUT();


--FLASH_AD_D[3] is FLASH_AD_D[3] at Pin_AF11
--operation mode is input

FLASH_AD_D[3] = INPUT();


--FLASH_AD_D[4] is FLASH_AD_D[4] at Pin_AA12
--operation mode is input

FLASH_AD_D[4] = INPUT();


--FLASH_AD_D[5] is FLASH_AD_D[5] at Pin_AB12
--operation mode is input

FLASH_AD_D[5] = INPUT();


--FLASH_AD_D[6] is FLASH_AD_D[6] at Pin_AE11
--operation mode is input

FLASH_AD_D[6] = INPUT();


--FLASH_AD_D[7] is FLASH_AD_D[7] at Pin_AC12
--operation mode is input

FLASH_AD_D[7] = INPUT();


--FLASH_AD_D[8] is FLASH_AD_D[8] at Pin_AD12
--operation mode is input

FLASH_AD_D[8] = INPUT();


--FLASH_AD_D[9] is FLASH_AD_D[9] at Pin_AC13
--operation mode is input

FLASH_AD_D[9] = INPUT();


--CLK1p is CLK1p at Pin_R23
--operation mode is input

CLK1p = INPUT();


--MultiSPE is MultiSPE at Pin_AF12
--operation mode is input

MultiSPE = INPUT();


--ATWD0_D[0] is ATWD0_D[0] at Pin_Y15
--operation mode is input

ATWD0_D[0] = INPUT();


--ATWD0_D[3] is ATWD0_D[3] at Pin_AA15
--operation mode is input

ATWD0_D[3] = INPUT();


--ATWD0_D[2] is ATWD0_D[2] at Pin_AC15
--operation mode is input

ATWD0_D[2] = INPUT();


--ATWD0_D[1] is ATWD0_D[1] at Pin_V15
--operation mode is input

ATWD0_D[1] = INPUT();


--ATWD0_D[5] is ATWD0_D[5] at Pin_AB16
--operation mode is input

ATWD0_D[5] = INPUT();


--ATWD0_D[4] is ATWD0_D[4] at Pin_AE16
--operation mode is input

ATWD0_D[4] = INPUT();


--ATWD0_D[8] is ATWD0_D[8] at Pin_AF17
--operation mode is input

ATWD0_D[8] = INPUT();


--ATWD0_D[9] is ATWD0_D[9] at Pin_AD17
--operation mode is input

ATWD0_D[9] = INPUT();


--ATWD0_D[7] is ATWD0_D[7] at Pin_W16
--operation mode is input

ATWD0_D[7] = INPUT();


--ATWD0_D[6] is ATWD0_D[6] at Pin_AA16
--operation mode is input

ATWD0_D[6] = INPUT();


--ATWD1_D[0] is ATWD1_D[0] at Pin_AA17
--operation mode is input

ATWD1_D[0] = INPUT();


--ATWD1_D[3] is ATWD1_D[3] at Pin_AD18
--operation mode is input

ATWD1_D[3] = INPUT();


--ATWD1_D[2] is ATWD1_D[2] at Pin_AB18
--operation mode is input

ATWD1_D[2] = INPUT();


--ATWD1_D[1] is ATWD1_D[1] at Pin_AF18
--operation mode is input

ATWD1_D[1] = INPUT();


--ATWD1_D[5] is ATWD1_D[5] at Pin_AC19
--operation mode is input

ATWD1_D[5] = INPUT();


--ATWD1_D[4] is ATWD1_D[4] at Pin_AC20
--operation mode is input

ATWD1_D[4] = INPUT();


--ATWD1_D[8] is ATWD1_D[8] at Pin_AD21
--operation mode is input

ATWD1_D[8] = INPUT();


--ATWD1_D[9] is ATWD1_D[9] at Pin_AE20
--operation mode is input

ATWD1_D[9] = INPUT();


--ATWD1_D[7] is ATWD1_D[7] at Pin_AA18
--operation mode is input

ATWD1_D[7] = INPUT();


--ATWD1_D[6] is ATWD1_D[6] at Pin_AE22
--operation mode is input

ATWD1_D[6] = INPUT();


--TriggerComplete_0 is TriggerComplete_0 at Pin_AA14
--operation mode is input

TriggerComplete_0 = INPUT();


--TriggerComplete_1 is TriggerComplete_1 at Pin_AC17
--operation mode is input

TriggerComplete_1 = INPUT();


--COM_AD_D[9] is COM_AD_D[9] at Pin_H5
--operation mode is input

COM_AD_D[9] = INPUT();


--COM_AD_D[8] is COM_AD_D[8] at Pin_J3
--operation mode is input

COM_AD_D[8] = INPUT();


--COM_AD_D[0] is COM_AD_D[0] at Pin_L5
--operation mode is input

COM_AD_D[0] = INPUT();


--COM_AD_D[7] is COM_AD_D[7] at Pin_J4
--operation mode is input

COM_AD_D[7] = INPUT();


--COM_AD_D[4] is COM_AD_D[4] at Pin_K4
--operation mode is input

COM_AD_D[4] = INPUT();


--COM_AD_D[6] is COM_AD_D[6] at Pin_J5
--operation mode is input

COM_AD_D[6] = INPUT();


--COM_AD_D[5] is COM_AD_D[5] at Pin_K3
--operation mode is input

COM_AD_D[5] = INPUT();


--COM_AD_D[2] is COM_AD_D[2] at Pin_L3
--operation mode is input

COM_AD_D[2] = INPUT();


--COM_AD_D[3] is COM_AD_D[3] at Pin_K5
--operation mode is input

COM_AD_D[3] = INPUT();


--COM_AD_D[1] is COM_AD_D[1] at Pin_L4
--operation mode is input

COM_AD_D[1] = INPUT();


--CLKLK_OUT2p is CLKLK_OUT2p at Pin_M4
--operation mode is output

CLKLK_OUT2p = OUTPUT(KE1_outclock1);


--COMM_RESET is COMM_RESET at Pin_AA24
--operation mode is output

COMM_RESET = OUTPUT(!KB1L34Q);


--FPGA_LOADED is FPGA_LOADED at Pin_Y23
--operation mode is output

FPGA_LOADED = OUTPUT(GND);


--COM_TX_SLEEP is COM_TX_SLEEP at Pin_U2
--operation mode is output

COM_TX_SLEEP = OUTPUT(GND);


--COM_DB[13] is COM_DB[13] at Pin_T2
--operation mode is output

COM_DB[13] = OUTPUT(MB1_inst23[7]);


--COM_DB[12] is COM_DB[12] at Pin_T1
--operation mode is output

COM_DB[12] = OUTPUT(MB1_inst23[6]);


--COM_DB[11] is COM_DB[11] at Pin_R2
--operation mode is output

COM_DB[11] = OUTPUT(MB1_inst23[6]);


--COM_DB[10] is COM_DB[10] at Pin_R1
--operation mode is output

COM_DB[10] = OUTPUT(MB1_inst23[6]);


--COM_DB[9] is COM_DB[9] at Pin_M2
--operation mode is output

COM_DB[9] = OUTPUT(MB1_inst23[6]);


--COM_DB[8] is COM_DB[8] at Pin_M1
--operation mode is output

COM_DB[8] = OUTPUT(MB1_inst23[6]);


--COM_DB[7] is COM_DB[7] at Pin_L2
--operation mode is output

COM_DB[7] = OUTPUT(MB1_inst23[6]);


--COM_DB[6] is COM_DB[6] at Pin_L1
--operation mode is output

COM_DB[6] = OUTPUT(MB1_inst23[0]);


--HDV_RxENA is HDV_RxENA at Pin_G4
--operation mode is output

HDV_RxENA = OUTPUT(GND);


--HDV_TxENA is HDV_TxENA at Pin_G3
--operation mode is output

HDV_TxENA = OUTPUT(GND);


--HDV_IN is HDV_IN at Pin_F4
--operation mode is output

HDV_IN = OUTPUT(GND);


--FLASH_AD_STBY is FLASH_AD_STBY at Pin_AB13
--operation mode is output

FLASH_AD_STBY = OUTPUT(GND);


--DB1_ATWDTrigger_sig is atwd:atwd0|atwd_trigger:inst_atwd_trigger|ATWDTrigger_sig at Pin_AB8
--operation mode is output
--register power-up is low

DB1_ATWDTrigger_sig = DFFE(DB1L2, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--ATWDTrigger_0 is ATWDTrigger_0 at Pin_AB8
--operation mode is output
--register power-up is low

ATWDTrigger_0 = OUTPUT(DB1_ATWDTrigger_sig);


--OutputEnable_0 is OutputEnable_0 at Pin_W14
--operation mode is output

OutputEnable_0 = OUTPUT(BB1L712Q);


--CounterClock_0 is CounterClock_0 at Pin_W15
--operation mode is output

CounterClock_0 = OUTPUT(BB1L9Q);


--ShiftClock_0 is ShiftClock_0 at Pin_AC14
--operation mode is output

ShiftClock_0 = OUTPUT(CB1L671Q);


--RampSet_0 is RampSet_0 at Pin_AD15
--operation mode is output

RampSet_0 = OUTPUT(BB1L812Q);


--ChannelSelect_0[1] is ChannelSelect_0[1] at Pin_AB15
--operation mode is output

ChannelSelect_0[1] = OUTPUT(BB1_channel[1]);


--ChannelSelect_0[0] is ChannelSelect_0[0] at Pin_AF16
--operation mode is output

ChannelSelect_0[0] = OUTPUT(BB1_channel[0]);


--ReadWrite_0 is ReadWrite_0 at Pin_AD16
--operation mode is output

ReadWrite_0 = OUTPUT(BB1L912Q);


--AnalogReset_0 is AnalogReset_0 at Pin_AC16
--operation mode is output

AnalogReset_0 = OUTPUT(BB1L1Q);


--DigitalReset_0 is DigitalReset_0 at Pin_V16
--operation mode is output

DigitalReset_0 = OUTPUT(BB1L01Q);


--DigitalSet_0 is DigitalSet_0 at Pin_Y16
--operation mode is output

DigitalSet_0 = OUTPUT(BB1L11Q);


--ATWD0VDD_SUP is ATWD0VDD_SUP at Pin_AC26
--operation mode is output

ATWD0VDD_SUP = OUTPUT(VCC);


--DB2_ATWDTrigger_sig is atwd:atwd1|atwd_trigger:inst_atwd_trigger|ATWDTrigger_sig at Pin_AD7
--operation mode is output
--register power-up is low

DB2_ATWDTrigger_sig = DFFE(DB2L2, GLOBAL(KE1_outclock1), !GLOBAL(V1L4Q), , );

--ATWDTrigger_1 is ATWDTrigger_1 at Pin_AD7
--operation mode is output
--register power-up is low

ATWDTrigger_1 = OUTPUT(DB2_ATWDTrigger_sig);


--OutputEnable_1 is OutputEnable_1 at Pin_W17
--operation mode is output

OutputEnable_1 = OUTPUT(BB2L812Q);


--CounterClock_1 is CounterClock_1 at Pin_AB17
--operation mode is output

CounterClock_1 = OUTPUT(BB2L9Q);


--ShiftClock_1 is ShiftClock_1 at Pin_Y17
--operation mode is output

ShiftClock_1 = OUTPUT(CB2L671Q);


--RampSet_1 is RampSet_1 at Pin_AE18
--operation mode is output

RampSet_1 = OUTPUT(BB2L912Q);


--ChannelSelect_1[1] is ChannelSelect_1[1] at Pin_Y18
--operation mode is output

ChannelSelect_1[1] = OUTPUT(BB2_channel[1]);


--ChannelSelect_1[0] is ChannelSelect_1[0] at Pin_AD19
--operation mode is output

ChannelSelect_1[0] = OUTPUT(BB2_channel[0]);


--ReadWrite_1 is ReadWrite_1 at Pin_AD20
--operation mode is output

ReadWrite_1 = OUTPUT(BB2L022Q);


--AnalogReset_1 is AnalogReset_1 at Pin_AC18
--operation mode is output

AnalogReset_1 = OUTPUT(BB2L1Q);


--DigitalReset_1 is DigitalReset_1 at Pin_W18
--operation mode is output

DigitalReset_1 = OUTPUT(BB2L01Q);


--DigitalSet_1 is DigitalSet_1 at Pin_AE23
--operation mode is output

DigitalSet_1 = OUTPUT(BB2L11Q);


--ATWD1VDD_SUP is ATWD1VDD_SUP at Pin_AC25
--operation mode is output

ATWD1VDD_SUP = OUTPUT(VCC);


--MultiSPE_nl is MultiSPE_nl at Pin_AD8
--operation mode is output

MultiSPE_nl = OUTPUT(!P1L18Q);


--OneSPE_nl is OneSPE_nl at Pin_AB19
--operation mode is output

OneSPE_nl = OUTPUT(!P1L101Q);


--FE_TEST_PULSE is FE_TEST_PULSE at Pin_AC22
--operation mode is output

FE_TEST_PULSE = OUTPUT(M1L3Q);


--FE_PULSER_P[3] is FE_PULSER_P[3] at Pin_T22
--operation mode is output

FE_PULSER_P[3]_tri_out = TRI(L1L81Q, !L1_i113);
FE_PULSER_P[3] = OUTPUT(FE_PULSER_P[3]_tri_out);


--FE_PULSER_P[2] is FE_PULSER_P[2] at Pin_U22
--operation mode is output

FE_PULSER_P[2]_tri_out = TRI(L1L71Q, !L1_i113);
FE_PULSER_P[2] = OUTPUT(FE_PULSER_P[2]_tri_out);


--FE_PULSER_P[1] is FE_PULSER_P[1] at Pin_V23
--operation mode is output

FE_PULSER_P[1]_tri_out = TRI(L1L61Q, !L1_i113);
FE_PULSER_P[1] = OUTPUT(FE_PULSER_P[1]_tri_out);


--FE_PULSER_P[0] is FE_PULSER_P[0] at Pin_W24
--operation mode is output

FE_PULSER_P[0]_tri_out = TRI(L1L51Q, !L1_i113);
FE_PULSER_P[0] = OUTPUT(FE_PULSER_P[0]_tri_out);


--FE_PULSER_N[3] is FE_PULSER_N[3] at Pin_T24
--operation mode is output

FE_PULSER_N[3]_tri_out = TRI(L1L41Q, !L1_i113);
FE_PULSER_N[3] = OUTPUT(FE_PULSER_N[3]_tri_out);


--FE_PULSER_N[2] is FE_PULSER_N[2] at Pin_U23
--operation mode is output

FE_PULSER_N[2]_tri_out = TRI(L1L31Q, !L1_i113);
FE_PULSER_N[2] = OUTPUT(FE_PULSER_N[2]_tri_out);


--FE_PULSER_N[1] is FE_PULSER_N[1] at Pin_V24
--operation mode is output

FE_PULSER_N[1]_tri_out = TRI(L1L21Q, !L1_i113);
FE_PULSER_N[1] = OUTPUT(FE_PULSER_N[1]_tri_out);


--FE_PULSER_N[0] is FE_PULSER_N[0] at Pin_W23
--operation mode is output

FE_PULSER_N[0]_tri_out = TRI(L1L11Q, !L1_i113);
FE_PULSER_N[0] = OUTPUT(FE_PULSER_N[0]_tri_out);


--R2BUS[6] is R2BUS[6] at Pin_Y21
--operation mode is output

R2BUS[6] = OUTPUT(U1L35Q);


--R2BUS[5] is R2BUS[5] at Pin_Y20
--operation mode is output

R2BUS[5] = OUTPUT(U1L25Q);


--R2BUS[4] is R2BUS[4] at Pin_AA21
--operation mode is output

R2BUS[4] = OUTPUT(U1L15Q);


--R2BUS[3] is R2BUS[3] at Pin_AA20
--operation mode is output

R2BUS[3] = OUTPUT(U1L05Q);


--R2BUS[2] is R2BUS[2] at Pin_AB20
--operation mode is output

R2BUS[2] = OUTPUT(U1L94Q);


--R2BUS[1] is R2BUS[1] at Pin_AB21
--operation mode is output

R2BUS[1] = OUTPUT(U1L84Q);


--R2BUS[0] is R2BUS[0] at Pin_AD22
--operation mode is output

R2BUS[0] = OUTPUT(U1L74Q);


--SingleLED_TRIGGER is SingleLED_TRIGGER at Pin_AA1
--operation mode is output

SingleLED_TRIGGER = OUTPUT(W1L8Q);


--COINCIDENCE_OUT_DOWN is COINCIDENCE_OUT_DOWN at Pin_AB2
--operation mode is output

COINCIDENCE_OUT_DOWN_tri_out = TRI(K1L24Q, K1_i563);
COINCIDENCE_OUT_DOWN = OUTPUT(COINCIDENCE_OUT_DOWN_tri_out);


--COINC_DOWN_ALATCH is COINC_DOWN_ALATCH at Pin_AC9
--operation mode is output

COINC_DOWN_ALATCH_open_drain_out = OPNDRN(Y1_command_2_local[12]);
COINC_DOWN_ALATCH = OUTPUT(COINC_DOWN_ALATCH_open_drain_out);


--COINC_DOWN_BLATCH is COINC_DOWN_BLATCH at Pin_AD9
--operation mode is output

COINC_DOWN_BLATCH_open_drain_out = OPNDRN(Y1_command_2_local[13]);
COINC_DOWN_BLATCH = OUTPUT(COINC_DOWN_BLATCH_open_drain_out);


--COINCIDENCE_OUT_UP is COINCIDENCE_OUT_UP at Pin_AB1
--operation mode is output

COINCIDENCE_OUT_UP_tri_out = TRI(K1L34Q, K1_i565);
COINCIDENCE_OUT_UP = OUTPUT(COINCIDENCE_OUT_UP_tri_out);


--COINC_UP_ALATCH is COINC_UP_ALATCH at Pin_AF9
--operation mode is output

COINC_UP_ALATCH_open_drain_out = OPNDRN(Y1_command_2_local[14]);
COINC_UP_ALATCH = OUTPUT(COINC_UP_ALATCH_open_drain_out);


--COINC_UP_BLATCH is COINC_UP_BLATCH at Pin_AA11
--operation mode is output

COINC_UP_BLATCH_open_drain_out = OPNDRN(Y1_command_2_local[15]);
COINC_UP_BLATCH = OUTPUT(COINC_UP_BLATCH_open_drain_out);


--FL_Trigger is FL_Trigger at Pin_M23
--operation mode is output

FL_Trigger = OUTPUT(F1L3Q);


--FL_Trigger_bar is FL_Trigger_bar at Pin_N23
--operation mode is output

FL_Trigger_bar = OUTPUT(!F1L3Q);


--FL_PRE_TRIG is FL_PRE_TRIG at Pin_N25
--operation mode is output

FL_PRE_TRIG = OUTPUT(Y1_command_2_local[26]);


--FL_TMS is FL_TMS at Pin_L19
--operation mode is output

FL_TMS_tri_out = TRI(Y1_command_2_local[28], Y1_command_2_local[31]);
FL_TMS = OUTPUT(FL_TMS_tri_out);


--FL_TCK is FL_TCK at Pin_M21
--operation mode is output

FL_TCK_tri_out = TRI(Y1_command_2_local[29], Y1_command_2_local[31]);
FL_TCK = OUTPUT(FL_TCK_tri_out);


--FL_TDI is FL_TDI at Pin_M19
--operation mode is output

FL_TDI_tri_out = TRI(Y1_command_2_local[30], Y1_command_2_local[31]);
FL_TDI = OUTPUT(FL_TDI_tri_out);


--PDL_FPGA_D[7] is PDL_FPGA_D[7] at Pin_V20
--operation mode is output

PDL_FPGA_D[7] = OUTPUT(GND);


--PDL_FPGA_D[6] is PDL_FPGA_D[6] at Pin_V21
--operation mode is output

PDL_FPGA_D[6] = OUTPUT(!KB1L34Q);


--PDL_FPGA_D[5] is PDL_FPGA_D[5] at Pin_V22
--operation mode is output

PDL_FPGA_D[5] = OUTPUT(GND);


--PDL_FPGA_D[4] is PDL_FPGA_D[4] at Pin_U20
--operation mode is output

PDL_FPGA_D[4] = OUTPUT(VCC);


--PDL_FPGA_D[3] is PDL_FPGA_D[3] at Pin_U21
--operation mode is output

PDL_FPGA_D[3] = OUTPUT(GND);


--PDL_FPGA_D[2] is PDL_FPGA_D[2] at Pin_T20
--operation mode is output

PDL_FPGA_D[2] = OUTPUT(VCC);


--PDL_FPGA_D[1] is PDL_FPGA_D[1] at Pin_T21
--operation mode is output

PDL_FPGA_D[1] = OUTPUT(GND);


--PDL_FPGA_D[0] is PDL_FPGA_D[0] at Pin_R20
--operation mode is output

PDL_FPGA_D[0] = OUTPUT(VCC);


--PGM[15] is PGM[15] at Pin_Y3
--operation mode is output

PGM[15] = OUTPUT(VCC);


--PGM[14] is PGM[14] at Pin_Y4
--operation mode is output

PGM[14] = OUTPUT(GND);


--PGM[13] is PGM[13] at Pin_V7
--operation mode is output

PGM[13] = OUTPUT(GND);


--PGM[12] is PGM[12] at Pin_M5
--operation mode is output

PGM[12] = OUTPUT(VCC);


--PGM[11] is PGM[11] at Pin_W20
--operation mode is output

PGM[11]_tri_out = TRI(GND, GND);
PGM[11] = OUTPUT(PGM[11]_tri_out);


--PGM[10] is PGM[10] at Pin_AB4
--operation mode is output

PGM[10] = OUTPUT(JB1_sload_path[0]);


--PGM[9] is PGM[9] at Pin_R24
--operation mode is output

PGM[9] = OUTPUT(GND);


--PGM[8] is PGM[8] at Pin_AB3
--operation mode is output

PGM[8] = OUTPUT(GND);


--PGM[7] is PGM[7] at Pin_U24
--operation mode is output

PGM[7] = OUTPUT(VB1L22Q);


--PGM[6] is PGM[6] at Pin_T7
--operation mode is output

PGM[6] = OUTPUT(!YB1L7);


--PGM[5] is PGM[5] at Pin_V3
--operation mode is output

PGM[5] = OUTPUT(TB1L21Q);


--PGM[4] is PGM[4] at Pin_A18
--operation mode is output

PGM[4] = OUTPUT(VB1L4Q);


--PGM[3] is PGM[3] at Pin_A20
--operation mode is output

PGM[3] = OUTPUT(XB1L98Q);


--PGM[2] is PGM[2] at Pin_B22
--operation mode is output

PGM[2] = OUTPUT(FC1L01Q);


--PGM[1] is PGM[1] at Pin_B18
--operation mode is output

PGM[1] = OUTPUT(FC1L9Q);


--PGM[0] is PGM[0] at Pin_B20
--operation mode is output

PGM[0] = OUTPUT(FC1L62Q);


--UARTRXD is UARTRXD at Pin_F21
--operation mode is input

UARTRXD = INPUT();


--INTEXTPIN is INTEXTPIN at Pin_H19
--operation mode is input

INTEXTPIN = INPUT();


--UARTDSRN is UARTDSRN at Pin_H22
--operation mode is input

UARTDSRN = INPUT();


--UARTCTSN is UARTCTSN at Pin_G22
--operation mode is input

UARTCTSN = INPUT();


--EBIACK is EBIACK at Pin_K16
--operation mode is input

EBIACK = INPUT();


--UE25_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[0]|combout at Pin_F12
--operation mode is bidir

UE25_combout = SDRAMDQS[0];

--SDRAMDQS[0] is SDRAMDQS[0] at Pin_F12
--operation mode is bidir

SDRAMDQS[0]_tri_out = TRI(QE1L972, QE1L772);
SDRAMDQS[0] = BIDIR(SDRAMDQS[0]_tri_out);


--UE35_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[1]|combout at Pin_H11
--operation mode is bidir

UE35_combout = SDRAMDQS[1];

--SDRAMDQS[1] is SDRAMDQS[1] at Pin_H11
--operation mode is bidir

SDRAMDQS[1]_tri_out = TRI(QE1L082, QE1L772);
SDRAMDQS[1] = BIDIR(SDRAMDQS[1]_tri_out);


--UE45_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[2]|combout at Pin_J10
--operation mode is bidir

UE45_combout = SDRAMDQS[2];

--SDRAMDQS[2] is SDRAMDQS[2] at Pin_J10
--operation mode is bidir

SDRAMDQS[2]_tri_out = TRI(QE1L182, QE1L772);
SDRAMDQS[2] = BIDIR(SDRAMDQS[2]_tri_out);


--UE55_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[3]|combout at Pin_K10
--operation mode is bidir

UE55_combout = SDRAMDQS[3];

--SDRAMDQS[3] is SDRAMDQS[3] at Pin_K10
--operation mode is bidir

SDRAMDQS[3]_tri_out = TRI(QE1L282, QE1L772);
SDRAMDQS[3] = BIDIR(SDRAMDQS[3]_tri_out);


--UE91_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[0]|combout at Pin_J13
--operation mode is bidir

UE91_combout = SDRAMDQ[0];

--SDRAMDQ[0] is SDRAMDQ[0] at Pin_J13
--operation mode is bidir

SDRAMDQ[0]_tri_out = TRI(QE1L142, QE1L732);
SDRAMDQ[0] = BIDIR(SDRAMDQ[0]_tri_out);


--UE02_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[1]|combout at Pin_H13
--operation mode is bidir

UE02_combout = SDRAMDQ[1];

--SDRAMDQ[1] is SDRAMDQ[1] at Pin_H13
--operation mode is bidir

SDRAMDQ[1]_tri_out = TRI(QE1L242, QE1L732);
SDRAMDQ[1] = BIDIR(SDRAMDQ[1]_tri_out);


--UE12_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[2]|combout at Pin_F13
--operation mode is bidir

UE12_combout = SDRAMDQ[2];

--SDRAMDQ[2] is SDRAMDQ[2] at Pin_F13
--operation mode is bidir

SDRAMDQ[2]_tri_out = TRI(QE1L342, QE1L732);
SDRAMDQ[2] = BIDIR(SDRAMDQ[2]_tri_out);


--UE22_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[3]|combout at Pin_G13
--operation mode is bidir

UE22_combout = SDRAMDQ[3];

--SDRAMDQ[3] is SDRAMDQ[3] at Pin_G13
--operation mode is bidir

SDRAMDQ[3]_tri_out = TRI(QE1L442, QE1L732);
SDRAMDQ[3] = BIDIR(SDRAMDQ[3]_tri_out);


--UE32_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[4]|combout at Pin_E13
--operation mode is bidir

UE32_combout = SDRAMDQ[4];

--SDRAMDQ[4] is SDRAMDQ[4] at Pin_E13
--operation mode is bidir

SDRAMDQ[4]_tri_out = TRI(QE1L542, QE1L732);
SDRAMDQ[4] = BIDIR(SDRAMDQ[4]_tri_out);


--UE42_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[5]|combout at Pin_D13
--operation mode is bidir

UE42_combout = SDRAMDQ[5];

--SDRAMDQ[5] is SDRAMDQ[5] at Pin_D13
--operation mode is bidir

SDRAMDQ[5]_tri_out = TRI(QE1L642, QE1L732);
SDRAMDQ[5] = BIDIR(SDRAMDQ[5]_tri_out);


--UE52_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[6]|combout at Pin_C13
--operation mode is bidir

UE52_combout = SDRAMDQ[6];

--SDRAMDQ[6] is SDRAMDQ[6] at Pin_C13
--operation mode is bidir

SDRAMDQ[6]_tri_out = TRI(QE1L742, QE1L732);
SDRAMDQ[6] = BIDIR(SDRAMDQ[6]_tri_out);


--UE62_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[7]|combout at Pin_B12
--operation mode is bidir

UE62_combout = SDRAMDQ[7];

--SDRAMDQ[7] is SDRAMDQ[7] at Pin_B12
--operation mode is bidir

SDRAMDQ[7]_tri_out = TRI(QE1L842, QE1L732);
SDRAMDQ[7] = BIDIR(SDRAMDQ[7]_tri_out);


--UE72_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[8]|combout at Pin_E12
--operation mode is bidir

UE72_combout = SDRAMDQ[8];

--SDRAMDQ[8] is SDRAMDQ[8] at Pin_E12
--operation mode is bidir

SDRAMDQ[8]_tri_out = TRI(QE1L942, QE1L832);
SDRAMDQ[8] = BIDIR(SDRAMDQ[8]_tri_out);


--UE82_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[9]|combout at Pin_G12
--operation mode is bidir

UE82_combout = SDRAMDQ[9];

--SDRAMDQ[9] is SDRAMDQ[9] at Pin_G12
--operation mode is bidir

SDRAMDQ[9]_tri_out = TRI(QE1L052, QE1L832);
SDRAMDQ[9] = BIDIR(SDRAMDQ[9]_tri_out);


--UE92_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[10]|combout at Pin_J12
--operation mode is bidir

UE92_combout = SDRAMDQ[10];

--SDRAMDQ[10] is SDRAMDQ[10] at Pin_J12
--operation mode is bidir

SDRAMDQ[10]_tri_out = TRI(QE1L152, QE1L832);
SDRAMDQ[10] = BIDIR(SDRAMDQ[10]_tri_out);


--UE03_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[11]|combout at Pin_A12
--operation mode is bidir

UE03_combout = SDRAMDQ[11];

--SDRAMDQ[11] is SDRAMDQ[11] at Pin_A12
--operation mode is bidir

SDRAMDQ[11]_tri_out = TRI(QE1L252, QE1L832);
SDRAMDQ[11] = BIDIR(SDRAMDQ[11]_tri_out);


--UE13_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[12]|combout at Pin_C12
--operation mode is bidir

UE13_combout = SDRAMDQ[12];

--SDRAMDQ[12] is SDRAMDQ[12] at Pin_C12
--operation mode is bidir

SDRAMDQ[12]_tri_out = TRI(QE1L352, QE1L832);
SDRAMDQ[12] = BIDIR(SDRAMDQ[12]_tri_out);


--UE23_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[13]|combout at Pin_B11
--operation mode is bidir

UE23_combout = SDRAMDQ[13];

--SDRAMDQ[13] is SDRAMDQ[13] at Pin_B11
--operation mode is bidir

SDRAMDQ[13]_tri_out = TRI(QE1L452, QE1L832);
SDRAMDQ[13] = BIDIR(SDRAMDQ[13]_tri_out);


--UE33_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[14]|combout at Pin_K13
--operation mode is bidir

UE33_combout = SDRAMDQ[14];

--SDRAMDQ[14] is SDRAMDQ[14] at Pin_K13
--operation mode is bidir

SDRAMDQ[14]_tri_out = TRI(QE1L552, QE1L832);
SDRAMDQ[14] = BIDIR(SDRAMDQ[14]_tri_out);


--UE43_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[15]|combout at Pin_A11
--operation mode is bidir

UE43_combout = SDRAMDQ[15];

--SDRAMDQ[15] is SDRAMDQ[15] at Pin_A11
--operation mode is bidir

SDRAMDQ[15]_tri_out = TRI(QE1L652, QE1L832);
SDRAMDQ[15] = BIDIR(SDRAMDQ[15]_tri_out);


--UE53_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[16]|combout at Pin_A9
--operation mode is bidir

UE53_combout = SDRAMDQ[16];

--SDRAMDQ[16] is SDRAMDQ[16] at Pin_A9
--operation mode is bidir

SDRAMDQ[16]_tri_out = TRI(QE1L752, QE1L932);
SDRAMDQ[16] = BIDIR(SDRAMDQ[16]_tri_out);


--UE63_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[17]|combout at Pin_H10
--operation mode is bidir

UE63_combout = SDRAMDQ[17];

--SDRAMDQ[17] is SDRAMDQ[17] at Pin_H10
--operation mode is bidir

SDRAMDQ[17]_tri_out = TRI(QE1L852, QE1L932);
SDRAMDQ[17] = BIDIR(SDRAMDQ[17]_tri_out);


--UE73_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[18]|combout at Pin_B9
--operation mode is bidir

UE73_combout = SDRAMDQ[18];

--SDRAMDQ[18] is SDRAMDQ[18] at Pin_B9
--operation mode is bidir

SDRAMDQ[18]_tri_out = TRI(QE1L952, QE1L932);
SDRAMDQ[18] = BIDIR(SDRAMDQ[18]_tri_out);


--UE83_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[19]|combout at Pin_C9
--operation mode is bidir

UE83_combout = SDRAMDQ[19];

--SDRAMDQ[19] is SDRAMDQ[19] at Pin_C9
--operation mode is bidir

SDRAMDQ[19]_tri_out = TRI(QE1L062, QE1L932);
SDRAMDQ[19] = BIDIR(SDRAMDQ[19]_tri_out);


--UE93_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[20]|combout at Pin_E9
--operation mode is bidir

UE93_combout = SDRAMDQ[20];

--SDRAMDQ[20] is SDRAMDQ[20] at Pin_E9
--operation mode is bidir

SDRAMDQ[20]_tri_out = TRI(QE1L162, QE1L932);
SDRAMDQ[20] = BIDIR(SDRAMDQ[20]_tri_out);


--UE04_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[21]|combout at Pin_K12
--operation mode is bidir

UE04_combout = SDRAMDQ[21];

--SDRAMDQ[21] is SDRAMDQ[21] at Pin_K12
--operation mode is bidir

SDRAMDQ[21]_tri_out = TRI(QE1L262, QE1L932);
SDRAMDQ[21] = BIDIR(SDRAMDQ[21]_tri_out);


--UE14_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[22]|combout at Pin_D9
--operation mode is bidir

UE14_combout = SDRAMDQ[22];

--SDRAMDQ[22] is SDRAMDQ[22] at Pin_D9
--operation mode is bidir

SDRAMDQ[22]_tri_out = TRI(QE1L362, QE1L932);
SDRAMDQ[22] = BIDIR(SDRAMDQ[22]_tri_out);


--UE24_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[23]|combout at Pin_G9
--operation mode is bidir

UE24_combout = SDRAMDQ[23];

--SDRAMDQ[23] is SDRAMDQ[23] at Pin_G9
--operation mode is bidir

SDRAMDQ[23]_tri_out = TRI(QE1L462, QE1L932);
SDRAMDQ[23] = BIDIR(SDRAMDQ[23]_tri_out);


--UE34_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[24]|combout at Pin_D8
--operation mode is bidir

UE34_combout = SDRAMDQ[24];

--SDRAMDQ[24] is SDRAMDQ[24] at Pin_D8
--operation mode is bidir

SDRAMDQ[24]_tri_out = TRI(QE1L562, QE1L042);
SDRAMDQ[24] = BIDIR(SDRAMDQ[24]_tri_out);


--UE44_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[25]|combout at Pin_H9
--operation mode is bidir

UE44_combout = SDRAMDQ[25];

--SDRAMDQ[25] is SDRAMDQ[25] at Pin_H9
--operation mode is bidir

SDRAMDQ[25]_tri_out = TRI(QE1L662, QE1L042);
SDRAMDQ[25] = BIDIR(SDRAMDQ[25]_tri_out);


--UE54_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[26]|combout at Pin_A7
--operation mode is bidir

UE54_combout = SDRAMDQ[26];

--SDRAMDQ[26] is SDRAMDQ[26] at Pin_A7
--operation mode is bidir

SDRAMDQ[26]_tri_out = TRI(QE1L762, QE1L042);
SDRAMDQ[26] = BIDIR(SDRAMDQ[26]_tri_out);


--UE64_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[27]|combout at Pin_B7
--operation mode is bidir

UE64_combout = SDRAMDQ[27];

--SDRAMDQ[27] is SDRAMDQ[27] at Pin_B7
--operation mode is bidir

SDRAMDQ[27]_tri_out = TRI(QE1L862, QE1L042);
SDRAMDQ[27] = BIDIR(SDRAMDQ[27]_tri_out);


--UE74_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[28]|combout at Pin_E8
--operation mode is bidir

UE74_combout = SDRAMDQ[28];

--SDRAMDQ[28] is SDRAMDQ[28] at Pin_E8
--operation mode is bidir

SDRAMDQ[28]_tri_out = TRI(QE1L962, QE1L042);
SDRAMDQ[28] = BIDIR(SDRAMDQ[28]_tri_out);


--UE84_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[29]|combout at Pin_G8
--operation mode is bidir

UE84_combout = SDRAMDQ[29];

--SDRAMDQ[29] is SDRAMDQ[29] at Pin_G8
--operation mode is bidir

SDRAMDQ[29]_tri_out = TRI(QE1L072, QE1L042);
SDRAMDQ[29] = BIDIR(SDRAMDQ[29]_tri_out);


--UE94_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[30]|combout at Pin_C7
--operation mode is bidir

UE94_combout = SDRAMDQ[30];

--SDRAMDQ[30] is SDRAMDQ[30] at Pin_C7
--operation mode is bidir

SDRAMDQ[30]_tri_out = TRI(QE1L172, QE1L042);
SDRAMDQ[30] = BIDIR(SDRAMDQ[30]_tri_out);


--UE05_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[31]|combout at Pin_D7
--operation mode is bidir

UE05_combout = SDRAMDQ[31];

--SDRAMDQ[31] is SDRAMDQ[31] at Pin_D7
--operation mode is bidir

SDRAMDQ[31]_tri_out = TRI(QE1L272, QE1L042);
SDRAMDQ[31] = BIDIR(SDRAMDQ[31]_tri_out);


--UE2_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[0]|combout at Pin_C17
--operation mode is bidir

UE2_combout = EBIDQ[0];

--EBIDQ[0] is EBIDQ[0] at Pin_C17
--operation mode is bidir

EBIDQ[0]_tri_out = TRI(QE1L55, QE1L35);
EBIDQ[0] = BIDIR(EBIDQ[0]_tri_out);


--UE3_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[1]|combout at Pin_G16
--operation mode is bidir

UE3_combout = EBIDQ[1];

--EBIDQ[1] is EBIDQ[1] at Pin_G16
--operation mode is bidir

EBIDQ[1]_tri_out = TRI(QE1L65, QE1L35);
EBIDQ[1] = BIDIR(EBIDQ[1]_tri_out);


--UE4_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[2]|combout at Pin_D17
--operation mode is bidir

UE4_combout = EBIDQ[2];

--EBIDQ[2] is EBIDQ[2] at Pin_D17
--operation mode is bidir

EBIDQ[2]_tri_out = TRI(QE1L75, QE1L35);
EBIDQ[2] = BIDIR(EBIDQ[2]_tri_out);


--UE5_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[3]|combout at Pin_E16
--operation mode is bidir

UE5_combout = EBIDQ[3];

--EBIDQ[3] is EBIDQ[3] at Pin_E16
--operation mode is bidir

EBIDQ[3]_tri_out = TRI(QE1L85, QE1L35);
EBIDQ[3] = BIDIR(EBIDQ[3]_tri_out);


--UE6_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[4]|combout at Pin_J15
--operation mode is bidir

UE6_combout = EBIDQ[4];

--EBIDQ[4] is EBIDQ[4] at Pin_J15
--operation mode is bidir

EBIDQ[4]_tri_out = TRI(QE1L95, QE1L35);
EBIDQ[4] = BIDIR(EBIDQ[4]_tri_out);


--UE7_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[5]|combout at Pin_F16
--operation mode is bidir

UE7_combout = EBIDQ[5];

--EBIDQ[5] is EBIDQ[5] at Pin_F16
--operation mode is bidir

EBIDQ[5]_tri_out = TRI(QE1L06, QE1L35);
EBIDQ[5] = BIDIR(EBIDQ[5]_tri_out);


--UE8_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[6]|combout at Pin_G15
--operation mode is bidir

UE8_combout = EBIDQ[6];

--EBIDQ[6] is EBIDQ[6] at Pin_G15
--operation mode is bidir

EBIDQ[6]_tri_out = TRI(QE1L16, QE1L35);
EBIDQ[6] = BIDIR(EBIDQ[6]_tri_out);


--UE9_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[7]|combout at Pin_F15
--operation mode is bidir

UE9_combout = EBIDQ[7];

--EBIDQ[7] is EBIDQ[7] at Pin_F15
--operation mode is bidir

EBIDQ[7]_tri_out = TRI(QE1L26, QE1L35);
EBIDQ[7] = BIDIR(EBIDQ[7]_tri_out);


--UE01_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[8]|combout at Pin_H15
--operation mode is bidir

UE01_combout = EBIDQ[8];

--EBIDQ[8] is EBIDQ[8] at Pin_H15
--operation mode is bidir

EBIDQ[8]_tri_out = TRI(QE1L36, QE1L35);
EBIDQ[8] = BIDIR(EBIDQ[8]_tri_out);


--UE11_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[9]|combout at Pin_E15
--operation mode is bidir

UE11_combout = EBIDQ[9];

--EBIDQ[9] is EBIDQ[9] at Pin_E15
--operation mode is bidir

EBIDQ[9]_tri_out = TRI(QE1L46, QE1L35);
EBIDQ[9] = BIDIR(EBIDQ[9]_tri_out);


--UE21_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[10]|combout at Pin_J14
--operation mode is bidir

UE21_combout = EBIDQ[10];

--EBIDQ[10] is EBIDQ[10] at Pin_J14
--operation mode is bidir

EBIDQ[10]_tri_out = TRI(QE1L56, QE1L35);
EBIDQ[10] = BIDIR(EBIDQ[10]_tri_out);


--UE31_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[11]|combout at Pin_E14
--operation mode is bidir

UE31_combout = EBIDQ[11];

--EBIDQ[11] is EBIDQ[11] at Pin_E14
--operation mode is bidir

EBIDQ[11]_tri_out = TRI(QE1L66, QE1L35);
EBIDQ[11] = BIDIR(EBIDQ[11]_tri_out);


--UE41_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[12]|combout at Pin_K14
--operation mode is bidir

UE41_combout = EBIDQ[12];

--EBIDQ[12] is EBIDQ[12] at Pin_K14
--operation mode is bidir

EBIDQ[12]_tri_out = TRI(QE1L76, QE1L35);
EBIDQ[12] = BIDIR(EBIDQ[12]_tri_out);


--UE51_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[13]|combout at Pin_G14
--operation mode is bidir

UE51_combout = EBIDQ[13];

--EBIDQ[13] is EBIDQ[13] at Pin_G14
--operation mode is bidir

EBIDQ[13]_tri_out = TRI(QE1L86, QE1L35);
EBIDQ[13] = BIDIR(EBIDQ[13]_tri_out);


--UE61_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[14]|combout at Pin_F14
--operation mode is bidir

UE61_combout = EBIDQ[14];

--EBIDQ[14] is EBIDQ[14] at Pin_F14
--operation mode is bidir

EBIDQ[14]_tri_out = TRI(QE1L96, QE1L35);
EBIDQ[14] = BIDIR(EBIDQ[14]_tri_out);


--UE71_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[15]|combout at Pin_H14
--operation mode is bidir

UE71_combout = EBIDQ[15];

--EBIDQ[15] is EBIDQ[15] at Pin_H14
--operation mode is bidir

EBIDQ[15]_tri_out = TRI(QE1L07, QE1L35);
EBIDQ[15] = BIDIR(EBIDQ[15]_tri_out);


--UE75_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:uartrin_pbidir|combout at Pin_J21
--operation mode is bidir

UE75_combout = UARTRIN;

--UARTRIN is UARTRIN at Pin_J21
--operation mode is bidir

UARTRIN_tri_out = TRI(QE1L453, QE1L843);
UARTRIN = BIDIR(UARTRIN_tri_out);


--UE65_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:uartdcdn_pbidir|combout at Pin_J22
--operation mode is bidir

UE65_combout = UARTDCDN;

--UARTDCDN is UARTDCDN at Pin_J22
--operation mode is bidir

UARTDCDN_tri_out = TRI(QE1L643, QE1L843);
UARTDCDN = BIDIR(UARTDCDN_tri_out);


--UARTDTRN is UARTDTRN at Pin_J20
--operation mode is output

UARTDTRN = OUTPUT(QE1L153);


--UARTRTSN is UARTRTSN at Pin_H21
--operation mode is output

UARTRTSN = OUTPUT(QE1L653);


--UARTTXD is UARTTXD at Pin_G21
--operation mode is output

UARTTXD = OUTPUT(QE1L953);


--EBIBE[0] is EBIBE[0] at Pin_D22
--operation mode is output

EBIBE[0] = OUTPUT(QE1L92);


--EBIBE[1] is EBIBE[1] at Pin_K18
--operation mode is output

EBIBE[1] = OUTPUT(QE1L03);


--EBICSN[0] is EBICSN[0] at Pin_K17
--operation mode is output

EBICSN[0] = OUTPUT(QE1L33);


--EBICSN[1] is EBICSN[1] at Pin_H20
--operation mode is output

EBICSN[1] = OUTPUT(QE1L43);


--EBICSN[2] is EBICSN[2] at Pin_J19
--operation mode is output

EBICSN[2] = OUTPUT(QE1L53);


--EBICSN[3] is EBICSN[3] at Pin_G20
--operation mode is output

EBICSN[3] = OUTPUT(QE1L63);


--EBIADDR[0] is EBIADDR[0] at Pin_F20
--operation mode is output

EBIADDR[0] = OUTPUT(QE1L4);


--EBIADDR[1] is EBIADDR[1] at Pin_C21
--operation mode is output

EBIADDR[1] = OUTPUT(QE1L5);


--EBIADDR[2] is EBIADDR[2] at Pin_E20
--operation mode is output

EBIADDR[2] = OUTPUT(QE1L6);


--EBIADDR[3] is EBIADDR[3] at Pin_H18
--operation mode is output

EBIADDR[3] = OUTPUT(QE1L7);


--EBIADDR[4] is EBIADDR[4] at Pin_G19
--operation mode is output

EBIADDR[4] = OUTPUT(QE1L8);


--EBIADDR[5] is EBIADDR[5] at Pin_J18
--operation mode is output

EBIADDR[5] = OUTPUT(QE1L9);


--EBIADDR[6] is EBIADDR[6] at Pin_J17
--operation mode is output

EBIADDR[6] = OUTPUT(QE1L01);


--EBIADDR[7] is EBIADDR[7] at Pin_G18
--operation mode is output

EBIADDR[7] = OUTPUT(QE1L11);


--EBIADDR[8] is EBIADDR[8] at Pin_D20
--operation mode is output

EBIADDR[8] = OUTPUT(QE1L21);


--EBIADDR[9] is EBIADDR[9] at Pin_F19
--operation mode is output

EBIADDR[9] = OUTPUT(QE1L31);


--EBIADDR[10] is EBIADDR[10] at Pin_H17
--operation mode is output

EBIADDR[10] = OUTPUT(QE1L41);


--EBIADDR[11] is EBIADDR[11] at Pin_E19
--operation mode is output

EBIADDR[11] = OUTPUT(QE1L51);


--EBIADDR[12] is EBIADDR[12] at Pin_C20
--operation mode is output

EBIADDR[12] = OUTPUT(QE1L61);


--EBIADDR[13] is EBIADDR[13] at Pin_D19
--operation mode is output

EBIADDR[13] = OUTPUT(QE1L71);


--EBIADDR[14] is EBIADDR[14] at Pin_F18
--operation mode is output

EBIADDR[14] = OUTPUT(QE1L81);


--EBIADDR[15] is EBIADDR[15] at Pin_C19
--operation mode is output

EBIADDR[15] = OUTPUT(QE1L91);


--EBIADDR[16] is EBIADDR[16] at Pin_G17
--operation mode is output

EBIADDR[16] = OUTPUT(QE1L02);


--EBIADDR[17] is EBIADDR[17] at Pin_K15
--operation mode is output

EBIADDR[17] = OUTPUT(QE1L12);


--EBIADDR[18] is EBIADDR[18] at Pin_D18
--operation mode is output

EBIADDR[18] = OUTPUT(QE1L22);


--EBIADDR[19] is EBIADDR[19] at Pin_E18
--operation mode is output

EBIADDR[19] = OUTPUT(QE1L32);


--EBIADDR[20] is EBIADDR[20] at Pin_H16
--operation mode is output

EBIADDR[20] = OUTPUT(QE1L42);


--EBIADDR[21] is EBIADDR[21] at Pin_F17
--operation mode is output

EBIADDR[21] = OUTPUT(QE1L52);


--EBIADDR[22] is EBIADDR[22] at Pin_C18
--operation mode is output

EBIADDR[22] = OUTPUT(QE1L62);


--EBIADDR[23] is EBIADDR[23] at Pin_J16
--operation mode is output

EBIADDR[23] = OUTPUT(QE1L72);


--EBIADDR[24] is EBIADDR[24] at Pin_E17
--operation mode is output

EBIADDR[24] = OUTPUT(QE1L82);


--EBICLK is EBICLK at Pin_D21
--operation mode is output

EBICLK = OUTPUT(QE1L13);


--EBIOEN is EBIOEN at Pin_C22
--operation mode is output

EBIOEN = OUTPUT(QE1L17);


--EBIWEN is EBIWEN at Pin_E21
--operation mode is output

EBIWEN = OUTPUT(QE1L37);


--SDRAMADDR[0] is SDRAMADDR[0] at Pin_K9
--operation mode is output

SDRAMADDR[0] = OUTPUT(QE1L671);


--SDRAMADDR[1] is SDRAMADDR[1] at Pin_C5
--operation mode is output

SDRAMADDR[1] = OUTPUT(QE1L771);


--SDRAMADDR[2] is SDRAMADDR[2] at Pin_E6
--operation mode is output

SDRAMADDR[2] = OUTPUT(QE1L871);


--SDRAMADDR[3] is SDRAMADDR[3] at Pin_G6
--operation mode is output

SDRAMADDR[3] = OUTPUT(QE1L971);


--SDRAMADDR[4] is SDRAMADDR[4] at Pin_K8
--operation mode is output

SDRAMADDR[4] = OUTPUT(QE1L081);


--SDRAMADDR[5] is SDRAMADDR[5] at Pin_A4
--operation mode is output

SDRAMADDR[5] = OUTPUT(QE1L181);


--SDRAMADDR[6] is SDRAMADDR[6] at Pin_B4
--operation mode is output

SDRAMADDR[6] = OUTPUT(QE1L281);


--SDRAMADDR[7] is SDRAMADDR[7] at Pin_F5
--operation mode is output

SDRAMADDR[7] = OUTPUT(QE1L381);


--SDRAMADDR[8] is SDRAMADDR[8] at Pin_D5
--operation mode is output

SDRAMADDR[8] = OUTPUT(QE1L481);


--SDRAMADDR[9] is SDRAMADDR[9] at Pin_G5
--operation mode is output

SDRAMADDR[9] = OUTPUT(QE1L581);


--SDRAMADDR[10] is SDRAMADDR[10] at Pin_K11
--operation mode is output

SDRAMADDR[10] = OUTPUT(QE1L681);


--SDRAMADDR[11] is SDRAMADDR[11] at Pin_E5
--operation mode is output

SDRAMADDR[11] = OUTPUT(QE1L781);


--SDRAMADDR[12] is SDRAMADDR[12] at Pin_H8
--operation mode is output

SDRAMADDR[12] = OUTPUT(QE1L881);


--SDRAMADDR[13] is SDRAMADDR[13] at Pin_J8
--operation mode is output

SDRAMADDR[13] = OUTPUT(QE1L981);


--SDRAMADDR[14] is SDRAMADDR[14] at Pin_F6
--operation mode is output

SDRAMADDR[14] = OUTPUT(QE1L091);


--SDRAMCSN[0] is SDRAMCSN[0] at Pin_E7
--operation mode is output

SDRAMCSN[0] = OUTPUT(QE1L991);


--SDRAMCSN[1] is SDRAMCSN[1] at Pin_D6
--operation mode is output

SDRAMCSN[1] = OUTPUT(QE1L002);


--SDRAMDQM[0] is SDRAMDQM[0] at Pin_H12
--operation mode is output

SDRAMDQM[0] = OUTPUT(QE1L332);


--SDRAMDQM[1] is SDRAMDQM[1] at Pin_G11
--operation mode is output

SDRAMDQM[1] = OUTPUT(QE1L432);


--SDRAMDQM[2] is SDRAMDQM[2] at Pin_F9
--operation mode is output

SDRAMDQM[2] = OUTPUT(QE1L532);


--SDRAMDQM[3] is SDRAMDQM[3] at Pin_C6
--operation mode is output

SDRAMDQM[3] = OUTPUT(QE1L632);


--SDRAMRASN is SDRAMRASN at Pin_J9
--operation mode is output

SDRAMRASN = OUTPUT(QE1L382);


--SDRAMCASN is SDRAMCASN at Pin_F8
--operation mode is output

SDRAMCASN = OUTPUT(QE1L191);


--SDRAMWEN is SDRAMWEN at Pin_A5
--operation mode is output

SDRAMWEN = OUTPUT(QE1L582);


--SDRAMCLKE is SDRAMCLKE at Pin_F7
--operation mode is output

SDRAMCLKE = OUTPUT(QE1L591);


--SDRAMCLKN is SDRAMCLKN at Pin_G7
--operation mode is output

SDRAMCLKN = OUTPUT(QE1L791);


--SDRAMCLK is SDRAMCLK at Pin_B5
--operation mode is output

SDRAMCLK = OUTPUT(QE1L391);


--VE1_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir_od:nreset_pbidir|combout at Pin_B16
--operation mode is bidir

VE1_combout = nRESET;

--nRESET is nRESET at Pin_B16
--operation mode is bidir

nRESET_open_drain_out = OPNDRN(QE1_core);
nRESET = BIDIR(nRESET_open_drain_out);


--CLK_REF is CLK_REF at Pin_H24
--operation mode is input

CLK_REF = INPUT();


--nPOR is nPOR at Pin_J24
--operation mode is input

nPOR = INPUT();






