$date
	Thu Jun 27 13:28:40 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module moore_tb $end
$var wire 1 ! o_out $end
$var reg 1 " i_clk $end
$var reg 1 # i_rstn $end
$var reg 1 $ i_seq $end
$var reg 128 % taskState [127:0] $end
$var reg 256 & vcd_file [255:0] $end
$var integer 32 ' i [31:0] $end
$scope module u_seq_detect_moore $end
$var wire 1 " i_clk $end
$var wire 1 # i_rstn $end
$var wire 1 $ i_seq $end
$var reg 3 ( cState [2:0] $end
$var reg 3 ) nState [2:0] $end
$var reg 1 ! o_out $end
$var reg 1 * seq $end
$upscope $end
$scope task init $end
$upscope $end
$scope task resetNCycle $end
$var reg 32 + i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 +
0*
b0 )
b0 (
bx '
b1011100010111101110110011000110110010000101111011011010110111101101111011100100110010100101110011101100110001101100100 &
b101001001100101011100110110010101110100010111110100111101101110 %
0$
0#
0"
0!
$end
#5
1"
#10
0"
#15
1"
#20
0"
#25
1"
#30
0"
#35
1"
#40
0"
b0 '
1#
b10100100110010101110011011001010111010001011111010011110110011001100110 %
#45
1"
#50
b1 )
0"
1$
b1 '
#55
1*
b1 (
1"
#60
0"
b10 '
#65
1"
#70
0"
b11 '
#75
1"
#80
0"
b100 '
#85
1"
#90
0"
b101 '
#95
1"
#100
0"
b110 '
#105
1"
#110
b10 )
0"
0$
b111 '
#115
b0 )
0*
b10 (
1"
#120
b11 )
0"
1$
b1000 '
#125
b100 )
1*
b11 (
1"
#130
0"
b1001 '
#135
1!
b1 )
b100 (
1"
#140
b0 )
0"
0$
b1010 '
#145
0!
0*
b0 (
1"
#150
b1 )
0"
1$
b1011 '
#155
1*
b1 (
1"
#160
0"
b1100 '
#165
1"
#170
b10 )
0"
0$
b1101 '
#175
b0 )
0*
b10 (
1"
#180
b11 )
0"
1$
b1110 '
#185
b100 )
1*
b11 (
1"
#190
b10 )
0"
0$
b1111 '
#195
b0 )
0*
b10 (
1"
#200
b11 )
0"
1$
b10000 '
#205
b100 )
1*
b11 (
1"
#210
b10 )
0"
0$
b10001 '
#215
b0 )
0*
b10 (
1"
#220
b11 )
0"
1$
b10010 '
#225
b100 )
1*
b11 (
1"
#230
0"
b10011 '
#235
1!
b1 )
b100 (
1"
#240
b0 )
0"
0$
b10100 '
#245
0!
0*
b0 (
1"
#250
b1 )
0"
1$
b10101 '
#255
1*
b1 (
1"
#260
b10 )
0"
0$
b10110 '
#265
b0 )
0*
b10 (
1"
#270
0"
b10111 '
#275
b0 (
1"
#280
0"
b11000 '
#285
1"
#290
b1 )
0"
1$
b11001 '
#295
1*
b1 (
1"
#300
b10 )
0"
0$
b11010 '
#305
b0 )
0*
b10 (
1"
#310
b11 )
0"
1$
b11011 '
#315
b100 )
1*
b11 (
1"
#320
0"
b11100 '
#325
1!
b1 )
b100 (
1"
#330
0"
b11101 '
#335
0!
b1 (
1"
#340
0"
b11110 '
#345
1"
#350
b10 )
0"
0$
b11111 '
#355
b0 )
0*
b10 (
1"
#360
0"
b100000 '
#365
b0 (
1"
#370
0"
b100001 '
#375
1"
#380
0"
b100010 '
#385
1"
#390
b1 )
0"
1$
b100011 '
#395
1*
b1 (
1"
#400
b10 )
0"
0$
b100100 '
#405
b0 )
0*
b10 (
1"
#410
b11 )
0"
1$
b100101 '
#415
b100 )
1*
b11 (
1"
#420
0"
b100110 '
#425
1!
b1 )
b100 (
1"
#430
0"
b100111 '
#435
0!
b1 (
1"
#440
0"
b101000 '
#445
1"
#450
0"
b101001 '
#455
1"
#460
b10 )
0"
0$
b101010 '
#465
b0 )
0*
b10 (
1"
#470
0"
b101011 '
#475
b0 (
1"
#480
b1 )
0"
1$
b101100 '
#485
1*
b1 (
1"
#490
0"
b101101 '
#495
1"
#500
0"
b101110 '
#505
1"
#510
b10 )
0"
0$
b101111 '
#515
b0 )
0*
b10 (
1"
#520
0"
b110000 '
#525
b0 (
1"
#530
0"
b110001 '
#535
1"
#540
0"
b110010 '
#545
1"
#550
0"
