#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002402ac4bb00 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000002402acde5d0_0 .net "PC", 31 0, L_000002402ad6b760;  1 drivers
v000002402acde710_0 .net "cycles_consumed", 31 0, v000002402acdd630_0;  1 drivers
v000002402acdc550_0 .var "input_clk", 0 0;
v000002402acde7b0_0 .var "rst", 0 0;
S_000002402a9d9f80 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000002402ac4bb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000002402ac1fac0 .functor NOR 1, v000002402acdc550_0, v000002402acccac0_0, C4<0>, C4<0>;
L_000002402ac20cb0 .functor AND 1, v000002402acb3540_0, v000002402acb34a0_0, C4<1>, C4<1>;
L_000002402ac1fb30 .functor AND 1, L_000002402ac20cb0, L_000002402acdc690, C4<1>, C4<1>;
L_000002402ac20d20 .functor AND 1, v000002402aca1da0_0, v000002402aca20c0_0, C4<1>, C4<1>;
L_000002402ac20380 .functor AND 1, L_000002402ac20d20, L_000002402acdc050, C4<1>, C4<1>;
L_000002402ac20d90 .functor AND 1, v000002402accce80_0, v000002402accc3e0_0, C4<1>, C4<1>;
L_000002402ac201c0 .functor AND 1, L_000002402ac20d90, L_000002402acdc410, C4<1>, C4<1>;
L_000002402ac1ff90 .functor AND 1, v000002402acb3540_0, v000002402acb34a0_0, C4<1>, C4<1>;
L_000002402ac203f0 .functor AND 1, L_000002402ac1ff90, L_000002402acdc230, C4<1>, C4<1>;
L_000002402ac20000 .functor AND 1, v000002402aca1da0_0, v000002402aca20c0_0, C4<1>, C4<1>;
L_000002402ac20ee0 .functor AND 1, L_000002402ac20000, L_000002402acdc9b0, C4<1>, C4<1>;
L_000002402ac20230 .functor AND 1, v000002402accce80_0, v000002402accc3e0_0, C4<1>, C4<1>;
L_000002402ac20150 .functor AND 1, L_000002402ac20230, L_000002402acdcb90, C4<1>, C4<1>;
L_000002402ace4b40 .functor NOT 1, L_000002402ac1fac0, C4<0>, C4<0>, C4<0>;
L_000002402ace4670 .functor NOT 1, L_000002402ac1fac0, C4<0>, C4<0>, C4<0>;
L_000002402ad4a270 .functor NOT 1, L_000002402ac1fac0, C4<0>, C4<0>, C4<0>;
L_000002402ad4bc40 .functor NOT 1, L_000002402ac1fac0, C4<0>, C4<0>, C4<0>;
L_000002402ad4be00 .functor NOT 1, L_000002402ac1fac0, C4<0>, C4<0>, C4<0>;
L_000002402ad6b760 .functor BUFZ 32, v000002402accaae0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002402accf680_0 .net "EX1_ALU_OPER1", 31 0, L_000002402ace5da0;  1 drivers
v000002402acd0260_0 .net "EX1_ALU_OPER2", 31 0, L_000002402ad4a0b0;  1 drivers
v000002402acd0440_0 .net "EX1_PC", 31 0, v000002402acb23c0_0;  1 drivers
v000002402acd1020_0 .net "EX1_PFC", 31 0, v000002402acb1240_0;  1 drivers
v000002402acd0da0_0 .net "EX1_PFC_to_IF", 31 0, L_000002402ace24f0;  1 drivers
v000002402acd0580_0 .net "EX1_forward_to_B", 31 0, v000002402acb0de0_0;  1 drivers
v000002402acd01c0_0 .net "EX1_is_beq", 0 0, v000002402acb0d40_0;  1 drivers
v000002402accf900_0 .net "EX1_is_bne", 0 0, v000002402acb1d80_0;  1 drivers
v000002402accf2c0_0 .net "EX1_is_jal", 0 0, v000002402acb2460_0;  1 drivers
v000002402accfd60_0 .net "EX1_is_jr", 0 0, v000002402acb1920_0;  1 drivers
v000002402acd0620_0 .net "EX1_is_oper2_immed", 0 0, v000002402acb2500_0;  1 drivers
v000002402accfae0_0 .net "EX1_memread", 0 0, v000002402acb1ec0_0;  1 drivers
v000002402acd0300_0 .net "EX1_memwrite", 0 0, v000002402acb12e0_0;  1 drivers
v000002402acd1160_0 .net "EX1_opcode", 11 0, v000002402acb1e20_0;  1 drivers
v000002402acd06c0_0 .net "EX1_predicted", 0 0, v000002402acb2140_0;  1 drivers
v000002402acd03a0_0 .net "EX1_rd_ind", 4 0, v000002402acb2640_0;  1 drivers
v000002402acd04e0_0 .net "EX1_rd_indzero", 0 0, v000002402acb21e0_0;  1 drivers
v000002402acd09e0_0 .net "EX1_regwrite", 0 0, v000002402acb2be0_0;  1 drivers
v000002402acd0760_0 .net "EX1_rs1", 31 0, v000002402acb2dc0_0;  1 drivers
v000002402accf720_0 .net "EX1_rs1_ind", 4 0, v000002402acb26e0_0;  1 drivers
v000002402accedc0_0 .net "EX1_rs2", 31 0, v000002402acb2c80_0;  1 drivers
v000002402accf4a0_0 .net "EX1_rs2_ind", 4 0, v000002402acb1420_0;  1 drivers
v000002402acd0ee0_0 .net "EX1_rs2_out", 31 0, L_000002402ad4baf0;  1 drivers
v000002402accf040_0 .net "EX2_ALU_OPER1", 31 0, v000002402acb3b80_0;  1 drivers
v000002402acd0800_0 .net "EX2_ALU_OPER2", 31 0, v000002402acb3360_0;  1 drivers
v000002402acd08a0_0 .net "EX2_ALU_OUT", 31 0, L_000002402ace28b0;  1 drivers
v000002402accf400_0 .net "EX2_PC", 31 0, v000002402acb4120_0;  1 drivers
v000002402acd0bc0_0 .net "EX2_PFC_to_IF", 31 0, v000002402acb3fe0_0;  1 drivers
v000002402accee60_0 .net "EX2_forward_to_B", 31 0, v000002402acb4300_0;  1 drivers
v000002402acd0a80_0 .net "EX2_is_beq", 0 0, v000002402acb4440_0;  1 drivers
v000002402acd0b20_0 .net "EX2_is_bne", 0 0, v000002402acb37c0_0;  1 drivers
v000002402accec80_0 .net "EX2_is_jal", 0 0, v000002402acb44e0_0;  1 drivers
v000002402accf7c0_0 .net "EX2_is_jr", 0 0, v000002402acb3a40_0;  1 drivers
v000002402accf5e0_0 .net "EX2_is_oper2_immed", 0 0, v000002402acb3680_0;  1 drivers
v000002402accf9a0_0 .net "EX2_memread", 0 0, v000002402acb46c0_0;  1 drivers
v000002402acd0c60_0 .net "EX2_memwrite", 0 0, v000002402acb4760_0;  1 drivers
v000002402acd0d00_0 .net "EX2_opcode", 11 0, v000002402acb30e0_0;  1 drivers
v000002402acd0e40_0 .net "EX2_predicted", 0 0, v000002402acb3180_0;  1 drivers
v000002402accf860_0 .net "EX2_rd_ind", 4 0, v000002402acb3220_0;  1 drivers
v000002402acd10c0_0 .net "EX2_rd_indzero", 0 0, v000002402acb34a0_0;  1 drivers
v000002402accfe00_0 .net "EX2_regwrite", 0 0, v000002402acb3540_0;  1 drivers
v000002402acd1200_0 .net "EX2_rs1", 31 0, v000002402acb35e0_0;  1 drivers
v000002402acceb40_0 .net "EX2_rs1_ind", 4 0, v000002402acb3720_0;  1 drivers
v000002402accfa40_0 .net "EX2_rs2_ind", 4 0, v000002402acb3860_0;  1 drivers
v000002402acceaa0_0 .net "EX2_rs2_out", 31 0, v000002402acb3900_0;  1 drivers
v000002402accebe0_0 .net "ID_INST", 31 0, v000002402acbcfb0_0;  1 drivers
v000002402acced20_0 .net "ID_PC", 31 0, v000002402acbd050_0;  1 drivers
v000002402accf0e0_0 .net "ID_PFC_to_EX", 31 0, L_000002402ace0650;  1 drivers
v000002402accfea0_0 .net "ID_PFC_to_IF", 31 0, L_000002402acdfbb0;  1 drivers
v000002402accef00_0 .net "ID_forward_to_B", 31 0, L_000002402ace0010;  1 drivers
v000002402acd0080_0 .net "ID_is_beq", 0 0, L_000002402acdfcf0;  1 drivers
v000002402accf180_0 .net "ID_is_bne", 0 0, L_000002402acdfd90;  1 drivers
v000002402accefa0_0 .net "ID_is_j", 0 0, L_000002402ace1af0;  1 drivers
v000002402accf220_0 .net "ID_is_jal", 0 0, L_000002402ace2090;  1 drivers
v000002402accf360_0 .net "ID_is_jr", 0 0, L_000002402acdfed0;  1 drivers
v000002402accfb80_0 .net "ID_is_oper2_immed", 0 0, L_000002402ace4e50;  1 drivers
v000002402accf540_0 .net "ID_memread", 0 0, L_000002402ace1c30;  1 drivers
v000002402accfc20_0 .net "ID_memwrite", 0 0, L_000002402ace3350;  1 drivers
v000002402accff40_0 .net "ID_opcode", 11 0, v000002402acca360_0;  1 drivers
v000002402accffe0_0 .net "ID_predicted", 0 0, v000002402acb6cf0_0;  1 drivers
v000002402acd1340_0 .net "ID_rd_ind", 4 0, v000002402acc9f00_0;  1 drivers
v000002402acd1980_0 .net "ID_regwrite", 0 0, L_000002402ace2270;  1 drivers
v000002402acd1520_0 .net "ID_rs1", 31 0, v000002402acbbcf0_0;  1 drivers
v000002402acd1700_0 .net "ID_rs1_ind", 4 0, v000002402accb760_0;  1 drivers
v000002402acd15c0_0 .net "ID_rs2", 31 0, v000002402acbc3d0_0;  1 drivers
v000002402acd18e0_0 .net "ID_rs2_ind", 4 0, v000002402accb800_0;  1 drivers
v000002402acd17a0_0 .net "IF_INST", 31 0, L_000002402ace4d00;  1 drivers
v000002402acd1840_0 .net "IF_pc", 31 0, v000002402accaae0_0;  1 drivers
v000002402acd13e0_0 .net "MEM_ALU_OUT", 31 0, v000002402aca2480_0;  1 drivers
v000002402acd12a0_0 .net "MEM_Data_mem_out", 31 0, v000002402accdd80_0;  1 drivers
v000002402acd1480_0 .net "MEM_memread", 0 0, v000002402aca2b60_0;  1 drivers
v000002402acd1660_0 .net "MEM_memwrite", 0 0, v000002402aca2ca0_0;  1 drivers
v000002402acdd450_0 .net "MEM_opcode", 11 0, v000002402aca3380_0;  1 drivers
v000002402acdd310_0 .net "MEM_rd_ind", 4 0, v000002402aca25c0_0;  1 drivers
v000002402acdc0f0_0 .net "MEM_rd_indzero", 0 0, v000002402aca20c0_0;  1 drivers
v000002402acdccd0_0 .net "MEM_regwrite", 0 0, v000002402aca1da0_0;  1 drivers
v000002402acdd3b0_0 .net "MEM_rs2", 31 0, v000002402aca2fc0_0;  1 drivers
v000002402acdceb0_0 .net "PC", 31 0, L_000002402ad6b760;  alias, 1 drivers
v000002402acdc190_0 .net "STALL_ID1_FLUSH", 0 0, v000002402acb6b10_0;  1 drivers
v000002402acdc4b0_0 .net "STALL_ID2_FLUSH", 0 0, v000002402acb58f0_0;  1 drivers
v000002402acdc5f0_0 .net "STALL_IF_FLUSH", 0 0, v000002402acb9ef0_0;  1 drivers
v000002402acdcf50_0 .net "WB_ALU_OUT", 31 0, v000002402accd7e0_0;  1 drivers
v000002402acddf90_0 .net "WB_Data_mem_out", 31 0, v000002402accc340_0;  1 drivers
v000002402acdd1d0_0 .net "WB_memread", 0 0, v000002402acce6e0_0;  1 drivers
v000002402acdda90_0 .net "WB_rd_ind", 4 0, v000002402acccfc0_0;  1 drivers
v000002402acdc7d0_0 .net "WB_rd_indzero", 0 0, v000002402accc3e0_0;  1 drivers
v000002402acdc2d0_0 .net "WB_regwrite", 0 0, v000002402accce80_0;  1 drivers
v000002402acdd090_0 .net "Wrong_prediction", 0 0, L_000002402ad4bd20;  1 drivers
v000002402acdcff0_0 .net *"_ivl_1", 0 0, L_000002402ac20cb0;  1 drivers
v000002402acdc910_0 .net *"_ivl_13", 0 0, L_000002402ac20d90;  1 drivers
v000002402acdcaf0_0 .net *"_ivl_14", 0 0, L_000002402acdc410;  1 drivers
v000002402acde0d0_0 .net *"_ivl_19", 0 0, L_000002402ac1ff90;  1 drivers
v000002402acdd9f0_0 .net *"_ivl_2", 0 0, L_000002402acdc690;  1 drivers
v000002402acde670_0 .net *"_ivl_20", 0 0, L_000002402acdc230;  1 drivers
v000002402acddb30_0 .net *"_ivl_25", 0 0, L_000002402ac20000;  1 drivers
v000002402acdde50_0 .net *"_ivl_26", 0 0, L_000002402acdc9b0;  1 drivers
v000002402acdcd70_0 .net *"_ivl_31", 0 0, L_000002402ac20230;  1 drivers
v000002402acdd950_0 .net *"_ivl_32", 0 0, L_000002402acdcb90;  1 drivers
v000002402acddef0_0 .net *"_ivl_40", 31 0, L_000002402ace2310;  1 drivers
L_000002402ad00c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002402acde2b0_0 .net *"_ivl_43", 26 0, L_000002402ad00c58;  1 drivers
L_000002402ad00ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002402acdd4f0_0 .net/2u *"_ivl_44", 31 0, L_000002402ad00ca0;  1 drivers
v000002402acdcc30_0 .net *"_ivl_52", 31 0, L_000002402ad53e40;  1 drivers
L_000002402ad00d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002402acdddb0_0 .net *"_ivl_55", 26 0, L_000002402ad00d30;  1 drivers
L_000002402ad00d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002402acdd590_0 .net/2u *"_ivl_56", 31 0, L_000002402ad00d78;  1 drivers
v000002402acddbd0_0 .net *"_ivl_7", 0 0, L_000002402ac20d20;  1 drivers
v000002402acddd10_0 .net *"_ivl_8", 0 0, L_000002402acdc050;  1 drivers
v000002402acdce10_0 .net "alu_selA", 1 0, L_000002402acdc870;  1 drivers
v000002402acde030_0 .net "alu_selB", 1 0, L_000002402acdedf0;  1 drivers
v000002402acde530_0 .net "clk", 0 0, L_000002402ac1fac0;  1 drivers
v000002402acdd630_0 .var "cycles_consumed", 31 0;
v000002402acdd130_0 .net "exhaz", 0 0, L_000002402ac20380;  1 drivers
v000002402acdc730_0 .net "exhaz2", 0 0, L_000002402ac20ee0;  1 drivers
v000002402acde170_0 .net "hlt", 0 0, v000002402acccac0_0;  1 drivers
v000002402acdd270_0 .net "idhaz", 0 0, L_000002402ac1fb30;  1 drivers
v000002402acde210_0 .net "idhaz2", 0 0, L_000002402ac203f0;  1 drivers
v000002402acdd6d0_0 .net "if_id_write", 0 0, v000002402acb96d0_0;  1 drivers
v000002402acdd770_0 .net "input_clk", 0 0, v000002402acdc550_0;  1 drivers
v000002402acdca50_0 .net "is_branch_and_taken", 0 0, L_000002402ace5be0;  1 drivers
v000002402acdd810_0 .net "memhaz", 0 0, L_000002402ac201c0;  1 drivers
v000002402acdd8b0_0 .net "memhaz2", 0 0, L_000002402ac20150;  1 drivers
v000002402acde350_0 .net "pc_src", 2 0, L_000002402acdf7f0;  1 drivers
v000002402acdc370_0 .net "pc_write", 0 0, v000002402acb9810_0;  1 drivers
v000002402acde3f0_0 .net "rst", 0 0, v000002402acde7b0_0;  1 drivers
v000002402acddc70_0 .net "store_rs2_forward", 1 0, L_000002402acded50;  1 drivers
v000002402acde490_0 .net "wdata_to_reg_file", 31 0, L_000002402ad4bd90;  1 drivers
E_000002402ac2b090/0 .event negedge, v000002402acb7970_0;
E_000002402ac2b090/1 .event posedge, v000002402aca2d40_0;
E_000002402ac2b090 .event/or E_000002402ac2b090/0, E_000002402ac2b090/1;
L_000002402acdc690 .cmp/eq 5, v000002402acb3220_0, v000002402acb26e0_0;
L_000002402acdc050 .cmp/eq 5, v000002402aca25c0_0, v000002402acb26e0_0;
L_000002402acdc410 .cmp/eq 5, v000002402acccfc0_0, v000002402acb26e0_0;
L_000002402acdc230 .cmp/eq 5, v000002402acb3220_0, v000002402acb1420_0;
L_000002402acdc9b0 .cmp/eq 5, v000002402aca25c0_0, v000002402acb1420_0;
L_000002402acdcb90 .cmp/eq 5, v000002402acccfc0_0, v000002402acb1420_0;
L_000002402ace2310 .concat [ 5 27 0 0], v000002402acc9f00_0, L_000002402ad00c58;
L_000002402ace2a90 .cmp/ne 32, L_000002402ace2310, L_000002402ad00ca0;
L_000002402ad53e40 .concat [ 5 27 0 0], v000002402acb3220_0, L_000002402ad00d30;
L_000002402ad52180 .cmp/ne 32, L_000002402ad53e40, L_000002402ad00d78;
S_000002402a9e96a0 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000002402a9d9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000002402ac20e00 .functor NOT 1, L_000002402ac20380, C4<0>, C4<0>, C4<0>;
L_000002402ac208c0 .functor AND 1, L_000002402ac201c0, L_000002402ac20e00, C4<1>, C4<1>;
L_000002402ac204d0 .functor OR 1, L_000002402ac1fb30, L_000002402ac208c0, C4<0>, C4<0>;
L_000002402ac1fcf0 .functor OR 1, L_000002402ac1fb30, L_000002402ac20380, C4<0>, C4<0>;
v000002402ac4b4a0_0 .net *"_ivl_12", 0 0, L_000002402ac1fcf0;  1 drivers
v000002402ac4b680_0 .net *"_ivl_2", 0 0, L_000002402ac20e00;  1 drivers
v000002402ac4aa00_0 .net *"_ivl_5", 0 0, L_000002402ac208c0;  1 drivers
v000002402ac49f60_0 .net *"_ivl_7", 0 0, L_000002402ac204d0;  1 drivers
v000002402ac4ae60_0 .net "alu_selA", 1 0, L_000002402acdc870;  alias, 1 drivers
v000002402ac4a0a0_0 .net "exhaz", 0 0, L_000002402ac20380;  alias, 1 drivers
v000002402ac4adc0_0 .net "idhaz", 0 0, L_000002402ac1fb30;  alias, 1 drivers
v000002402ac49e20_0 .net "memhaz", 0 0, L_000002402ac201c0;  alias, 1 drivers
L_000002402acdc870 .concat8 [ 1 1 0 0], L_000002402ac204d0, L_000002402ac1fcf0;
S_000002402a9a6000 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000002402a9d9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000002402ac20460 .functor NOT 1, L_000002402ac20ee0, C4<0>, C4<0>, C4<0>;
L_000002402ac20540 .functor AND 1, L_000002402ac20150, L_000002402ac20460, C4<1>, C4<1>;
L_000002402ac1fd60 .functor OR 1, L_000002402ac203f0, L_000002402ac20540, C4<0>, C4<0>;
L_000002402ac205b0 .functor NOT 1, v000002402acb2500_0, C4<0>, C4<0>, C4<0>;
L_000002402ac20700 .functor AND 1, L_000002402ac1fd60, L_000002402ac205b0, C4<1>, C4<1>;
L_000002402ac20930 .functor OR 1, L_000002402ac203f0, L_000002402ac20ee0, C4<0>, C4<0>;
L_000002402ac209a0 .functor NOT 1, v000002402acb2500_0, C4<0>, C4<0>, C4<0>;
L_000002402ac20a10 .functor AND 1, L_000002402ac20930, L_000002402ac209a0, C4<1>, C4<1>;
v000002402ac4b0e0_0 .net "EX1_is_oper2_immed", 0 0, v000002402acb2500_0;  alias, 1 drivers
v000002402ac4a000_0 .net *"_ivl_11", 0 0, L_000002402ac20700;  1 drivers
v000002402ac4b540_0 .net *"_ivl_16", 0 0, L_000002402ac20930;  1 drivers
v000002402ac4b720_0 .net *"_ivl_17", 0 0, L_000002402ac209a0;  1 drivers
v000002402ac49ba0_0 .net *"_ivl_2", 0 0, L_000002402ac20460;  1 drivers
v000002402ac49880_0 .net *"_ivl_20", 0 0, L_000002402ac20a10;  1 drivers
v000002402ac4b180_0 .net *"_ivl_5", 0 0, L_000002402ac20540;  1 drivers
v000002402ac49920_0 .net *"_ivl_7", 0 0, L_000002402ac1fd60;  1 drivers
v000002402ac499c0_0 .net *"_ivl_8", 0 0, L_000002402ac205b0;  1 drivers
v000002402ac49a60_0 .net "alu_selB", 1 0, L_000002402acdedf0;  alias, 1 drivers
v000002402ac49ec0_0 .net "exhaz", 0 0, L_000002402ac20ee0;  alias, 1 drivers
v000002402ac4a1e0_0 .net "idhaz", 0 0, L_000002402ac203f0;  alias, 1 drivers
v000002402ac4a280_0 .net "memhaz", 0 0, L_000002402ac20150;  alias, 1 drivers
L_000002402acdedf0 .concat8 [ 1 1 0 0], L_000002402ac20700, L_000002402ac20a10;
S_000002402a9a6190 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000002402a9d9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000002402ac21490 .functor NOT 1, L_000002402ac20ee0, C4<0>, C4<0>, C4<0>;
L_000002402ac21500 .functor AND 1, L_000002402ac20150, L_000002402ac21490, C4<1>, C4<1>;
L_000002402ac21650 .functor OR 1, L_000002402ac203f0, L_000002402ac21500, C4<0>, C4<0>;
L_000002402ac216c0 .functor OR 1, L_000002402ac203f0, L_000002402ac20ee0, C4<0>, C4<0>;
v000002402ac4a320_0 .net *"_ivl_12", 0 0, L_000002402ac216c0;  1 drivers
v000002402ac4a3c0_0 .net *"_ivl_2", 0 0, L_000002402ac21490;  1 drivers
v000002402ac4a460_0 .net *"_ivl_5", 0 0, L_000002402ac21500;  1 drivers
v000002402ac4a500_0 .net *"_ivl_7", 0 0, L_000002402ac21650;  1 drivers
v000002402ac4a5a0_0 .net "exhaz", 0 0, L_000002402ac20ee0;  alias, 1 drivers
v000002402ac4a640_0 .net "idhaz", 0 0, L_000002402ac203f0;  alias, 1 drivers
v000002402abc4bc0_0 .net "memhaz", 0 0, L_000002402ac20150;  alias, 1 drivers
v000002402abc3220_0 .net "store_rs2_forward", 1 0, L_000002402acded50;  alias, 1 drivers
L_000002402acded50 .concat8 [ 1 1 0 0], L_000002402ac21650, L_000002402ac216c0;
S_000002402aaf69c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_000002402a9d9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000002402abc3c20_0 .net "EX_ALU_OUT", 31 0, L_000002402ace28b0;  alias, 1 drivers
v000002402abc3ea0_0 .net "EX_memread", 0 0, v000002402acb46c0_0;  alias, 1 drivers
v000002402abafed0_0 .net "EX_memwrite", 0 0, v000002402acb4760_0;  alias, 1 drivers
v000002402abae710_0 .net "EX_opcode", 11 0, v000002402acb30e0_0;  alias, 1 drivers
v000002402aca34c0_0 .net "EX_rd_ind", 4 0, v000002402acb3220_0;  alias, 1 drivers
v000002402aca1d00_0 .net "EX_rd_indzero", 0 0, L_000002402ad52180;  1 drivers
v000002402aca28e0_0 .net "EX_regwrite", 0 0, v000002402acb3540_0;  alias, 1 drivers
v000002402aca2c00_0 .net "EX_rs2_out", 31 0, v000002402acb3900_0;  alias, 1 drivers
v000002402aca2480_0 .var "MEM_ALU_OUT", 31 0;
v000002402aca2b60_0 .var "MEM_memread", 0 0;
v000002402aca2ca0_0 .var "MEM_memwrite", 0 0;
v000002402aca3380_0 .var "MEM_opcode", 11 0;
v000002402aca25c0_0 .var "MEM_rd_ind", 4 0;
v000002402aca20c0_0 .var "MEM_rd_indzero", 0 0;
v000002402aca1da0_0 .var "MEM_regwrite", 0 0;
v000002402aca2fc0_0 .var "MEM_rs2", 31 0;
v000002402aca1260_0 .net "clk", 0 0, L_000002402ad4bc40;  1 drivers
v000002402aca2d40_0 .net "rst", 0 0, v000002402acde7b0_0;  alias, 1 drivers
E_000002402ac2b1d0 .event posedge, v000002402aca2d40_0, v000002402aca1260_0;
S_000002402aaf6b50 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000002402a9d9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000002402a9b1470 .param/l "add" 0 9 6, C4<000000100000>;
P_000002402a9b14a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002402a9b14e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002402a9b1518 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002402a9b1550 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002402a9b1588 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002402a9b15c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002402a9b15f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002402a9b1630 .param/l "j" 0 9 19, C4<000010000000>;
P_000002402a9b1668 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002402a9b16a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002402a9b16d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002402a9b1710 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002402a9b1748 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002402a9b1780 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002402a9b17b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002402a9b17f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002402a9b1828 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002402a9b1860 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002402a9b1898 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002402a9b18d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002402a9b1908 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002402a9b1940 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002402a9b1978 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002402a9b19b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002402ad4b000 .functor XOR 1, L_000002402ad4af90, v000002402acb3180_0, C4<0>, C4<0>;
L_000002402ad4b070 .functor NOT 1, L_000002402ad4b000, C4<0>, C4<0>, C4<0>;
L_000002402ad4be70 .functor OR 1, v000002402acde7b0_0, L_000002402ad4b070, C4<0>, C4<0>;
L_000002402ad4bd20 .functor NOT 1, L_000002402ad4be70, C4<0>, C4<0>, C4<0>;
v000002402aca5950_0 .net "ALU_OP", 3 0, v000002402aca58b0_0;  1 drivers
v000002402aca85b0_0 .net "BranchDecision", 0 0, L_000002402ad4af90;  1 drivers
v000002402aca8150_0 .net "CF", 0 0, v000002402aca6f30_0;  1 drivers
v000002402aca7cf0_0 .net "EX_opcode", 11 0, v000002402acb30e0_0;  alias, 1 drivers
v000002402aca7930_0 .net "Wrong_prediction", 0 0, L_000002402ad4bd20;  alias, 1 drivers
v000002402aca7bb0_0 .net "ZF", 0 0, L_000002402ad4a820;  1 drivers
L_000002402ad00ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002402aca79d0_0 .net/2u *"_ivl_0", 31 0, L_000002402ad00ce8;  1 drivers
v000002402aca8bf0_0 .net *"_ivl_11", 0 0, L_000002402ad4be70;  1 drivers
v000002402aca8ab0_0 .net *"_ivl_2", 31 0, L_000002402ace2770;  1 drivers
v000002402aca7b10_0 .net *"_ivl_6", 0 0, L_000002402ad4b000;  1 drivers
v000002402aca8330_0 .net *"_ivl_8", 0 0, L_000002402ad4b070;  1 drivers
v000002402aca88d0_0 .net "alu_out", 31 0, L_000002402ace28b0;  alias, 1 drivers
v000002402aca8650_0 .net "alu_outw", 31 0, v000002402aca51d0_0;  1 drivers
v000002402aca8970_0 .net "is_beq", 0 0, v000002402acb4440_0;  alias, 1 drivers
v000002402aca83d0_0 .net "is_bne", 0 0, v000002402acb37c0_0;  alias, 1 drivers
v000002402aca7a70_0 .net "is_jal", 0 0, v000002402acb44e0_0;  alias, 1 drivers
v000002402aca8830_0 .net "oper1", 31 0, v000002402acb3b80_0;  alias, 1 drivers
v000002402aca8e70_0 .net "oper2", 31 0, v000002402acb3360_0;  alias, 1 drivers
v000002402aca8b50_0 .net "pc", 31 0, v000002402acb4120_0;  alias, 1 drivers
v000002402aca86f0_0 .net "predicted", 0 0, v000002402acb3180_0;  alias, 1 drivers
v000002402aca81f0_0 .net "rst", 0 0, v000002402acde7b0_0;  alias, 1 drivers
L_000002402ace2770 .arith/sum 32, v000002402acb4120_0, L_000002402ad00ce8;
L_000002402ace28b0 .functor MUXZ 32, v000002402aca51d0_0, L_000002402ace2770, v000002402acb44e0_0, C4<>;
S_000002402a9c9ad0 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000002402aaf6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000002402ad4aa50 .functor AND 1, v000002402acb4440_0, L_000002402ad4a660, C4<1>, C4<1>;
L_000002402ad4ad60 .functor NOT 1, L_000002402ad4a660, C4<0>, C4<0>, C4<0>;
L_000002402ad4af20 .functor AND 1, v000002402acb37c0_0, L_000002402ad4ad60, C4<1>, C4<1>;
L_000002402ad4af90 .functor OR 1, L_000002402ad4aa50, L_000002402ad4af20, C4<0>, C4<0>;
v000002402aca6530_0 .net "BranchDecision", 0 0, L_000002402ad4af90;  alias, 1 drivers
v000002402aca5130_0 .net *"_ivl_2", 0 0, L_000002402ad4ad60;  1 drivers
v000002402aca5810_0 .net "is_beq", 0 0, v000002402acb4440_0;  alias, 1 drivers
v000002402aca6a30_0 .net "is_beq_taken", 0 0, L_000002402ad4aa50;  1 drivers
v000002402aca67b0_0 .net "is_bne", 0 0, v000002402acb37c0_0;  alias, 1 drivers
v000002402aca7250_0 .net "is_bne_taken", 0 0, L_000002402ad4af20;  1 drivers
v000002402aca6850_0 .net "is_eq", 0 0, L_000002402ad4a660;  1 drivers
v000002402aca7750_0 .net "oper1", 31 0, v000002402acb3b80_0;  alias, 1 drivers
v000002402aca6990_0 .net "oper2", 31 0, v000002402acb3360_0;  alias, 1 drivers
S_000002402a9c9c60 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000002402a9c9ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000002402ad4ac80 .functor XOR 1, L_000002402ace3f30, L_000002402ace3ad0, C4<0>, C4<0>;
L_000002402ad4a890 .functor XOR 1, L_000002402ace3990, L_000002402ace38f0, C4<0>, C4<0>;
L_000002402ad4b690 .functor XOR 1, L_000002402ace3df0, L_000002402ace3d50, C4<0>, C4<0>;
L_000002402ad49f60 .functor XOR 1, L_000002402ace3e90, L_000002402ace3c10, C4<0>, C4<0>;
L_000002402ad4b1c0 .functor XOR 1, L_000002402ace3a30, L_000002402ace3cb0, C4<0>, C4<0>;
L_000002402ad4a580 .functor XOR 1, L_000002402ace3850, L_000002402ace3b70, C4<0>, C4<0>;
L_000002402ad4ba10 .functor XOR 1, L_000002402ad59340, L_000002402ad592a0, C4<0>, C4<0>;
L_000002402ad4a900 .functor XOR 1, L_000002402ad58800, L_000002402ad595c0, C4<0>, C4<0>;
L_000002402ad4a5f0 .functor XOR 1, L_000002402ad575e0, L_000002402ad583a0, C4<0>, C4<0>;
L_000002402ad4add0 .functor XOR 1, L_000002402ad58c60, L_000002402ad58260, C4<0>, C4<0>;
L_000002402ad49fd0 .functor XOR 1, L_000002402ad589e0, L_000002402ad59480, C4<0>, C4<0>;
L_000002402ad4b770 .functor XOR 1, L_000002402ad58a80, L_000002402ad57d60, C4<0>, C4<0>;
L_000002402ad4a970 .functor XOR 1, L_000002402ad58580, L_000002402ad581c0, C4<0>, C4<0>;
L_000002402ad4b0e0 .functor XOR 1, L_000002402ad57360, L_000002402ad57900, C4<0>, C4<0>;
L_000002402ad4b9a0 .functor XOR 1, L_000002402ad590c0, L_000002402ad57220, C4<0>, C4<0>;
L_000002402ad4a040 .functor XOR 1, L_000002402ad58300, L_000002402ad59160, C4<0>, C4<0>;
L_000002402ad4a6d0 .functor XOR 1, L_000002402ad58940, L_000002402ad58120, C4<0>, C4<0>;
L_000002402ad4b2a0 .functor XOR 1, L_000002402ad57e00, L_000002402ad57860, C4<0>, C4<0>;
L_000002402ad4a740 .functor XOR 1, L_000002402ad59660, L_000002402ad58b20, C4<0>, C4<0>;
L_000002402ad4b460 .functor XOR 1, L_000002402ad58e40, L_000002402ad59200, C4<0>, C4<0>;
L_000002402ad4a2e0 .functor XOR 1, L_000002402ad58440, L_000002402ad57a40, C4<0>, C4<0>;
L_000002402ad4b310 .functor XOR 1, L_000002402ad59700, L_000002402ad58d00, C4<0>, C4<0>;
L_000002402ad4b3f0 .functor XOR 1, L_000002402ad57ea0, L_000002402ad593e0, C4<0>, C4<0>;
L_000002402ad4b7e0 .functor XOR 1, L_000002402ad57cc0, L_000002402ad588a0, C4<0>, C4<0>;
L_000002402ad4b5b0 .functor XOR 1, L_000002402ad58bc0, L_000002402ad59520, C4<0>, C4<0>;
L_000002402ad4b850 .functor XOR 1, L_000002402ad58da0, L_000002402ad586c0, C4<0>, C4<0>;
L_000002402ad4b8c0 .functor XOR 1, L_000002402ad58ee0, L_000002402ad56fa0, C4<0>, C4<0>;
L_000002402ad4ab30 .functor XOR 1, L_000002402ad579a0, L_000002402ad58f80, C4<0>, C4<0>;
L_000002402ad4a190 .functor XOR 1, L_000002402ad572c0, L_000002402ad57040, C4<0>, C4<0>;
L_000002402ad4a9e0 .functor XOR 1, L_000002402ad570e0, L_000002402ad59020, C4<0>, C4<0>;
L_000002402ad4a3c0 .functor XOR 1, L_000002402ad57180, L_000002402ad57b80, C4<0>, C4<0>;
L_000002402ad4acf0 .functor XOR 1, L_000002402ad57f40, L_000002402ad574a0, C4<0>, C4<0>;
L_000002402ad4a660/0/0 .functor OR 1, L_000002402ad57fe0, L_000002402ad57540, L_000002402ad57680, L_000002402ad57720;
L_000002402ad4a660/0/4 .functor OR 1, L_000002402ad577c0, L_000002402ad57ae0, L_000002402ad57c20, L_000002402ad58080;
L_000002402ad4a660/0/8 .functor OR 1, L_000002402ad584e0, L_000002402ad58620, L_000002402ad58760, L_000002402ad59de0;
L_000002402ad4a660/0/12 .functor OR 1, L_000002402ad59c00, L_000002402ad59840, L_000002402ad59ca0, L_000002402ad59a20;
L_000002402ad4a660/0/16 .functor OR 1, L_000002402ad59ac0, L_000002402ad59b60, L_000002402ad59e80, L_000002402ad59d40;
L_000002402ad4a660/0/20 .functor OR 1, L_000002402ad597a0, L_000002402ad598e0, L_000002402ad59980, L_000002402ad53c60;
L_000002402ad4a660/0/24 .functor OR 1, L_000002402ad52360, L_000002402ad52900, L_000002402ad54520, L_000002402ad52fe0;
L_000002402ad4a660/0/28 .functor OR 1, L_000002402ad533a0, L_000002402ad540c0, L_000002402ad52220, L_000002402ad53760;
L_000002402ad4a660/1/0 .functor OR 1, L_000002402ad4a660/0/0, L_000002402ad4a660/0/4, L_000002402ad4a660/0/8, L_000002402ad4a660/0/12;
L_000002402ad4a660/1/4 .functor OR 1, L_000002402ad4a660/0/16, L_000002402ad4a660/0/20, L_000002402ad4a660/0/24, L_000002402ad4a660/0/28;
L_000002402ad4a660 .functor NOR 1, L_000002402ad4a660/1/0, L_000002402ad4a660/1/4, C4<0>, C4<0>;
v000002402aca14e0_0 .net *"_ivl_0", 0 0, L_000002402ad4ac80;  1 drivers
v000002402aca2f20_0 .net *"_ivl_101", 0 0, L_000002402ad58120;  1 drivers
v000002402aca2200_0 .net *"_ivl_102", 0 0, L_000002402ad4b2a0;  1 drivers
v000002402aca1300_0 .net *"_ivl_105", 0 0, L_000002402ad57e00;  1 drivers
v000002402aca3600_0 .net *"_ivl_107", 0 0, L_000002402ad57860;  1 drivers
v000002402aca31a0_0 .net *"_ivl_108", 0 0, L_000002402ad4a740;  1 drivers
v000002402aca2980_0 .net *"_ivl_11", 0 0, L_000002402ace38f0;  1 drivers
v000002402aca3240_0 .net *"_ivl_111", 0 0, L_000002402ad59660;  1 drivers
v000002402aca2ac0_0 .net *"_ivl_113", 0 0, L_000002402ad58b20;  1 drivers
v000002402aca1e40_0 .net *"_ivl_114", 0 0, L_000002402ad4b460;  1 drivers
v000002402aca32e0_0 .net *"_ivl_117", 0 0, L_000002402ad58e40;  1 drivers
v000002402aca3420_0 .net *"_ivl_119", 0 0, L_000002402ad59200;  1 drivers
v000002402aca2700_0 .net *"_ivl_12", 0 0, L_000002402ad4b690;  1 drivers
v000002402aca1440_0 .net *"_ivl_120", 0 0, L_000002402ad4a2e0;  1 drivers
v000002402aca2160_0 .net *"_ivl_123", 0 0, L_000002402ad58440;  1 drivers
v000002402aca1580_0 .net *"_ivl_125", 0 0, L_000002402ad57a40;  1 drivers
v000002402aca2de0_0 .net *"_ivl_126", 0 0, L_000002402ad4b310;  1 drivers
v000002402aca2e80_0 .net *"_ivl_129", 0 0, L_000002402ad59700;  1 drivers
v000002402aca3060_0 .net *"_ivl_131", 0 0, L_000002402ad58d00;  1 drivers
v000002402aca2520_0 .net *"_ivl_132", 0 0, L_000002402ad4b3f0;  1 drivers
v000002402aca2020_0 .net *"_ivl_135", 0 0, L_000002402ad57ea0;  1 drivers
v000002402aca2660_0 .net *"_ivl_137", 0 0, L_000002402ad593e0;  1 drivers
v000002402aca22a0_0 .net *"_ivl_138", 0 0, L_000002402ad4b7e0;  1 drivers
v000002402aca36a0_0 .net *"_ivl_141", 0 0, L_000002402ad57cc0;  1 drivers
v000002402aca3560_0 .net *"_ivl_143", 0 0, L_000002402ad588a0;  1 drivers
v000002402aca1f80_0 .net *"_ivl_144", 0 0, L_000002402ad4b5b0;  1 drivers
v000002402aca1ee0_0 .net *"_ivl_147", 0 0, L_000002402ad58bc0;  1 drivers
v000002402aca3100_0 .net *"_ivl_149", 0 0, L_000002402ad59520;  1 drivers
v000002402aca3740_0 .net *"_ivl_15", 0 0, L_000002402ace3df0;  1 drivers
v000002402aca1a80_0 .net *"_ivl_150", 0 0, L_000002402ad4b850;  1 drivers
v000002402aca2340_0 .net *"_ivl_153", 0 0, L_000002402ad58da0;  1 drivers
v000002402aca27a0_0 .net *"_ivl_155", 0 0, L_000002402ad586c0;  1 drivers
v000002402aca37e0_0 .net *"_ivl_156", 0 0, L_000002402ad4b8c0;  1 drivers
v000002402aca23e0_0 .net *"_ivl_159", 0 0, L_000002402ad58ee0;  1 drivers
v000002402aca1800_0 .net *"_ivl_161", 0 0, L_000002402ad56fa0;  1 drivers
v000002402aca1080_0 .net *"_ivl_162", 0 0, L_000002402ad4ab30;  1 drivers
v000002402aca1120_0 .net *"_ivl_165", 0 0, L_000002402ad579a0;  1 drivers
v000002402aca2840_0 .net *"_ivl_167", 0 0, L_000002402ad58f80;  1 drivers
v000002402aca11c0_0 .net *"_ivl_168", 0 0, L_000002402ad4a190;  1 drivers
v000002402aca1620_0 .net *"_ivl_17", 0 0, L_000002402ace3d50;  1 drivers
v000002402aca16c0_0 .net *"_ivl_171", 0 0, L_000002402ad572c0;  1 drivers
v000002402aca2a20_0 .net *"_ivl_173", 0 0, L_000002402ad57040;  1 drivers
v000002402aca1760_0 .net *"_ivl_174", 0 0, L_000002402ad4a9e0;  1 drivers
v000002402aca18a0_0 .net *"_ivl_177", 0 0, L_000002402ad570e0;  1 drivers
v000002402aca1940_0 .net *"_ivl_179", 0 0, L_000002402ad59020;  1 drivers
v000002402aca19e0_0 .net *"_ivl_18", 0 0, L_000002402ad49f60;  1 drivers
v000002402aca1b20_0 .net *"_ivl_180", 0 0, L_000002402ad4a3c0;  1 drivers
v000002402aca1bc0_0 .net *"_ivl_183", 0 0, L_000002402ad57180;  1 drivers
v000002402aca1c60_0 .net *"_ivl_185", 0 0, L_000002402ad57b80;  1 drivers
v000002402aca46e0_0 .net *"_ivl_186", 0 0, L_000002402ad4acf0;  1 drivers
v000002402aca4320_0 .net *"_ivl_190", 0 0, L_000002402ad57f40;  1 drivers
v000002402aca39c0_0 .net *"_ivl_192", 0 0, L_000002402ad574a0;  1 drivers
v000002402aca4dc0_0 .net *"_ivl_194", 0 0, L_000002402ad57fe0;  1 drivers
v000002402aca43c0_0 .net *"_ivl_196", 0 0, L_000002402ad57540;  1 drivers
v000002402aca3a60_0 .net *"_ivl_198", 0 0, L_000002402ad57680;  1 drivers
v000002402aca4d20_0 .net *"_ivl_200", 0 0, L_000002402ad57720;  1 drivers
v000002402aca4be0_0 .net *"_ivl_202", 0 0, L_000002402ad577c0;  1 drivers
v000002402aca4960_0 .net *"_ivl_204", 0 0, L_000002402ad57ae0;  1 drivers
v000002402aca3f60_0 .net *"_ivl_206", 0 0, L_000002402ad57c20;  1 drivers
v000002402aca4a00_0 .net *"_ivl_208", 0 0, L_000002402ad58080;  1 drivers
v000002402aca4c80_0 .net *"_ivl_21", 0 0, L_000002402ace3e90;  1 drivers
v000002402aca4460_0 .net *"_ivl_210", 0 0, L_000002402ad584e0;  1 drivers
v000002402aca3ec0_0 .net *"_ivl_212", 0 0, L_000002402ad58620;  1 drivers
v000002402aca4e60_0 .net *"_ivl_214", 0 0, L_000002402ad58760;  1 drivers
v000002402aca4500_0 .net *"_ivl_216", 0 0, L_000002402ad59de0;  1 drivers
v000002402aca4780_0 .net *"_ivl_218", 0 0, L_000002402ad59c00;  1 drivers
v000002402aca48c0_0 .net *"_ivl_220", 0 0, L_000002402ad59840;  1 drivers
v000002402aca4aa0_0 .net *"_ivl_222", 0 0, L_000002402ad59ca0;  1 drivers
v000002402aca45a0_0 .net *"_ivl_224", 0 0, L_000002402ad59a20;  1 drivers
v000002402aca4140_0 .net *"_ivl_226", 0 0, L_000002402ad59ac0;  1 drivers
v000002402aca4640_0 .net *"_ivl_228", 0 0, L_000002402ad59b60;  1 drivers
v000002402aca4280_0 .net *"_ivl_23", 0 0, L_000002402ace3c10;  1 drivers
v000002402aca4f00_0 .net *"_ivl_230", 0 0, L_000002402ad59e80;  1 drivers
v000002402aca3880_0 .net *"_ivl_232", 0 0, L_000002402ad59d40;  1 drivers
v000002402aca41e0_0 .net *"_ivl_234", 0 0, L_000002402ad597a0;  1 drivers
v000002402aca4000_0 .net *"_ivl_236", 0 0, L_000002402ad598e0;  1 drivers
v000002402aca4b40_0 .net *"_ivl_238", 0 0, L_000002402ad59980;  1 drivers
v000002402aca3920_0 .net *"_ivl_24", 0 0, L_000002402ad4b1c0;  1 drivers
v000002402aca4820_0 .net *"_ivl_240", 0 0, L_000002402ad53c60;  1 drivers
v000002402aca3b00_0 .net *"_ivl_242", 0 0, L_000002402ad52360;  1 drivers
v000002402aca3ba0_0 .net *"_ivl_244", 0 0, L_000002402ad52900;  1 drivers
v000002402aca3c40_0 .net *"_ivl_246", 0 0, L_000002402ad54520;  1 drivers
v000002402aca3ce0_0 .net *"_ivl_248", 0 0, L_000002402ad52fe0;  1 drivers
v000002402aca40a0_0 .net *"_ivl_250", 0 0, L_000002402ad533a0;  1 drivers
v000002402aca3d80_0 .net *"_ivl_252", 0 0, L_000002402ad540c0;  1 drivers
v000002402aca3e20_0 .net *"_ivl_254", 0 0, L_000002402ad52220;  1 drivers
v000002402abc39a0_0 .net *"_ivl_256", 0 0, L_000002402ad53760;  1 drivers
v000002402aca7430_0 .net *"_ivl_27", 0 0, L_000002402ace3a30;  1 drivers
v000002402aca5a90_0 .net *"_ivl_29", 0 0, L_000002402ace3cb0;  1 drivers
v000002402aca5450_0 .net *"_ivl_3", 0 0, L_000002402ace3f30;  1 drivers
v000002402aca68f0_0 .net *"_ivl_30", 0 0, L_000002402ad4a580;  1 drivers
v000002402aca7390_0 .net *"_ivl_33", 0 0, L_000002402ace3850;  1 drivers
v000002402aca65d0_0 .net *"_ivl_35", 0 0, L_000002402ace3b70;  1 drivers
v000002402aca60d0_0 .net *"_ivl_36", 0 0, L_000002402ad4ba10;  1 drivers
v000002402aca6350_0 .net *"_ivl_39", 0 0, L_000002402ad59340;  1 drivers
v000002402aca6cb0_0 .net *"_ivl_41", 0 0, L_000002402ad592a0;  1 drivers
v000002402aca5c70_0 .net *"_ivl_42", 0 0, L_000002402ad4a900;  1 drivers
v000002402aca53b0_0 .net *"_ivl_45", 0 0, L_000002402ad58800;  1 drivers
v000002402aca5e50_0 .net *"_ivl_47", 0 0, L_000002402ad595c0;  1 drivers
v000002402aca5b30_0 .net *"_ivl_48", 0 0, L_000002402ad4a5f0;  1 drivers
v000002402aca5d10_0 .net *"_ivl_5", 0 0, L_000002402ace3ad0;  1 drivers
v000002402aca5590_0 .net *"_ivl_51", 0 0, L_000002402ad575e0;  1 drivers
v000002402aca7070_0 .net *"_ivl_53", 0 0, L_000002402ad583a0;  1 drivers
v000002402aca54f0_0 .net *"_ivl_54", 0 0, L_000002402ad4add0;  1 drivers
v000002402aca6d50_0 .net *"_ivl_57", 0 0, L_000002402ad58c60;  1 drivers
v000002402aca5630_0 .net *"_ivl_59", 0 0, L_000002402ad58260;  1 drivers
v000002402aca5bd0_0 .net *"_ivl_6", 0 0, L_000002402ad4a890;  1 drivers
v000002402aca77f0_0 .net *"_ivl_60", 0 0, L_000002402ad49fd0;  1 drivers
v000002402aca6fd0_0 .net *"_ivl_63", 0 0, L_000002402ad589e0;  1 drivers
v000002402aca74d0_0 .net *"_ivl_65", 0 0, L_000002402ad59480;  1 drivers
v000002402aca5db0_0 .net *"_ivl_66", 0 0, L_000002402ad4b770;  1 drivers
v000002402aca59f0_0 .net *"_ivl_69", 0 0, L_000002402ad58a80;  1 drivers
v000002402aca6170_0 .net *"_ivl_71", 0 0, L_000002402ad57d60;  1 drivers
v000002402aca56d0_0 .net *"_ivl_72", 0 0, L_000002402ad4a970;  1 drivers
v000002402aca6030_0 .net *"_ivl_75", 0 0, L_000002402ad58580;  1 drivers
v000002402aca6c10_0 .net *"_ivl_77", 0 0, L_000002402ad581c0;  1 drivers
v000002402aca6ad0_0 .net *"_ivl_78", 0 0, L_000002402ad4b0e0;  1 drivers
v000002402aca7570_0 .net *"_ivl_81", 0 0, L_000002402ad57360;  1 drivers
v000002402aca7610_0 .net *"_ivl_83", 0 0, L_000002402ad57900;  1 drivers
v000002402aca5770_0 .net *"_ivl_84", 0 0, L_000002402ad4b9a0;  1 drivers
v000002402aca62b0_0 .net *"_ivl_87", 0 0, L_000002402ad590c0;  1 drivers
v000002402aca5ef0_0 .net *"_ivl_89", 0 0, L_000002402ad57220;  1 drivers
v000002402aca5270_0 .net *"_ivl_9", 0 0, L_000002402ace3990;  1 drivers
v000002402aca7110_0 .net *"_ivl_90", 0 0, L_000002402ad4a040;  1 drivers
v000002402aca6df0_0 .net *"_ivl_93", 0 0, L_000002402ad58300;  1 drivers
v000002402aca5f90_0 .net *"_ivl_95", 0 0, L_000002402ad59160;  1 drivers
v000002402aca63f0_0 .net *"_ivl_96", 0 0, L_000002402ad4a6d0;  1 drivers
v000002402aca6710_0 .net *"_ivl_99", 0 0, L_000002402ad58940;  1 drivers
v000002402aca76b0_0 .net "a", 31 0, v000002402acb3b80_0;  alias, 1 drivers
v000002402aca6210_0 .net "b", 31 0, v000002402acb3360_0;  alias, 1 drivers
v000002402aca6490_0 .net "out", 0 0, L_000002402ad4a660;  alias, 1 drivers
v000002402aca6670_0 .net "temp", 31 0, L_000002402ad57400;  1 drivers
L_000002402ace3f30 .part v000002402acb3b80_0, 0, 1;
L_000002402ace3ad0 .part v000002402acb3360_0, 0, 1;
L_000002402ace3990 .part v000002402acb3b80_0, 1, 1;
L_000002402ace38f0 .part v000002402acb3360_0, 1, 1;
L_000002402ace3df0 .part v000002402acb3b80_0, 2, 1;
L_000002402ace3d50 .part v000002402acb3360_0, 2, 1;
L_000002402ace3e90 .part v000002402acb3b80_0, 3, 1;
L_000002402ace3c10 .part v000002402acb3360_0, 3, 1;
L_000002402ace3a30 .part v000002402acb3b80_0, 4, 1;
L_000002402ace3cb0 .part v000002402acb3360_0, 4, 1;
L_000002402ace3850 .part v000002402acb3b80_0, 5, 1;
L_000002402ace3b70 .part v000002402acb3360_0, 5, 1;
L_000002402ad59340 .part v000002402acb3b80_0, 6, 1;
L_000002402ad592a0 .part v000002402acb3360_0, 6, 1;
L_000002402ad58800 .part v000002402acb3b80_0, 7, 1;
L_000002402ad595c0 .part v000002402acb3360_0, 7, 1;
L_000002402ad575e0 .part v000002402acb3b80_0, 8, 1;
L_000002402ad583a0 .part v000002402acb3360_0, 8, 1;
L_000002402ad58c60 .part v000002402acb3b80_0, 9, 1;
L_000002402ad58260 .part v000002402acb3360_0, 9, 1;
L_000002402ad589e0 .part v000002402acb3b80_0, 10, 1;
L_000002402ad59480 .part v000002402acb3360_0, 10, 1;
L_000002402ad58a80 .part v000002402acb3b80_0, 11, 1;
L_000002402ad57d60 .part v000002402acb3360_0, 11, 1;
L_000002402ad58580 .part v000002402acb3b80_0, 12, 1;
L_000002402ad581c0 .part v000002402acb3360_0, 12, 1;
L_000002402ad57360 .part v000002402acb3b80_0, 13, 1;
L_000002402ad57900 .part v000002402acb3360_0, 13, 1;
L_000002402ad590c0 .part v000002402acb3b80_0, 14, 1;
L_000002402ad57220 .part v000002402acb3360_0, 14, 1;
L_000002402ad58300 .part v000002402acb3b80_0, 15, 1;
L_000002402ad59160 .part v000002402acb3360_0, 15, 1;
L_000002402ad58940 .part v000002402acb3b80_0, 16, 1;
L_000002402ad58120 .part v000002402acb3360_0, 16, 1;
L_000002402ad57e00 .part v000002402acb3b80_0, 17, 1;
L_000002402ad57860 .part v000002402acb3360_0, 17, 1;
L_000002402ad59660 .part v000002402acb3b80_0, 18, 1;
L_000002402ad58b20 .part v000002402acb3360_0, 18, 1;
L_000002402ad58e40 .part v000002402acb3b80_0, 19, 1;
L_000002402ad59200 .part v000002402acb3360_0, 19, 1;
L_000002402ad58440 .part v000002402acb3b80_0, 20, 1;
L_000002402ad57a40 .part v000002402acb3360_0, 20, 1;
L_000002402ad59700 .part v000002402acb3b80_0, 21, 1;
L_000002402ad58d00 .part v000002402acb3360_0, 21, 1;
L_000002402ad57ea0 .part v000002402acb3b80_0, 22, 1;
L_000002402ad593e0 .part v000002402acb3360_0, 22, 1;
L_000002402ad57cc0 .part v000002402acb3b80_0, 23, 1;
L_000002402ad588a0 .part v000002402acb3360_0, 23, 1;
L_000002402ad58bc0 .part v000002402acb3b80_0, 24, 1;
L_000002402ad59520 .part v000002402acb3360_0, 24, 1;
L_000002402ad58da0 .part v000002402acb3b80_0, 25, 1;
L_000002402ad586c0 .part v000002402acb3360_0, 25, 1;
L_000002402ad58ee0 .part v000002402acb3b80_0, 26, 1;
L_000002402ad56fa0 .part v000002402acb3360_0, 26, 1;
L_000002402ad579a0 .part v000002402acb3b80_0, 27, 1;
L_000002402ad58f80 .part v000002402acb3360_0, 27, 1;
L_000002402ad572c0 .part v000002402acb3b80_0, 28, 1;
L_000002402ad57040 .part v000002402acb3360_0, 28, 1;
L_000002402ad570e0 .part v000002402acb3b80_0, 29, 1;
L_000002402ad59020 .part v000002402acb3360_0, 29, 1;
L_000002402ad57180 .part v000002402acb3b80_0, 30, 1;
L_000002402ad57b80 .part v000002402acb3360_0, 30, 1;
LS_000002402ad57400_0_0 .concat8 [ 1 1 1 1], L_000002402ad4ac80, L_000002402ad4a890, L_000002402ad4b690, L_000002402ad49f60;
LS_000002402ad57400_0_4 .concat8 [ 1 1 1 1], L_000002402ad4b1c0, L_000002402ad4a580, L_000002402ad4ba10, L_000002402ad4a900;
LS_000002402ad57400_0_8 .concat8 [ 1 1 1 1], L_000002402ad4a5f0, L_000002402ad4add0, L_000002402ad49fd0, L_000002402ad4b770;
LS_000002402ad57400_0_12 .concat8 [ 1 1 1 1], L_000002402ad4a970, L_000002402ad4b0e0, L_000002402ad4b9a0, L_000002402ad4a040;
LS_000002402ad57400_0_16 .concat8 [ 1 1 1 1], L_000002402ad4a6d0, L_000002402ad4b2a0, L_000002402ad4a740, L_000002402ad4b460;
LS_000002402ad57400_0_20 .concat8 [ 1 1 1 1], L_000002402ad4a2e0, L_000002402ad4b310, L_000002402ad4b3f0, L_000002402ad4b7e0;
LS_000002402ad57400_0_24 .concat8 [ 1 1 1 1], L_000002402ad4b5b0, L_000002402ad4b850, L_000002402ad4b8c0, L_000002402ad4ab30;
LS_000002402ad57400_0_28 .concat8 [ 1 1 1 1], L_000002402ad4a190, L_000002402ad4a9e0, L_000002402ad4a3c0, L_000002402ad4acf0;
LS_000002402ad57400_1_0 .concat8 [ 4 4 4 4], LS_000002402ad57400_0_0, LS_000002402ad57400_0_4, LS_000002402ad57400_0_8, LS_000002402ad57400_0_12;
LS_000002402ad57400_1_4 .concat8 [ 4 4 4 4], LS_000002402ad57400_0_16, LS_000002402ad57400_0_20, LS_000002402ad57400_0_24, LS_000002402ad57400_0_28;
L_000002402ad57400 .concat8 [ 16 16 0 0], LS_000002402ad57400_1_0, LS_000002402ad57400_1_4;
L_000002402ad57f40 .part v000002402acb3b80_0, 31, 1;
L_000002402ad574a0 .part v000002402acb3360_0, 31, 1;
L_000002402ad57fe0 .part L_000002402ad57400, 0, 1;
L_000002402ad57540 .part L_000002402ad57400, 1, 1;
L_000002402ad57680 .part L_000002402ad57400, 2, 1;
L_000002402ad57720 .part L_000002402ad57400, 3, 1;
L_000002402ad577c0 .part L_000002402ad57400, 4, 1;
L_000002402ad57ae0 .part L_000002402ad57400, 5, 1;
L_000002402ad57c20 .part L_000002402ad57400, 6, 1;
L_000002402ad58080 .part L_000002402ad57400, 7, 1;
L_000002402ad584e0 .part L_000002402ad57400, 8, 1;
L_000002402ad58620 .part L_000002402ad57400, 9, 1;
L_000002402ad58760 .part L_000002402ad57400, 10, 1;
L_000002402ad59de0 .part L_000002402ad57400, 11, 1;
L_000002402ad59c00 .part L_000002402ad57400, 12, 1;
L_000002402ad59840 .part L_000002402ad57400, 13, 1;
L_000002402ad59ca0 .part L_000002402ad57400, 14, 1;
L_000002402ad59a20 .part L_000002402ad57400, 15, 1;
L_000002402ad59ac0 .part L_000002402ad57400, 16, 1;
L_000002402ad59b60 .part L_000002402ad57400, 17, 1;
L_000002402ad59e80 .part L_000002402ad57400, 18, 1;
L_000002402ad59d40 .part L_000002402ad57400, 19, 1;
L_000002402ad597a0 .part L_000002402ad57400, 20, 1;
L_000002402ad598e0 .part L_000002402ad57400, 21, 1;
L_000002402ad59980 .part L_000002402ad57400, 22, 1;
L_000002402ad53c60 .part L_000002402ad57400, 23, 1;
L_000002402ad52360 .part L_000002402ad57400, 24, 1;
L_000002402ad52900 .part L_000002402ad57400, 25, 1;
L_000002402ad54520 .part L_000002402ad57400, 26, 1;
L_000002402ad52fe0 .part L_000002402ad57400, 27, 1;
L_000002402ad533a0 .part L_000002402ad57400, 28, 1;
L_000002402ad540c0 .part L_000002402ad57400, 29, 1;
L_000002402ad52220 .part L_000002402ad57400, 30, 1;
L_000002402ad53760 .part L_000002402ad57400, 31, 1;
S_000002402aa0c8c0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000002402aaf6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000002402ac2b550 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000002402ad4a820 .functor NOT 1, L_000002402ace26d0, C4<0>, C4<0>, C4<0>;
v000002402aca72f0_0 .net "A", 31 0, v000002402acb3b80_0;  alias, 1 drivers
v000002402aca6b70_0 .net "ALUOP", 3 0, v000002402aca58b0_0;  alias, 1 drivers
v000002402aca6e90_0 .net "B", 31 0, v000002402acb3360_0;  alias, 1 drivers
v000002402aca6f30_0 .var "CF", 0 0;
v000002402aca71b0_0 .net "ZF", 0 0, L_000002402ad4a820;  alias, 1 drivers
v000002402aca5090_0 .net *"_ivl_1", 0 0, L_000002402ace26d0;  1 drivers
v000002402aca51d0_0 .var "res", 31 0;
E_000002402ac2b790 .event anyedge, v000002402aca6b70_0, v000002402aca76b0_0, v000002402aca6210_0, v000002402aca6f30_0;
L_000002402ace26d0 .reduce/or v000002402aca51d0_0;
S_000002402aa0ca50 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000002402aaf6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000002402ac5be40 .param/l "add" 0 9 6, C4<000000100000>;
P_000002402ac5be78 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002402ac5beb0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002402ac5bee8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002402ac5bf20 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002402ac5bf58 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002402ac5bf90 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002402ac5bfc8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002402ac5c000 .param/l "j" 0 9 19, C4<000010000000>;
P_000002402ac5c038 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002402ac5c070 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002402ac5c0a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002402ac5c0e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002402ac5c118 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002402ac5c150 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002402ac5c188 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002402ac5c1c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002402ac5c1f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002402ac5c230 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002402ac5c268 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002402ac5c2a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002402ac5c2d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002402ac5c310 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002402ac5c348 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002402ac5c380 .param/l "xori" 0 9 12, C4<001110000000>;
v000002402aca58b0_0 .var "ALU_OP", 3 0;
v000002402aca5310_0 .net "opcode", 11 0, v000002402acb30e0_0;  alias, 1 drivers
E_000002402ac2ab90 .event anyedge, v000002402abae710_0;
S_000002402aa13170 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000002402a9d9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000002402acb1b00_0 .net "EX1_forward_to_B", 31 0, v000002402acb0de0_0;  alias, 1 drivers
v000002402acb1a60_0 .net "EX_PFC", 31 0, v000002402acb1240_0;  alias, 1 drivers
v000002402acb1c40_0 .net "EX_PFC_to_IF", 31 0, L_000002402ace24f0;  alias, 1 drivers
v000002402acb1060_0 .net "alu_selA", 1 0, L_000002402acdc870;  alias, 1 drivers
v000002402acb2320_0 .net "alu_selB", 1 0, L_000002402acdedf0;  alias, 1 drivers
v000002402acb1380_0 .net "ex_haz", 31 0, v000002402aca2480_0;  alias, 1 drivers
v000002402acb25a0_0 .net "id_haz", 31 0, L_000002402ace28b0;  alias, 1 drivers
v000002402acb2b40_0 .net "is_jr", 0 0, v000002402acb1920_0;  alias, 1 drivers
v000002402acb2000_0 .net "mem_haz", 31 0, L_000002402ad4bd90;  alias, 1 drivers
v000002402acb1f60_0 .net "oper1", 31 0, L_000002402ace5da0;  alias, 1 drivers
v000002402acb2d20_0 .net "oper2", 31 0, L_000002402ad4a0b0;  alias, 1 drivers
v000002402acb1740_0 .net "pc", 31 0, v000002402acb23c0_0;  alias, 1 drivers
v000002402acb1ce0_0 .net "rs1", 31 0, v000002402acb2dc0_0;  alias, 1 drivers
v000002402acb0980_0 .net "rs2_in", 31 0, v000002402acb2c80_0;  alias, 1 drivers
v000002402acb20a0_0 .net "rs2_out", 31 0, L_000002402ad4baf0;  alias, 1 drivers
v000002402acb17e0_0 .net "store_rs2_forward", 1 0, L_000002402acded50;  alias, 1 drivers
L_000002402ace24f0 .functor MUXZ 32, v000002402acb1240_0, L_000002402ace5da0, v000002402acb1920_0, C4<>;
S_000002402aa13300 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000002402aa13170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002402ac2b250 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002402ace50f0 .functor NOT 1, L_000002402ace2c70, C4<0>, C4<0>, C4<0>;
L_000002402ace4750 .functor NOT 1, L_000002402ace19b0, C4<0>, C4<0>, C4<0>;
L_000002402ace54e0 .functor NOT 1, L_000002402ace21d0, C4<0>, C4<0>, C4<0>;
L_000002402ace49f0 .functor NOT 1, L_000002402ace1eb0, C4<0>, C4<0>, C4<0>;
L_000002402ace55c0 .functor AND 32, L_000002402ace46e0, v000002402acb2dc0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002402ace56a0 .functor AND 32, L_000002402ace5550, L_000002402ad4bd90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002402ace5710 .functor OR 32, L_000002402ace55c0, L_000002402ace56a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002402ace5780 .functor AND 32, L_000002402ace4980, v000002402aca2480_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002402ace57f0 .functor OR 32, L_000002402ace5710, L_000002402ace5780, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002402ace5f60 .functor AND 32, L_000002402ace5630, L_000002402ace28b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002402ace5da0 .functor OR 32, L_000002402ace57f0, L_000002402ace5f60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002402aca8510_0 .net *"_ivl_1", 0 0, L_000002402ace2c70;  1 drivers
v000002402aca7890_0 .net *"_ivl_13", 0 0, L_000002402ace21d0;  1 drivers
v000002402aca8010_0 .net *"_ivl_14", 0 0, L_000002402ace54e0;  1 drivers
v000002402aca7e30_0 .net *"_ivl_19", 0 0, L_000002402ace1230;  1 drivers
v000002402aca7ed0_0 .net *"_ivl_2", 0 0, L_000002402ace50f0;  1 drivers
v000002402acac260_0 .net *"_ivl_23", 0 0, L_000002402ace3170;  1 drivers
v000002402acab040_0 .net *"_ivl_27", 0 0, L_000002402ace1eb0;  1 drivers
v000002402acab900_0 .net *"_ivl_28", 0 0, L_000002402ace49f0;  1 drivers
v000002402acabcc0_0 .net *"_ivl_33", 0 0, L_000002402ace3210;  1 drivers
v000002402acac120_0 .net *"_ivl_37", 0 0, L_000002402ace33f0;  1 drivers
v000002402acaca80_0 .net *"_ivl_40", 31 0, L_000002402ace55c0;  1 drivers
v000002402acac300_0 .net *"_ivl_42", 31 0, L_000002402ace56a0;  1 drivers
v000002402acaad20_0 .net *"_ivl_44", 31 0, L_000002402ace5710;  1 drivers
v000002402acac1c0_0 .net *"_ivl_46", 31 0, L_000002402ace5780;  1 drivers
v000002402acab4a0_0 .net *"_ivl_48", 31 0, L_000002402ace57f0;  1 drivers
v000002402acaadc0_0 .net *"_ivl_50", 31 0, L_000002402ace5f60;  1 drivers
v000002402acab220_0 .net *"_ivl_7", 0 0, L_000002402ace19b0;  1 drivers
v000002402acab9a0_0 .net *"_ivl_8", 0 0, L_000002402ace4750;  1 drivers
v000002402acaae60_0 .net "ina", 31 0, v000002402acb2dc0_0;  alias, 1 drivers
v000002402acac580_0 .net "inb", 31 0, L_000002402ad4bd90;  alias, 1 drivers
v000002402acac620_0 .net "inc", 31 0, v000002402aca2480_0;  alias, 1 drivers
v000002402acac6c0_0 .net "ind", 31 0, L_000002402ace28b0;  alias, 1 drivers
v000002402acacda0_0 .net "out", 31 0, L_000002402ace5da0;  alias, 1 drivers
v000002402acaaf00_0 .net "s0", 31 0, L_000002402ace46e0;  1 drivers
v000002402acaafa0_0 .net "s1", 31 0, L_000002402ace5550;  1 drivers
v000002402acaa960_0 .net "s2", 31 0, L_000002402ace4980;  1 drivers
v000002402acac760_0 .net "s3", 31 0, L_000002402ace5630;  1 drivers
v000002402acab540_0 .net "sel", 1 0, L_000002402acdc870;  alias, 1 drivers
L_000002402ace2c70 .part L_000002402acdc870, 1, 1;
LS_000002402ace1190_0_0 .concat [ 1 1 1 1], L_000002402ace50f0, L_000002402ace50f0, L_000002402ace50f0, L_000002402ace50f0;
LS_000002402ace1190_0_4 .concat [ 1 1 1 1], L_000002402ace50f0, L_000002402ace50f0, L_000002402ace50f0, L_000002402ace50f0;
LS_000002402ace1190_0_8 .concat [ 1 1 1 1], L_000002402ace50f0, L_000002402ace50f0, L_000002402ace50f0, L_000002402ace50f0;
LS_000002402ace1190_0_12 .concat [ 1 1 1 1], L_000002402ace50f0, L_000002402ace50f0, L_000002402ace50f0, L_000002402ace50f0;
LS_000002402ace1190_0_16 .concat [ 1 1 1 1], L_000002402ace50f0, L_000002402ace50f0, L_000002402ace50f0, L_000002402ace50f0;
LS_000002402ace1190_0_20 .concat [ 1 1 1 1], L_000002402ace50f0, L_000002402ace50f0, L_000002402ace50f0, L_000002402ace50f0;
LS_000002402ace1190_0_24 .concat [ 1 1 1 1], L_000002402ace50f0, L_000002402ace50f0, L_000002402ace50f0, L_000002402ace50f0;
LS_000002402ace1190_0_28 .concat [ 1 1 1 1], L_000002402ace50f0, L_000002402ace50f0, L_000002402ace50f0, L_000002402ace50f0;
LS_000002402ace1190_1_0 .concat [ 4 4 4 4], LS_000002402ace1190_0_0, LS_000002402ace1190_0_4, LS_000002402ace1190_0_8, LS_000002402ace1190_0_12;
LS_000002402ace1190_1_4 .concat [ 4 4 4 4], LS_000002402ace1190_0_16, LS_000002402ace1190_0_20, LS_000002402ace1190_0_24, LS_000002402ace1190_0_28;
L_000002402ace1190 .concat [ 16 16 0 0], LS_000002402ace1190_1_0, LS_000002402ace1190_1_4;
L_000002402ace19b0 .part L_000002402acdc870, 0, 1;
LS_000002402ace1ff0_0_0 .concat [ 1 1 1 1], L_000002402ace4750, L_000002402ace4750, L_000002402ace4750, L_000002402ace4750;
LS_000002402ace1ff0_0_4 .concat [ 1 1 1 1], L_000002402ace4750, L_000002402ace4750, L_000002402ace4750, L_000002402ace4750;
LS_000002402ace1ff0_0_8 .concat [ 1 1 1 1], L_000002402ace4750, L_000002402ace4750, L_000002402ace4750, L_000002402ace4750;
LS_000002402ace1ff0_0_12 .concat [ 1 1 1 1], L_000002402ace4750, L_000002402ace4750, L_000002402ace4750, L_000002402ace4750;
LS_000002402ace1ff0_0_16 .concat [ 1 1 1 1], L_000002402ace4750, L_000002402ace4750, L_000002402ace4750, L_000002402ace4750;
LS_000002402ace1ff0_0_20 .concat [ 1 1 1 1], L_000002402ace4750, L_000002402ace4750, L_000002402ace4750, L_000002402ace4750;
LS_000002402ace1ff0_0_24 .concat [ 1 1 1 1], L_000002402ace4750, L_000002402ace4750, L_000002402ace4750, L_000002402ace4750;
LS_000002402ace1ff0_0_28 .concat [ 1 1 1 1], L_000002402ace4750, L_000002402ace4750, L_000002402ace4750, L_000002402ace4750;
LS_000002402ace1ff0_1_0 .concat [ 4 4 4 4], LS_000002402ace1ff0_0_0, LS_000002402ace1ff0_0_4, LS_000002402ace1ff0_0_8, LS_000002402ace1ff0_0_12;
LS_000002402ace1ff0_1_4 .concat [ 4 4 4 4], LS_000002402ace1ff0_0_16, LS_000002402ace1ff0_0_20, LS_000002402ace1ff0_0_24, LS_000002402ace1ff0_0_28;
L_000002402ace1ff0 .concat [ 16 16 0 0], LS_000002402ace1ff0_1_0, LS_000002402ace1ff0_1_4;
L_000002402ace21d0 .part L_000002402acdc870, 1, 1;
LS_000002402ace35d0_0_0 .concat [ 1 1 1 1], L_000002402ace54e0, L_000002402ace54e0, L_000002402ace54e0, L_000002402ace54e0;
LS_000002402ace35d0_0_4 .concat [ 1 1 1 1], L_000002402ace54e0, L_000002402ace54e0, L_000002402ace54e0, L_000002402ace54e0;
LS_000002402ace35d0_0_8 .concat [ 1 1 1 1], L_000002402ace54e0, L_000002402ace54e0, L_000002402ace54e0, L_000002402ace54e0;
LS_000002402ace35d0_0_12 .concat [ 1 1 1 1], L_000002402ace54e0, L_000002402ace54e0, L_000002402ace54e0, L_000002402ace54e0;
LS_000002402ace35d0_0_16 .concat [ 1 1 1 1], L_000002402ace54e0, L_000002402ace54e0, L_000002402ace54e0, L_000002402ace54e0;
LS_000002402ace35d0_0_20 .concat [ 1 1 1 1], L_000002402ace54e0, L_000002402ace54e0, L_000002402ace54e0, L_000002402ace54e0;
LS_000002402ace35d0_0_24 .concat [ 1 1 1 1], L_000002402ace54e0, L_000002402ace54e0, L_000002402ace54e0, L_000002402ace54e0;
LS_000002402ace35d0_0_28 .concat [ 1 1 1 1], L_000002402ace54e0, L_000002402ace54e0, L_000002402ace54e0, L_000002402ace54e0;
LS_000002402ace35d0_1_0 .concat [ 4 4 4 4], LS_000002402ace35d0_0_0, LS_000002402ace35d0_0_4, LS_000002402ace35d0_0_8, LS_000002402ace35d0_0_12;
LS_000002402ace35d0_1_4 .concat [ 4 4 4 4], LS_000002402ace35d0_0_16, LS_000002402ace35d0_0_20, LS_000002402ace35d0_0_24, LS_000002402ace35d0_0_28;
L_000002402ace35d0 .concat [ 16 16 0 0], LS_000002402ace35d0_1_0, LS_000002402ace35d0_1_4;
L_000002402ace1230 .part L_000002402acdc870, 0, 1;
LS_000002402ace32b0_0_0 .concat [ 1 1 1 1], L_000002402ace1230, L_000002402ace1230, L_000002402ace1230, L_000002402ace1230;
LS_000002402ace32b0_0_4 .concat [ 1 1 1 1], L_000002402ace1230, L_000002402ace1230, L_000002402ace1230, L_000002402ace1230;
LS_000002402ace32b0_0_8 .concat [ 1 1 1 1], L_000002402ace1230, L_000002402ace1230, L_000002402ace1230, L_000002402ace1230;
LS_000002402ace32b0_0_12 .concat [ 1 1 1 1], L_000002402ace1230, L_000002402ace1230, L_000002402ace1230, L_000002402ace1230;
LS_000002402ace32b0_0_16 .concat [ 1 1 1 1], L_000002402ace1230, L_000002402ace1230, L_000002402ace1230, L_000002402ace1230;
LS_000002402ace32b0_0_20 .concat [ 1 1 1 1], L_000002402ace1230, L_000002402ace1230, L_000002402ace1230, L_000002402ace1230;
LS_000002402ace32b0_0_24 .concat [ 1 1 1 1], L_000002402ace1230, L_000002402ace1230, L_000002402ace1230, L_000002402ace1230;
LS_000002402ace32b0_0_28 .concat [ 1 1 1 1], L_000002402ace1230, L_000002402ace1230, L_000002402ace1230, L_000002402ace1230;
LS_000002402ace32b0_1_0 .concat [ 4 4 4 4], LS_000002402ace32b0_0_0, LS_000002402ace32b0_0_4, LS_000002402ace32b0_0_8, LS_000002402ace32b0_0_12;
LS_000002402ace32b0_1_4 .concat [ 4 4 4 4], LS_000002402ace32b0_0_16, LS_000002402ace32b0_0_20, LS_000002402ace32b0_0_24, LS_000002402ace32b0_0_28;
L_000002402ace32b0 .concat [ 16 16 0 0], LS_000002402ace32b0_1_0, LS_000002402ace32b0_1_4;
L_000002402ace3170 .part L_000002402acdc870, 1, 1;
LS_000002402ace2630_0_0 .concat [ 1 1 1 1], L_000002402ace3170, L_000002402ace3170, L_000002402ace3170, L_000002402ace3170;
LS_000002402ace2630_0_4 .concat [ 1 1 1 1], L_000002402ace3170, L_000002402ace3170, L_000002402ace3170, L_000002402ace3170;
LS_000002402ace2630_0_8 .concat [ 1 1 1 1], L_000002402ace3170, L_000002402ace3170, L_000002402ace3170, L_000002402ace3170;
LS_000002402ace2630_0_12 .concat [ 1 1 1 1], L_000002402ace3170, L_000002402ace3170, L_000002402ace3170, L_000002402ace3170;
LS_000002402ace2630_0_16 .concat [ 1 1 1 1], L_000002402ace3170, L_000002402ace3170, L_000002402ace3170, L_000002402ace3170;
LS_000002402ace2630_0_20 .concat [ 1 1 1 1], L_000002402ace3170, L_000002402ace3170, L_000002402ace3170, L_000002402ace3170;
LS_000002402ace2630_0_24 .concat [ 1 1 1 1], L_000002402ace3170, L_000002402ace3170, L_000002402ace3170, L_000002402ace3170;
LS_000002402ace2630_0_28 .concat [ 1 1 1 1], L_000002402ace3170, L_000002402ace3170, L_000002402ace3170, L_000002402ace3170;
LS_000002402ace2630_1_0 .concat [ 4 4 4 4], LS_000002402ace2630_0_0, LS_000002402ace2630_0_4, LS_000002402ace2630_0_8, LS_000002402ace2630_0_12;
LS_000002402ace2630_1_4 .concat [ 4 4 4 4], LS_000002402ace2630_0_16, LS_000002402ace2630_0_20, LS_000002402ace2630_0_24, LS_000002402ace2630_0_28;
L_000002402ace2630 .concat [ 16 16 0 0], LS_000002402ace2630_1_0, LS_000002402ace2630_1_4;
L_000002402ace1eb0 .part L_000002402acdc870, 0, 1;
LS_000002402ace2ef0_0_0 .concat [ 1 1 1 1], L_000002402ace49f0, L_000002402ace49f0, L_000002402ace49f0, L_000002402ace49f0;
LS_000002402ace2ef0_0_4 .concat [ 1 1 1 1], L_000002402ace49f0, L_000002402ace49f0, L_000002402ace49f0, L_000002402ace49f0;
LS_000002402ace2ef0_0_8 .concat [ 1 1 1 1], L_000002402ace49f0, L_000002402ace49f0, L_000002402ace49f0, L_000002402ace49f0;
LS_000002402ace2ef0_0_12 .concat [ 1 1 1 1], L_000002402ace49f0, L_000002402ace49f0, L_000002402ace49f0, L_000002402ace49f0;
LS_000002402ace2ef0_0_16 .concat [ 1 1 1 1], L_000002402ace49f0, L_000002402ace49f0, L_000002402ace49f0, L_000002402ace49f0;
LS_000002402ace2ef0_0_20 .concat [ 1 1 1 1], L_000002402ace49f0, L_000002402ace49f0, L_000002402ace49f0, L_000002402ace49f0;
LS_000002402ace2ef0_0_24 .concat [ 1 1 1 1], L_000002402ace49f0, L_000002402ace49f0, L_000002402ace49f0, L_000002402ace49f0;
LS_000002402ace2ef0_0_28 .concat [ 1 1 1 1], L_000002402ace49f0, L_000002402ace49f0, L_000002402ace49f0, L_000002402ace49f0;
LS_000002402ace2ef0_1_0 .concat [ 4 4 4 4], LS_000002402ace2ef0_0_0, LS_000002402ace2ef0_0_4, LS_000002402ace2ef0_0_8, LS_000002402ace2ef0_0_12;
LS_000002402ace2ef0_1_4 .concat [ 4 4 4 4], LS_000002402ace2ef0_0_16, LS_000002402ace2ef0_0_20, LS_000002402ace2ef0_0_24, LS_000002402ace2ef0_0_28;
L_000002402ace2ef0 .concat [ 16 16 0 0], LS_000002402ace2ef0_1_0, LS_000002402ace2ef0_1_4;
L_000002402ace3210 .part L_000002402acdc870, 1, 1;
LS_000002402ace1b90_0_0 .concat [ 1 1 1 1], L_000002402ace3210, L_000002402ace3210, L_000002402ace3210, L_000002402ace3210;
LS_000002402ace1b90_0_4 .concat [ 1 1 1 1], L_000002402ace3210, L_000002402ace3210, L_000002402ace3210, L_000002402ace3210;
LS_000002402ace1b90_0_8 .concat [ 1 1 1 1], L_000002402ace3210, L_000002402ace3210, L_000002402ace3210, L_000002402ace3210;
LS_000002402ace1b90_0_12 .concat [ 1 1 1 1], L_000002402ace3210, L_000002402ace3210, L_000002402ace3210, L_000002402ace3210;
LS_000002402ace1b90_0_16 .concat [ 1 1 1 1], L_000002402ace3210, L_000002402ace3210, L_000002402ace3210, L_000002402ace3210;
LS_000002402ace1b90_0_20 .concat [ 1 1 1 1], L_000002402ace3210, L_000002402ace3210, L_000002402ace3210, L_000002402ace3210;
LS_000002402ace1b90_0_24 .concat [ 1 1 1 1], L_000002402ace3210, L_000002402ace3210, L_000002402ace3210, L_000002402ace3210;
LS_000002402ace1b90_0_28 .concat [ 1 1 1 1], L_000002402ace3210, L_000002402ace3210, L_000002402ace3210, L_000002402ace3210;
LS_000002402ace1b90_1_0 .concat [ 4 4 4 4], LS_000002402ace1b90_0_0, LS_000002402ace1b90_0_4, LS_000002402ace1b90_0_8, LS_000002402ace1b90_0_12;
LS_000002402ace1b90_1_4 .concat [ 4 4 4 4], LS_000002402ace1b90_0_16, LS_000002402ace1b90_0_20, LS_000002402ace1b90_0_24, LS_000002402ace1b90_0_28;
L_000002402ace1b90 .concat [ 16 16 0 0], LS_000002402ace1b90_1_0, LS_000002402ace1b90_1_4;
L_000002402ace33f0 .part L_000002402acdc870, 0, 1;
LS_000002402ace2e50_0_0 .concat [ 1 1 1 1], L_000002402ace33f0, L_000002402ace33f0, L_000002402ace33f0, L_000002402ace33f0;
LS_000002402ace2e50_0_4 .concat [ 1 1 1 1], L_000002402ace33f0, L_000002402ace33f0, L_000002402ace33f0, L_000002402ace33f0;
LS_000002402ace2e50_0_8 .concat [ 1 1 1 1], L_000002402ace33f0, L_000002402ace33f0, L_000002402ace33f0, L_000002402ace33f0;
LS_000002402ace2e50_0_12 .concat [ 1 1 1 1], L_000002402ace33f0, L_000002402ace33f0, L_000002402ace33f0, L_000002402ace33f0;
LS_000002402ace2e50_0_16 .concat [ 1 1 1 1], L_000002402ace33f0, L_000002402ace33f0, L_000002402ace33f0, L_000002402ace33f0;
LS_000002402ace2e50_0_20 .concat [ 1 1 1 1], L_000002402ace33f0, L_000002402ace33f0, L_000002402ace33f0, L_000002402ace33f0;
LS_000002402ace2e50_0_24 .concat [ 1 1 1 1], L_000002402ace33f0, L_000002402ace33f0, L_000002402ace33f0, L_000002402ace33f0;
LS_000002402ace2e50_0_28 .concat [ 1 1 1 1], L_000002402ace33f0, L_000002402ace33f0, L_000002402ace33f0, L_000002402ace33f0;
LS_000002402ace2e50_1_0 .concat [ 4 4 4 4], LS_000002402ace2e50_0_0, LS_000002402ace2e50_0_4, LS_000002402ace2e50_0_8, LS_000002402ace2e50_0_12;
LS_000002402ace2e50_1_4 .concat [ 4 4 4 4], LS_000002402ace2e50_0_16, LS_000002402ace2e50_0_20, LS_000002402ace2e50_0_24, LS_000002402ace2e50_0_28;
L_000002402ace2e50 .concat [ 16 16 0 0], LS_000002402ace2e50_1_0, LS_000002402ace2e50_1_4;
S_000002402a9c8230 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002402aa13300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002402ace46e0 .functor AND 32, L_000002402ace1190, L_000002402ace1ff0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002402aca8290_0 .net "in1", 31 0, L_000002402ace1190;  1 drivers
v000002402aca8a10_0 .net "in2", 31 0, L_000002402ace1ff0;  1 drivers
v000002402aca7f70_0 .net "out", 31 0, L_000002402ace46e0;  alias, 1 drivers
S_000002402a9c83c0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002402aa13300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002402ace5550 .functor AND 32, L_000002402ace35d0, L_000002402ace32b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002402aca7c50_0 .net "in1", 31 0, L_000002402ace35d0;  1 drivers
v000002402aca7d90_0 .net "in2", 31 0, L_000002402ace32b0;  1 drivers
v000002402aca8470_0 .net "out", 31 0, L_000002402ace5550;  alias, 1 drivers
S_000002402aa01570 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002402aa13300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002402ace4980 .functor AND 32, L_000002402ace2630, L_000002402ace2ef0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002402aca8790_0 .net "in1", 31 0, L_000002402ace2630;  1 drivers
v000002402aca8c90_0 .net "in2", 31 0, L_000002402ace2ef0;  1 drivers
v000002402aca80b0_0 .net "out", 31 0, L_000002402ace4980;  alias, 1 drivers
S_000002402aca98a0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002402aa13300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002402ace5630 .functor AND 32, L_000002402ace1b90, L_000002402ace2e50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002402aca8d30_0 .net "in1", 31 0, L_000002402ace1b90;  1 drivers
v000002402aca8dd0_0 .net "in2", 31 0, L_000002402ace2e50;  1 drivers
v000002402aca8f10_0 .net "out", 31 0, L_000002402ace5630;  alias, 1 drivers
S_000002402acaa520 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000002402aa13170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002402ac2b750 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002402ace5e80 .functor NOT 1, L_000002402ace3490, C4<0>, C4<0>, C4<0>;
L_000002402ace5c50 .functor NOT 1, L_000002402ace3030, C4<0>, C4<0>, C4<0>;
L_000002402ace5ef0 .functor NOT 1, L_000002402ace2b30, C4<0>, C4<0>, C4<0>;
L_000002402ac202a0 .functor NOT 1, L_000002402ace15f0, C4<0>, C4<0>, C4<0>;
L_000002402ad4ac10 .functor AND 32, L_000002402ace5e10, v000002402acb0de0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002402ad4ae40 .functor AND 32, L_000002402ace5cc0, L_000002402ad4bd90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002402ad4a120 .functor OR 32, L_000002402ad4ac10, L_000002402ad4ae40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002402ad4b4d0 .functor AND 32, L_000002402ace5d30, v000002402aca2480_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002402ad4a510 .functor OR 32, L_000002402ad4a120, L_000002402ad4b4d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002402ad4b620 .functor AND 32, L_000002402ad4a4a0, L_000002402ace28b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002402ad4a0b0 .functor OR 32, L_000002402ad4a510, L_000002402ad4b620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002402acac800_0 .net *"_ivl_1", 0 0, L_000002402ace3490;  1 drivers
v000002402acacb20_0 .net *"_ivl_13", 0 0, L_000002402ace2b30;  1 drivers
v000002402acad020_0 .net *"_ivl_14", 0 0, L_000002402ace5ef0;  1 drivers
v000002402acabfe0_0 .net *"_ivl_19", 0 0, L_000002402ace1730;  1 drivers
v000002402acab7c0_0 .net *"_ivl_2", 0 0, L_000002402ace5e80;  1 drivers
v000002402acac8a0_0 .net *"_ivl_23", 0 0, L_000002402ace1a50;  1 drivers
v000002402acac940_0 .net *"_ivl_27", 0 0, L_000002402ace15f0;  1 drivers
v000002402acacf80_0 .net *"_ivl_28", 0 0, L_000002402ac202a0;  1 drivers
v000002402acac9e0_0 .net *"_ivl_33", 0 0, L_000002402ace2bd0;  1 drivers
v000002402acaba40_0 .net *"_ivl_37", 0 0, L_000002402ace1cd0;  1 drivers
v000002402acabd60_0 .net *"_ivl_40", 31 0, L_000002402ad4ac10;  1 drivers
v000002402acacbc0_0 .net *"_ivl_42", 31 0, L_000002402ad4ae40;  1 drivers
v000002402acab680_0 .net *"_ivl_44", 31 0, L_000002402ad4a120;  1 drivers
v000002402acaabe0_0 .net *"_ivl_46", 31 0, L_000002402ad4b4d0;  1 drivers
v000002402acab720_0 .net *"_ivl_48", 31 0, L_000002402ad4a510;  1 drivers
v000002402acab360_0 .net *"_ivl_50", 31 0, L_000002402ad4b620;  1 drivers
v000002402acab860_0 .net *"_ivl_7", 0 0, L_000002402ace3030;  1 drivers
v000002402acab400_0 .net *"_ivl_8", 0 0, L_000002402ace5c50;  1 drivers
v000002402acacc60_0 .net "ina", 31 0, v000002402acb0de0_0;  alias, 1 drivers
v000002402acabae0_0 .net "inb", 31 0, L_000002402ad4bd90;  alias, 1 drivers
v000002402acacd00_0 .net "inc", 31 0, v000002402aca2480_0;  alias, 1 drivers
v000002402acabe00_0 .net "ind", 31 0, L_000002402ace28b0;  alias, 1 drivers
v000002402acabf40_0 .net "out", 31 0, L_000002402ad4a0b0;  alias, 1 drivers
v000002402acaa8c0_0 .net "s0", 31 0, L_000002402ace5e10;  1 drivers
v000002402acaaaa0_0 .net "s1", 31 0, L_000002402ace5cc0;  1 drivers
v000002402acaab40_0 .net "s2", 31 0, L_000002402ace5d30;  1 drivers
v000002402acac080_0 .net "s3", 31 0, L_000002402ad4a4a0;  1 drivers
v000002402acaac80_0 .net "sel", 1 0, L_000002402acdedf0;  alias, 1 drivers
L_000002402ace3490 .part L_000002402acdedf0, 1, 1;
LS_000002402ace2f90_0_0 .concat [ 1 1 1 1], L_000002402ace5e80, L_000002402ace5e80, L_000002402ace5e80, L_000002402ace5e80;
LS_000002402ace2f90_0_4 .concat [ 1 1 1 1], L_000002402ace5e80, L_000002402ace5e80, L_000002402ace5e80, L_000002402ace5e80;
LS_000002402ace2f90_0_8 .concat [ 1 1 1 1], L_000002402ace5e80, L_000002402ace5e80, L_000002402ace5e80, L_000002402ace5e80;
LS_000002402ace2f90_0_12 .concat [ 1 1 1 1], L_000002402ace5e80, L_000002402ace5e80, L_000002402ace5e80, L_000002402ace5e80;
LS_000002402ace2f90_0_16 .concat [ 1 1 1 1], L_000002402ace5e80, L_000002402ace5e80, L_000002402ace5e80, L_000002402ace5e80;
LS_000002402ace2f90_0_20 .concat [ 1 1 1 1], L_000002402ace5e80, L_000002402ace5e80, L_000002402ace5e80, L_000002402ace5e80;
LS_000002402ace2f90_0_24 .concat [ 1 1 1 1], L_000002402ace5e80, L_000002402ace5e80, L_000002402ace5e80, L_000002402ace5e80;
LS_000002402ace2f90_0_28 .concat [ 1 1 1 1], L_000002402ace5e80, L_000002402ace5e80, L_000002402ace5e80, L_000002402ace5e80;
LS_000002402ace2f90_1_0 .concat [ 4 4 4 4], LS_000002402ace2f90_0_0, LS_000002402ace2f90_0_4, LS_000002402ace2f90_0_8, LS_000002402ace2f90_0_12;
LS_000002402ace2f90_1_4 .concat [ 4 4 4 4], LS_000002402ace2f90_0_16, LS_000002402ace2f90_0_20, LS_000002402ace2f90_0_24, LS_000002402ace2f90_0_28;
L_000002402ace2f90 .concat [ 16 16 0 0], LS_000002402ace2f90_1_0, LS_000002402ace2f90_1_4;
L_000002402ace3030 .part L_000002402acdedf0, 0, 1;
LS_000002402ace30d0_0_0 .concat [ 1 1 1 1], L_000002402ace5c50, L_000002402ace5c50, L_000002402ace5c50, L_000002402ace5c50;
LS_000002402ace30d0_0_4 .concat [ 1 1 1 1], L_000002402ace5c50, L_000002402ace5c50, L_000002402ace5c50, L_000002402ace5c50;
LS_000002402ace30d0_0_8 .concat [ 1 1 1 1], L_000002402ace5c50, L_000002402ace5c50, L_000002402ace5c50, L_000002402ace5c50;
LS_000002402ace30d0_0_12 .concat [ 1 1 1 1], L_000002402ace5c50, L_000002402ace5c50, L_000002402ace5c50, L_000002402ace5c50;
LS_000002402ace30d0_0_16 .concat [ 1 1 1 1], L_000002402ace5c50, L_000002402ace5c50, L_000002402ace5c50, L_000002402ace5c50;
LS_000002402ace30d0_0_20 .concat [ 1 1 1 1], L_000002402ace5c50, L_000002402ace5c50, L_000002402ace5c50, L_000002402ace5c50;
LS_000002402ace30d0_0_24 .concat [ 1 1 1 1], L_000002402ace5c50, L_000002402ace5c50, L_000002402ace5c50, L_000002402ace5c50;
LS_000002402ace30d0_0_28 .concat [ 1 1 1 1], L_000002402ace5c50, L_000002402ace5c50, L_000002402ace5c50, L_000002402ace5c50;
LS_000002402ace30d0_1_0 .concat [ 4 4 4 4], LS_000002402ace30d0_0_0, LS_000002402ace30d0_0_4, LS_000002402ace30d0_0_8, LS_000002402ace30d0_0_12;
LS_000002402ace30d0_1_4 .concat [ 4 4 4 4], LS_000002402ace30d0_0_16, LS_000002402ace30d0_0_20, LS_000002402ace30d0_0_24, LS_000002402ace30d0_0_28;
L_000002402ace30d0 .concat [ 16 16 0 0], LS_000002402ace30d0_1_0, LS_000002402ace30d0_1_4;
L_000002402ace2b30 .part L_000002402acdedf0, 1, 1;
LS_000002402ace2950_0_0 .concat [ 1 1 1 1], L_000002402ace5ef0, L_000002402ace5ef0, L_000002402ace5ef0, L_000002402ace5ef0;
LS_000002402ace2950_0_4 .concat [ 1 1 1 1], L_000002402ace5ef0, L_000002402ace5ef0, L_000002402ace5ef0, L_000002402ace5ef0;
LS_000002402ace2950_0_8 .concat [ 1 1 1 1], L_000002402ace5ef0, L_000002402ace5ef0, L_000002402ace5ef0, L_000002402ace5ef0;
LS_000002402ace2950_0_12 .concat [ 1 1 1 1], L_000002402ace5ef0, L_000002402ace5ef0, L_000002402ace5ef0, L_000002402ace5ef0;
LS_000002402ace2950_0_16 .concat [ 1 1 1 1], L_000002402ace5ef0, L_000002402ace5ef0, L_000002402ace5ef0, L_000002402ace5ef0;
LS_000002402ace2950_0_20 .concat [ 1 1 1 1], L_000002402ace5ef0, L_000002402ace5ef0, L_000002402ace5ef0, L_000002402ace5ef0;
LS_000002402ace2950_0_24 .concat [ 1 1 1 1], L_000002402ace5ef0, L_000002402ace5ef0, L_000002402ace5ef0, L_000002402ace5ef0;
LS_000002402ace2950_0_28 .concat [ 1 1 1 1], L_000002402ace5ef0, L_000002402ace5ef0, L_000002402ace5ef0, L_000002402ace5ef0;
LS_000002402ace2950_1_0 .concat [ 4 4 4 4], LS_000002402ace2950_0_0, LS_000002402ace2950_0_4, LS_000002402ace2950_0_8, LS_000002402ace2950_0_12;
LS_000002402ace2950_1_4 .concat [ 4 4 4 4], LS_000002402ace2950_0_16, LS_000002402ace2950_0_20, LS_000002402ace2950_0_24, LS_000002402ace2950_0_28;
L_000002402ace2950 .concat [ 16 16 0 0], LS_000002402ace2950_1_0, LS_000002402ace2950_1_4;
L_000002402ace1730 .part L_000002402acdedf0, 0, 1;
LS_000002402ace2810_0_0 .concat [ 1 1 1 1], L_000002402ace1730, L_000002402ace1730, L_000002402ace1730, L_000002402ace1730;
LS_000002402ace2810_0_4 .concat [ 1 1 1 1], L_000002402ace1730, L_000002402ace1730, L_000002402ace1730, L_000002402ace1730;
LS_000002402ace2810_0_8 .concat [ 1 1 1 1], L_000002402ace1730, L_000002402ace1730, L_000002402ace1730, L_000002402ace1730;
LS_000002402ace2810_0_12 .concat [ 1 1 1 1], L_000002402ace1730, L_000002402ace1730, L_000002402ace1730, L_000002402ace1730;
LS_000002402ace2810_0_16 .concat [ 1 1 1 1], L_000002402ace1730, L_000002402ace1730, L_000002402ace1730, L_000002402ace1730;
LS_000002402ace2810_0_20 .concat [ 1 1 1 1], L_000002402ace1730, L_000002402ace1730, L_000002402ace1730, L_000002402ace1730;
LS_000002402ace2810_0_24 .concat [ 1 1 1 1], L_000002402ace1730, L_000002402ace1730, L_000002402ace1730, L_000002402ace1730;
LS_000002402ace2810_0_28 .concat [ 1 1 1 1], L_000002402ace1730, L_000002402ace1730, L_000002402ace1730, L_000002402ace1730;
LS_000002402ace2810_1_0 .concat [ 4 4 4 4], LS_000002402ace2810_0_0, LS_000002402ace2810_0_4, LS_000002402ace2810_0_8, LS_000002402ace2810_0_12;
LS_000002402ace2810_1_4 .concat [ 4 4 4 4], LS_000002402ace2810_0_16, LS_000002402ace2810_0_20, LS_000002402ace2810_0_24, LS_000002402ace2810_0_28;
L_000002402ace2810 .concat [ 16 16 0 0], LS_000002402ace2810_1_0, LS_000002402ace2810_1_4;
L_000002402ace1a50 .part L_000002402acdedf0, 1, 1;
LS_000002402ace37b0_0_0 .concat [ 1 1 1 1], L_000002402ace1a50, L_000002402ace1a50, L_000002402ace1a50, L_000002402ace1a50;
LS_000002402ace37b0_0_4 .concat [ 1 1 1 1], L_000002402ace1a50, L_000002402ace1a50, L_000002402ace1a50, L_000002402ace1a50;
LS_000002402ace37b0_0_8 .concat [ 1 1 1 1], L_000002402ace1a50, L_000002402ace1a50, L_000002402ace1a50, L_000002402ace1a50;
LS_000002402ace37b0_0_12 .concat [ 1 1 1 1], L_000002402ace1a50, L_000002402ace1a50, L_000002402ace1a50, L_000002402ace1a50;
LS_000002402ace37b0_0_16 .concat [ 1 1 1 1], L_000002402ace1a50, L_000002402ace1a50, L_000002402ace1a50, L_000002402ace1a50;
LS_000002402ace37b0_0_20 .concat [ 1 1 1 1], L_000002402ace1a50, L_000002402ace1a50, L_000002402ace1a50, L_000002402ace1a50;
LS_000002402ace37b0_0_24 .concat [ 1 1 1 1], L_000002402ace1a50, L_000002402ace1a50, L_000002402ace1a50, L_000002402ace1a50;
LS_000002402ace37b0_0_28 .concat [ 1 1 1 1], L_000002402ace1a50, L_000002402ace1a50, L_000002402ace1a50, L_000002402ace1a50;
LS_000002402ace37b0_1_0 .concat [ 4 4 4 4], LS_000002402ace37b0_0_0, LS_000002402ace37b0_0_4, LS_000002402ace37b0_0_8, LS_000002402ace37b0_0_12;
LS_000002402ace37b0_1_4 .concat [ 4 4 4 4], LS_000002402ace37b0_0_16, LS_000002402ace37b0_0_20, LS_000002402ace37b0_0_24, LS_000002402ace37b0_0_28;
L_000002402ace37b0 .concat [ 16 16 0 0], LS_000002402ace37b0_1_0, LS_000002402ace37b0_1_4;
L_000002402ace15f0 .part L_000002402acdedf0, 0, 1;
LS_000002402ace1870_0_0 .concat [ 1 1 1 1], L_000002402ac202a0, L_000002402ac202a0, L_000002402ac202a0, L_000002402ac202a0;
LS_000002402ace1870_0_4 .concat [ 1 1 1 1], L_000002402ac202a0, L_000002402ac202a0, L_000002402ac202a0, L_000002402ac202a0;
LS_000002402ace1870_0_8 .concat [ 1 1 1 1], L_000002402ac202a0, L_000002402ac202a0, L_000002402ac202a0, L_000002402ac202a0;
LS_000002402ace1870_0_12 .concat [ 1 1 1 1], L_000002402ac202a0, L_000002402ac202a0, L_000002402ac202a0, L_000002402ac202a0;
LS_000002402ace1870_0_16 .concat [ 1 1 1 1], L_000002402ac202a0, L_000002402ac202a0, L_000002402ac202a0, L_000002402ac202a0;
LS_000002402ace1870_0_20 .concat [ 1 1 1 1], L_000002402ac202a0, L_000002402ac202a0, L_000002402ac202a0, L_000002402ac202a0;
LS_000002402ace1870_0_24 .concat [ 1 1 1 1], L_000002402ac202a0, L_000002402ac202a0, L_000002402ac202a0, L_000002402ac202a0;
LS_000002402ace1870_0_28 .concat [ 1 1 1 1], L_000002402ac202a0, L_000002402ac202a0, L_000002402ac202a0, L_000002402ac202a0;
LS_000002402ace1870_1_0 .concat [ 4 4 4 4], LS_000002402ace1870_0_0, LS_000002402ace1870_0_4, LS_000002402ace1870_0_8, LS_000002402ace1870_0_12;
LS_000002402ace1870_1_4 .concat [ 4 4 4 4], LS_000002402ace1870_0_16, LS_000002402ace1870_0_20, LS_000002402ace1870_0_24, LS_000002402ace1870_0_28;
L_000002402ace1870 .concat [ 16 16 0 0], LS_000002402ace1870_1_0, LS_000002402ace1870_1_4;
L_000002402ace2bd0 .part L_000002402acdedf0, 1, 1;
LS_000002402ace10f0_0_0 .concat [ 1 1 1 1], L_000002402ace2bd0, L_000002402ace2bd0, L_000002402ace2bd0, L_000002402ace2bd0;
LS_000002402ace10f0_0_4 .concat [ 1 1 1 1], L_000002402ace2bd0, L_000002402ace2bd0, L_000002402ace2bd0, L_000002402ace2bd0;
LS_000002402ace10f0_0_8 .concat [ 1 1 1 1], L_000002402ace2bd0, L_000002402ace2bd0, L_000002402ace2bd0, L_000002402ace2bd0;
LS_000002402ace10f0_0_12 .concat [ 1 1 1 1], L_000002402ace2bd0, L_000002402ace2bd0, L_000002402ace2bd0, L_000002402ace2bd0;
LS_000002402ace10f0_0_16 .concat [ 1 1 1 1], L_000002402ace2bd0, L_000002402ace2bd0, L_000002402ace2bd0, L_000002402ace2bd0;
LS_000002402ace10f0_0_20 .concat [ 1 1 1 1], L_000002402ace2bd0, L_000002402ace2bd0, L_000002402ace2bd0, L_000002402ace2bd0;
LS_000002402ace10f0_0_24 .concat [ 1 1 1 1], L_000002402ace2bd0, L_000002402ace2bd0, L_000002402ace2bd0, L_000002402ace2bd0;
LS_000002402ace10f0_0_28 .concat [ 1 1 1 1], L_000002402ace2bd0, L_000002402ace2bd0, L_000002402ace2bd0, L_000002402ace2bd0;
LS_000002402ace10f0_1_0 .concat [ 4 4 4 4], LS_000002402ace10f0_0_0, LS_000002402ace10f0_0_4, LS_000002402ace10f0_0_8, LS_000002402ace10f0_0_12;
LS_000002402ace10f0_1_4 .concat [ 4 4 4 4], LS_000002402ace10f0_0_16, LS_000002402ace10f0_0_20, LS_000002402ace10f0_0_24, LS_000002402ace10f0_0_28;
L_000002402ace10f0 .concat [ 16 16 0 0], LS_000002402ace10f0_1_0, LS_000002402ace10f0_1_4;
L_000002402ace1cd0 .part L_000002402acdedf0, 0, 1;
LS_000002402ace2d10_0_0 .concat [ 1 1 1 1], L_000002402ace1cd0, L_000002402ace1cd0, L_000002402ace1cd0, L_000002402ace1cd0;
LS_000002402ace2d10_0_4 .concat [ 1 1 1 1], L_000002402ace1cd0, L_000002402ace1cd0, L_000002402ace1cd0, L_000002402ace1cd0;
LS_000002402ace2d10_0_8 .concat [ 1 1 1 1], L_000002402ace1cd0, L_000002402ace1cd0, L_000002402ace1cd0, L_000002402ace1cd0;
LS_000002402ace2d10_0_12 .concat [ 1 1 1 1], L_000002402ace1cd0, L_000002402ace1cd0, L_000002402ace1cd0, L_000002402ace1cd0;
LS_000002402ace2d10_0_16 .concat [ 1 1 1 1], L_000002402ace1cd0, L_000002402ace1cd0, L_000002402ace1cd0, L_000002402ace1cd0;
LS_000002402ace2d10_0_20 .concat [ 1 1 1 1], L_000002402ace1cd0, L_000002402ace1cd0, L_000002402ace1cd0, L_000002402ace1cd0;
LS_000002402ace2d10_0_24 .concat [ 1 1 1 1], L_000002402ace1cd0, L_000002402ace1cd0, L_000002402ace1cd0, L_000002402ace1cd0;
LS_000002402ace2d10_0_28 .concat [ 1 1 1 1], L_000002402ace1cd0, L_000002402ace1cd0, L_000002402ace1cd0, L_000002402ace1cd0;
LS_000002402ace2d10_1_0 .concat [ 4 4 4 4], LS_000002402ace2d10_0_0, LS_000002402ace2d10_0_4, LS_000002402ace2d10_0_8, LS_000002402ace2d10_0_12;
LS_000002402ace2d10_1_4 .concat [ 4 4 4 4], LS_000002402ace2d10_0_16, LS_000002402ace2d10_0_20, LS_000002402ace2d10_0_24, LS_000002402ace2d10_0_28;
L_000002402ace2d10 .concat [ 16 16 0 0], LS_000002402ace2d10_1_0, LS_000002402ace2d10_1_4;
S_000002402acaa390 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002402acaa520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002402ace5e10 .functor AND 32, L_000002402ace2f90, L_000002402ace30d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002402acabb80_0 .net "in1", 31 0, L_000002402ace2f90;  1 drivers
v000002402acabea0_0 .net "in2", 31 0, L_000002402ace30d0;  1 drivers
v000002402acace40_0 .net "out", 31 0, L_000002402ace5e10;  alias, 1 drivers
S_000002402acaa6b0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002402acaa520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002402ace5cc0 .functor AND 32, L_000002402ace2950, L_000002402ace2810, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002402acab0e0_0 .net "in1", 31 0, L_000002402ace2950;  1 drivers
v000002402acac3a0_0 .net "in2", 31 0, L_000002402ace2810;  1 drivers
v000002402acab5e0_0 .net "out", 31 0, L_000002402ace5cc0;  alias, 1 drivers
S_000002402acaa070 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002402acaa520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002402ace5d30 .functor AND 32, L_000002402ace37b0, L_000002402ace1870, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002402acaaa00_0 .net "in1", 31 0, L_000002402ace37b0;  1 drivers
v000002402acacee0_0 .net "in2", 31 0, L_000002402ace1870;  1 drivers
v000002402acab2c0_0 .net "out", 31 0, L_000002402ace5d30;  alias, 1 drivers
S_000002402aca9a30 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002402acaa520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002402ad4a4a0 .functor AND 32, L_000002402ace10f0, L_000002402ace2d10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002402acac440_0 .net "in1", 31 0, L_000002402ace10f0;  1 drivers
v000002402acac4e0_0 .net "in2", 31 0, L_000002402ace2d10;  1 drivers
v000002402acabc20_0 .net "out", 31 0, L_000002402ad4a4a0;  alias, 1 drivers
S_000002402aca9bc0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000002402aa13170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002402ac2b010 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002402ad4b230 .functor NOT 1, L_000002402ace2db0, C4<0>, C4<0>, C4<0>;
L_000002402ad4a430 .functor NOT 1, L_000002402ace2590, C4<0>, C4<0>, C4<0>;
L_000002402ad4ba80 .functor NOT 1, L_000002402ace1050, C4<0>, C4<0>, C4<0>;
L_000002402ad4b930 .functor NOT 1, L_000002402ace1370, C4<0>, C4<0>, C4<0>;
L_000002402ad4aeb0 .functor AND 32, L_000002402ad4aba0, v000002402acb2c80_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002402ad4b380 .functor AND 32, L_000002402ad4a7b0, L_000002402ad4bd90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002402ad4a200 .functor OR 32, L_000002402ad4aeb0, L_000002402ad4b380, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002402ad4b540 .functor AND 32, L_000002402ad4b700, v000002402aca2480_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002402ad4b150 .functor OR 32, L_000002402ad4a200, L_000002402ad4b540, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002402ad4aac0 .functor AND 32, L_000002402ad4a350, L_000002402ace28b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002402ad4baf0 .functor OR 32, L_000002402ad4b150, L_000002402ad4aac0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002402acad520_0 .net *"_ivl_1", 0 0, L_000002402ace2db0;  1 drivers
v000002402acad3e0_0 .net *"_ivl_13", 0 0, L_000002402ace1050;  1 drivers
v000002402acae240_0 .net *"_ivl_14", 0 0, L_000002402ad4ba80;  1 drivers
v000002402acadfc0_0 .net *"_ivl_19", 0 0, L_000002402ace3710;  1 drivers
v000002402acae2e0_0 .net *"_ivl_2", 0 0, L_000002402ad4b230;  1 drivers
v000002402acad5c0_0 .net *"_ivl_23", 0 0, L_000002402ace12d0;  1 drivers
v000002402acae420_0 .net *"_ivl_27", 0 0, L_000002402ace1370;  1 drivers
v000002402acae600_0 .net *"_ivl_28", 0 0, L_000002402ad4b930;  1 drivers
v000002402acadde0_0 .net *"_ivl_33", 0 0, L_000002402ace1410;  1 drivers
v000002402acae4c0_0 .net *"_ivl_37", 0 0, L_000002402ace1e10;  1 drivers
v000002402acae560_0 .net *"_ivl_40", 31 0, L_000002402ad4aeb0;  1 drivers
v000002402acad2a0_0 .net *"_ivl_42", 31 0, L_000002402ad4b380;  1 drivers
v000002402acae6a0_0 .net *"_ivl_44", 31 0, L_000002402ad4a200;  1 drivers
v000002402acad700_0 .net *"_ivl_46", 31 0, L_000002402ad4b540;  1 drivers
v000002402acadb60_0 .net *"_ivl_48", 31 0, L_000002402ad4b150;  1 drivers
v000002402acae740_0 .net *"_ivl_50", 31 0, L_000002402ad4aac0;  1 drivers
v000002402acad200_0 .net *"_ivl_7", 0 0, L_000002402ace2590;  1 drivers
v000002402acad340_0 .net *"_ivl_8", 0 0, L_000002402ad4a430;  1 drivers
v000002402acad660_0 .net "ina", 31 0, v000002402acb2c80_0;  alias, 1 drivers
v000002402acadca0_0 .net "inb", 31 0, L_000002402ad4bd90;  alias, 1 drivers
v000002402acad8e0_0 .net "inc", 31 0, v000002402aca2480_0;  alias, 1 drivers
v000002402acad840_0 .net "ind", 31 0, L_000002402ace28b0;  alias, 1 drivers
v000002402acadac0_0 .net "out", 31 0, L_000002402ad4baf0;  alias, 1 drivers
v000002402acada20_0 .net "s0", 31 0, L_000002402ad4aba0;  1 drivers
v000002402acadc00_0 .net "s1", 31 0, L_000002402ad4a7b0;  1 drivers
v000002402acade80_0 .net "s2", 31 0, L_000002402ad4b700;  1 drivers
v000002402acb1ba0_0 .net "s3", 31 0, L_000002402ad4a350;  1 drivers
v000002402acb1880_0 .net "sel", 1 0, L_000002402acded50;  alias, 1 drivers
L_000002402ace2db0 .part L_000002402acded50, 1, 1;
LS_000002402ace1f50_0_0 .concat [ 1 1 1 1], L_000002402ad4b230, L_000002402ad4b230, L_000002402ad4b230, L_000002402ad4b230;
LS_000002402ace1f50_0_4 .concat [ 1 1 1 1], L_000002402ad4b230, L_000002402ad4b230, L_000002402ad4b230, L_000002402ad4b230;
LS_000002402ace1f50_0_8 .concat [ 1 1 1 1], L_000002402ad4b230, L_000002402ad4b230, L_000002402ad4b230, L_000002402ad4b230;
LS_000002402ace1f50_0_12 .concat [ 1 1 1 1], L_000002402ad4b230, L_000002402ad4b230, L_000002402ad4b230, L_000002402ad4b230;
LS_000002402ace1f50_0_16 .concat [ 1 1 1 1], L_000002402ad4b230, L_000002402ad4b230, L_000002402ad4b230, L_000002402ad4b230;
LS_000002402ace1f50_0_20 .concat [ 1 1 1 1], L_000002402ad4b230, L_000002402ad4b230, L_000002402ad4b230, L_000002402ad4b230;
LS_000002402ace1f50_0_24 .concat [ 1 1 1 1], L_000002402ad4b230, L_000002402ad4b230, L_000002402ad4b230, L_000002402ad4b230;
LS_000002402ace1f50_0_28 .concat [ 1 1 1 1], L_000002402ad4b230, L_000002402ad4b230, L_000002402ad4b230, L_000002402ad4b230;
LS_000002402ace1f50_1_0 .concat [ 4 4 4 4], LS_000002402ace1f50_0_0, LS_000002402ace1f50_0_4, LS_000002402ace1f50_0_8, LS_000002402ace1f50_0_12;
LS_000002402ace1f50_1_4 .concat [ 4 4 4 4], LS_000002402ace1f50_0_16, LS_000002402ace1f50_0_20, LS_000002402ace1f50_0_24, LS_000002402ace1f50_0_28;
L_000002402ace1f50 .concat [ 16 16 0 0], LS_000002402ace1f50_1_0, LS_000002402ace1f50_1_4;
L_000002402ace2590 .part L_000002402acded50, 0, 1;
LS_000002402ace2130_0_0 .concat [ 1 1 1 1], L_000002402ad4a430, L_000002402ad4a430, L_000002402ad4a430, L_000002402ad4a430;
LS_000002402ace2130_0_4 .concat [ 1 1 1 1], L_000002402ad4a430, L_000002402ad4a430, L_000002402ad4a430, L_000002402ad4a430;
LS_000002402ace2130_0_8 .concat [ 1 1 1 1], L_000002402ad4a430, L_000002402ad4a430, L_000002402ad4a430, L_000002402ad4a430;
LS_000002402ace2130_0_12 .concat [ 1 1 1 1], L_000002402ad4a430, L_000002402ad4a430, L_000002402ad4a430, L_000002402ad4a430;
LS_000002402ace2130_0_16 .concat [ 1 1 1 1], L_000002402ad4a430, L_000002402ad4a430, L_000002402ad4a430, L_000002402ad4a430;
LS_000002402ace2130_0_20 .concat [ 1 1 1 1], L_000002402ad4a430, L_000002402ad4a430, L_000002402ad4a430, L_000002402ad4a430;
LS_000002402ace2130_0_24 .concat [ 1 1 1 1], L_000002402ad4a430, L_000002402ad4a430, L_000002402ad4a430, L_000002402ad4a430;
LS_000002402ace2130_0_28 .concat [ 1 1 1 1], L_000002402ad4a430, L_000002402ad4a430, L_000002402ad4a430, L_000002402ad4a430;
LS_000002402ace2130_1_0 .concat [ 4 4 4 4], LS_000002402ace2130_0_0, LS_000002402ace2130_0_4, LS_000002402ace2130_0_8, LS_000002402ace2130_0_12;
LS_000002402ace2130_1_4 .concat [ 4 4 4 4], LS_000002402ace2130_0_16, LS_000002402ace2130_0_20, LS_000002402ace2130_0_24, LS_000002402ace2130_0_28;
L_000002402ace2130 .concat [ 16 16 0 0], LS_000002402ace2130_1_0, LS_000002402ace2130_1_4;
L_000002402ace1050 .part L_000002402acded50, 1, 1;
LS_000002402ace1690_0_0 .concat [ 1 1 1 1], L_000002402ad4ba80, L_000002402ad4ba80, L_000002402ad4ba80, L_000002402ad4ba80;
LS_000002402ace1690_0_4 .concat [ 1 1 1 1], L_000002402ad4ba80, L_000002402ad4ba80, L_000002402ad4ba80, L_000002402ad4ba80;
LS_000002402ace1690_0_8 .concat [ 1 1 1 1], L_000002402ad4ba80, L_000002402ad4ba80, L_000002402ad4ba80, L_000002402ad4ba80;
LS_000002402ace1690_0_12 .concat [ 1 1 1 1], L_000002402ad4ba80, L_000002402ad4ba80, L_000002402ad4ba80, L_000002402ad4ba80;
LS_000002402ace1690_0_16 .concat [ 1 1 1 1], L_000002402ad4ba80, L_000002402ad4ba80, L_000002402ad4ba80, L_000002402ad4ba80;
LS_000002402ace1690_0_20 .concat [ 1 1 1 1], L_000002402ad4ba80, L_000002402ad4ba80, L_000002402ad4ba80, L_000002402ad4ba80;
LS_000002402ace1690_0_24 .concat [ 1 1 1 1], L_000002402ad4ba80, L_000002402ad4ba80, L_000002402ad4ba80, L_000002402ad4ba80;
LS_000002402ace1690_0_28 .concat [ 1 1 1 1], L_000002402ad4ba80, L_000002402ad4ba80, L_000002402ad4ba80, L_000002402ad4ba80;
LS_000002402ace1690_1_0 .concat [ 4 4 4 4], LS_000002402ace1690_0_0, LS_000002402ace1690_0_4, LS_000002402ace1690_0_8, LS_000002402ace1690_0_12;
LS_000002402ace1690_1_4 .concat [ 4 4 4 4], LS_000002402ace1690_0_16, LS_000002402ace1690_0_20, LS_000002402ace1690_0_24, LS_000002402ace1690_0_28;
L_000002402ace1690 .concat [ 16 16 0 0], LS_000002402ace1690_1_0, LS_000002402ace1690_1_4;
L_000002402ace3710 .part L_000002402acded50, 0, 1;
LS_000002402ace1d70_0_0 .concat [ 1 1 1 1], L_000002402ace3710, L_000002402ace3710, L_000002402ace3710, L_000002402ace3710;
LS_000002402ace1d70_0_4 .concat [ 1 1 1 1], L_000002402ace3710, L_000002402ace3710, L_000002402ace3710, L_000002402ace3710;
LS_000002402ace1d70_0_8 .concat [ 1 1 1 1], L_000002402ace3710, L_000002402ace3710, L_000002402ace3710, L_000002402ace3710;
LS_000002402ace1d70_0_12 .concat [ 1 1 1 1], L_000002402ace3710, L_000002402ace3710, L_000002402ace3710, L_000002402ace3710;
LS_000002402ace1d70_0_16 .concat [ 1 1 1 1], L_000002402ace3710, L_000002402ace3710, L_000002402ace3710, L_000002402ace3710;
LS_000002402ace1d70_0_20 .concat [ 1 1 1 1], L_000002402ace3710, L_000002402ace3710, L_000002402ace3710, L_000002402ace3710;
LS_000002402ace1d70_0_24 .concat [ 1 1 1 1], L_000002402ace3710, L_000002402ace3710, L_000002402ace3710, L_000002402ace3710;
LS_000002402ace1d70_0_28 .concat [ 1 1 1 1], L_000002402ace3710, L_000002402ace3710, L_000002402ace3710, L_000002402ace3710;
LS_000002402ace1d70_1_0 .concat [ 4 4 4 4], LS_000002402ace1d70_0_0, LS_000002402ace1d70_0_4, LS_000002402ace1d70_0_8, LS_000002402ace1d70_0_12;
LS_000002402ace1d70_1_4 .concat [ 4 4 4 4], LS_000002402ace1d70_0_16, LS_000002402ace1d70_0_20, LS_000002402ace1d70_0_24, LS_000002402ace1d70_0_28;
L_000002402ace1d70 .concat [ 16 16 0 0], LS_000002402ace1d70_1_0, LS_000002402ace1d70_1_4;
L_000002402ace12d0 .part L_000002402acded50, 1, 1;
LS_000002402ace17d0_0_0 .concat [ 1 1 1 1], L_000002402ace12d0, L_000002402ace12d0, L_000002402ace12d0, L_000002402ace12d0;
LS_000002402ace17d0_0_4 .concat [ 1 1 1 1], L_000002402ace12d0, L_000002402ace12d0, L_000002402ace12d0, L_000002402ace12d0;
LS_000002402ace17d0_0_8 .concat [ 1 1 1 1], L_000002402ace12d0, L_000002402ace12d0, L_000002402ace12d0, L_000002402ace12d0;
LS_000002402ace17d0_0_12 .concat [ 1 1 1 1], L_000002402ace12d0, L_000002402ace12d0, L_000002402ace12d0, L_000002402ace12d0;
LS_000002402ace17d0_0_16 .concat [ 1 1 1 1], L_000002402ace12d0, L_000002402ace12d0, L_000002402ace12d0, L_000002402ace12d0;
LS_000002402ace17d0_0_20 .concat [ 1 1 1 1], L_000002402ace12d0, L_000002402ace12d0, L_000002402ace12d0, L_000002402ace12d0;
LS_000002402ace17d0_0_24 .concat [ 1 1 1 1], L_000002402ace12d0, L_000002402ace12d0, L_000002402ace12d0, L_000002402ace12d0;
LS_000002402ace17d0_0_28 .concat [ 1 1 1 1], L_000002402ace12d0, L_000002402ace12d0, L_000002402ace12d0, L_000002402ace12d0;
LS_000002402ace17d0_1_0 .concat [ 4 4 4 4], LS_000002402ace17d0_0_0, LS_000002402ace17d0_0_4, LS_000002402ace17d0_0_8, LS_000002402ace17d0_0_12;
LS_000002402ace17d0_1_4 .concat [ 4 4 4 4], LS_000002402ace17d0_0_16, LS_000002402ace17d0_0_20, LS_000002402ace17d0_0_24, LS_000002402ace17d0_0_28;
L_000002402ace17d0 .concat [ 16 16 0 0], LS_000002402ace17d0_1_0, LS_000002402ace17d0_1_4;
L_000002402ace1370 .part L_000002402acded50, 0, 1;
LS_000002402ace23b0_0_0 .concat [ 1 1 1 1], L_000002402ad4b930, L_000002402ad4b930, L_000002402ad4b930, L_000002402ad4b930;
LS_000002402ace23b0_0_4 .concat [ 1 1 1 1], L_000002402ad4b930, L_000002402ad4b930, L_000002402ad4b930, L_000002402ad4b930;
LS_000002402ace23b0_0_8 .concat [ 1 1 1 1], L_000002402ad4b930, L_000002402ad4b930, L_000002402ad4b930, L_000002402ad4b930;
LS_000002402ace23b0_0_12 .concat [ 1 1 1 1], L_000002402ad4b930, L_000002402ad4b930, L_000002402ad4b930, L_000002402ad4b930;
LS_000002402ace23b0_0_16 .concat [ 1 1 1 1], L_000002402ad4b930, L_000002402ad4b930, L_000002402ad4b930, L_000002402ad4b930;
LS_000002402ace23b0_0_20 .concat [ 1 1 1 1], L_000002402ad4b930, L_000002402ad4b930, L_000002402ad4b930, L_000002402ad4b930;
LS_000002402ace23b0_0_24 .concat [ 1 1 1 1], L_000002402ad4b930, L_000002402ad4b930, L_000002402ad4b930, L_000002402ad4b930;
LS_000002402ace23b0_0_28 .concat [ 1 1 1 1], L_000002402ad4b930, L_000002402ad4b930, L_000002402ad4b930, L_000002402ad4b930;
LS_000002402ace23b0_1_0 .concat [ 4 4 4 4], LS_000002402ace23b0_0_0, LS_000002402ace23b0_0_4, LS_000002402ace23b0_0_8, LS_000002402ace23b0_0_12;
LS_000002402ace23b0_1_4 .concat [ 4 4 4 4], LS_000002402ace23b0_0_16, LS_000002402ace23b0_0_20, LS_000002402ace23b0_0_24, LS_000002402ace23b0_0_28;
L_000002402ace23b0 .concat [ 16 16 0 0], LS_000002402ace23b0_1_0, LS_000002402ace23b0_1_4;
L_000002402ace1410 .part L_000002402acded50, 1, 1;
LS_000002402ace1910_0_0 .concat [ 1 1 1 1], L_000002402ace1410, L_000002402ace1410, L_000002402ace1410, L_000002402ace1410;
LS_000002402ace1910_0_4 .concat [ 1 1 1 1], L_000002402ace1410, L_000002402ace1410, L_000002402ace1410, L_000002402ace1410;
LS_000002402ace1910_0_8 .concat [ 1 1 1 1], L_000002402ace1410, L_000002402ace1410, L_000002402ace1410, L_000002402ace1410;
LS_000002402ace1910_0_12 .concat [ 1 1 1 1], L_000002402ace1410, L_000002402ace1410, L_000002402ace1410, L_000002402ace1410;
LS_000002402ace1910_0_16 .concat [ 1 1 1 1], L_000002402ace1410, L_000002402ace1410, L_000002402ace1410, L_000002402ace1410;
LS_000002402ace1910_0_20 .concat [ 1 1 1 1], L_000002402ace1410, L_000002402ace1410, L_000002402ace1410, L_000002402ace1410;
LS_000002402ace1910_0_24 .concat [ 1 1 1 1], L_000002402ace1410, L_000002402ace1410, L_000002402ace1410, L_000002402ace1410;
LS_000002402ace1910_0_28 .concat [ 1 1 1 1], L_000002402ace1410, L_000002402ace1410, L_000002402ace1410, L_000002402ace1410;
LS_000002402ace1910_1_0 .concat [ 4 4 4 4], LS_000002402ace1910_0_0, LS_000002402ace1910_0_4, LS_000002402ace1910_0_8, LS_000002402ace1910_0_12;
LS_000002402ace1910_1_4 .concat [ 4 4 4 4], LS_000002402ace1910_0_16, LS_000002402ace1910_0_20, LS_000002402ace1910_0_24, LS_000002402ace1910_0_28;
L_000002402ace1910 .concat [ 16 16 0 0], LS_000002402ace1910_1_0, LS_000002402ace1910_1_4;
L_000002402ace1e10 .part L_000002402acded50, 0, 1;
LS_000002402ace2450_0_0 .concat [ 1 1 1 1], L_000002402ace1e10, L_000002402ace1e10, L_000002402ace1e10, L_000002402ace1e10;
LS_000002402ace2450_0_4 .concat [ 1 1 1 1], L_000002402ace1e10, L_000002402ace1e10, L_000002402ace1e10, L_000002402ace1e10;
LS_000002402ace2450_0_8 .concat [ 1 1 1 1], L_000002402ace1e10, L_000002402ace1e10, L_000002402ace1e10, L_000002402ace1e10;
LS_000002402ace2450_0_12 .concat [ 1 1 1 1], L_000002402ace1e10, L_000002402ace1e10, L_000002402ace1e10, L_000002402ace1e10;
LS_000002402ace2450_0_16 .concat [ 1 1 1 1], L_000002402ace1e10, L_000002402ace1e10, L_000002402ace1e10, L_000002402ace1e10;
LS_000002402ace2450_0_20 .concat [ 1 1 1 1], L_000002402ace1e10, L_000002402ace1e10, L_000002402ace1e10, L_000002402ace1e10;
LS_000002402ace2450_0_24 .concat [ 1 1 1 1], L_000002402ace1e10, L_000002402ace1e10, L_000002402ace1e10, L_000002402ace1e10;
LS_000002402ace2450_0_28 .concat [ 1 1 1 1], L_000002402ace1e10, L_000002402ace1e10, L_000002402ace1e10, L_000002402ace1e10;
LS_000002402ace2450_1_0 .concat [ 4 4 4 4], LS_000002402ace2450_0_0, LS_000002402ace2450_0_4, LS_000002402ace2450_0_8, LS_000002402ace2450_0_12;
LS_000002402ace2450_1_4 .concat [ 4 4 4 4], LS_000002402ace2450_0_16, LS_000002402ace2450_0_20, LS_000002402ace2450_0_24, LS_000002402ace2450_0_28;
L_000002402ace2450 .concat [ 16 16 0 0], LS_000002402ace2450_1_0, LS_000002402ace2450_1_4;
S_000002402aca9d50 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002402aca9bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002402ad4aba0 .functor AND 32, L_000002402ace1f50, L_000002402ace2130, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002402acab180_0 .net "in1", 31 0, L_000002402ace1f50;  1 drivers
v000002402acad7a0_0 .net "in2", 31 0, L_000002402ace2130;  1 drivers
v000002402acad160_0 .net "out", 31 0, L_000002402ad4aba0;  alias, 1 drivers
S_000002402aca9ee0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002402aca9bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002402ad4a7b0 .functor AND 32, L_000002402ace1690, L_000002402ace1d70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002402acadf20_0 .net "in1", 31 0, L_000002402ace1690;  1 drivers
v000002402acae380_0 .net "in2", 31 0, L_000002402ace1d70;  1 drivers
v000002402acad0c0_0 .net "out", 31 0, L_000002402ad4a7b0;  alias, 1 drivers
S_000002402acaa200 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002402aca9bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002402ad4b700 .functor AND 32, L_000002402ace17d0, L_000002402ace23b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002402acad480_0 .net "in1", 31 0, L_000002402ace17d0;  1 drivers
v000002402acadd40_0 .net "in2", 31 0, L_000002402ace23b0;  1 drivers
v000002402acae1a0_0 .net "out", 31 0, L_000002402ad4b700;  alias, 1 drivers
S_000002402acaf090 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002402aca9bc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002402ad4a350 .functor AND 32, L_000002402ace1910, L_000002402ace2450, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002402acae060_0 .net "in1", 31 0, L_000002402ace1910;  1 drivers
v000002402acae100_0 .net "in2", 31 0, L_000002402ace2450;  1 drivers
v000002402acad980_0 .net "out", 31 0, L_000002402ad4a350;  alias, 1 drivers
S_000002402acaf3b0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000002402a9d9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000002402acb4890 .param/l "add" 0 9 6, C4<000000100000>;
P_000002402acb48c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002402acb4900 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002402acb4938 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002402acb4970 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002402acb49a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002402acb49e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002402acb4a18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002402acb4a50 .param/l "j" 0 9 19, C4<000010000000>;
P_000002402acb4a88 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002402acb4ac0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002402acb4af8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002402acb4b30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002402acb4b68 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002402acb4ba0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002402acb4bd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002402acb4c10 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002402acb4c48 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002402acb4c80 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002402acb4cb8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002402acb4cf0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002402acb4d28 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002402acb4d60 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002402acb4d98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002402acb4dd0 .param/l "xori" 0 9 12, C4<001110000000>;
v000002402acb23c0_0 .var "EX1_PC", 31 0;
v000002402acb1240_0 .var "EX1_PFC", 31 0;
v000002402acb0de0_0 .var "EX1_forward_to_B", 31 0;
v000002402acb0d40_0 .var "EX1_is_beq", 0 0;
v000002402acb1d80_0 .var "EX1_is_bne", 0 0;
v000002402acb2460_0 .var "EX1_is_jal", 0 0;
v000002402acb1920_0 .var "EX1_is_jr", 0 0;
v000002402acb2500_0 .var "EX1_is_oper2_immed", 0 0;
v000002402acb1ec0_0 .var "EX1_memread", 0 0;
v000002402acb12e0_0 .var "EX1_memwrite", 0 0;
v000002402acb1e20_0 .var "EX1_opcode", 11 0;
v000002402acb2140_0 .var "EX1_predicted", 0 0;
v000002402acb2640_0 .var "EX1_rd_ind", 4 0;
v000002402acb21e0_0 .var "EX1_rd_indzero", 0 0;
v000002402acb2be0_0 .var "EX1_regwrite", 0 0;
v000002402acb2dc0_0 .var "EX1_rs1", 31 0;
v000002402acb26e0_0 .var "EX1_rs1_ind", 4 0;
v000002402acb2c80_0 .var "EX1_rs2", 31 0;
v000002402acb1420_0 .var "EX1_rs2_ind", 4 0;
v000002402acb0ca0_0 .net "FLUSH", 0 0, v000002402acb6b10_0;  alias, 1 drivers
v000002402acb2780_0 .net "ID_PC", 31 0, v000002402acbd050_0;  alias, 1 drivers
v000002402acb2fa0_0 .net "ID_PFC_to_EX", 31 0, L_000002402ace0650;  alias, 1 drivers
v000002402acb2820_0 .net "ID_forward_to_B", 31 0, L_000002402ace0010;  alias, 1 drivers
v000002402acb2280_0 .net "ID_is_beq", 0 0, L_000002402acdfcf0;  alias, 1 drivers
v000002402acb28c0_0 .net "ID_is_bne", 0 0, L_000002402acdfd90;  alias, 1 drivers
v000002402acb2960_0 .net "ID_is_jal", 0 0, L_000002402ace2090;  alias, 1 drivers
v000002402acb19c0_0 .net "ID_is_jr", 0 0, L_000002402acdfed0;  alias, 1 drivers
v000002402acb0ac0_0 .net "ID_is_oper2_immed", 0 0, L_000002402ace4e50;  alias, 1 drivers
v000002402acb14c0_0 .net "ID_memread", 0 0, L_000002402ace1c30;  alias, 1 drivers
v000002402acb1100_0 .net "ID_memwrite", 0 0, L_000002402ace3350;  alias, 1 drivers
v000002402acb1560_0 .net "ID_opcode", 11 0, v000002402acca360_0;  alias, 1 drivers
v000002402acb2a00_0 .net "ID_predicted", 0 0, v000002402acb6cf0_0;  alias, 1 drivers
v000002402acb1600_0 .net "ID_rd_ind", 4 0, v000002402acc9f00_0;  alias, 1 drivers
v000002402acb16a0_0 .net "ID_rd_indzero", 0 0, L_000002402ace2a90;  1 drivers
v000002402acb2aa0_0 .net "ID_regwrite", 0 0, L_000002402ace2270;  alias, 1 drivers
v000002402acb2e60_0 .net "ID_rs1", 31 0, v000002402acbbcf0_0;  alias, 1 drivers
v000002402acb2f00_0 .net "ID_rs1_ind", 4 0, v000002402accb760_0;  alias, 1 drivers
v000002402acb3040_0 .net "ID_rs2", 31 0, v000002402acbc3d0_0;  alias, 1 drivers
v000002402acb08e0_0 .net "ID_rs2_ind", 4 0, v000002402accb800_0;  alias, 1 drivers
v000002402acb0a20_0 .net "clk", 0 0, L_000002402ace4670;  1 drivers
v000002402acb0b60_0 .net "rst", 0 0, v000002402acde7b0_0;  alias, 1 drivers
E_000002402ac2bf50 .event posedge, v000002402aca2d40_0, v000002402acb0a20_0;
S_000002402acaf220 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000002402a9d9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000002402acb4e10 .param/l "add" 0 9 6, C4<000000100000>;
P_000002402acb4e48 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002402acb4e80 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002402acb4eb8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002402acb4ef0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002402acb4f28 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002402acb4f60 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002402acb4f98 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002402acb4fd0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002402acb5008 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002402acb5040 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002402acb5078 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002402acb50b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002402acb50e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002402acb5120 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002402acb5158 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002402acb5190 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002402acb51c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002402acb5200 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002402acb5238 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002402acb5270 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002402acb52a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002402acb52e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002402acb5318 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002402acb5350 .param/l "xori" 0 9 12, C4<001110000000>;
v000002402acb0c00_0 .net "EX1_ALU_OPER1", 31 0, L_000002402ace5da0;  alias, 1 drivers
v000002402acb0e80_0 .net "EX1_ALU_OPER2", 31 0, L_000002402ad4a0b0;  alias, 1 drivers
v000002402acb0f20_0 .net "EX1_PC", 31 0, v000002402acb23c0_0;  alias, 1 drivers
v000002402acb0fc0_0 .net "EX1_PFC_to_IF", 31 0, L_000002402ace24f0;  alias, 1 drivers
v000002402acb11a0_0 .net "EX1_forward_to_B", 31 0, v000002402acb0de0_0;  alias, 1 drivers
v000002402acb3cc0_0 .net "EX1_is_beq", 0 0, v000002402acb0d40_0;  alias, 1 drivers
v000002402acb3400_0 .net "EX1_is_bne", 0 0, v000002402acb1d80_0;  alias, 1 drivers
v000002402acb43a0_0 .net "EX1_is_jal", 0 0, v000002402acb2460_0;  alias, 1 drivers
v000002402acb3c20_0 .net "EX1_is_jr", 0 0, v000002402acb1920_0;  alias, 1 drivers
v000002402acb3ae0_0 .net "EX1_is_oper2_immed", 0 0, v000002402acb2500_0;  alias, 1 drivers
v000002402acb41c0_0 .net "EX1_memread", 0 0, v000002402acb1ec0_0;  alias, 1 drivers
v000002402acb3d60_0 .net "EX1_memwrite", 0 0, v000002402acb12e0_0;  alias, 1 drivers
v000002402acb4580_0 .net "EX1_opcode", 11 0, v000002402acb1e20_0;  alias, 1 drivers
v000002402acb39a0_0 .net "EX1_predicted", 0 0, v000002402acb2140_0;  alias, 1 drivers
v000002402acb3e00_0 .net "EX1_rd_ind", 4 0, v000002402acb2640_0;  alias, 1 drivers
v000002402acb4260_0 .net "EX1_rd_indzero", 0 0, v000002402acb21e0_0;  alias, 1 drivers
v000002402acb32c0_0 .net "EX1_regwrite", 0 0, v000002402acb2be0_0;  alias, 1 drivers
v000002402acb3f40_0 .net "EX1_rs1", 31 0, v000002402acb2dc0_0;  alias, 1 drivers
v000002402acb4620_0 .net "EX1_rs1_ind", 4 0, v000002402acb26e0_0;  alias, 1 drivers
v000002402acb4080_0 .net "EX1_rs2_ind", 4 0, v000002402acb1420_0;  alias, 1 drivers
v000002402acb3ea0_0 .net "EX1_rs2_out", 31 0, L_000002402ad4baf0;  alias, 1 drivers
v000002402acb3b80_0 .var "EX2_ALU_OPER1", 31 0;
v000002402acb3360_0 .var "EX2_ALU_OPER2", 31 0;
v000002402acb4120_0 .var "EX2_PC", 31 0;
v000002402acb3fe0_0 .var "EX2_PFC_to_IF", 31 0;
v000002402acb4300_0 .var "EX2_forward_to_B", 31 0;
v000002402acb4440_0 .var "EX2_is_beq", 0 0;
v000002402acb37c0_0 .var "EX2_is_bne", 0 0;
v000002402acb44e0_0 .var "EX2_is_jal", 0 0;
v000002402acb3a40_0 .var "EX2_is_jr", 0 0;
v000002402acb3680_0 .var "EX2_is_oper2_immed", 0 0;
v000002402acb46c0_0 .var "EX2_memread", 0 0;
v000002402acb4760_0 .var "EX2_memwrite", 0 0;
v000002402acb30e0_0 .var "EX2_opcode", 11 0;
v000002402acb3180_0 .var "EX2_predicted", 0 0;
v000002402acb3220_0 .var "EX2_rd_ind", 4 0;
v000002402acb34a0_0 .var "EX2_rd_indzero", 0 0;
v000002402acb3540_0 .var "EX2_regwrite", 0 0;
v000002402acb35e0_0 .var "EX2_rs1", 31 0;
v000002402acb3720_0 .var "EX2_rs1_ind", 4 0;
v000002402acb3860_0 .var "EX2_rs2_ind", 4 0;
v000002402acb3900_0 .var "EX2_rs2_out", 31 0;
v000002402acb6a70_0 .net "FLUSH", 0 0, v000002402acb58f0_0;  alias, 1 drivers
v000002402acb7830_0 .net "clk", 0 0, L_000002402ad4a270;  1 drivers
v000002402acb5990_0 .net "rst", 0 0, v000002402acde7b0_0;  alias, 1 drivers
E_000002402ac2c150 .event posedge, v000002402aca2d40_0, v000002402acb7830_0;
S_000002402acb04e0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000002402a9d9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000002402acbd3a0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002402acbd3d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002402acbd410 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002402acbd448 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002402acbd480 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002402acbd4b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002402acbd4f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002402acbd528 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002402acbd560 .param/l "j" 0 9 19, C4<000010000000>;
P_000002402acbd598 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002402acbd5d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002402acbd608 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002402acbd640 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002402acbd678 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002402acbd6b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002402acbd6e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002402acbd720 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002402acbd758 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002402acbd790 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002402acbd7c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002402acbd800 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002402acbd838 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002402acbd870 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002402acbd8a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002402acbd8e0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002402ace5a20 .functor OR 1, L_000002402acdfcf0, L_000002402acdfd90, C4<0>, C4<0>;
L_000002402ace5be0 .functor AND 1, L_000002402ace5a20, L_000002402ace4600, C4<1>, C4<1>;
L_000002402ace5160 .functor OR 1, L_000002402acdfcf0, L_000002402acdfd90, C4<0>, C4<0>;
L_000002402ace5390 .functor AND 1, L_000002402ace5160, L_000002402ace4600, C4<1>, C4<1>;
L_000002402ace4c20 .functor OR 1, L_000002402acdfcf0, L_000002402acdfd90, C4<0>, C4<0>;
L_000002402ace4050 .functor AND 1, L_000002402ace4c20, v000002402acb6cf0_0, C4<1>, C4<1>;
v000002402acba710_0 .net "EX1_memread", 0 0, v000002402acb1ec0_0;  alias, 1 drivers
v000002402acba490_0 .net "EX1_opcode", 11 0, v000002402acb1e20_0;  alias, 1 drivers
v000002402acbb2f0_0 .net "EX1_rd_ind", 4 0, v000002402acb2640_0;  alias, 1 drivers
v000002402acbc330_0 .net "EX1_rd_indzero", 0 0, v000002402acb21e0_0;  alias, 1 drivers
v000002402acbbd90_0 .net "EX2_memread", 0 0, v000002402acb46c0_0;  alias, 1 drivers
v000002402acbb570_0 .net "EX2_opcode", 11 0, v000002402acb30e0_0;  alias, 1 drivers
v000002402acbbe30_0 .net "EX2_rd_ind", 4 0, v000002402acb3220_0;  alias, 1 drivers
v000002402acbab70_0 .net "EX2_rd_indzero", 0 0, v000002402acb34a0_0;  alias, 1 drivers
v000002402acba670_0 .net "ID_EX1_flush", 0 0, v000002402acb6b10_0;  alias, 1 drivers
v000002402acbc510_0 .net "ID_EX2_flush", 0 0, v000002402acb58f0_0;  alias, 1 drivers
v000002402acba3f0_0 .net "ID_is_beq", 0 0, L_000002402acdfcf0;  alias, 1 drivers
v000002402acba850_0 .net "ID_is_bne", 0 0, L_000002402acdfd90;  alias, 1 drivers
v000002402acbb390_0 .net "ID_is_j", 0 0, L_000002402ace1af0;  alias, 1 drivers
v000002402acbc5b0_0 .net "ID_is_jal", 0 0, L_000002402ace2090;  alias, 1 drivers
v000002402acbc6f0_0 .net "ID_is_jr", 0 0, L_000002402acdfed0;  alias, 1 drivers
v000002402acbaa30_0 .net "ID_opcode", 11 0, v000002402acca360_0;  alias, 1 drivers
v000002402acbaad0_0 .net "ID_rs1_ind", 4 0, v000002402accb760_0;  alias, 1 drivers
v000002402acbbed0_0 .net "ID_rs2_ind", 4 0, v000002402accb800_0;  alias, 1 drivers
v000002402acbc290_0 .net "IF_ID_flush", 0 0, v000002402acb9ef0_0;  alias, 1 drivers
v000002402acbc790_0 .net "IF_ID_write", 0 0, v000002402acb96d0_0;  alias, 1 drivers
v000002402acbac10_0 .net "PC_src", 2 0, L_000002402acdf7f0;  alias, 1 drivers
v000002402acbad50_0 .net "PFC_to_EX", 31 0, L_000002402ace0650;  alias, 1 drivers
v000002402acba7b0_0 .net "PFC_to_IF", 31 0, L_000002402acdfbb0;  alias, 1 drivers
v000002402acbc970_0 .net "WB_rd_ind", 4 0, v000002402acccfc0_0;  alias, 1 drivers
v000002402acbb890_0 .net "Wrong_prediction", 0 0, L_000002402ad4bd20;  alias, 1 drivers
v000002402acbbf70_0 .net *"_ivl_11", 0 0, L_000002402ace5390;  1 drivers
v000002402acbc150_0 .net *"_ivl_13", 9 0, L_000002402ace0150;  1 drivers
v000002402acbc1f0_0 .net *"_ivl_15", 9 0, L_000002402ace0a10;  1 drivers
v000002402acbc8d0_0 .net *"_ivl_16", 9 0, L_000002402ace03d0;  1 drivers
v000002402acbacb0_0 .net *"_ivl_19", 9 0, L_000002402acdf890;  1 drivers
v000002402acbadf0_0 .net *"_ivl_20", 9 0, L_000002402acdee90;  1 drivers
v000002402acba530_0 .net *"_ivl_25", 0 0, L_000002402ace4c20;  1 drivers
v000002402acbc470_0 .net *"_ivl_27", 0 0, L_000002402ace4050;  1 drivers
v000002402acbca10_0 .net *"_ivl_29", 9 0, L_000002402acdefd0;  1 drivers
v000002402acbc830_0 .net *"_ivl_3", 0 0, L_000002402ace5a20;  1 drivers
L_000002402ad001f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000002402acbae90_0 .net/2u *"_ivl_30", 9 0, L_000002402ad001f0;  1 drivers
v000002402acbba70_0 .net *"_ivl_32", 9 0, L_000002402ace0ab0;  1 drivers
v000002402acbcab0_0 .net *"_ivl_35", 9 0, L_000002402ace0510;  1 drivers
v000002402acbb750_0 .net *"_ivl_37", 9 0, L_000002402acdf4d0;  1 drivers
v000002402acbaf30_0 .net *"_ivl_38", 9 0, L_000002402acde990;  1 drivers
v000002402acbc010_0 .net *"_ivl_40", 9 0, L_000002402acdf070;  1 drivers
L_000002402ad00238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002402acbb9d0_0 .net/2s *"_ivl_45", 21 0, L_000002402ad00238;  1 drivers
L_000002402ad00280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002402acbb7f0_0 .net/2s *"_ivl_50", 21 0, L_000002402ad00280;  1 drivers
v000002402acbafd0_0 .net *"_ivl_9", 0 0, L_000002402ace5160;  1 drivers
v000002402acbb070_0 .net "clk", 0 0, L_000002402ac1fac0;  alias, 1 drivers
v000002402acbb1b0_0 .net "forward_to_B", 31 0, L_000002402ace0010;  alias, 1 drivers
v000002402acbbb10_0 .net "imm", 31 0, v000002402acb7bf0_0;  1 drivers
v000002402acbb250_0 .net "inst", 31 0, v000002402acbcfb0_0;  alias, 1 drivers
v000002402acbb430_0 .net "is_branch_and_taken", 0 0, L_000002402ace5be0;  alias, 1 drivers
v000002402acbb4d0_0 .net "is_oper2_immed", 0 0, L_000002402ace4e50;  alias, 1 drivers
v000002402acbbc50_0 .net "mem_read", 0 0, L_000002402ace1c30;  alias, 1 drivers
v000002402acbbbb0_0 .net "mem_write", 0 0, L_000002402ace3350;  alias, 1 drivers
v000002402acbd2d0_0 .net "pc", 31 0, v000002402acbd050_0;  alias, 1 drivers
v000002402acbcbf0_0 .net "pc_write", 0 0, v000002402acb9810_0;  alias, 1 drivers
v000002402acbd190_0 .net "predicted", 0 0, L_000002402ace4600;  1 drivers
v000002402acbd230_0 .net "predicted_to_EX", 0 0, v000002402acb6cf0_0;  alias, 1 drivers
v000002402acbcc90_0 .net "reg_write", 0 0, L_000002402ace2270;  alias, 1 drivers
v000002402acbcd30_0 .net "reg_write_from_wb", 0 0, v000002402accce80_0;  alias, 1 drivers
v000002402acbcdd0_0 .net "rs1", 31 0, v000002402acbbcf0_0;  alias, 1 drivers
v000002402acbd0f0_0 .net "rs2", 31 0, v000002402acbc3d0_0;  alias, 1 drivers
v000002402acbce70_0 .net "rst", 0 0, v000002402acde7b0_0;  alias, 1 drivers
v000002402acbcf10_0 .net "wr_reg_data", 31 0, L_000002402ad4bd90;  alias, 1 drivers
L_000002402ace0010 .functor MUXZ 32, v000002402acbc3d0_0, v000002402acb7bf0_0, L_000002402ace4e50, C4<>;
L_000002402ace0150 .part v000002402acbd050_0, 0, 10;
L_000002402ace0a10 .part v000002402acbcfb0_0, 0, 10;
L_000002402ace03d0 .arith/sum 10, L_000002402ace0150, L_000002402ace0a10;
L_000002402acdf890 .part v000002402acbcfb0_0, 0, 10;
L_000002402acdee90 .functor MUXZ 10, L_000002402acdf890, L_000002402ace03d0, L_000002402ace5390, C4<>;
L_000002402acdefd0 .part v000002402acbd050_0, 0, 10;
L_000002402ace0ab0 .arith/sum 10, L_000002402acdefd0, L_000002402ad001f0;
L_000002402ace0510 .part v000002402acbd050_0, 0, 10;
L_000002402acdf4d0 .part v000002402acbcfb0_0, 0, 10;
L_000002402acde990 .arith/sum 10, L_000002402ace0510, L_000002402acdf4d0;
L_000002402acdf070 .functor MUXZ 10, L_000002402acde990, L_000002402ace0ab0, L_000002402ace4050, C4<>;
L_000002402acdfbb0 .concat8 [ 10 22 0 0], L_000002402acdee90, L_000002402ad00238;
L_000002402ace0650 .concat8 [ 10 22 0 0], L_000002402acdf070, L_000002402ad00280;
S_000002402acb0670 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000002402acb04e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000002402acbd920 .param/l "add" 0 9 6, C4<000000100000>;
P_000002402acbd958 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002402acbd990 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002402acbd9c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002402acbda00 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002402acbda38 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002402acbda70 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002402acbdaa8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002402acbdae0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002402acbdb18 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002402acbdb50 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002402acbdb88 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002402acbdbc0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002402acbdbf8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002402acbdc30 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002402acbdc68 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002402acbdca0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002402acbdcd8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002402acbdd10 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002402acbdd48 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002402acbdd80 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002402acbddb8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002402acbddf0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002402acbde28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002402acbde60 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002402ace4de0 .functor OR 1, L_000002402ace4600, L_000002402acde8f0, C4<0>, C4<0>;
L_000002402ace5400 .functor OR 1, L_000002402ace4de0, L_000002402acdea30, C4<0>, C4<0>;
v000002402acb5f30_0 .net "EX1_opcode", 11 0, v000002402acb1e20_0;  alias, 1 drivers
v000002402acb75b0_0 .net "EX2_opcode", 11 0, v000002402acb30e0_0;  alias, 1 drivers
v000002402acb5c10_0 .net "ID_opcode", 11 0, v000002402acca360_0;  alias, 1 drivers
v000002402acb71f0_0 .net "PC_src", 2 0, L_000002402acdf7f0;  alias, 1 drivers
v000002402acb66b0_0 .net "Wrong_prediction", 0 0, L_000002402ad4bd20;  alias, 1 drivers
L_000002402ad003e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000002402acb6390_0 .net/2u *"_ivl_0", 2 0, L_000002402ad003e8;  1 drivers
v000002402acb7290_0 .net *"_ivl_10", 0 0, L_000002402acde850;  1 drivers
L_000002402ad00508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000002402acb6110_0 .net/2u *"_ivl_12", 2 0, L_000002402ad00508;  1 drivers
L_000002402ad00550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002402acb7470_0 .net/2u *"_ivl_14", 11 0, L_000002402ad00550;  1 drivers
v000002402acb78d0_0 .net *"_ivl_16", 0 0, L_000002402acde8f0;  1 drivers
v000002402acb6570_0 .net *"_ivl_19", 0 0, L_000002402ace4de0;  1 drivers
L_000002402ad00430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000002402acb7510_0 .net/2u *"_ivl_2", 11 0, L_000002402ad00430;  1 drivers
L_000002402ad00598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000002402acb6250_0 .net/2u *"_ivl_20", 11 0, L_000002402ad00598;  1 drivers
v000002402acb62f0_0 .net *"_ivl_22", 0 0, L_000002402acdea30;  1 drivers
v000002402acb7a10_0 .net *"_ivl_25", 0 0, L_000002402ace5400;  1 drivers
L_000002402ad005e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000002402acb7ab0_0 .net/2u *"_ivl_26", 2 0, L_000002402ad005e0;  1 drivers
L_000002402ad00628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002402acb55d0_0 .net/2u *"_ivl_28", 2 0, L_000002402ad00628;  1 drivers
v000002402acb7650_0 .net *"_ivl_30", 2 0, L_000002402acdf930;  1 drivers
v000002402acb57b0_0 .net *"_ivl_32", 2 0, L_000002402acdead0;  1 drivers
v000002402acb7b50_0 .net *"_ivl_34", 2 0, L_000002402acdec10;  1 drivers
v000002402acb6d90_0 .net *"_ivl_4", 0 0, L_000002402ace0f10;  1 drivers
L_000002402ad00478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000002402acb6430_0 .net/2u *"_ivl_6", 2 0, L_000002402ad00478;  1 drivers
L_000002402ad004c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002402acb6750_0 .net/2u *"_ivl_8", 11 0, L_000002402ad004c0;  1 drivers
v000002402acb5490_0 .net "clk", 0 0, L_000002402ac1fac0;  alias, 1 drivers
v000002402acb64d0_0 .net "predicted", 0 0, L_000002402ace4600;  alias, 1 drivers
v000002402acb67f0_0 .net "predicted_to_EX", 0 0, v000002402acb6cf0_0;  alias, 1 drivers
v000002402acb6610_0 .net "rst", 0 0, v000002402acde7b0_0;  alias, 1 drivers
v000002402acb5710_0 .net "state", 1 0, v000002402acb73d0_0;  1 drivers
L_000002402ace0f10 .cmp/eq 12, v000002402acca360_0, L_000002402ad00430;
L_000002402acde850 .cmp/eq 12, v000002402acb1e20_0, L_000002402ad004c0;
L_000002402acde8f0 .cmp/eq 12, v000002402acca360_0, L_000002402ad00550;
L_000002402acdea30 .cmp/eq 12, v000002402acca360_0, L_000002402ad00598;
L_000002402acdf930 .functor MUXZ 3, L_000002402ad00628, L_000002402ad005e0, L_000002402ace5400, C4<>;
L_000002402acdead0 .functor MUXZ 3, L_000002402acdf930, L_000002402ad00508, L_000002402acde850, C4<>;
L_000002402acdec10 .functor MUXZ 3, L_000002402acdead0, L_000002402ad00478, L_000002402ace0f10, C4<>;
L_000002402acdf7f0 .functor MUXZ 3, L_000002402acdec10, L_000002402ad003e8, L_000002402ad4bd20, C4<>;
S_000002402acaebe0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000002402acb0670;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000002402acbdea0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002402acbded8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002402acbdf10 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002402acbdf48 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002402acbdf80 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002402acbdfb8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002402acbdff0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002402acbe028 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002402acbe060 .param/l "j" 0 9 19, C4<000010000000>;
P_000002402acbe098 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002402acbe0d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002402acbe108 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002402acbe140 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002402acbe178 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002402acbe1b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002402acbe1e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002402acbe220 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002402acbe258 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002402acbe290 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002402acbe2c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002402acbe300 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002402acbe338 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002402acbe370 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002402acbe3a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002402acbe3e0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002402ace5a90 .functor OR 1, L_000002402ace0bf0, L_000002402ace0d30, C4<0>, C4<0>;
L_000002402ace42f0 .functor OR 1, L_000002402ace0dd0, L_000002402ace0e70, C4<0>, C4<0>;
L_000002402ace4c90 .functor AND 1, L_000002402ace5a90, L_000002402ace42f0, C4<1>, C4<1>;
L_000002402ace4210 .functor NOT 1, L_000002402ace4c90, C4<0>, C4<0>, C4<0>;
L_000002402ace5010 .functor OR 1, v000002402acde7b0_0, L_000002402ace4210, C4<0>, C4<0>;
L_000002402ace4600 .functor NOT 1, L_000002402ace5010, C4<0>, C4<0>, C4<0>;
v000002402acb76f0_0 .net "EX_opcode", 11 0, v000002402acb30e0_0;  alias, 1 drivers
v000002402acb6ed0_0 .net "ID_opcode", 11 0, v000002402acca360_0;  alias, 1 drivers
v000002402acb6c50_0 .net "Wrong_prediction", 0 0, L_000002402ad4bd20;  alias, 1 drivers
L_000002402ad002c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002402acb7150_0 .net/2u *"_ivl_0", 11 0, L_000002402ad002c8;  1 drivers
L_000002402ad00358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002402acb5530_0 .net/2u *"_ivl_10", 1 0, L_000002402ad00358;  1 drivers
v000002402acb6f70_0 .net *"_ivl_12", 0 0, L_000002402ace0dd0;  1 drivers
L_000002402ad003a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000002402acb7790_0 .net/2u *"_ivl_14", 1 0, L_000002402ad003a0;  1 drivers
v000002402acb6930_0 .net *"_ivl_16", 0 0, L_000002402ace0e70;  1 drivers
v000002402acb6bb0_0 .net *"_ivl_19", 0 0, L_000002402ace42f0;  1 drivers
v000002402acb6070_0 .net *"_ivl_2", 0 0, L_000002402ace0bf0;  1 drivers
v000002402acb7330_0 .net *"_ivl_21", 0 0, L_000002402ace4c90;  1 drivers
v000002402acb7010_0 .net *"_ivl_22", 0 0, L_000002402ace4210;  1 drivers
v000002402acb5fd0_0 .net *"_ivl_25", 0 0, L_000002402ace5010;  1 drivers
L_000002402ad00310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002402acb5b70_0 .net/2u *"_ivl_4", 11 0, L_000002402ad00310;  1 drivers
v000002402acb5df0_0 .net *"_ivl_6", 0 0, L_000002402ace0d30;  1 drivers
v000002402acb61b0_0 .net *"_ivl_9", 0 0, L_000002402ace5a90;  1 drivers
v000002402acb7970_0 .net "clk", 0 0, L_000002402ac1fac0;  alias, 1 drivers
v000002402acb70b0_0 .net "predicted", 0 0, L_000002402ace4600;  alias, 1 drivers
v000002402acb6cf0_0 .var "predicted_to_EX", 0 0;
v000002402acb5d50_0 .net "rst", 0 0, v000002402acde7b0_0;  alias, 1 drivers
v000002402acb73d0_0 .var "state", 1 0;
E_000002402ac2c790 .event posedge, v000002402acb7970_0, v000002402aca2d40_0;
L_000002402ace0bf0 .cmp/eq 12, v000002402acca360_0, L_000002402ad002c8;
L_000002402ace0d30 .cmp/eq 12, v000002402acca360_0, L_000002402ad00310;
L_000002402ace0dd0 .cmp/eq 2, v000002402acb73d0_0, L_000002402ad00358;
L_000002402ace0e70 .cmp/eq 2, v000002402acb73d0_0, L_000002402ad003a0;
S_000002402acafd10 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000002402acb04e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000002402acc8440 .param/l "add" 0 9 6, C4<000000100000>;
P_000002402acc8478 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002402acc84b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002402acc84e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002402acc8520 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002402acc8558 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002402acc8590 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002402acc85c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002402acc8600 .param/l "j" 0 9 19, C4<000010000000>;
P_000002402acc8638 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002402acc8670 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002402acc86a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002402acc86e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002402acc8718 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002402acc8750 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002402acc8788 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002402acc87c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002402acc87f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002402acc8830 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002402acc8868 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002402acc88a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002402acc88d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002402acc8910 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002402acc8948 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002402acc8980 .param/l "xori" 0 9 12, C4<001110000000>;
v000002402acb5e90_0 .net "EX1_memread", 0 0, v000002402acb1ec0_0;  alias, 1 drivers
v000002402acb6890_0 .net "EX1_rd_ind", 4 0, v000002402acb2640_0;  alias, 1 drivers
v000002402acb53f0_0 .net "EX1_rd_indzero", 0 0, v000002402acb21e0_0;  alias, 1 drivers
v000002402acb69d0_0 .net "EX2_memread", 0 0, v000002402acb46c0_0;  alias, 1 drivers
v000002402acb5670_0 .net "EX2_rd_ind", 4 0, v000002402acb3220_0;  alias, 1 drivers
v000002402acb5850_0 .net "EX2_rd_indzero", 0 0, v000002402acb34a0_0;  alias, 1 drivers
v000002402acb6b10_0 .var "ID_EX1_flush", 0 0;
v000002402acb58f0_0 .var "ID_EX2_flush", 0 0;
v000002402acb5a30_0 .net "ID_opcode", 11 0, v000002402acca360_0;  alias, 1 drivers
v000002402acb5ad0_0 .net "ID_rs1_ind", 4 0, v000002402accb760_0;  alias, 1 drivers
v000002402acb5cb0_0 .net "ID_rs2_ind", 4 0, v000002402accb800_0;  alias, 1 drivers
v000002402acb96d0_0 .var "IF_ID_Write", 0 0;
v000002402acb9ef0_0 .var "IF_ID_flush", 0 0;
v000002402acb9810_0 .var "PC_Write", 0 0;
v000002402acb9450_0 .net "Wrong_prediction", 0 0, L_000002402ad4bd20;  alias, 1 drivers
E_000002402ac2c190/0 .event anyedge, v000002402aca7930_0, v000002402acb1ec0_0, v000002402acb21e0_0, v000002402acb2f00_0;
E_000002402ac2c190/1 .event anyedge, v000002402acb2640_0, v000002402acb08e0_0, v000002402abc3ea0_0, v000002402acb34a0_0;
E_000002402ac2c190/2 .event anyedge, v000002402aca34c0_0, v000002402acb1560_0;
E_000002402ac2c190 .event/or E_000002402ac2c190/0, E_000002402ac2c190/1, E_000002402ac2c190/2;
S_000002402acaf9f0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000002402acb04e0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000002402acc89c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002402acc89f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002402acc8a30 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002402acc8a68 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002402acc8aa0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002402acc8ad8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002402acc8b10 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002402acc8b48 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002402acc8b80 .param/l "j" 0 9 19, C4<000010000000>;
P_000002402acc8bb8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002402acc8bf0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002402acc8c28 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002402acc8c60 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002402acc8c98 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002402acc8cd0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002402acc8d08 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002402acc8d40 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002402acc8d78 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002402acc8db0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002402acc8de8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002402acc8e20 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002402acc8e58 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002402acc8e90 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002402acc8ec8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002402acc8f00 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002402ace4440 .functor OR 1, L_000002402acdf110, L_000002402acdf250, C4<0>, C4<0>;
L_000002402ace5b00 .functor OR 1, L_000002402ace4440, L_000002402acdf2f0, C4<0>, C4<0>;
L_000002402ace40c0 .functor OR 1, L_000002402ace5b00, L_000002402acdf390, C4<0>, C4<0>;
L_000002402ace5080 .functor OR 1, L_000002402ace40c0, L_000002402acdf570, C4<0>, C4<0>;
L_000002402ace44b0 .functor OR 1, L_000002402ace5080, L_000002402acdf610, C4<0>, C4<0>;
L_000002402ace5470 .functor OR 1, L_000002402ace44b0, L_000002402acdf6b0, C4<0>, C4<0>;
L_000002402ace4130 .functor OR 1, L_000002402ace5470, L_000002402acdf9d0, C4<0>, C4<0>;
L_000002402ace4e50 .functor OR 1, L_000002402ace4130, L_000002402acdfa70, C4<0>, C4<0>;
L_000002402ace4910 .functor OR 1, L_000002402ace29f0, L_000002402ace14b0, C4<0>, C4<0>;
L_000002402ace41a0 .functor OR 1, L_000002402ace4910, L_000002402ace1550, C4<0>, C4<0>;
L_000002402ace4280 .functor OR 1, L_000002402ace41a0, L_000002402ace3670, C4<0>, C4<0>;
L_000002402ace4fa0 .functor OR 1, L_000002402ace4280, L_000002402ace3530, C4<0>, C4<0>;
v000002402acb9270_0 .net "ID_opcode", 11 0, v000002402acca360_0;  alias, 1 drivers
L_000002402ad00670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000002402acb9590_0 .net/2u *"_ivl_0", 11 0, L_000002402ad00670;  1 drivers
L_000002402ad00700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000002402acb9d10_0 .net/2u *"_ivl_10", 11 0, L_000002402ad00700;  1 drivers
L_000002402ad00bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000002402acb7c90_0 .net/2u *"_ivl_102", 11 0, L_000002402ad00bc8;  1 drivers
L_000002402ad00c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002402acb9310_0 .net/2u *"_ivl_106", 11 0, L_000002402ad00c10;  1 drivers
v000002402acb7f10_0 .net *"_ivl_12", 0 0, L_000002402acdf2f0;  1 drivers
v000002402acb7d30_0 .net *"_ivl_15", 0 0, L_000002402ace5b00;  1 drivers
L_000002402ad00748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000002402acb8190_0 .net/2u *"_ivl_16", 11 0, L_000002402ad00748;  1 drivers
v000002402acb9a90_0 .net *"_ivl_18", 0 0, L_000002402acdf390;  1 drivers
v000002402acb8f50_0 .net *"_ivl_2", 0 0, L_000002402acdf110;  1 drivers
v000002402acb9630_0 .net *"_ivl_21", 0 0, L_000002402ace40c0;  1 drivers
L_000002402ad00790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000002402acb9770_0 .net/2u *"_ivl_22", 11 0, L_000002402ad00790;  1 drivers
v000002402acb7e70_0 .net *"_ivl_24", 0 0, L_000002402acdf570;  1 drivers
v000002402acb8a50_0 .net *"_ivl_27", 0 0, L_000002402ace5080;  1 drivers
L_000002402ad007d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002402acb84b0_0 .net/2u *"_ivl_28", 11 0, L_000002402ad007d8;  1 drivers
v000002402acb8050_0 .net *"_ivl_30", 0 0, L_000002402acdf610;  1 drivers
v000002402acb8730_0 .net *"_ivl_33", 0 0, L_000002402ace44b0;  1 drivers
L_000002402ad00820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000002402acb99f0_0 .net/2u *"_ivl_34", 11 0, L_000002402ad00820;  1 drivers
v000002402acb9e50_0 .net *"_ivl_36", 0 0, L_000002402acdf6b0;  1 drivers
v000002402acb93b0_0 .net *"_ivl_39", 0 0, L_000002402ace5470;  1 drivers
L_000002402ad006b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000002402acb8230_0 .net/2u *"_ivl_4", 11 0, L_000002402ad006b8;  1 drivers
L_000002402ad00868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000002402acb8e10_0 .net/2u *"_ivl_40", 11 0, L_000002402ad00868;  1 drivers
v000002402acb8af0_0 .net *"_ivl_42", 0 0, L_000002402acdf9d0;  1 drivers
v000002402acb87d0_0 .net *"_ivl_45", 0 0, L_000002402ace4130;  1 drivers
L_000002402ad008b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000002402acba030_0 .net/2u *"_ivl_46", 11 0, L_000002402ad008b0;  1 drivers
v000002402acb98b0_0 .net *"_ivl_48", 0 0, L_000002402acdfa70;  1 drivers
L_000002402ad008f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002402acb7dd0_0 .net/2u *"_ivl_52", 11 0, L_000002402ad008f8;  1 drivers
L_000002402ad00940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002402acb9950_0 .net/2u *"_ivl_56", 11 0, L_000002402ad00940;  1 drivers
v000002402acb94f0_0 .net *"_ivl_6", 0 0, L_000002402acdf250;  1 drivers
L_000002402ad00988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002402acb9f90_0 .net/2u *"_ivl_60", 11 0, L_000002402ad00988;  1 drivers
L_000002402ad009d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000002402acb89b0_0 .net/2u *"_ivl_64", 11 0, L_000002402ad009d0;  1 drivers
L_000002402ad00a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002402acb80f0_0 .net/2u *"_ivl_68", 11 0, L_000002402ad00a18;  1 drivers
L_000002402ad00a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002402acb9db0_0 .net/2u *"_ivl_72", 11 0, L_000002402ad00a60;  1 drivers
v000002402acb91d0_0 .net *"_ivl_74", 0 0, L_000002402ace29f0;  1 drivers
L_000002402ad00aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002402acb9b30_0 .net/2u *"_ivl_76", 11 0, L_000002402ad00aa8;  1 drivers
v000002402acb8ff0_0 .net *"_ivl_78", 0 0, L_000002402ace14b0;  1 drivers
v000002402acb8b90_0 .net *"_ivl_81", 0 0, L_000002402ace4910;  1 drivers
L_000002402ad00af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002402acb8410_0 .net/2u *"_ivl_82", 11 0, L_000002402ad00af0;  1 drivers
v000002402acb82d0_0 .net *"_ivl_84", 0 0, L_000002402ace1550;  1 drivers
v000002402acb8370_0 .net *"_ivl_87", 0 0, L_000002402ace41a0;  1 drivers
L_000002402ad00b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002402acb9bd0_0 .net/2u *"_ivl_88", 11 0, L_000002402ad00b38;  1 drivers
v000002402acb8d70_0 .net *"_ivl_9", 0 0, L_000002402ace4440;  1 drivers
v000002402acb9c70_0 .net *"_ivl_90", 0 0, L_000002402ace3670;  1 drivers
v000002402acb8550_0 .net *"_ivl_93", 0 0, L_000002402ace4280;  1 drivers
L_000002402ad00b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002402acb7fb0_0 .net/2u *"_ivl_94", 11 0, L_000002402ad00b80;  1 drivers
v000002402acba0d0_0 .net *"_ivl_96", 0 0, L_000002402ace3530;  1 drivers
v000002402acba350_0 .net *"_ivl_99", 0 0, L_000002402ace4fa0;  1 drivers
v000002402acb85f0_0 .net "is_beq", 0 0, L_000002402acdfcf0;  alias, 1 drivers
v000002402acb8c30_0 .net "is_bne", 0 0, L_000002402acdfd90;  alias, 1 drivers
v000002402acba170_0 .net "is_j", 0 0, L_000002402ace1af0;  alias, 1 drivers
v000002402acba210_0 .net "is_jal", 0 0, L_000002402ace2090;  alias, 1 drivers
v000002402acb8690_0 .net "is_jr", 0 0, L_000002402acdfed0;  alias, 1 drivers
v000002402acb8870_0 .net "is_oper2_immed", 0 0, L_000002402ace4e50;  alias, 1 drivers
v000002402acb8910_0 .net "memread", 0 0, L_000002402ace1c30;  alias, 1 drivers
v000002402acba2b0_0 .net "memwrite", 0 0, L_000002402ace3350;  alias, 1 drivers
v000002402acb8cd0_0 .net "regwrite", 0 0, L_000002402ace2270;  alias, 1 drivers
L_000002402acdf110 .cmp/eq 12, v000002402acca360_0, L_000002402ad00670;
L_000002402acdf250 .cmp/eq 12, v000002402acca360_0, L_000002402ad006b8;
L_000002402acdf2f0 .cmp/eq 12, v000002402acca360_0, L_000002402ad00700;
L_000002402acdf390 .cmp/eq 12, v000002402acca360_0, L_000002402ad00748;
L_000002402acdf570 .cmp/eq 12, v000002402acca360_0, L_000002402ad00790;
L_000002402acdf610 .cmp/eq 12, v000002402acca360_0, L_000002402ad007d8;
L_000002402acdf6b0 .cmp/eq 12, v000002402acca360_0, L_000002402ad00820;
L_000002402acdf9d0 .cmp/eq 12, v000002402acca360_0, L_000002402ad00868;
L_000002402acdfa70 .cmp/eq 12, v000002402acca360_0, L_000002402ad008b0;
L_000002402acdfcf0 .cmp/eq 12, v000002402acca360_0, L_000002402ad008f8;
L_000002402acdfd90 .cmp/eq 12, v000002402acca360_0, L_000002402ad00940;
L_000002402acdfed0 .cmp/eq 12, v000002402acca360_0, L_000002402ad00988;
L_000002402ace2090 .cmp/eq 12, v000002402acca360_0, L_000002402ad009d0;
L_000002402ace1af0 .cmp/eq 12, v000002402acca360_0, L_000002402ad00a18;
L_000002402ace29f0 .cmp/eq 12, v000002402acca360_0, L_000002402ad00a60;
L_000002402ace14b0 .cmp/eq 12, v000002402acca360_0, L_000002402ad00aa8;
L_000002402ace1550 .cmp/eq 12, v000002402acca360_0, L_000002402ad00af0;
L_000002402ace3670 .cmp/eq 12, v000002402acca360_0, L_000002402ad00b38;
L_000002402ace3530 .cmp/eq 12, v000002402acca360_0, L_000002402ad00b80;
L_000002402ace2270 .reduce/nor L_000002402ace4fa0;
L_000002402ace1c30 .cmp/eq 12, v000002402acca360_0, L_000002402ad00bc8;
L_000002402ace3350 .cmp/eq 12, v000002402acca360_0, L_000002402ad00c10;
S_000002402acaed70 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000002402acb04e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000002402acc8f40 .param/l "add" 0 9 6, C4<000000100000>;
P_000002402acc8f78 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002402acc8fb0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002402acc8fe8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002402acc9020 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002402acc9058 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002402acc9090 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002402acc90c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002402acc9100 .param/l "j" 0 9 19, C4<000010000000>;
P_000002402acc9138 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002402acc9170 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002402acc91a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002402acc91e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002402acc9218 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002402acc9250 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002402acc9288 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002402acc92c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002402acc92f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002402acc9330 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002402acc9368 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002402acc93a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002402acc93d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002402acc9410 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002402acc9448 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002402acc9480 .param/l "xori" 0 9 12, C4<001110000000>;
v000002402acb7bf0_0 .var "Immed", 31 0;
v000002402acb9130_0 .net "Inst", 31 0, v000002402acbcfb0_0;  alias, 1 drivers
v000002402acb8eb0_0 .net "opcode", 11 0, v000002402acca360_0;  alias, 1 drivers
E_000002402ac2c390 .event anyedge, v000002402acb1560_0, v000002402acb9130_0;
S_000002402acaef00 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000002402acb04e0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000002402acbbcf0_0 .var "Read_data1", 31 0;
v000002402acbc3d0_0 .var "Read_data2", 31 0;
v000002402acbb610_0 .net "Read_reg1", 4 0, v000002402accb760_0;  alias, 1 drivers
v000002402acba5d0_0 .net "Read_reg2", 4 0, v000002402accb800_0;  alias, 1 drivers
v000002402acba8f0_0 .net "Write_data", 31 0, L_000002402ad4bd90;  alias, 1 drivers
v000002402acbcb50_0 .net "Write_en", 0 0, v000002402accce80_0;  alias, 1 drivers
v000002402acbb930_0 .net "Write_reg", 4 0, v000002402acccfc0_0;  alias, 1 drivers
v000002402acbc650_0 .net "clk", 0 0, L_000002402ac1fac0;  alias, 1 drivers
v000002402acbb110_0 .var/i "i", 31 0;
v000002402acbb6b0 .array "reg_file", 0 31, 31 0;
v000002402acbc0b0_0 .net "rst", 0 0, v000002402acde7b0_0;  alias, 1 drivers
E_000002402ac2bc90 .event posedge, v000002402acb7970_0;
S_000002402acaf540 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000002402acaef00;
 .timescale 0 0;
v000002402acba990_0 .var/i "i", 31 0;
S_000002402acb0350 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000002402a9d9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000002402acc94c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002402acc94f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002402acc9530 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002402acc9568 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002402acc95a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002402acc95d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002402acc9610 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002402acc9648 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002402acc9680 .param/l "j" 0 9 19, C4<000010000000>;
P_000002402acc96b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002402acc96f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002402acc9728 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002402acc9760 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002402acc9798 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002402acc97d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002402acc9808 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002402acc9840 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002402acc9878 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002402acc98b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002402acc98e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002402acc9920 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002402acc9958 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002402acc9990 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002402acc99c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002402acc9a00 .param/l "xori" 0 9 12, C4<001110000000>;
v000002402acbcfb0_0 .var "ID_INST", 31 0;
v000002402acbd050_0 .var "ID_PC", 31 0;
v000002402acca360_0 .var "ID_opcode", 11 0;
v000002402acc9f00_0 .var "ID_rd_ind", 4 0;
v000002402accb760_0 .var "ID_rs1_ind", 4 0;
v000002402accb800_0 .var "ID_rs2_ind", 4 0;
v000002402accb940_0 .net "IF_FLUSH", 0 0, v000002402acb9ef0_0;  alias, 1 drivers
v000002402accbf80_0 .net "IF_INST", 31 0, L_000002402ace4d00;  alias, 1 drivers
v000002402acca040_0 .net "IF_PC", 31 0, v000002402accaae0_0;  alias, 1 drivers
v000002402accaea0_0 .net "clk", 0 0, L_000002402ace4b40;  1 drivers
v000002402acc9b40_0 .net "if_id_Write", 0 0, v000002402acb96d0_0;  alias, 1 drivers
v000002402accb9e0_0 .net "rst", 0 0, v000002402acde7b0_0;  alias, 1 drivers
E_000002402ac2c650 .event posedge, v000002402aca2d40_0, v000002402accaea0_0;
S_000002402acaea50 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000002402a9d9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000002402accc8e0_0 .net "EX1_PFC", 31 0, L_000002402ace24f0;  alias, 1 drivers
v000002402acce5a0_0 .net "EX2_PFC", 31 0, v000002402acb3fe0_0;  alias, 1 drivers
v000002402acccb60_0 .net "ID_PFC", 31 0, L_000002402acdfbb0;  alias, 1 drivers
v000002402accd560_0 .net "PC_src", 2 0, L_000002402acdf7f0;  alias, 1 drivers
v000002402accdf60_0 .net "PC_write", 0 0, v000002402acb9810_0;  alias, 1 drivers
L_000002402ad00088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002402acccc00_0 .net/2u *"_ivl_0", 31 0, L_000002402ad00088;  1 drivers
v000002402acccf20_0 .net "clk", 0 0, L_000002402ac1fac0;  alias, 1 drivers
v000002402acce000_0 .net "inst", 31 0, L_000002402ace4d00;  alias, 1 drivers
v000002402acce780_0 .net "inst_mem_in", 31 0, v000002402accaae0_0;  alias, 1 drivers
v000002402accd240_0 .net "pc_reg_in", 31 0, L_000002402ace47c0;  1 drivers
v000002402accd6a0_0 .net "rst", 0 0, v000002402acde7b0_0;  alias, 1 drivers
L_000002402acdef30 .arith/sum 32, v000002402accaae0_0, L_000002402ad00088;
S_000002402acae8c0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000002402acaea50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000002402ace4d00 .functor BUFZ 32, L_000002402ace0c90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002402accb080_0 .net "Data_Out", 31 0, L_000002402ace4d00;  alias, 1 drivers
v000002402accad60 .array "InstMem", 0 1023, 31 0;
v000002402acc9fa0_0 .net *"_ivl_0", 31 0, L_000002402ace0c90;  1 drivers
v000002402acca0e0_0 .net *"_ivl_3", 9 0, L_000002402ace0b50;  1 drivers
v000002402accbc60_0 .net *"_ivl_4", 11 0, L_000002402ace08d0;  1 drivers
L_000002402ad001a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002402accc200_0 .net *"_ivl_7", 1 0, L_000002402ad001a8;  1 drivers
v000002402acca720_0 .net "addr", 31 0, v000002402accaae0_0;  alias, 1 drivers
v000002402acc9e60_0 .net "clk", 0 0, L_000002402ac1fac0;  alias, 1 drivers
v000002402accb580_0 .var/i "i", 31 0;
L_000002402ace0c90 .array/port v000002402accad60, L_000002402ace08d0;
L_000002402ace0b50 .part v000002402accaae0_0, 0, 10;
L_000002402ace08d0 .concat [ 10 2 0 0], L_000002402ace0b50, L_000002402ad001a8;
S_000002402acaf6d0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000002402acaea50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000002402ac2c590 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000002402accb3a0_0 .net "DataIn", 31 0, L_000002402ace47c0;  alias, 1 drivers
v000002402accaae0_0 .var "DataOut", 31 0;
v000002402acca680_0 .net "PC_Write", 0 0, v000002402acb9810_0;  alias, 1 drivers
v000002402acc9dc0_0 .net "clk", 0 0, L_000002402ac1fac0;  alias, 1 drivers
v000002402acca400_0 .net "rst", 0 0, v000002402acde7b0_0;  alias, 1 drivers
S_000002402acaf860 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000002402acaea50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000002402ac2bad0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000002402ac21420 .functor NOT 1, L_000002402acdfb10, C4<0>, C4<0>, C4<0>;
L_000002402ac215e0 .functor NOT 1, L_000002402ace0970, C4<0>, C4<0>, C4<0>;
L_000002402ac21730 .functor AND 1, L_000002402ac21420, L_000002402ac215e0, C4<1>, C4<1>;
L_000002402ac21570 .functor NOT 1, L_000002402ace01f0, C4<0>, C4<0>, C4<0>;
L_000002402abbd260 .functor AND 1, L_000002402ac21730, L_000002402ac21570, C4<1>, C4<1>;
L_000002402abbd5e0 .functor AND 32, L_000002402acdf750, L_000002402acdef30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002402abbd9d0 .functor NOT 1, L_000002402ace06f0, C4<0>, C4<0>, C4<0>;
L_000002402abbda40 .functor NOT 1, L_000002402acdf430, C4<0>, C4<0>, C4<0>;
L_000002402ace4bb0 .functor AND 1, L_000002402abbd9d0, L_000002402abbda40, C4<1>, C4<1>;
L_000002402ace4ec0 .functor AND 1, L_000002402ace4bb0, L_000002402ace0790, C4<1>, C4<1>;
L_000002402ace4f30 .functor AND 32, L_000002402acdfc50, L_000002402acdfbb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002402ace58d0 .functor OR 32, L_000002402abbd5e0, L_000002402ace4f30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002402ace5240 .functor NOT 1, L_000002402acdeb70, C4<0>, C4<0>, C4<0>;
L_000002402ace4ad0 .functor AND 1, L_000002402ace5240, L_000002402ace0290, C4<1>, C4<1>;
L_000002402ace4360 .functor NOT 1, L_000002402acdfe30, C4<0>, C4<0>, C4<0>;
L_000002402ace52b0 .functor AND 1, L_000002402ace4ad0, L_000002402ace4360, C4<1>, C4<1>;
L_000002402ace4d70 .functor AND 32, L_000002402acdff70, v000002402accaae0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002402ace5320 .functor OR 32, L_000002402ace58d0, L_000002402ace4d70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002402ace51d0 .functor NOT 1, L_000002402ace00b0, C4<0>, C4<0>, C4<0>;
L_000002402ace48a0 .functor AND 1, L_000002402ace51d0, L_000002402ace0470, C4<1>, C4<1>;
L_000002402ace5b70 .functor AND 1, L_000002402ace48a0, L_000002402ace0fb0, C4<1>, C4<1>;
L_000002402ace4590 .functor AND 32, L_000002402acdf1b0, L_000002402ace24f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002402ace4a60 .functor OR 32, L_000002402ace5320, L_000002402ace4590, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002402ace5860 .functor NOT 1, L_000002402ace0330, C4<0>, C4<0>, C4<0>;
L_000002402ace43d0 .functor AND 1, L_000002402acdecb0, L_000002402ace5860, C4<1>, C4<1>;
L_000002402ace5940 .functor NOT 1, L_000002402ace0830, C4<0>, C4<0>, C4<0>;
L_000002402ace59b0 .functor AND 1, L_000002402ace43d0, L_000002402ace5940, C4<1>, C4<1>;
L_000002402ace4830 .functor AND 32, L_000002402ace05b0, v000002402acb3fe0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002402ace47c0 .functor OR 32, L_000002402ace4a60, L_000002402ace4830, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002402acca180_0 .net *"_ivl_1", 0 0, L_000002402acdfb10;  1 drivers
v000002402accb300_0 .net *"_ivl_11", 0 0, L_000002402ace01f0;  1 drivers
v000002402acca220_0 .net *"_ivl_12", 0 0, L_000002402ac21570;  1 drivers
v000002402acc9aa0_0 .net *"_ivl_14", 0 0, L_000002402abbd260;  1 drivers
v000002402accba80_0 .net *"_ivl_16", 31 0, L_000002402acdf750;  1 drivers
v000002402acca7c0_0 .net *"_ivl_18", 31 0, L_000002402abbd5e0;  1 drivers
v000002402accbb20_0 .net *"_ivl_2", 0 0, L_000002402ac21420;  1 drivers
v000002402accb8a0_0 .net *"_ivl_21", 0 0, L_000002402ace06f0;  1 drivers
v000002402acc9be0_0 .net *"_ivl_22", 0 0, L_000002402abbd9d0;  1 drivers
v000002402accb4e0_0 .net *"_ivl_25", 0 0, L_000002402acdf430;  1 drivers
v000002402accc020_0 .net *"_ivl_26", 0 0, L_000002402abbda40;  1 drivers
v000002402accc0c0_0 .net *"_ivl_28", 0 0, L_000002402ace4bb0;  1 drivers
v000002402acca2c0_0 .net *"_ivl_31", 0 0, L_000002402ace0790;  1 drivers
v000002402accacc0_0 .net *"_ivl_32", 0 0, L_000002402ace4ec0;  1 drivers
v000002402acca900_0 .net *"_ivl_34", 31 0, L_000002402acdfc50;  1 drivers
v000002402accaa40_0 .net *"_ivl_36", 31 0, L_000002402ace4f30;  1 drivers
v000002402accc160_0 .net *"_ivl_38", 31 0, L_000002402ace58d0;  1 drivers
v000002402accbbc0_0 .net *"_ivl_41", 0 0, L_000002402acdeb70;  1 drivers
v000002402accbd00_0 .net *"_ivl_42", 0 0, L_000002402ace5240;  1 drivers
v000002402accbda0_0 .net *"_ivl_45", 0 0, L_000002402ace0290;  1 drivers
v000002402acca860_0 .net *"_ivl_46", 0 0, L_000002402ace4ad0;  1 drivers
v000002402acca4a0_0 .net *"_ivl_49", 0 0, L_000002402acdfe30;  1 drivers
v000002402accbe40_0 .net *"_ivl_5", 0 0, L_000002402ace0970;  1 drivers
v000002402accb120_0 .net *"_ivl_50", 0 0, L_000002402ace4360;  1 drivers
v000002402acca9a0_0 .net *"_ivl_52", 0 0, L_000002402ace52b0;  1 drivers
v000002402accbee0_0 .net *"_ivl_54", 31 0, L_000002402acdff70;  1 drivers
v000002402acca540_0 .net *"_ivl_56", 31 0, L_000002402ace4d70;  1 drivers
v000002402acca5e0_0 .net *"_ivl_58", 31 0, L_000002402ace5320;  1 drivers
v000002402acc9c80_0 .net *"_ivl_6", 0 0, L_000002402ac215e0;  1 drivers
v000002402accae00_0 .net *"_ivl_61", 0 0, L_000002402ace00b0;  1 drivers
v000002402accb620_0 .net *"_ivl_62", 0 0, L_000002402ace51d0;  1 drivers
v000002402accaf40_0 .net *"_ivl_65", 0 0, L_000002402ace0470;  1 drivers
v000002402accab80_0 .net *"_ivl_66", 0 0, L_000002402ace48a0;  1 drivers
v000002402accb6c0_0 .net *"_ivl_69", 0 0, L_000002402ace0fb0;  1 drivers
v000002402accac20_0 .net *"_ivl_70", 0 0, L_000002402ace5b70;  1 drivers
v000002402acc9d20_0 .net *"_ivl_72", 31 0, L_000002402acdf1b0;  1 drivers
v000002402accafe0_0 .net *"_ivl_74", 31 0, L_000002402ace4590;  1 drivers
v000002402accb1c0_0 .net *"_ivl_76", 31 0, L_000002402ace4a60;  1 drivers
v000002402accb260_0 .net *"_ivl_79", 0 0, L_000002402acdecb0;  1 drivers
v000002402acce500_0 .net *"_ivl_8", 0 0, L_000002402ac21730;  1 drivers
v000002402accc660_0 .net *"_ivl_81", 0 0, L_000002402ace0330;  1 drivers
v000002402acce8c0_0 .net *"_ivl_82", 0 0, L_000002402ace5860;  1 drivers
v000002402accdc40_0 .net *"_ivl_84", 0 0, L_000002402ace43d0;  1 drivers
v000002402acce820_0 .net *"_ivl_87", 0 0, L_000002402ace0830;  1 drivers
v000002402accc520_0 .net *"_ivl_88", 0 0, L_000002402ace5940;  1 drivers
v000002402accda60_0 .net *"_ivl_90", 0 0, L_000002402ace59b0;  1 drivers
v000002402accd600_0 .net *"_ivl_92", 31 0, L_000002402ace05b0;  1 drivers
v000002402accc5c0_0 .net *"_ivl_94", 31 0, L_000002402ace4830;  1 drivers
v000002402accc700_0 .net "ina", 31 0, L_000002402acdef30;  1 drivers
v000002402accc7a0_0 .net "inb", 31 0, L_000002402acdfbb0;  alias, 1 drivers
v000002402accdce0_0 .net "inc", 31 0, v000002402accaae0_0;  alias, 1 drivers
v000002402accd420_0 .net "ind", 31 0, L_000002402ace24f0;  alias, 1 drivers
v000002402accde20_0 .net "ine", 31 0, v000002402acb3fe0_0;  alias, 1 drivers
L_000002402ad000d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002402accc840_0 .net "inf", 31 0, L_000002402ad000d0;  1 drivers
L_000002402ad00118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002402acce3c0_0 .net "ing", 31 0, L_000002402ad00118;  1 drivers
L_000002402ad00160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002402acccd40_0 .net "inh", 31 0, L_000002402ad00160;  1 drivers
v000002402accd1a0_0 .net "out", 31 0, L_000002402ace47c0;  alias, 1 drivers
v000002402acce960_0 .net "sel", 2 0, L_000002402acdf7f0;  alias, 1 drivers
L_000002402acdfb10 .part L_000002402acdf7f0, 2, 1;
L_000002402ace0970 .part L_000002402acdf7f0, 1, 1;
L_000002402ace01f0 .part L_000002402acdf7f0, 0, 1;
LS_000002402acdf750_0_0 .concat [ 1 1 1 1], L_000002402abbd260, L_000002402abbd260, L_000002402abbd260, L_000002402abbd260;
LS_000002402acdf750_0_4 .concat [ 1 1 1 1], L_000002402abbd260, L_000002402abbd260, L_000002402abbd260, L_000002402abbd260;
LS_000002402acdf750_0_8 .concat [ 1 1 1 1], L_000002402abbd260, L_000002402abbd260, L_000002402abbd260, L_000002402abbd260;
LS_000002402acdf750_0_12 .concat [ 1 1 1 1], L_000002402abbd260, L_000002402abbd260, L_000002402abbd260, L_000002402abbd260;
LS_000002402acdf750_0_16 .concat [ 1 1 1 1], L_000002402abbd260, L_000002402abbd260, L_000002402abbd260, L_000002402abbd260;
LS_000002402acdf750_0_20 .concat [ 1 1 1 1], L_000002402abbd260, L_000002402abbd260, L_000002402abbd260, L_000002402abbd260;
LS_000002402acdf750_0_24 .concat [ 1 1 1 1], L_000002402abbd260, L_000002402abbd260, L_000002402abbd260, L_000002402abbd260;
LS_000002402acdf750_0_28 .concat [ 1 1 1 1], L_000002402abbd260, L_000002402abbd260, L_000002402abbd260, L_000002402abbd260;
LS_000002402acdf750_1_0 .concat [ 4 4 4 4], LS_000002402acdf750_0_0, LS_000002402acdf750_0_4, LS_000002402acdf750_0_8, LS_000002402acdf750_0_12;
LS_000002402acdf750_1_4 .concat [ 4 4 4 4], LS_000002402acdf750_0_16, LS_000002402acdf750_0_20, LS_000002402acdf750_0_24, LS_000002402acdf750_0_28;
L_000002402acdf750 .concat [ 16 16 0 0], LS_000002402acdf750_1_0, LS_000002402acdf750_1_4;
L_000002402ace06f0 .part L_000002402acdf7f0, 2, 1;
L_000002402acdf430 .part L_000002402acdf7f0, 1, 1;
L_000002402ace0790 .part L_000002402acdf7f0, 0, 1;
LS_000002402acdfc50_0_0 .concat [ 1 1 1 1], L_000002402ace4ec0, L_000002402ace4ec0, L_000002402ace4ec0, L_000002402ace4ec0;
LS_000002402acdfc50_0_4 .concat [ 1 1 1 1], L_000002402ace4ec0, L_000002402ace4ec0, L_000002402ace4ec0, L_000002402ace4ec0;
LS_000002402acdfc50_0_8 .concat [ 1 1 1 1], L_000002402ace4ec0, L_000002402ace4ec0, L_000002402ace4ec0, L_000002402ace4ec0;
LS_000002402acdfc50_0_12 .concat [ 1 1 1 1], L_000002402ace4ec0, L_000002402ace4ec0, L_000002402ace4ec0, L_000002402ace4ec0;
LS_000002402acdfc50_0_16 .concat [ 1 1 1 1], L_000002402ace4ec0, L_000002402ace4ec0, L_000002402ace4ec0, L_000002402ace4ec0;
LS_000002402acdfc50_0_20 .concat [ 1 1 1 1], L_000002402ace4ec0, L_000002402ace4ec0, L_000002402ace4ec0, L_000002402ace4ec0;
LS_000002402acdfc50_0_24 .concat [ 1 1 1 1], L_000002402ace4ec0, L_000002402ace4ec0, L_000002402ace4ec0, L_000002402ace4ec0;
LS_000002402acdfc50_0_28 .concat [ 1 1 1 1], L_000002402ace4ec0, L_000002402ace4ec0, L_000002402ace4ec0, L_000002402ace4ec0;
LS_000002402acdfc50_1_0 .concat [ 4 4 4 4], LS_000002402acdfc50_0_0, LS_000002402acdfc50_0_4, LS_000002402acdfc50_0_8, LS_000002402acdfc50_0_12;
LS_000002402acdfc50_1_4 .concat [ 4 4 4 4], LS_000002402acdfc50_0_16, LS_000002402acdfc50_0_20, LS_000002402acdfc50_0_24, LS_000002402acdfc50_0_28;
L_000002402acdfc50 .concat [ 16 16 0 0], LS_000002402acdfc50_1_0, LS_000002402acdfc50_1_4;
L_000002402acdeb70 .part L_000002402acdf7f0, 2, 1;
L_000002402ace0290 .part L_000002402acdf7f0, 1, 1;
L_000002402acdfe30 .part L_000002402acdf7f0, 0, 1;
LS_000002402acdff70_0_0 .concat [ 1 1 1 1], L_000002402ace52b0, L_000002402ace52b0, L_000002402ace52b0, L_000002402ace52b0;
LS_000002402acdff70_0_4 .concat [ 1 1 1 1], L_000002402ace52b0, L_000002402ace52b0, L_000002402ace52b0, L_000002402ace52b0;
LS_000002402acdff70_0_8 .concat [ 1 1 1 1], L_000002402ace52b0, L_000002402ace52b0, L_000002402ace52b0, L_000002402ace52b0;
LS_000002402acdff70_0_12 .concat [ 1 1 1 1], L_000002402ace52b0, L_000002402ace52b0, L_000002402ace52b0, L_000002402ace52b0;
LS_000002402acdff70_0_16 .concat [ 1 1 1 1], L_000002402ace52b0, L_000002402ace52b0, L_000002402ace52b0, L_000002402ace52b0;
LS_000002402acdff70_0_20 .concat [ 1 1 1 1], L_000002402ace52b0, L_000002402ace52b0, L_000002402ace52b0, L_000002402ace52b0;
LS_000002402acdff70_0_24 .concat [ 1 1 1 1], L_000002402ace52b0, L_000002402ace52b0, L_000002402ace52b0, L_000002402ace52b0;
LS_000002402acdff70_0_28 .concat [ 1 1 1 1], L_000002402ace52b0, L_000002402ace52b0, L_000002402ace52b0, L_000002402ace52b0;
LS_000002402acdff70_1_0 .concat [ 4 4 4 4], LS_000002402acdff70_0_0, LS_000002402acdff70_0_4, LS_000002402acdff70_0_8, LS_000002402acdff70_0_12;
LS_000002402acdff70_1_4 .concat [ 4 4 4 4], LS_000002402acdff70_0_16, LS_000002402acdff70_0_20, LS_000002402acdff70_0_24, LS_000002402acdff70_0_28;
L_000002402acdff70 .concat [ 16 16 0 0], LS_000002402acdff70_1_0, LS_000002402acdff70_1_4;
L_000002402ace00b0 .part L_000002402acdf7f0, 2, 1;
L_000002402ace0470 .part L_000002402acdf7f0, 1, 1;
L_000002402ace0fb0 .part L_000002402acdf7f0, 0, 1;
LS_000002402acdf1b0_0_0 .concat [ 1 1 1 1], L_000002402ace5b70, L_000002402ace5b70, L_000002402ace5b70, L_000002402ace5b70;
LS_000002402acdf1b0_0_4 .concat [ 1 1 1 1], L_000002402ace5b70, L_000002402ace5b70, L_000002402ace5b70, L_000002402ace5b70;
LS_000002402acdf1b0_0_8 .concat [ 1 1 1 1], L_000002402ace5b70, L_000002402ace5b70, L_000002402ace5b70, L_000002402ace5b70;
LS_000002402acdf1b0_0_12 .concat [ 1 1 1 1], L_000002402ace5b70, L_000002402ace5b70, L_000002402ace5b70, L_000002402ace5b70;
LS_000002402acdf1b0_0_16 .concat [ 1 1 1 1], L_000002402ace5b70, L_000002402ace5b70, L_000002402ace5b70, L_000002402ace5b70;
LS_000002402acdf1b0_0_20 .concat [ 1 1 1 1], L_000002402ace5b70, L_000002402ace5b70, L_000002402ace5b70, L_000002402ace5b70;
LS_000002402acdf1b0_0_24 .concat [ 1 1 1 1], L_000002402ace5b70, L_000002402ace5b70, L_000002402ace5b70, L_000002402ace5b70;
LS_000002402acdf1b0_0_28 .concat [ 1 1 1 1], L_000002402ace5b70, L_000002402ace5b70, L_000002402ace5b70, L_000002402ace5b70;
LS_000002402acdf1b0_1_0 .concat [ 4 4 4 4], LS_000002402acdf1b0_0_0, LS_000002402acdf1b0_0_4, LS_000002402acdf1b0_0_8, LS_000002402acdf1b0_0_12;
LS_000002402acdf1b0_1_4 .concat [ 4 4 4 4], LS_000002402acdf1b0_0_16, LS_000002402acdf1b0_0_20, LS_000002402acdf1b0_0_24, LS_000002402acdf1b0_0_28;
L_000002402acdf1b0 .concat [ 16 16 0 0], LS_000002402acdf1b0_1_0, LS_000002402acdf1b0_1_4;
L_000002402acdecb0 .part L_000002402acdf7f0, 2, 1;
L_000002402ace0330 .part L_000002402acdf7f0, 1, 1;
L_000002402ace0830 .part L_000002402acdf7f0, 0, 1;
LS_000002402ace05b0_0_0 .concat [ 1 1 1 1], L_000002402ace59b0, L_000002402ace59b0, L_000002402ace59b0, L_000002402ace59b0;
LS_000002402ace05b0_0_4 .concat [ 1 1 1 1], L_000002402ace59b0, L_000002402ace59b0, L_000002402ace59b0, L_000002402ace59b0;
LS_000002402ace05b0_0_8 .concat [ 1 1 1 1], L_000002402ace59b0, L_000002402ace59b0, L_000002402ace59b0, L_000002402ace59b0;
LS_000002402ace05b0_0_12 .concat [ 1 1 1 1], L_000002402ace59b0, L_000002402ace59b0, L_000002402ace59b0, L_000002402ace59b0;
LS_000002402ace05b0_0_16 .concat [ 1 1 1 1], L_000002402ace59b0, L_000002402ace59b0, L_000002402ace59b0, L_000002402ace59b0;
LS_000002402ace05b0_0_20 .concat [ 1 1 1 1], L_000002402ace59b0, L_000002402ace59b0, L_000002402ace59b0, L_000002402ace59b0;
LS_000002402ace05b0_0_24 .concat [ 1 1 1 1], L_000002402ace59b0, L_000002402ace59b0, L_000002402ace59b0, L_000002402ace59b0;
LS_000002402ace05b0_0_28 .concat [ 1 1 1 1], L_000002402ace59b0, L_000002402ace59b0, L_000002402ace59b0, L_000002402ace59b0;
LS_000002402ace05b0_1_0 .concat [ 4 4 4 4], LS_000002402ace05b0_0_0, LS_000002402ace05b0_0_4, LS_000002402ace05b0_0_8, LS_000002402ace05b0_0_12;
LS_000002402ace05b0_1_4 .concat [ 4 4 4 4], LS_000002402ace05b0_0_16, LS_000002402ace05b0_0_20, LS_000002402ace05b0_0_24, LS_000002402ace05b0_0_28;
L_000002402ace05b0 .concat [ 16 16 0 0], LS_000002402ace05b0_1_0, LS_000002402ace05b0_1_4;
S_000002402acafea0 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_000002402a9d9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000002402acce140_0 .net "Write_Data", 31 0, v000002402aca2fc0_0;  alias, 1 drivers
v000002402accdb00_0 .net "addr", 31 0, v000002402aca2480_0;  alias, 1 drivers
v000002402acce1e0_0 .net "clk", 0 0, L_000002402ac1fac0;  alias, 1 drivers
v000002402acce280_0 .net "mem_out", 31 0, v000002402accdd80_0;  alias, 1 drivers
v000002402accdba0_0 .net "mem_read", 0 0, v000002402aca2b60_0;  alias, 1 drivers
v000002402acce640_0 .net "mem_write", 0 0, v000002402aca2ca0_0;  alias, 1 drivers
S_000002402acafb80 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000002402acafea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000002402accd4c0 .array "DataMem", 1023 0, 31 0;
v000002402accea00_0 .net "Data_In", 31 0, v000002402aca2fc0_0;  alias, 1 drivers
v000002402accdd80_0 .var "Data_Out", 31 0;
v000002402acccca0_0 .net "Write_en", 0 0, v000002402aca2ca0_0;  alias, 1 drivers
v000002402accd740_0 .net "addr", 31 0, v000002402aca2480_0;  alias, 1 drivers
v000002402accdec0_0 .net "clk", 0 0, L_000002402ac1fac0;  alias, 1 drivers
v000002402acce0a0_0 .var/i "i", 31 0;
S_000002402acb0030 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_000002402a9d9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000002402acdba70 .param/l "add" 0 9 6, C4<000000100000>;
P_000002402acdbaa8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002402acdbae0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002402acdbb18 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002402acdbb50 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002402acdbb88 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002402acdbbc0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002402acdbbf8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002402acdbc30 .param/l "j" 0 9 19, C4<000010000000>;
P_000002402acdbc68 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002402acdbca0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002402acdbcd8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002402acdbd10 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002402acdbd48 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002402acdbd80 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002402acdbdb8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002402acdbdf0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002402acdbe28 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002402acdbe60 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002402acdbe98 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002402acdbed0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002402acdbf08 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002402acdbf40 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002402acdbf78 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002402acdbfb0 .param/l "xori" 0 9 12, C4<001110000000>;
v000002402accd2e0_0 .net "MEM_ALU_OUT", 31 0, v000002402aca2480_0;  alias, 1 drivers
v000002402acce320_0 .net "MEM_Data_mem_out", 31 0, v000002402accdd80_0;  alias, 1 drivers
v000002402acce460_0 .net "MEM_memread", 0 0, v000002402aca2b60_0;  alias, 1 drivers
v000002402accca20_0 .net "MEM_opcode", 11 0, v000002402aca3380_0;  alias, 1 drivers
v000002402accd380_0 .net "MEM_rd_ind", 4 0, v000002402aca25c0_0;  alias, 1 drivers
v000002402accc2a0_0 .net "MEM_rd_indzero", 0 0, v000002402aca20c0_0;  alias, 1 drivers
v000002402accc980_0 .net "MEM_regwrite", 0 0, v000002402aca1da0_0;  alias, 1 drivers
v000002402accd7e0_0 .var "WB_ALU_OUT", 31 0;
v000002402accc340_0 .var "WB_Data_mem_out", 31 0;
v000002402acce6e0_0 .var "WB_memread", 0 0;
v000002402acccfc0_0 .var "WB_rd_ind", 4 0;
v000002402accc3e0_0 .var "WB_rd_indzero", 0 0;
v000002402accce80_0 .var "WB_regwrite", 0 0;
v000002402accc480_0 .net "clk", 0 0, L_000002402ad4be00;  1 drivers
v000002402acccac0_0 .var "hlt", 0 0;
v000002402acccde0_0 .net "rst", 0 0, v000002402acde7b0_0;  alias, 1 drivers
E_000002402ac2b910 .event posedge, v000002402aca2d40_0, v000002402accc480_0;
S_000002402acb01c0 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_000002402a9d9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000002402ad4bcb0 .functor AND 32, v000002402accc340_0, L_000002402ad52b80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002402ad4bb60 .functor NOT 1, v000002402acce6e0_0, C4<0>, C4<0>, C4<0>;
L_000002402ad4bbd0 .functor AND 32, v000002402accd7e0_0, L_000002402ad52540, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002402ad4bd90 .functor OR 32, L_000002402ad4bcb0, L_000002402ad4bbd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002402accd060_0 .net "Write_Data_RegFile", 31 0, L_000002402ad4bd90;  alias, 1 drivers
v000002402accd100_0 .net *"_ivl_0", 31 0, L_000002402ad52b80;  1 drivers
v000002402accd880_0 .net *"_ivl_2", 31 0, L_000002402ad4bcb0;  1 drivers
v000002402accd920_0 .net *"_ivl_4", 0 0, L_000002402ad4bb60;  1 drivers
v000002402accd9c0_0 .net *"_ivl_6", 31 0, L_000002402ad52540;  1 drivers
v000002402acd0120_0 .net *"_ivl_8", 31 0, L_000002402ad4bbd0;  1 drivers
v000002402acd0940_0 .net "alu_out", 31 0, v000002402accd7e0_0;  alias, 1 drivers
v000002402accfcc0_0 .net "mem_out", 31 0, v000002402accc340_0;  alias, 1 drivers
v000002402acd0f80_0 .net "mem_read", 0 0, v000002402acce6e0_0;  alias, 1 drivers
LS_000002402ad52b80_0_0 .concat [ 1 1 1 1], v000002402acce6e0_0, v000002402acce6e0_0, v000002402acce6e0_0, v000002402acce6e0_0;
LS_000002402ad52b80_0_4 .concat [ 1 1 1 1], v000002402acce6e0_0, v000002402acce6e0_0, v000002402acce6e0_0, v000002402acce6e0_0;
LS_000002402ad52b80_0_8 .concat [ 1 1 1 1], v000002402acce6e0_0, v000002402acce6e0_0, v000002402acce6e0_0, v000002402acce6e0_0;
LS_000002402ad52b80_0_12 .concat [ 1 1 1 1], v000002402acce6e0_0, v000002402acce6e0_0, v000002402acce6e0_0, v000002402acce6e0_0;
LS_000002402ad52b80_0_16 .concat [ 1 1 1 1], v000002402acce6e0_0, v000002402acce6e0_0, v000002402acce6e0_0, v000002402acce6e0_0;
LS_000002402ad52b80_0_20 .concat [ 1 1 1 1], v000002402acce6e0_0, v000002402acce6e0_0, v000002402acce6e0_0, v000002402acce6e0_0;
LS_000002402ad52b80_0_24 .concat [ 1 1 1 1], v000002402acce6e0_0, v000002402acce6e0_0, v000002402acce6e0_0, v000002402acce6e0_0;
LS_000002402ad52b80_0_28 .concat [ 1 1 1 1], v000002402acce6e0_0, v000002402acce6e0_0, v000002402acce6e0_0, v000002402acce6e0_0;
LS_000002402ad52b80_1_0 .concat [ 4 4 4 4], LS_000002402ad52b80_0_0, LS_000002402ad52b80_0_4, LS_000002402ad52b80_0_8, LS_000002402ad52b80_0_12;
LS_000002402ad52b80_1_4 .concat [ 4 4 4 4], LS_000002402ad52b80_0_16, LS_000002402ad52b80_0_20, LS_000002402ad52b80_0_24, LS_000002402ad52b80_0_28;
L_000002402ad52b80 .concat [ 16 16 0 0], LS_000002402ad52b80_1_0, LS_000002402ad52b80_1_4;
LS_000002402ad52540_0_0 .concat [ 1 1 1 1], L_000002402ad4bb60, L_000002402ad4bb60, L_000002402ad4bb60, L_000002402ad4bb60;
LS_000002402ad52540_0_4 .concat [ 1 1 1 1], L_000002402ad4bb60, L_000002402ad4bb60, L_000002402ad4bb60, L_000002402ad4bb60;
LS_000002402ad52540_0_8 .concat [ 1 1 1 1], L_000002402ad4bb60, L_000002402ad4bb60, L_000002402ad4bb60, L_000002402ad4bb60;
LS_000002402ad52540_0_12 .concat [ 1 1 1 1], L_000002402ad4bb60, L_000002402ad4bb60, L_000002402ad4bb60, L_000002402ad4bb60;
LS_000002402ad52540_0_16 .concat [ 1 1 1 1], L_000002402ad4bb60, L_000002402ad4bb60, L_000002402ad4bb60, L_000002402ad4bb60;
LS_000002402ad52540_0_20 .concat [ 1 1 1 1], L_000002402ad4bb60, L_000002402ad4bb60, L_000002402ad4bb60, L_000002402ad4bb60;
LS_000002402ad52540_0_24 .concat [ 1 1 1 1], L_000002402ad4bb60, L_000002402ad4bb60, L_000002402ad4bb60, L_000002402ad4bb60;
LS_000002402ad52540_0_28 .concat [ 1 1 1 1], L_000002402ad4bb60, L_000002402ad4bb60, L_000002402ad4bb60, L_000002402ad4bb60;
LS_000002402ad52540_1_0 .concat [ 4 4 4 4], LS_000002402ad52540_0_0, LS_000002402ad52540_0_4, LS_000002402ad52540_0_8, LS_000002402ad52540_0_12;
LS_000002402ad52540_1_4 .concat [ 4 4 4 4], LS_000002402ad52540_0_16, LS_000002402ad52540_0_20, LS_000002402ad52540_0_24, LS_000002402ad52540_0_28;
L_000002402ad52540 .concat [ 16 16 0 0], LS_000002402ad52540_1_0, LS_000002402ad52540_1_4;
    .scope S_000002402acaf6d0;
T_0 ;
    %wait E_000002402ac2c790;
    %load/vec4 v000002402acca400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002402accaae0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002402acca680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000002402accb3a0_0;
    %assign/vec4 v000002402accaae0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002402acae8c0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002402accb580_0, 0, 32;
T_1.0 ;
    %load/vec4 v000002402accb580_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002402accb580_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002402accad60, 0, 4;
    %load/vec4 v000002402accb580_0;
    %addi 1, 0, 32;
    %store/vec4 v000002402accb580_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002402accad60, 0, 4;
    %pushi/vec4 536936450, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002402accad60, 0, 4;
    %pushi/vec4 538378239, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002402accad60, 0, 4;
    %pushi/vec4 3471394, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002402accad60, 0, 4;
    %pushi/vec4 65075242, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002402accad60, 0, 4;
    %pushi/vec4 333447185, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002402accad60, 0, 4;
    %pushi/vec4 2351431680, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002402accad60, 0, 4;
    %pushi/vec4 539164671, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002402accad60, 0, 4;
    %pushi/vec4 5642283, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002402accad60, 0, 4;
    %pushi/vec4 274726921, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002402accad60, 0, 4;
    %pushi/vec4 2353332224, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002402accad60, 0, 4;
    %pushi/vec4 11018283, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002402accad60, 0, 4;
    %pushi/vec4 6567972, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002402accad60, 0, 4;
    %pushi/vec4 283115525, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002402accad60, 0, 4;
    %pushi/vec4 541458433, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002402accad60, 0, 4;
    %pushi/vec4 2898591744, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002402accad60, 0, 4;
    %pushi/vec4 541261823, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002402accad60, 0, 4;
    %pushi/vec4 134217736, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002402accad60, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002402accad60, 0, 4;
    %pushi/vec4 2890399744, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002402accad60, 0, 4;
    %pushi/vec4 539033601, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002402accad60, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002402accad60, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002402accad60, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002402accad60, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002402accad60, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002402accad60, 0, 4;
    %end;
    .thread T_1;
    .scope S_000002402acb0350;
T_2 ;
    %wait E_000002402ac2c650;
    %load/vec4 v000002402accb9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000002402acbd050_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002402acbcfb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002402acc9f00_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002402accb800_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002402accb760_0, 0;
    %assign/vec4 v000002402acca360_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002402acc9b40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000002402accb940_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000002402acbd050_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002402acbcfb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002402acc9f00_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002402accb800_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002402accb760_0, 0;
    %assign/vec4 v000002402acca360_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000002402acc9b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000002402accbf80_0;
    %assign/vec4 v000002402acbcfb0_0, 0;
    %load/vec4 v000002402acca040_0;
    %assign/vec4 v000002402acbd050_0, 0;
    %load/vec4 v000002402accbf80_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002402accb800_0, 0;
    %load/vec4 v000002402accbf80_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002402acca360_0, 4, 5;
    %load/vec4 v000002402accbf80_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000002402accbf80_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002402acca360_0, 4, 5;
    %load/vec4 v000002402accbf80_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000002402accbf80_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002402accbf80_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000002402accbf80_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000002402accbf80_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000002402accbf80_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000002402accb760_0, 0;
    %load/vec4 v000002402accbf80_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000002402accbf80_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000002402acc9f00_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000002402accbf80_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000002402acc9f00_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000002402accbf80_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002402acc9f00_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002402acaef00;
T_3 ;
    %wait E_000002402ac2c790;
    %load/vec4 v000002402acbc0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002402acbb110_0, 0, 32;
T_3.2 ;
    %load/vec4 v000002402acbb110_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002402acbb110_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002402acbb6b0, 0, 4;
    %load/vec4 v000002402acbb110_0;
    %addi 1, 0, 32;
    %store/vec4 v000002402acbb110_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002402acbb930_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000002402acbcb50_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000002402acba8f0_0;
    %load/vec4 v000002402acbb930_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002402acbb6b0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002402acbb6b0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002402acaef00;
T_4 ;
    %wait E_000002402ac2bc90;
    %load/vec4 v000002402acbb930_0;
    %load/vec4 v000002402acbb610_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000002402acbb930_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000002402acbcb50_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000002402acba8f0_0;
    %assign/vec4 v000002402acbbcf0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002402acbb610_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002402acbb6b0, 4;
    %assign/vec4 v000002402acbbcf0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002402acaef00;
T_5 ;
    %wait E_000002402ac2bc90;
    %load/vec4 v000002402acbb930_0;
    %load/vec4 v000002402acba5d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000002402acbb930_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000002402acbcb50_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000002402acba8f0_0;
    %assign/vec4 v000002402acbc3d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002402acba5d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002402acbb6b0, 4;
    %assign/vec4 v000002402acbc3d0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002402acaef00;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000002402acaf540;
    %jmp t_0;
    .scope S_000002402acaf540;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002402acba990_0, 0, 32;
T_6.0 ;
    %load/vec4 v000002402acba990_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000002402acba990_0;
    %ix/getv/s 4, v000002402acba990_0;
    %load/vec4a v000002402acbb6b0, 4;
    %ix/getv/s 4, v000002402acba990_0;
    %load/vec4a v000002402acbb6b0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002402acba990_0;
    %addi 1, 0, 32;
    %store/vec4 v000002402acba990_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000002402acaef00;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000002402acaed70;
T_7 ;
    %wait E_000002402ac2c390;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002402acb7bf0_0, 0, 32;
    %load/vec4 v000002402acb8eb0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002402acb8eb0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002402acb9130_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002402acb7bf0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002402acb8eb0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002402acb8eb0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002402acb8eb0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002402acb9130_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002402acb7bf0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000002402acb9130_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000002402acb9130_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002402acb7bf0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002402acaebe0;
T_8 ;
    %wait E_000002402ac2c790;
    %load/vec4 v000002402acb5d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002402acb73d0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002402acb76f0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002402acb76f0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000002402acb73d0_0;
    %load/vec4 v000002402acb6c50_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002402acb73d0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002402acb73d0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002402acb73d0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000002402acb73d0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002402acb73d0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002402acb73d0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002402acaebe0;
T_9 ;
    %wait E_000002402ac2c790;
    %load/vec4 v000002402acb5d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002402acb6cf0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002402acb70b0_0;
    %assign/vec4 v000002402acb6cf0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002402acafd10;
T_10 ;
    %wait E_000002402ac2c190;
    %load/vec4 v000002402acb9450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002402acb9810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002402acb96d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002402acb9ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002402acb6b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002402acb58f0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002402acb5e90_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000002402acb53f0_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000002402acb5ad0_0;
    %load/vec4 v000002402acb6890_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000002402acb5cb0_0;
    %load/vec4 v000002402acb6890_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000002402acb69d0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000002402acb5850_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000002402acb5ad0_0;
    %load/vec4 v000002402acb5670_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000002402acb5cb0_0;
    %load/vec4 v000002402acb5670_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002402acb9810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002402acb96d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002402acb9ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002402acb6b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002402acb58f0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000002402acb5a30_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002402acb9810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002402acb96d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002402acb9ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002402acb6b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002402acb58f0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002402acb9810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002402acb96d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002402acb9ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002402acb6b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002402acb58f0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002402acaf3b0;
T_11 ;
    %wait E_000002402ac2bf50;
    %load/vec4 v000002402acb0b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000002402acb21e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002402acb0de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002402acb2460_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002402acb1920_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002402acb1d80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002402acb0d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002402acb2500_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002402acb2140_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002402acb1240_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002402acb12e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002402acb1ec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002402acb2be0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002402acb2c80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002402acb2dc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002402acb23c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002402acb2640_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002402acb1420_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002402acb26e0_0, 0;
    %assign/vec4 v000002402acb1e20_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002402acb0ca0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000002402acb1560_0;
    %assign/vec4 v000002402acb1e20_0, 0;
    %load/vec4 v000002402acb2f00_0;
    %assign/vec4 v000002402acb26e0_0, 0;
    %load/vec4 v000002402acb08e0_0;
    %assign/vec4 v000002402acb1420_0, 0;
    %load/vec4 v000002402acb1600_0;
    %assign/vec4 v000002402acb2640_0, 0;
    %load/vec4 v000002402acb2780_0;
    %assign/vec4 v000002402acb23c0_0, 0;
    %load/vec4 v000002402acb2e60_0;
    %assign/vec4 v000002402acb2dc0_0, 0;
    %load/vec4 v000002402acb3040_0;
    %assign/vec4 v000002402acb2c80_0, 0;
    %load/vec4 v000002402acb2aa0_0;
    %assign/vec4 v000002402acb2be0_0, 0;
    %load/vec4 v000002402acb14c0_0;
    %assign/vec4 v000002402acb1ec0_0, 0;
    %load/vec4 v000002402acb1100_0;
    %assign/vec4 v000002402acb12e0_0, 0;
    %load/vec4 v000002402acb2fa0_0;
    %assign/vec4 v000002402acb1240_0, 0;
    %load/vec4 v000002402acb2a00_0;
    %assign/vec4 v000002402acb2140_0, 0;
    %load/vec4 v000002402acb0ac0_0;
    %assign/vec4 v000002402acb2500_0, 0;
    %load/vec4 v000002402acb2280_0;
    %assign/vec4 v000002402acb0d40_0, 0;
    %load/vec4 v000002402acb28c0_0;
    %assign/vec4 v000002402acb1d80_0, 0;
    %load/vec4 v000002402acb19c0_0;
    %assign/vec4 v000002402acb1920_0, 0;
    %load/vec4 v000002402acb2960_0;
    %assign/vec4 v000002402acb2460_0, 0;
    %load/vec4 v000002402acb2820_0;
    %assign/vec4 v000002402acb0de0_0, 0;
    %load/vec4 v000002402acb16a0_0;
    %assign/vec4 v000002402acb21e0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000002402acb21e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002402acb0de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002402acb2460_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002402acb1920_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002402acb1d80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002402acb0d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002402acb2500_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002402acb2140_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002402acb1240_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002402acb12e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002402acb1ec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002402acb2be0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002402acb2c80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002402acb2dc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002402acb23c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002402acb2640_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002402acb1420_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002402acb26e0_0, 0;
    %assign/vec4 v000002402acb1e20_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002402acaf220;
T_12 ;
    %wait E_000002402ac2c150;
    %load/vec4 v000002402acb5990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000002402acb34a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002402acb3fe0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002402acb4300_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002402acb44e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002402acb3a40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002402acb37c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002402acb4440_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002402acb3680_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002402acb3180_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002402acb4760_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002402acb46c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002402acb3540_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002402acb3900_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002402acb35e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002402acb4120_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002402acb3220_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002402acb3860_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002402acb3720_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002402acb30e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002402acb3360_0, 0;
    %assign/vec4 v000002402acb3b80_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000002402acb6a70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000002402acb0c00_0;
    %assign/vec4 v000002402acb3b80_0, 0;
    %load/vec4 v000002402acb0e80_0;
    %assign/vec4 v000002402acb3360_0, 0;
    %load/vec4 v000002402acb4580_0;
    %assign/vec4 v000002402acb30e0_0, 0;
    %load/vec4 v000002402acb4620_0;
    %assign/vec4 v000002402acb3720_0, 0;
    %load/vec4 v000002402acb4080_0;
    %assign/vec4 v000002402acb3860_0, 0;
    %load/vec4 v000002402acb3e00_0;
    %assign/vec4 v000002402acb3220_0, 0;
    %load/vec4 v000002402acb0f20_0;
    %assign/vec4 v000002402acb4120_0, 0;
    %load/vec4 v000002402acb3f40_0;
    %assign/vec4 v000002402acb35e0_0, 0;
    %load/vec4 v000002402acb3ea0_0;
    %assign/vec4 v000002402acb3900_0, 0;
    %load/vec4 v000002402acb32c0_0;
    %assign/vec4 v000002402acb3540_0, 0;
    %load/vec4 v000002402acb41c0_0;
    %assign/vec4 v000002402acb46c0_0, 0;
    %load/vec4 v000002402acb3d60_0;
    %assign/vec4 v000002402acb4760_0, 0;
    %load/vec4 v000002402acb39a0_0;
    %assign/vec4 v000002402acb3180_0, 0;
    %load/vec4 v000002402acb3ae0_0;
    %assign/vec4 v000002402acb3680_0, 0;
    %load/vec4 v000002402acb3cc0_0;
    %assign/vec4 v000002402acb4440_0, 0;
    %load/vec4 v000002402acb3400_0;
    %assign/vec4 v000002402acb37c0_0, 0;
    %load/vec4 v000002402acb3c20_0;
    %assign/vec4 v000002402acb3a40_0, 0;
    %load/vec4 v000002402acb43a0_0;
    %assign/vec4 v000002402acb44e0_0, 0;
    %load/vec4 v000002402acb11a0_0;
    %assign/vec4 v000002402acb4300_0, 0;
    %load/vec4 v000002402acb0fc0_0;
    %assign/vec4 v000002402acb3fe0_0, 0;
    %load/vec4 v000002402acb4260_0;
    %assign/vec4 v000002402acb34a0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000002402acb34a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002402acb3fe0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002402acb4300_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002402acb44e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002402acb3a40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002402acb37c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002402acb4440_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002402acb3680_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002402acb3180_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002402acb4760_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002402acb46c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002402acb3540_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002402acb3900_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002402acb35e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002402acb4120_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002402acb3220_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002402acb3860_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002402acb3720_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002402acb30e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002402acb3360_0, 0;
    %assign/vec4 v000002402acb3b80_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000002402aa0ca50;
T_13 ;
    %wait E_000002402ac2ab90;
    %load/vec4 v000002402aca5310_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002402aca58b0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002402aca58b0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002402aca58b0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002402aca58b0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002402aca58b0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002402aca58b0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002402aca58b0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002402aca58b0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002402aca58b0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002402aca58b0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002402aca58b0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002402aca58b0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002402aca58b0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002402aca58b0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002402aca58b0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002402aca58b0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002402aca58b0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002402aca58b0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002402aca58b0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002402aca58b0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002402aca58b0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002402aca58b0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000002402aa0c8c0;
T_14 ;
    %wait E_000002402ac2b790;
    %load/vec4 v000002402aca6b70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000002402aca72f0_0;
    %pad/u 33;
    %load/vec4 v000002402aca6e90_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000002402aca51d0_0, 0;
    %assign/vec4 v000002402aca6f30_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000002402aca72f0_0;
    %pad/u 33;
    %load/vec4 v000002402aca6e90_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000002402aca51d0_0, 0;
    %assign/vec4 v000002402aca6f30_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000002402aca72f0_0;
    %pad/u 33;
    %load/vec4 v000002402aca6e90_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000002402aca51d0_0, 0;
    %assign/vec4 v000002402aca6f30_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000002402aca72f0_0;
    %pad/u 33;
    %load/vec4 v000002402aca6e90_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000002402aca51d0_0, 0;
    %assign/vec4 v000002402aca6f30_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000002402aca72f0_0;
    %pad/u 33;
    %load/vec4 v000002402aca6e90_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000002402aca51d0_0, 0;
    %assign/vec4 v000002402aca6f30_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000002402aca72f0_0;
    %pad/u 33;
    %load/vec4 v000002402aca6e90_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000002402aca51d0_0, 0;
    %assign/vec4 v000002402aca6f30_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000002402aca6e90_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000002402aca6f30_0;
    %load/vec4 v000002402aca6e90_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002402aca72f0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000002402aca6e90_0;
    %sub;
    %part/u 1;
    %load/vec4 v000002402aca6e90_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000002402aca6f30_0, 0;
    %load/vec4 v000002402aca72f0_0;
    %ix/getv 4, v000002402aca6e90_0;
    %shiftl 4;
    %assign/vec4 v000002402aca51d0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000002402aca6e90_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000002402aca6f30_0;
    %load/vec4 v000002402aca6e90_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002402aca72f0_0;
    %load/vec4 v000002402aca6e90_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000002402aca6e90_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000002402aca6f30_0, 0;
    %load/vec4 v000002402aca72f0_0;
    %ix/getv 4, v000002402aca6e90_0;
    %shiftr 4;
    %assign/vec4 v000002402aca51d0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002402aca6f30_0, 0;
    %load/vec4 v000002402aca72f0_0;
    %load/vec4 v000002402aca6e90_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000002402aca51d0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002402aca6f30_0, 0;
    %load/vec4 v000002402aca6e90_0;
    %load/vec4 v000002402aca72f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000002402aca51d0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000002402aaf69c0;
T_15 ;
    %wait E_000002402ac2b1d0;
    %load/vec4 v000002402aca2d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000002402aca20c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002402aca1da0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002402aca2ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002402aca2b60_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002402aca3380_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002402aca25c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002402aca2fc0_0, 0;
    %assign/vec4 v000002402aca2480_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000002402abc3c20_0;
    %assign/vec4 v000002402aca2480_0, 0;
    %load/vec4 v000002402aca2c00_0;
    %assign/vec4 v000002402aca2fc0_0, 0;
    %load/vec4 v000002402aca34c0_0;
    %assign/vec4 v000002402aca25c0_0, 0;
    %load/vec4 v000002402abae710_0;
    %assign/vec4 v000002402aca3380_0, 0;
    %load/vec4 v000002402abc3ea0_0;
    %assign/vec4 v000002402aca2b60_0, 0;
    %load/vec4 v000002402abafed0_0;
    %assign/vec4 v000002402aca2ca0_0, 0;
    %load/vec4 v000002402aca28e0_0;
    %assign/vec4 v000002402aca1da0_0, 0;
    %load/vec4 v000002402aca1d00_0;
    %assign/vec4 v000002402aca20c0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000002402acafb80;
T_16 ;
    %wait E_000002402ac2bc90;
    %load/vec4 v000002402acccca0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000002402accea00_0;
    %load/vec4 v000002402accd740_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002402accd4c0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002402acafb80;
T_17 ;
    %wait E_000002402ac2bc90;
    %load/vec4 v000002402accd740_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002402accd4c0, 4;
    %assign/vec4 v000002402accdd80_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000002402acafb80;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002402acce0a0_0, 0, 32;
T_18.0 ;
    %load/vec4 v000002402acce0a0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002402acce0a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002402accd4c0, 0, 4;
    %load/vec4 v000002402acce0a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002402acce0a0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002402accd4c0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002402accd4c0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002402accd4c0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002402accd4c0, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002402accd4c0, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002402accd4c0, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002402accd4c0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002402accd4c0, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002402accd4c0, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002402accd4c0, 0, 4;
    %end;
    .thread T_18;
    .scope S_000002402acafb80;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002402acce0a0_0, 0, 32;
T_19.0 ;
    %load/vec4 v000002402acce0a0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000002402acce0a0_0;
    %load/vec4a v000002402accd4c0, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000002402acce0a0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002402acce0a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002402acce0a0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000002402acb0030;
T_20 ;
    %wait E_000002402ac2b910;
    %load/vec4 v000002402acccde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000002402accc3e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002402acccac0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002402accce80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002402acce6e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002402acccfc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002402accc340_0, 0;
    %assign/vec4 v000002402accd7e0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000002402accd2e0_0;
    %assign/vec4 v000002402accd7e0_0, 0;
    %load/vec4 v000002402acce320_0;
    %assign/vec4 v000002402accc340_0, 0;
    %load/vec4 v000002402acce460_0;
    %assign/vec4 v000002402acce6e0_0, 0;
    %load/vec4 v000002402accd380_0;
    %assign/vec4 v000002402acccfc0_0, 0;
    %load/vec4 v000002402accc980_0;
    %assign/vec4 v000002402accce80_0, 0;
    %load/vec4 v000002402accc2a0_0;
    %assign/vec4 v000002402accc3e0_0, 0;
    %load/vec4 v000002402accca20_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000002402acccac0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000002402a9d9f80;
T_21 ;
    %wait E_000002402ac2b090;
    %load/vec4 v000002402acde3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002402acdd630_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000002402acdd630_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002402acdd630_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000002402ac4bb00;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002402acdc550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002402acde7b0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000002402ac4bb00;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000002402acdc550_0;
    %inv;
    %assign/vec4 v000002402acdc550_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000002402ac4bb00;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./InsertionSort(SiliCore_version)/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002402acde7b0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002402acde7b0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000002402acde710_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
