 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 12:41:58 2021
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: Delay_out1_reg[32]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Delay3_out1_reg[51]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HDL_Complex_Multiplier
                     8000                  saed32rvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Delay_out1_reg[32]/CLK (DFFX1_HVT)       0.00       0.00 r
  Delay_out1_reg[32]/QN (DFFX1_HVT)        0.16       0.16 r
  U551/Y (XNOR2X1_RVT)                     0.13       0.29 f
  U1286/Y (INVX0_HVT)                      0.04       0.33 r
  U959/Y (AND2X1_RVT)                      0.06       0.39 r
  U925/Y (OR2X1_RVT)                       0.05       0.44 r
  U978/Y (NAND2X0_RVT)                     0.05       0.49 f
  U977/Y (NAND2X0_RVT)                     0.05       0.55 r
  U1092/Y (AND2X1_RVT)                     0.06       0.61 r
  U898/Y (OA21X1_RVT)                      0.07       0.67 r
  U652/Y (INVX1_RVT)                       0.02       0.70 f
  U897/Y (NAND2X0_RVT)                     0.04       0.73 r
  U1085/Y (NAND3X0_RVT)                    0.07       0.80 f
  U1084/Y (INVX2_RVT)                      0.07       0.88 r
  U531/Y (OAI21X1_HVT)                     0.16       1.04 f
  U1100/Y (AO21X1_RVT)                     0.05       1.09 f
  U477/Y (XNOR2X1_RVT)                     0.10       1.20 r
  U1019/Y (NAND2X0_RVT)                    0.03       1.23 f
  U1018/Y (NAND2X0_RVT)                    0.05       1.28 r
  Delay3_out1_reg[51]/D (DFFX1_HVT)        0.00       1.28 r
  data arrival time                                   1.28

  clock clk (rise edge)                    1.38       1.38
  clock network delay (ideal)              0.00       1.38
  Delay3_out1_reg[51]/CLK (DFFX1_HVT)      0.00       1.38 r
  library setup time                      -0.09       1.29
  data required time                                  1.29
  -----------------------------------------------------------
  data required time                                  1.29
  data arrival time                                  -1.28
  -----------------------------------------------------------
  slack (MET)                                         0.01


1
