
*** Running vivado
    with args -log System_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source System_wrapper.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source System_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Michael/OneDrive/Documents/lab_files_2024/vivado/seven/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top System_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21364 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 877.867 ; gain = 176.188
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'System_wrapper' [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/hdl/System_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'System' [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/synth/System.v:13]
INFO: [Synth 8-6157] synthesizing module 'System_axi_gpio_0_1' [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.runs/synth_1/.Xil/Vivado-11388-DESKTOP-OOPB35Q/realtime/System_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'System_axi_gpio_0_1' (1#1) [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.runs/synth_1/.Xil/Vivado-11388-DESKTOP-OOPB35Q/realtime/System_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'System_axi_gpio_0_0' [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.runs/synth_1/.Xil/Vivado-11388-DESKTOP-OOPB35Q/realtime/System_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'System_axi_gpio_0_0' (2#1) [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.runs/synth_1/.Xil/Vivado-11388-DESKTOP-OOPB35Q/realtime/System_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'System_axi_timer_0_0' [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.runs/synth_1/.Xil/Vivado-11388-DESKTOP-OOPB35Q/realtime/System_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'System_axi_timer_0_0' (3#1) [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.runs/synth_1/.Xil/Vivado-11388-DESKTOP-OOPB35Q/realtime/System_axi_timer_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_timer_0' of module 'System_axi_timer_0_0' has 26 connections declared, but only 23 given [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/synth/System.v:401]
INFO: [Synth 8-6157] synthesizing module 'System_axi_timer_1_0' [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.runs/synth_1/.Xil/Vivado-11388-DESKTOP-OOPB35Q/realtime/System_axi_timer_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'System_axi_timer_1_0' (4#1) [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.runs/synth_1/.Xil/Vivado-11388-DESKTOP-OOPB35Q/realtime/System_axi_timer_1_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_timer_1' of module 'System_axi_timer_1_0' has 26 connections declared, but only 23 given [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/synth/System.v:425]
INFO: [Synth 8-6157] synthesizing module 'System_mdm_1_0' [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.runs/synth_1/.Xil/Vivado-11388-DESKTOP-OOPB35Q/realtime/System_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'System_mdm_1_0' (5#1) [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.runs/synth_1/.Xil/Vivado-11388-DESKTOP-OOPB35Q/realtime/System_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'System_microblaze_0_0' [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.runs/synth_1/.Xil/Vivado-11388-DESKTOP-OOPB35Q/realtime/System_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'System_microblaze_0_0' (6#1) [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.runs/synth_1/.Xil/Vivado-11388-DESKTOP-OOPB35Q/realtime/System_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'microblaze_0' of module 'System_microblaze_0_0' has 126 connections declared, but only 108 given [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/synth/System.v:482]
INFO: [Synth 8-6157] synthesizing module 'System_microblaze_0_axi_intc_0' [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.runs/synth_1/.Xil/Vivado-11388-DESKTOP-OOPB35Q/realtime/System_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'System_microblaze_0_axi_intc_0' (7#1) [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.runs/synth_1/.Xil/Vivado-11388-DESKTOP-OOPB35Q/realtime/System_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'System_microblaze_0_axi_periph_0' [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/synth/System.v:981]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1QGUU1C' [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/synth/System.v:2089]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1QGUU1C' (8#1) [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/synth/System.v:2089]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_M01I4H' [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/synth/System.v:2221]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_M01I4H' (9#1) [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/synth/System.v:2221]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_SFZGTV' [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/synth/System.v:2353]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_SFZGTV' (10#1) [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/synth/System.v:2353]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1JQWZ1E' [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/synth/System.v:2485]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1JQWZ1E' (11#1) [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/synth/System.v:2485]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_EQ54BB' [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/synth/System.v:2617]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_EQ54BB' (12#1) [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/synth/System.v:2617]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_1750ZUU' [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/synth/System.v:2749]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_1750ZUU' (13#1) [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/synth/System.v:2749]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_1DKYWS4' [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/synth/System.v:2881]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_1DKYWS4' (14#1) [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/synth/System.v:2881]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1NKDGJL' [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/synth/System.v:3261]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1NKDGJL' (15#1) [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/synth/System.v:3261]
INFO: [Synth 8-6157] synthesizing module 'System_xbar_0' [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.runs/synth_1/.Xil/Vivado-11388-DESKTOP-OOPB35Q/realtime/System_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'System_xbar_0' (16#1) [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.runs/synth_1/.Xil/Vivado-11388-DESKTOP-OOPB35Q/realtime/System_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'System_microblaze_0_axi_periph_0' (17#1) [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/synth/System.v:981]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_QIIWOI' [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/synth/System.v:3027]
INFO: [Synth 8-6157] synthesizing module 'System_dlmb_bram_if_cntlr_0' [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.runs/synth_1/.Xil/Vivado-11388-DESKTOP-OOPB35Q/realtime/System_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'System_dlmb_bram_if_cntlr_0' (18#1) [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.runs/synth_1/.Xil/Vivado-11388-DESKTOP-OOPB35Q/realtime/System_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'System_dlmb_v10_0' [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.runs/synth_1/.Xil/Vivado-11388-DESKTOP-OOPB35Q/realtime/System_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'System_dlmb_v10_0' (19#1) [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.runs/synth_1/.Xil/Vivado-11388-DESKTOP-OOPB35Q/realtime/System_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'System_dlmb_v10_0' has 25 connections declared, but only 24 given [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/synth/System.v:3173]
INFO: [Synth 8-6157] synthesizing module 'System_ilmb_bram_if_cntlr_0' [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.runs/synth_1/.Xil/Vivado-11388-DESKTOP-OOPB35Q/realtime/System_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'System_ilmb_bram_if_cntlr_0' (20#1) [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.runs/synth_1/.Xil/Vivado-11388-DESKTOP-OOPB35Q/realtime/System_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'System_ilmb_v10_0' [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.runs/synth_1/.Xil/Vivado-11388-DESKTOP-OOPB35Q/realtime/System_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'System_ilmb_v10_0' (21#1) [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.runs/synth_1/.Xil/Vivado-11388-DESKTOP-OOPB35Q/realtime/System_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'System_ilmb_v10_0' has 25 connections declared, but only 24 given [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/synth/System.v:3219]
INFO: [Synth 8-6157] synthesizing module 'System_lmb_bram_0' [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.runs/synth_1/.Xil/Vivado-11388-DESKTOP-OOPB35Q/realtime/System_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'System_lmb_bram_0' (22#1) [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.runs/synth_1/.Xil/Vivado-11388-DESKTOP-OOPB35Q/realtime/System_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'System_lmb_bram_0' has 16 connections declared, but only 14 given [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/synth/System.v:3244]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_QIIWOI' (23#1) [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/synth/System.v:3027]
INFO: [Synth 8-6157] synthesizing module 'System_microblaze_0_xlconcat_0' [c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_microblaze_0_xlconcat_0/synth/System_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 4 - type: integer 
	Parameter NUM_PORTS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (24#1) [c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'System_microblaze_0_xlconcat_0' (25#1) [c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_microblaze_0_xlconcat_0/synth/System_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'System_mig_7series_0_0' [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.runs/synth_1/.Xil/Vivado-11388-DESKTOP-OOPB35Q/realtime/System_mig_7series_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'System_mig_7series_0_0' (26#1) [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.runs/synth_1/.Xil/Vivado-11388-DESKTOP-OOPB35Q/realtime/System_mig_7series_0_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'mig_7series_0' of module 'System_mig_7series_0_0' has 67 connections declared, but only 57 given [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/synth/System.v:804]
INFO: [Synth 8-6157] synthesizing module 'System_rst_mig_7series_0_100M_0' [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.runs/synth_1/.Xil/Vivado-11388-DESKTOP-OOPB35Q/realtime/System_rst_mig_7series_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'System_rst_mig_7series_0_100M_0' (27#1) [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.runs/synth_1/.Xil/Vivado-11388-DESKTOP-OOPB35Q/realtime/System_rst_mig_7series_0_100M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_mig_7series_0_100M' of module 'System_rst_mig_7series_0_100M_0' has 10 connections declared, but only 8 given [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/synth/System.v:862]
INFO: [Synth 8-6157] synthesizing module 'System_sevenSeg_0_0' [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.runs/synth_1/.Xil/Vivado-11388-DESKTOP-OOPB35Q/realtime/System_sevenSeg_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'System_sevenSeg_0_0' (28#1) [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.runs/synth_1/.Xil/Vivado-11388-DESKTOP-OOPB35Q/realtime/System_sevenSeg_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'System_smartconnect_0_1' [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.runs/synth_1/.Xil/Vivado-11388-DESKTOP-OOPB35Q/realtime/System_smartconnect_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'System_smartconnect_0_1' (29#1) [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.runs/synth_1/.Xil/Vivado-11388-DESKTOP-OOPB35Q/realtime/System_smartconnect_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'System' (30#1) [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/synth/System.v:13]
INFO: [Synth 8-6155] done synthesizing module 'System_wrapper' (31#1) [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/hdl/System_wrapper.v:12]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design s00_couplers_imp_1NKDGJL has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1NKDGJL has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1NKDGJL has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1NKDGJL has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_1DKYWS4 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_1DKYWS4 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_1DKYWS4 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_1DKYWS4 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1750ZUU has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1750ZUU has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1750ZUU has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1750ZUU has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_EQ54BB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_EQ54BB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_EQ54BB has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_EQ54BB has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1JQWZ1E has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1JQWZ1E has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1JQWZ1E has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1JQWZ1E has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_SFZGTV has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_SFZGTV has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_SFZGTV has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_SFZGTV has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_M01I4H has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_M01I4H has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_M01I4H has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_M01I4H has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1QGUU1C has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1QGUU1C has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1QGUU1C has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1QGUU1C has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design System_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design System_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design System_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design System_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design System_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design System_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design System_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design System_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design System_microblaze_0_axi_periph_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design System_microblaze_0_axi_periph_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design System_microblaze_0_axi_periph_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design System_microblaze_0_axi_periph_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design System_microblaze_0_axi_periph_0 has unconnected port M06_ACLK
WARNING: [Synth 8-3331] design System_microblaze_0_axi_periph_0 has unconnected port M06_ARESETN
WARNING: [Synth 8-3331] design System_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design System_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 950.508 ; gain = 248.828
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 950.508 ; gain = 248.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 950.508 ; gain = 248.828
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc] for cell 'System_i/mig_7series_0'
Finished Parsing XDC File [c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc] for cell 'System_i/mig_7series_0'
Parsing XDC File [c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_microblaze_0_0/System_microblaze_0_0/System_microblaze_0_0_in_context.xdc] for cell 'System_i/microblaze_0'
Finished Parsing XDC File [c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_microblaze_0_0/System_microblaze_0_0/System_microblaze_0_0_in_context.xdc] for cell 'System_i/microblaze_0'
Parsing XDC File [c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_dlmb_v10_0/System_dlmb_v10_0/System_dlmb_v10_0_in_context.xdc] for cell 'System_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_dlmb_v10_0/System_dlmb_v10_0/System_dlmb_v10_0_in_context.xdc] for cell 'System_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_ilmb_v10_0/System_ilmb_v10_0/System_dlmb_v10_0_in_context.xdc] for cell 'System_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_ilmb_v10_0/System_ilmb_v10_0/System_dlmb_v10_0_in_context.xdc] for cell 'System_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_dlmb_bram_if_cntlr_0/System_dlmb_bram_if_cntlr_0/System_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'System_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_dlmb_bram_if_cntlr_0/System_dlmb_bram_if_cntlr_0/System_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'System_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_ilmb_bram_if_cntlr_0/System_ilmb_bram_if_cntlr_0/System_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'System_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_ilmb_bram_if_cntlr_0/System_ilmb_bram_if_cntlr_0/System_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'System_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_lmb_bram_0/System_lmb_bram_0/System_lmb_bram_0_in_context.xdc] for cell 'System_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_lmb_bram_0/System_lmb_bram_0/System_lmb_bram_0_in_context.xdc] for cell 'System_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_xbar_0/System_xbar_0/System_xbar_0_in_context.xdc] for cell 'System_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_xbar_0/System_xbar_0/System_xbar_0_in_context.xdc] for cell 'System_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_microblaze_0_axi_intc_0/System_microblaze_0_axi_intc_0/System_microblaze_0_axi_intc_0_in_context.xdc] for cell 'System_i/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_microblaze_0_axi_intc_0/System_microblaze_0_axi_intc_0/System_microblaze_0_axi_intc_0_in_context.xdc] for cell 'System_i/microblaze_0_axi_intc'
Parsing XDC File [c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mdm_1_0/System_mdm_1_0/System_mdm_1_0_in_context.xdc] for cell 'System_i/mdm_1'
Finished Parsing XDC File [c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mdm_1_0/System_mdm_1_0/System_mdm_1_0_in_context.xdc] for cell 'System_i/mdm_1'
Parsing XDC File [c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_rst_mig_7series_0_100M_0/System_rst_mig_7series_0_100M_0/System_rst_mig_7series_0_100M_0_in_context.xdc] for cell 'System_i/rst_mig_7series_0_100M'
Finished Parsing XDC File [c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_rst_mig_7series_0_100M_0/System_rst_mig_7series_0_100M_0/System_rst_mig_7series_0_100M_0_in_context.xdc] for cell 'System_i/rst_mig_7series_0_100M'
Parsing XDC File [c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_smartconnect_0_1/System_smartconnect_0_1/System_smartconnect_0_1_in_context.xdc] for cell 'System_i/smartconnect_0'
Finished Parsing XDC File [c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_smartconnect_0_1/System_smartconnect_0_1/System_smartconnect_0_1_in_context.xdc] for cell 'System_i/smartconnect_0'
Parsing XDC File [c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_axi_timer_0_0/System_axi_timer_0_0/System_axi_timer_0_0_in_context.xdc] for cell 'System_i/axi_timer_0'
Finished Parsing XDC File [c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_axi_timer_0_0/System_axi_timer_0_0/System_axi_timer_0_0_in_context.xdc] for cell 'System_i/axi_timer_0'
Parsing XDC File [c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_axi_timer_1_0/System_axi_timer_1_0/System_axi_timer_0_0_in_context.xdc] for cell 'System_i/axi_timer_1'
Finished Parsing XDC File [c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_axi_timer_1_0/System_axi_timer_1_0/System_axi_timer_0_0_in_context.xdc] for cell 'System_i/axi_timer_1'
Parsing XDC File [c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_axi_gpio_0_0/System_axi_gpio_0_0/System_axi_gpio_0_0_in_context.xdc] for cell 'System_i/axi_gpio_led'
Finished Parsing XDC File [c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_axi_gpio_0_0/System_axi_gpio_0_0/System_axi_gpio_0_0_in_context.xdc] for cell 'System_i/axi_gpio_led'
Parsing XDC File [c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_axi_gpio_0_1/System_axi_gpio_0_1/System_axi_gpio_0_1_in_context.xdc] for cell 'System_i/axi_gpio_btn'
Finished Parsing XDC File [c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_axi_gpio_0_1/System_axi_gpio_0_1/System_axi_gpio_0_1_in_context.xdc] for cell 'System_i/axi_gpio_btn'
Parsing XDC File [c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_sevenSeg_0_0/System_sevenSeg_0_0/System_sevenSeg_0_0_in_context.xdc] for cell 'System_i/sevenSeg_0'
Finished Parsing XDC File [c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_sevenSeg_0_0/System_sevenSeg_0_0/System_sevenSeg_0_0_in_context.xdc] for cell 'System_i/sevenSeg_0'
Parsing XDC File [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/constrs_1/imports/lab_files_2024/Nexys4_Handout_2022.xdc]
Finished Parsing XDC File [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/constrs_1/imports/lab_files_2024/Nexys4_Handout_2022.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/constrs_1/imports/lab_files_2024/Nexys4_Handout_2022.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/System_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/System_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1034.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1034.195 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'System_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1036.418 ; gain = 334.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1036.418 ; gain = 334.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_addr[0]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_addr[0]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_addr[10]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_addr[10]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_addr[11]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_addr[11]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_addr[12]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_addr[12]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_addr[1]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_addr[1]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_addr[2]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_addr[2]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_addr[3]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_addr[3]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_addr[4]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_addr[4]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_addr[5]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_addr[5]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_addr[6]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_addr[6]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_addr[7]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_addr[7]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_addr[8]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_addr[8]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_addr[9]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_addr[9]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_ba[0]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_ba[0]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_ba[1]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_ba[1]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_ba[2]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_ba[2]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_cas_n. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_cas_n. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_ck_n[0]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_ck_n[0]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_ck_p[0]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_ck_p[0]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_cke[0]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_cke[0]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_cs_n[0]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_cs_n[0]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dm[0]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dm[0]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dm[1]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dm[1]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[0]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[0]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[10]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[10]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[11]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[11]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[12]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[12]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[13]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[13]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[14]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[14]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[15]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[15]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[1]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[1]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[2]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[2]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[3]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[3]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[4]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[4]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[5]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[5]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[6]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[6]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[7]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[7]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[8]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[8]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dq[9]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dq[9]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dqs_n[0]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dqs_n[0]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dqs_n[1]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dqs_n[1]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dqs_p[0]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dqs_p[0]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_dqs_p[1]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_dqs_p[1]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_odt[0]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_odt[0]. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_ras_n. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_ras_n. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_we_n. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR2_we_n. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for clock_rtl. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clock_rtl. (constraint file  c:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.srcs/sources_1/bd/System/ip/System_mig_7series_0_0/System_mig_7series_0_0/System_mig_7series_0_0_in_context.xdc, line 101).
Applied set_property DONT_TOUCH = true for System_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for System_i/mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for System_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for System_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for System_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for System_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for System_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for System_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for System_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for System_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for System_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for System_i/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for System_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for System_i/rst_mig_7series_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for System_i/smartconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for System_i/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for System_i/axi_timer_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for System_i/axi_gpio_led. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for System_i/axi_gpio_btn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for System_i/sevenSeg_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1036.418 ; gain = 334.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1036.418 ; gain = 334.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design System_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design System_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design System_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design System_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design System_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design System_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design System_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design System_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design System_microblaze_0_axi_periph_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design System_microblaze_0_axi_periph_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design System_microblaze_0_axi_periph_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design System_microblaze_0_axi_periph_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design System_microblaze_0_axi_periph_0 has unconnected port M06_ACLK
WARNING: [Synth 8-3331] design System_microblaze_0_axi_periph_0 has unconnected port M06_ARESETN
WARNING: [Synth 8-3331] design System_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design System_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1036.418 ; gain = 334.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'System_i/mig_7series_0/ui_addn_clk_0' to pin 'System_i/mig_7series_0/bbstub_ui_addn_clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'System_i/mig_7series_0/ui_addn_clk_1' to pin 'System_i/mig_7series_0/bbstub_ui_addn_clk_1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'System_i/mig_7series_0/ui_addn_clk_2' to pin 'System_i/mig_7series_0/bbstub_ui_addn_clk_2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'System_i/mig_7series_0/ui_addn_clk_3' to pin 'System_i/mig_7series_0/bbstub_ui_addn_clk_3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'System_i/mig_7series_0/ui_addn_clk_4' to pin 'System_i/mig_7series_0/bbstub_ui_addn_clk_4/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'System_i/mig_7series_0/ui_clk' to pin 'System_i/mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'System_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'System_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'System_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'System_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'System_i/mdm_1/Dbg_Clk_0' to pin 'System_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'System_i/mdm_1/Dbg_Update_0' to pin 'System_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5819] Moved 10 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1036.418 ; gain = 334.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1036.418 ; gain = 334.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1044.566 ; gain = 342.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1058.324 ; gain = 356.645
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1058.324 ; gain = 356.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1058.324 ; gain = 356.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1058.324 ; gain = 356.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1058.324 ; gain = 356.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1058.324 ; gain = 356.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |System_xbar_0                   |         1|
|2     |System_axi_gpio_0_1             |         1|
|3     |System_axi_gpio_0_0             |         1|
|4     |System_axi_timer_0_0            |         1|
|5     |System_axi_timer_1_0            |         1|
|6     |System_mdm_1_0                  |         1|
|7     |System_microblaze_0_0           |         1|
|8     |System_microblaze_0_axi_intc_0  |         1|
|9     |System_mig_7series_0_0          |         1|
|10    |System_rst_mig_7series_0_100M_0 |         1|
|11    |System_sevenSeg_0_0             |         1|
|12    |System_smartconnect_0_1         |         1|
|13    |System_dlmb_bram_if_cntlr_0     |         1|
|14    |System_dlmb_v10_0               |         1|
|15    |System_ilmb_bram_if_cntlr_0     |         1|
|16    |System_ilmb_v10_0               |         1|
|17    |System_lmb_bram_0               |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |System_axi_gpio_0_0             |     1|
|2     |System_axi_gpio_0_1             |     1|
|3     |System_axi_timer_0_0            |     1|
|4     |System_axi_timer_1_0            |     1|
|5     |System_dlmb_bram_if_cntlr_0     |     1|
|6     |System_dlmb_v10_0               |     1|
|7     |System_ilmb_bram_if_cntlr_0     |     1|
|8     |System_ilmb_v10_0               |     1|
|9     |System_lmb_bram_0               |     1|
|10    |System_mdm_1_0                  |     1|
|11    |System_microblaze_0_0           |     1|
|12    |System_microblaze_0_axi_intc_0  |     1|
|13    |System_mig_7series_0_0          |     1|
|14    |System_rst_mig_7series_0_100M_0 |     1|
|15    |System_sevenSeg_0_0             |     1|
|16    |System_smartconnect_0_1         |     1|
|17    |System_xbar_0                   |     1|
|18    |IBUF                            |     6|
|19    |OBUF                            |    31|
+------+--------------------------------+------+

Report Instance Areas: 
+------+------------------------------+-------------------------------------+------+
|      |Instance                      |Module                               |Cells |
+------+------------------------------+-------------------------------------+------+
|1     |top                           |                                     |  3057|
|2     |  System_i                    |System                               |  3020|
|3     |    microblaze_0_axi_periph   |System_microblaze_0_axi_periph_0     |   818|
|4     |    microblaze_0_xlconcat     |System_microblaze_0_xlconcat_0       |     0|
|5     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_QIIWOI |   496|
+------+------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1058.324 ; gain = 356.645
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1058.324 ; gain = 270.734
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1058.324 ; gain = 356.645
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1083.457 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1083.457 ; gain = 663.859
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1083.457 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Michael/Lab_hardware_handout/Lab_hardware_handout.runs/synth_1/System_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file System_wrapper_utilization_synth.rpt -pb System_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct  9 21:03:34 2024...
