/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [5:0] _01_;
  wire [8:0] _02_;
  wire [15:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [25:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire [3:0] celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire [9:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [12:0] celloutsig_0_23z;
  wire [7:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [5:0] celloutsig_0_26z;
  wire [3:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [2:0] celloutsig_0_29z;
  wire [5:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [31:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_38z;
  wire [2:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [11:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_50z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_68z;
  wire [22:0] celloutsig_0_6z;
  wire [7:0] celloutsig_0_70z;
  wire [11:0] celloutsig_0_71z;
  wire [31:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [20:0] celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire [10:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [14:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_0z[5] ? celloutsig_0_1z[1] : in_data[80];
  assign celloutsig_1_16z = celloutsig_1_0z[0] ? celloutsig_1_8z : celloutsig_1_6z;
  assign celloutsig_1_18z = celloutsig_1_1z[10] ? celloutsig_1_10z : celloutsig_1_5z[2];
  assign celloutsig_0_13z = celloutsig_0_3z ? celloutsig_0_6z[7] : _00_;
  assign celloutsig_0_43z = ~(celloutsig_0_13z & celloutsig_0_12z[21]);
  assign celloutsig_0_68z = ~(celloutsig_0_39z[1] & celloutsig_0_14z);
  assign celloutsig_0_22z = !(celloutsig_0_8z ? celloutsig_0_0z[13] : celloutsig_0_17z[1]);
  assign celloutsig_1_6z = ~((celloutsig_1_2z[5] | celloutsig_1_4z[14]) & celloutsig_1_0z[4]);
  assign celloutsig_1_9z = ~((celloutsig_1_8z | celloutsig_1_5z[0]) & in_data[139]);
  assign celloutsig_1_10z = ~((celloutsig_1_3z | celloutsig_1_7z) & celloutsig_1_9z);
  assign celloutsig_0_25z = ~((celloutsig_0_10z[3] | celloutsig_0_21z) & celloutsig_0_3z);
  assign celloutsig_0_28z = ~((celloutsig_0_24z[7] | celloutsig_0_20z[9]) & celloutsig_0_6z[8]);
  assign celloutsig_1_3z = celloutsig_1_0z[3] | ~(celloutsig_1_0z[7]);
  assign celloutsig_1_7z = celloutsig_1_2z[1] | ~(celloutsig_1_1z[7]);
  assign celloutsig_0_19z = { celloutsig_0_9z[7:5], celloutsig_0_16z } + celloutsig_0_4z[11:8];
  assign celloutsig_0_26z = celloutsig_0_4z[10:5] + { celloutsig_0_23z[4:0], celloutsig_0_11z };
  assign celloutsig_0_30z = { _01_[5:1], _00_ } + { celloutsig_0_26z[4:1], celloutsig_0_28z, celloutsig_0_21z };
  reg [8:0] _20_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _20_ <= 9'h000;
    else _20_ <= celloutsig_0_0z[9:1];
  assign { _02_[8:6], _01_[5:1], _00_ } = _20_;
  assign celloutsig_0_33z = { celloutsig_0_32z[23:7], celloutsig_0_30z } >= { celloutsig_0_1z[2], celloutsig_0_9z, celloutsig_0_28z };
  assign celloutsig_0_38z = { celloutsig_0_32z[21:10], celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_27z, celloutsig_0_14z } >= { celloutsig_0_6z[12:3], celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_29z, celloutsig_0_31z, celloutsig_0_17z };
  assign celloutsig_0_21z = celloutsig_0_20z[9:6] >= { celloutsig_0_0z[7:6], celloutsig_0_16z, celloutsig_0_11z };
  assign celloutsig_1_8z = celloutsig_1_6z & ~(celloutsig_1_3z);
  assign celloutsig_0_15z = celloutsig_0_0z[10] & ~(celloutsig_0_12z[10]);
  assign celloutsig_0_31z = celloutsig_0_9z[17] & ~(celloutsig_0_14z);
  assign celloutsig_0_0z = in_data[40:25] % { 1'h1, in_data[40:26] };
  assign celloutsig_0_42z = { celloutsig_0_19z, celloutsig_0_17z } % { 1'h1, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_38z };
  assign celloutsig_0_4z = { _02_[7:6], _01_[5:1], _00_, celloutsig_0_1z } % { 1'h1, celloutsig_0_0z[8:2], celloutsig_0_1z[3:1], in_data[0] };
  assign celloutsig_0_6z = { in_data[34:30], _02_[8:6], _01_[5:1], _00_, _02_[8:6], _01_[5:1], _00_ } % { 1'h1, in_data[37:36], celloutsig_0_5z, _02_[8:6], _01_[5:1], _00_, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_71z = { celloutsig_0_24z[4:3], celloutsig_0_25z, celloutsig_0_68z, celloutsig_0_42z, celloutsig_0_15z } % { 1'h1, celloutsig_0_12z[17:7] };
  assign celloutsig_1_19z = celloutsig_1_1z[9:1] % { 1'h1, celloutsig_1_15z[5:3], celloutsig_1_16z, celloutsig_1_7z, celloutsig_1_18z, celloutsig_1_3z, celloutsig_1_10z };
  assign celloutsig_0_24z = celloutsig_0_6z[9:2] % { 1'h1, celloutsig_0_10z[2:1], celloutsig_0_14z, celloutsig_0_19z };
  assign celloutsig_1_2z = celloutsig_1_1z[7:2] % { 1'h1, in_data[188:184] };
  assign celloutsig_0_20z = celloutsig_0_11z ? { celloutsig_0_4z[8:1], celloutsig_0_13z, celloutsig_0_3z } : { celloutsig_0_4z[9], celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_14z };
  assign celloutsig_1_1z = - { celloutsig_1_0z[4:0], celloutsig_1_0z };
  assign celloutsig_1_5z = - in_data[117:115];
  assign celloutsig_0_7z = - { _01_[5:3], _02_[8:6], _01_[5:1], _00_, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_10z = - celloutsig_0_4z[10:4];
  assign celloutsig_0_17z = - celloutsig_0_1z[2:0];
  assign celloutsig_0_8z = ~^ in_data[46:32];
  assign celloutsig_0_11z = ~^ { celloutsig_0_9z[17:0], _02_[8:6], _01_[5:1], _00_ };
  assign celloutsig_0_14z = ~^ celloutsig_0_1z[3:1];
  assign celloutsig_0_16z = ~^ celloutsig_0_9z[17:6];
  assign celloutsig_0_32z = { celloutsig_0_9z[12:10], celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_28z, celloutsig_0_28z } <<< in_data[75:44];
  assign celloutsig_0_5z = { celloutsig_0_1z[1:0], celloutsig_0_3z } <<< celloutsig_0_0z[15:13];
  assign celloutsig_0_70z = { celloutsig_0_43z, celloutsig_0_50z } <<< { celloutsig_0_9z[9:5], celloutsig_0_17z };
  assign celloutsig_1_11z = in_data[191:185] <<< { celloutsig_1_0z[5:0], celloutsig_1_9z };
  assign celloutsig_0_39z = celloutsig_0_1z[2:0] >>> { celloutsig_0_19z[2:1], celloutsig_0_28z };
  assign celloutsig_1_15z = { celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_11z } >>> { celloutsig_1_11z[6:2], celloutsig_1_2z };
  assign celloutsig_1_0z = in_data[185:177] ~^ in_data[154:146];
  assign celloutsig_1_4z = { in_data[132:127], celloutsig_1_0z } ~^ { celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_12z = in_data[39:14] ~^ in_data[30:5];
  assign celloutsig_0_1z = celloutsig_0_0z[3:0] ~^ in_data[13:10];
  assign celloutsig_0_23z = { celloutsig_0_4z[10:0], celloutsig_0_14z, celloutsig_0_22z } ~^ { celloutsig_0_20z, celloutsig_0_5z };
  assign celloutsig_0_29z = celloutsig_0_5z ~^ celloutsig_0_17z;
  assign celloutsig_0_50z = { celloutsig_0_6z[12:7], celloutsig_0_33z } ^ celloutsig_0_10z;
  assign celloutsig_0_9z = { celloutsig_0_6z[19:4], celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_8z } ^ celloutsig_0_7z[21:1];
  assign celloutsig_0_27z = { celloutsig_0_7z[12:11], celloutsig_0_15z, celloutsig_0_8z } ^ celloutsig_0_10z[6:3];
  assign _01_[0] = _00_;
  assign _02_[5:0] = { _01_[5:1], _00_ };
  assign { out_data[128], out_data[104:96], out_data[39:32], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_70z, celloutsig_0_71z };
endmodule
