

================================================================
== Vitis HLS Report for 'radix_sort_hex_batch_7_1_Pipeline_input_bucket'
================================================================
* Date:           Tue Apr 25 09:23:44 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.044 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    15627|    15627|  0.156 ms|  0.156 ms|  15627|  15627|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- input_bucket  |    15625|    15625|         2|          1|          1|  15625|       yes|
        +----------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.02>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 5 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 6 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j_3 = alloca i32 1"   --->   Operation 7 'alloca' 'j_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%mul_ln43_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %mul_ln43"   --->   Operation 8 'read' 'mul_ln43_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%mul_cast_i_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %mul_cast_i"   --->   Operation 9 'read' 'mul_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mul_ln41_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %mul_ln41"   --->   Operation 10 'read' 'mul_ln41_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bucket_pointer_146_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_pointer_146_reload"   --->   Operation 11 'read' 'bucket_pointer_146_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%bucket_pointer_147_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_pointer_147_reload"   --->   Operation 12 'read' 'bucket_pointer_147_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%bucket_pointer_148_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_pointer_148_reload"   --->   Operation 13 'read' 'bucket_pointer_148_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%bucket_pointer_149_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_pointer_149_reload"   --->   Operation 14 'read' 'bucket_pointer_149_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%bucket_pointer_150_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_pointer_150_reload"   --->   Operation 15 'read' 'bucket_pointer_150_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%bucket_pointer_151_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_pointer_151_reload"   --->   Operation 16 'read' 'bucket_pointer_151_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%bucket_pointer_152_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_pointer_152_reload"   --->   Operation 17 'read' 'bucket_pointer_152_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%bucket_pointer_153_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_pointer_153_reload"   --->   Operation 18 'read' 'bucket_pointer_153_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%bucket_pointer_154_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_pointer_154_reload"   --->   Operation 19 'read' 'bucket_pointer_154_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%bucket_pointer_155_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_pointer_155_reload"   --->   Operation 20 'read' 'bucket_pointer_155_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%bucket_pointer_156_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_pointer_156_reload"   --->   Operation 21 'read' 'bucket_pointer_156_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%bucket_pointer_157_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_pointer_157_reload"   --->   Operation 22 'read' 'bucket_pointer_157_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%bucket_pointer_158_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_pointer_158_reload"   --->   Operation 23 'read' 'bucket_pointer_158_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%bucket_pointer_159_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_pointer_159_reload"   --->   Operation 24 'read' 'bucket_pointer_159_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%bucket_pointer_160_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_pointer_160_reload"   --->   Operation 25 'read' 'bucket_pointer_160_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%bucket_pointer_161_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_pointer_161_reload"   --->   Operation 26 'read' 'bucket_pointer_161_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%bucket_sizes_371_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_sizes_371_reload"   --->   Operation 27 'read' 'bucket_sizes_371_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%bucket_sizes_372_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_sizes_372_reload"   --->   Operation 28 'read' 'bucket_sizes_372_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%bucket_sizes_373_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_sizes_373_reload"   --->   Operation 29 'read' 'bucket_sizes_373_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%bucket_sizes_374_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_sizes_374_reload"   --->   Operation 30 'read' 'bucket_sizes_374_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%bucket_sizes_375_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_sizes_375_reload"   --->   Operation 31 'read' 'bucket_sizes_375_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%bucket_sizes_376_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_sizes_376_reload"   --->   Operation 32 'read' 'bucket_sizes_376_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%bucket_sizes_377_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_sizes_377_reload"   --->   Operation 33 'read' 'bucket_sizes_377_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%bucket_sizes_378_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_sizes_378_reload"   --->   Operation 34 'read' 'bucket_sizes_378_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%bucket_sizes_379_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_sizes_379_reload"   --->   Operation 35 'read' 'bucket_sizes_379_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%bucket_sizes_380_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_sizes_380_reload"   --->   Operation 36 'read' 'bucket_sizes_380_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%bucket_sizes_381_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_sizes_381_reload"   --->   Operation 37 'read' 'bucket_sizes_381_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%bucket_sizes_382_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_sizes_382_reload"   --->   Operation 38 'read' 'bucket_sizes_382_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%bucket_sizes_383_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_sizes_383_reload"   --->   Operation 39 'read' 'bucket_sizes_383_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%bucket_sizes_384_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_sizes_384_reload"   --->   Operation 40 'read' 'bucket_sizes_384_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%bucket_sizes_385_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_sizes_385_reload"   --->   Operation 41 'read' 'bucket_sizes_385_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%bucket_sizes_386_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_sizes_386_reload"   --->   Operation 42 'read' 'bucket_sizes_386_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mul_cast_i_cast = zext i5 %mul_cast_i_read"   --->   Operation 43 'zext' 'mul_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_sizes_386_reload_read, i32 %bucket_sizes_418_out"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_sizes_385_reload_read, i32 %bucket_sizes_417_out"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 46 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_sizes_384_reload_read, i32 %bucket_sizes_416_out"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 47 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_sizes_383_reload_read, i32 %bucket_sizes_415_out"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 48 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_sizes_382_reload_read, i32 %bucket_sizes_414_out"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 49 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_sizes_381_reload_read, i32 %bucket_sizes_413_out"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 50 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_sizes_380_reload_read, i32 %bucket_sizes_412_out"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 51 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_sizes_379_reload_read, i32 %bucket_sizes_411_out"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 52 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_sizes_378_reload_read, i32 %bucket_sizes_410_out"   --->   Operation 52 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 53 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_sizes_377_reload_read, i32 %bucket_sizes_409_out"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 54 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_sizes_376_reload_read, i32 %bucket_sizes_408_out"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_sizes_375_reload_read, i32 %bucket_sizes_407_out"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 56 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_sizes_374_reload_read, i32 %bucket_sizes_406_out"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 57 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_sizes_373_reload_read, i32 %bucket_sizes_405_out"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 58 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_sizes_372_reload_read, i32 %bucket_sizes_404_out"   --->   Operation 58 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 59 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_sizes_371_reload_read, i32 %bucket_sizes_403_out"   --->   Operation 59 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 60 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_pointer_161_reload_read, i32 %bucket_pointer_178_out"   --->   Operation 60 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 61 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_pointer_160_reload_read, i32 %bucket_pointer_177_out"   --->   Operation 61 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 62 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_pointer_159_reload_read, i32 %bucket_pointer_176_out"   --->   Operation 62 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 63 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_pointer_158_reload_read, i32 %bucket_pointer_175_out"   --->   Operation 63 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 64 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_pointer_157_reload_read, i32 %bucket_pointer_174_out"   --->   Operation 64 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 65 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_pointer_156_reload_read, i32 %bucket_pointer_173_out"   --->   Operation 65 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 66 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_pointer_155_reload_read, i32 %bucket_pointer_172_out"   --->   Operation 66 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 67 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_pointer_154_reload_read, i32 %bucket_pointer_171_out"   --->   Operation 67 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 68 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_pointer_153_reload_read, i32 %bucket_pointer_170_out"   --->   Operation 68 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 69 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_pointer_152_reload_read, i32 %bucket_pointer_169_out"   --->   Operation 69 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 70 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_pointer_151_reload_read, i32 %bucket_pointer_168_out"   --->   Operation 70 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 71 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_pointer_150_reload_read, i32 %bucket_pointer_167_out"   --->   Operation 71 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 72 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_pointer_149_reload_read, i32 %bucket_pointer_166_out"   --->   Operation 72 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 73 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_pointer_148_reload_read, i32 %bucket_pointer_165_out"   --->   Operation 73 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 74 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_pointer_147_reload_read, i32 %bucket_pointer_164_out"   --->   Operation 74 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 75 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_pointer_146_reload_read, i32 %bucket_pointer_163_out"   --->   Operation 75 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 76 [1/1] (0.38ns)   --->   "%store_ln0 = store i14 0, i14 %j_3"   --->   Operation 76 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 77 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 77 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 78 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 78 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc61.i"   --->   Operation 79 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%j = load i14 %j_3" [sort_seperate_bucket/multi_radix_hex_kmerge.c:40]   --->   Operation 80 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 81 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.65ns)   --->   "%icmp_ln40 = icmp_eq  i14 %j, i14 15625" [sort_seperate_bucket/multi_radix_hex_kmerge.c:40]   --->   Operation 82 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 15625, i64 15625, i64 15625"   --->   Operation 83 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.76ns)   --->   "%add_ln40 = add i14 %j, i14 1" [sort_seperate_bucket/multi_radix_hex_kmerge.c:40]   --->   Operation 84 'add' 'add_ln40' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.inc61.split.i, void %xlx_merge_loop.bucket_pointer_initialization.6_end.exitStub" [sort_seperate_bucket/multi_radix_hex_kmerge.c:40]   --->   Operation 85 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i14 %j" [sort_seperate_bucket/multi_radix_hex_kmerge.c:41]   --->   Operation 86 'zext' 'zext_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.77ns)   --->   "%add_ln41 = add i15 %mul_ln41_read, i15 %zext_ln41" [sort_seperate_bucket/multi_radix_hex_kmerge.c:41]   --->   Operation 87 'add' 'add_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln41_3 = zext i15 %add_ln41" [sort_seperate_bucket/multi_radix_hex_kmerge.c:41]   --->   Operation 88 'zext' 'zext_ln41_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%bucket_addr = getelementptr i32 %bucket, i64 0, i64 %zext_ln41_3" [sort_seperate_bucket/multi_radix_hex_kmerge.c:41]   --->   Operation 89 'getelementptr' 'bucket_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 90 [2/2] (1.24ns)   --->   "%bucket_load = load i15 %bucket_addr" [sort_seperate_bucket/multi_radix_hex_kmerge.c:41]   --->   Operation 90 'load' 'bucket_load' <Predicate = (!icmp_ln40)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>
ST_1 : Operation 91 [1/1] (0.38ns)   --->   "%store_ln40 = store i14 %add_ln40, i14 %j_3" [sort_seperate_bucket/multi_radix_hex_kmerge.c:40]   --->   Operation 91 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.38>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln40 = br void %for.inc61.i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:40]   --->   Operation 92 'br' 'br_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 211 'ret' 'ret_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.04>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%bucket_pointer_163_out_load = load i32 %bucket_pointer_163_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:43]   --->   Operation 93 'load' 'bucket_pointer_163_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%bucket_pointer_164_out_load = load i32 %bucket_pointer_164_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:43]   --->   Operation 94 'load' 'bucket_pointer_164_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%bucket_pointer_165_out_load = load i32 %bucket_pointer_165_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:43]   --->   Operation 95 'load' 'bucket_pointer_165_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%bucket_pointer_166_out_load = load i32 %bucket_pointer_166_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:43]   --->   Operation 96 'load' 'bucket_pointer_166_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%bucket_pointer_167_out_load = load i32 %bucket_pointer_167_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:43]   --->   Operation 97 'load' 'bucket_pointer_167_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%bucket_pointer_168_out_load = load i32 %bucket_pointer_168_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:43]   --->   Operation 98 'load' 'bucket_pointer_168_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%bucket_pointer_169_out_load = load i32 %bucket_pointer_169_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:43]   --->   Operation 99 'load' 'bucket_pointer_169_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%bucket_pointer_170_out_load = load i32 %bucket_pointer_170_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:43]   --->   Operation 100 'load' 'bucket_pointer_170_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%bucket_pointer_171_out_load = load i32 %bucket_pointer_171_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:43]   --->   Operation 101 'load' 'bucket_pointer_171_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%bucket_pointer_172_out_load = load i32 %bucket_pointer_172_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:43]   --->   Operation 102 'load' 'bucket_pointer_172_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%bucket_pointer_173_out_load = load i32 %bucket_pointer_173_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:43]   --->   Operation 103 'load' 'bucket_pointer_173_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%bucket_pointer_174_out_load = load i32 %bucket_pointer_174_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:43]   --->   Operation 104 'load' 'bucket_pointer_174_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%bucket_pointer_175_out_load = load i32 %bucket_pointer_175_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:43]   --->   Operation 105 'load' 'bucket_pointer_175_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%bucket_pointer_176_out_load = load i32 %bucket_pointer_176_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:43]   --->   Operation 106 'load' 'bucket_pointer_176_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%bucket_pointer_177_out_load = load i32 %bucket_pointer_177_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:43]   --->   Operation 107 'load' 'bucket_pointer_177_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%bucket_pointer_178_out_load = load i32 %bucket_pointer_178_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:43]   --->   Operation 108 'load' 'bucket_pointer_178_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38" [sort_seperate_bucket/multi_radix_hex_kmerge.c:11]   --->   Operation 109 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 110 'load' 'reuse_reg_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 111 'load' 'reuse_addr_reg_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/2] (1.24ns)   --->   "%bucket_load = load i15 %bucket_addr" [sort_seperate_bucket/multi_radix_hex_kmerge.c:41]   --->   Operation 112 'load' 'bucket_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>
ST_2 : Operation 113 [1/1] (1.06ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln41_3" [sort_seperate_bucket/multi_radix_hex_kmerge.c:41]   --->   Operation 113 'icmp' 'addr_cmp' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.22ns)   --->   "%reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %bucket_load" [sort_seperate_bucket/multi_radix_hex_kmerge.c:41]   --->   Operation 114 'select' 'reuse_select' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (1.05ns)   --->   "%shifted = ashr i32 %reuse_select, i32 %mul_cast_i_cast" [sort_seperate_bucket/multi_radix_hex_kmerge.c:41]   --->   Operation 115 'ashr' 'shifted' <Predicate = true> <Delay = 1.05> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i32 %shifted" [sort_seperate_bucket/multi_radix_hex_kmerge.c:43]   --->   Operation 116 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.49ns)   --->   "%tmp_8_i = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 %bucket_pointer_163_out_load, i32 %bucket_pointer_164_out_load, i32 %bucket_pointer_165_out_load, i32 %bucket_pointer_166_out_load, i32 %bucket_pointer_167_out_load, i32 %bucket_pointer_168_out_load, i32 %bucket_pointer_169_out_load, i32 %bucket_pointer_170_out_load, i32 %bucket_pointer_171_out_load, i32 %bucket_pointer_172_out_load, i32 %bucket_pointer_173_out_load, i32 %bucket_pointer_174_out_load, i32 %bucket_pointer_175_out_load, i32 %bucket_pointer_176_out_load, i32 %bucket_pointer_177_out_load, i32 %bucket_pointer_178_out_load, i4 %trunc_ln43" [sort_seperate_bucket/multi_radix_hex_kmerge.c:43]   --->   Operation 117 'mux' 'tmp_8_i' <Predicate = true> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln43_3 = trunc i32 %tmp_8_i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:43]   --->   Operation 118 'trunc' 'trunc_ln43_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.77ns)   --->   "%add_ln43 = add i15 %mul_ln43_read, i15 %trunc_ln43_3" [sort_seperate_bucket/multi_radix_hex_kmerge.c:43]   --->   Operation 119 'add' 'add_ln43' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i15 %add_ln43" [sort_seperate_bucket/multi_radix_hex_kmerge.c:43]   --->   Operation 120 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%bucket_addr_3 = getelementptr i32 %bucket, i64 0, i64 %zext_ln43" [sort_seperate_bucket/multi_radix_hex_kmerge.c:43]   --->   Operation 121 'getelementptr' 'bucket_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (1.24ns)   --->   "%store_ln43 = store i32 %reuse_select, i15 %bucket_addr_3" [sort_seperate_bucket/multi_radix_hex_kmerge.c:43]   --->   Operation 122 'store' 'store_ln43' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 31250> <RAM>
ST_2 : Operation 123 [1/1] (0.38ns)   --->   "%store_ln41 = store i32 %reuse_select, i32 %reuse_reg" [sort_seperate_bucket/multi_radix_hex_kmerge.c:41]   --->   Operation 123 'store' 'store_ln41' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 124 [1/1] (0.38ns)   --->   "%store_ln43 = store i64 %zext_ln43, i64 %reuse_addr_reg" [sort_seperate_bucket/multi_radix_hex_kmerge.c:43]   --->   Operation 124 'store' 'store_ln43' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 125 [1/1] (0.88ns)   --->   "%bucket_pointer = add i32 %tmp_8_i, i32 1" [sort_seperate_bucket/multi_radix_hex_kmerge.c:44]   --->   Operation 125 'add' 'bucket_pointer' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.34ns)   --->   "%switch_ln44 = switch i4 %trunc_ln43, void %arrayidx49.case.15.i, i4 0, void %for.inc61.split.i.arrayidx49.exit.i_crit_edge73, i4 1, void %arrayidx49.case.1.i, i4 2, void %arrayidx49.case.2.i, i4 3, void %arrayidx49.case.3.i, i4 4, void %arrayidx49.case.4.i, i4 5, void %arrayidx49.case.5.i, i4 6, void %arrayidx49.case.6.i, i4 7, void %arrayidx49.case.7.i, i4 8, void %arrayidx49.case.8.i, i4 9, void %arrayidx49.case.9.i, i4 10, void %arrayidx49.case.10.i, i4 11, void %arrayidx49.case.11.i, i4 12, void %arrayidx49.case.12.i, i4 13, void %arrayidx49.case.13.i, i4 14, void %for.inc61.split.i.arrayidx49.exit.i_crit_edge" [sort_seperate_bucket/multi_radix_hex_kmerge.c:44]   --->   Operation 126 'switch' 'switch_ln44' <Predicate = true> <Delay = 0.34>
ST_2 : Operation 127 [1/1] (0.38ns)   --->   "%store_ln44 = store i32 %bucket_pointer, i32 %bucket_pointer_177_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:44]   --->   Operation 127 'store' 'store_ln44' <Predicate = (trunc_ln43 == 14)> <Delay = 0.38>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx49.exit.i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:44]   --->   Operation 128 'br' 'br_ln44' <Predicate = (trunc_ln43 == 14)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.38ns)   --->   "%store_ln44 = store i32 %bucket_pointer, i32 %bucket_pointer_176_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:44]   --->   Operation 129 'store' 'store_ln44' <Predicate = (trunc_ln43 == 13)> <Delay = 0.38>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx49.exit.i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:44]   --->   Operation 130 'br' 'br_ln44' <Predicate = (trunc_ln43 == 13)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.38ns)   --->   "%store_ln44 = store i32 %bucket_pointer, i32 %bucket_pointer_175_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:44]   --->   Operation 131 'store' 'store_ln44' <Predicate = (trunc_ln43 == 12)> <Delay = 0.38>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx49.exit.i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:44]   --->   Operation 132 'br' 'br_ln44' <Predicate = (trunc_ln43 == 12)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.38ns)   --->   "%store_ln44 = store i32 %bucket_pointer, i32 %bucket_pointer_174_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:44]   --->   Operation 133 'store' 'store_ln44' <Predicate = (trunc_ln43 == 11)> <Delay = 0.38>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx49.exit.i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:44]   --->   Operation 134 'br' 'br_ln44' <Predicate = (trunc_ln43 == 11)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.38ns)   --->   "%store_ln44 = store i32 %bucket_pointer, i32 %bucket_pointer_173_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:44]   --->   Operation 135 'store' 'store_ln44' <Predicate = (trunc_ln43 == 10)> <Delay = 0.38>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx49.exit.i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:44]   --->   Operation 136 'br' 'br_ln44' <Predicate = (trunc_ln43 == 10)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.38ns)   --->   "%store_ln44 = store i32 %bucket_pointer, i32 %bucket_pointer_172_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:44]   --->   Operation 137 'store' 'store_ln44' <Predicate = (trunc_ln43 == 9)> <Delay = 0.38>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx49.exit.i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:44]   --->   Operation 138 'br' 'br_ln44' <Predicate = (trunc_ln43 == 9)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.38ns)   --->   "%store_ln44 = store i32 %bucket_pointer, i32 %bucket_pointer_171_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:44]   --->   Operation 139 'store' 'store_ln44' <Predicate = (trunc_ln43 == 8)> <Delay = 0.38>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx49.exit.i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:44]   --->   Operation 140 'br' 'br_ln44' <Predicate = (trunc_ln43 == 8)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.38ns)   --->   "%store_ln44 = store i32 %bucket_pointer, i32 %bucket_pointer_170_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:44]   --->   Operation 141 'store' 'store_ln44' <Predicate = (trunc_ln43 == 7)> <Delay = 0.38>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx49.exit.i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:44]   --->   Operation 142 'br' 'br_ln44' <Predicate = (trunc_ln43 == 7)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.38ns)   --->   "%store_ln44 = store i32 %bucket_pointer, i32 %bucket_pointer_169_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:44]   --->   Operation 143 'store' 'store_ln44' <Predicate = (trunc_ln43 == 6)> <Delay = 0.38>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx49.exit.i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:44]   --->   Operation 144 'br' 'br_ln44' <Predicate = (trunc_ln43 == 6)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.38ns)   --->   "%store_ln44 = store i32 %bucket_pointer, i32 %bucket_pointer_168_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:44]   --->   Operation 145 'store' 'store_ln44' <Predicate = (trunc_ln43 == 5)> <Delay = 0.38>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx49.exit.i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:44]   --->   Operation 146 'br' 'br_ln44' <Predicate = (trunc_ln43 == 5)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.38ns)   --->   "%store_ln44 = store i32 %bucket_pointer, i32 %bucket_pointer_167_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:44]   --->   Operation 147 'store' 'store_ln44' <Predicate = (trunc_ln43 == 4)> <Delay = 0.38>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx49.exit.i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:44]   --->   Operation 148 'br' 'br_ln44' <Predicate = (trunc_ln43 == 4)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.38ns)   --->   "%store_ln44 = store i32 %bucket_pointer, i32 %bucket_pointer_166_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:44]   --->   Operation 149 'store' 'store_ln44' <Predicate = (trunc_ln43 == 3)> <Delay = 0.38>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx49.exit.i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:44]   --->   Operation 150 'br' 'br_ln44' <Predicate = (trunc_ln43 == 3)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.38ns)   --->   "%store_ln44 = store i32 %bucket_pointer, i32 %bucket_pointer_165_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:44]   --->   Operation 151 'store' 'store_ln44' <Predicate = (trunc_ln43 == 2)> <Delay = 0.38>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx49.exit.i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:44]   --->   Operation 152 'br' 'br_ln44' <Predicate = (trunc_ln43 == 2)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.38ns)   --->   "%store_ln44 = store i32 %bucket_pointer, i32 %bucket_pointer_164_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:44]   --->   Operation 153 'store' 'store_ln44' <Predicate = (trunc_ln43 == 1)> <Delay = 0.38>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx49.exit.i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:44]   --->   Operation 154 'br' 'br_ln44' <Predicate = (trunc_ln43 == 1)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.38ns)   --->   "%store_ln44 = store i32 %bucket_pointer, i32 %bucket_pointer_163_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:44]   --->   Operation 155 'store' 'store_ln44' <Predicate = (trunc_ln43 == 0)> <Delay = 0.38>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx49.exit.i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:44]   --->   Operation 156 'br' 'br_ln44' <Predicate = (trunc_ln43 == 0)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.38ns)   --->   "%store_ln44 = store i32 %bucket_pointer, i32 %bucket_pointer_178_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:44]   --->   Operation 157 'store' 'store_ln44' <Predicate = (trunc_ln43 == 15)> <Delay = 0.38>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx49.exit.i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:44]   --->   Operation 158 'br' 'br_ln44' <Predicate = (trunc_ln43 == 15)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%bucket_sizes_403_out_load = load i32 %bucket_sizes_403_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:47]   --->   Operation 159 'load' 'bucket_sizes_403_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%bucket_sizes_404_out_load = load i32 %bucket_sizes_404_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:47]   --->   Operation 160 'load' 'bucket_sizes_404_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%bucket_sizes_405_out_load = load i32 %bucket_sizes_405_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:47]   --->   Operation 161 'load' 'bucket_sizes_405_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%bucket_sizes_406_out_load = load i32 %bucket_sizes_406_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:47]   --->   Operation 162 'load' 'bucket_sizes_406_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%bucket_sizes_407_out_load = load i32 %bucket_sizes_407_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:47]   --->   Operation 163 'load' 'bucket_sizes_407_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%bucket_sizes_408_out_load = load i32 %bucket_sizes_408_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:47]   --->   Operation 164 'load' 'bucket_sizes_408_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%bucket_sizes_409_out_load = load i32 %bucket_sizes_409_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:47]   --->   Operation 165 'load' 'bucket_sizes_409_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%bucket_sizes_410_out_load = load i32 %bucket_sizes_410_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:47]   --->   Operation 166 'load' 'bucket_sizes_410_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%bucket_sizes_411_out_load = load i32 %bucket_sizes_411_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:47]   --->   Operation 167 'load' 'bucket_sizes_411_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%bucket_sizes_412_out_load = load i32 %bucket_sizes_412_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:47]   --->   Operation 168 'load' 'bucket_sizes_412_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%bucket_sizes_413_out_load = load i32 %bucket_sizes_413_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:47]   --->   Operation 169 'load' 'bucket_sizes_413_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%bucket_sizes_414_out_load = load i32 %bucket_sizes_414_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:47]   --->   Operation 170 'load' 'bucket_sizes_414_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%bucket_sizes_415_out_load = load i32 %bucket_sizes_415_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:47]   --->   Operation 171 'load' 'bucket_sizes_415_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%bucket_sizes_416_out_load = load i32 %bucket_sizes_416_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:47]   --->   Operation 172 'load' 'bucket_sizes_416_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%bucket_sizes_417_out_load = load i32 %bucket_sizes_417_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:47]   --->   Operation 173 'load' 'bucket_sizes_417_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%bucket_sizes_418_out_load = load i32 %bucket_sizes_418_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:47]   --->   Operation 174 'load' 'bucket_sizes_418_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %shifted, i32 4, i32 7" [sort_seperate_bucket/multi_radix_hex_kmerge.c:47]   --->   Operation 175 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.49ns)   --->   "%tmp_9_i = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 %bucket_sizes_403_out_load, i32 %bucket_sizes_404_out_load, i32 %bucket_sizes_405_out_load, i32 %bucket_sizes_406_out_load, i32 %bucket_sizes_407_out_load, i32 %bucket_sizes_408_out_load, i32 %bucket_sizes_409_out_load, i32 %bucket_sizes_410_out_load, i32 %bucket_sizes_411_out_load, i32 %bucket_sizes_412_out_load, i32 %bucket_sizes_413_out_load, i32 %bucket_sizes_414_out_load, i32 %bucket_sizes_415_out_load, i32 %bucket_sizes_416_out_load, i32 %bucket_sizes_417_out_load, i32 %bucket_sizes_418_out_load, i4 %trunc_ln9" [sort_seperate_bucket/multi_radix_hex_kmerge.c:47]   --->   Operation 176 'mux' 'tmp_9_i' <Predicate = true> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.88ns)   --->   "%bucket_sizes = add i32 %tmp_9_i, i32 1" [sort_seperate_bucket/multi_radix_hex_kmerge.c:47]   --->   Operation 177 'add' 'bucket_sizes' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.34ns)   --->   "%switch_ln47 = switch i4 %trunc_ln9, void %arrayidx59.case.15.i, i4 0, void %arrayidx49.exit.i.arrayidx59.exit.i_crit_edge56, i4 1, void %arrayidx59.case.1.i, i4 2, void %arrayidx59.case.2.i, i4 3, void %arrayidx59.case.3.i, i4 4, void %arrayidx59.case.4.i, i4 5, void %arrayidx59.case.5.i, i4 6, void %arrayidx59.case.6.i, i4 7, void %arrayidx59.case.7.i, i4 8, void %arrayidx59.case.8.i, i4 9, void %arrayidx59.case.9.i, i4 10, void %arrayidx59.case.10.i, i4 11, void %arrayidx59.case.11.i, i4 12, void %arrayidx59.case.12.i, i4 13, void %arrayidx59.case.13.i, i4 14, void %arrayidx49.exit.i.arrayidx59.exit.i_crit_edge" [sort_seperate_bucket/multi_radix_hex_kmerge.c:47]   --->   Operation 178 'switch' 'switch_ln47' <Predicate = true> <Delay = 0.34>
ST_2 : Operation 179 [1/1] (0.38ns)   --->   "%store_ln47 = store i32 %bucket_sizes, i32 %bucket_sizes_417_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:47]   --->   Operation 179 'store' 'store_ln47' <Predicate = (trunc_ln9 == 14)> <Delay = 0.38>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx59.exit.i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:47]   --->   Operation 180 'br' 'br_ln47' <Predicate = (trunc_ln9 == 14)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.38ns)   --->   "%store_ln47 = store i32 %bucket_sizes, i32 %bucket_sizes_416_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:47]   --->   Operation 181 'store' 'store_ln47' <Predicate = (trunc_ln9 == 13)> <Delay = 0.38>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx59.exit.i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:47]   --->   Operation 182 'br' 'br_ln47' <Predicate = (trunc_ln9 == 13)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.38ns)   --->   "%store_ln47 = store i32 %bucket_sizes, i32 %bucket_sizes_415_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:47]   --->   Operation 183 'store' 'store_ln47' <Predicate = (trunc_ln9 == 12)> <Delay = 0.38>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx59.exit.i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:47]   --->   Operation 184 'br' 'br_ln47' <Predicate = (trunc_ln9 == 12)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.38ns)   --->   "%store_ln47 = store i32 %bucket_sizes, i32 %bucket_sizes_414_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:47]   --->   Operation 185 'store' 'store_ln47' <Predicate = (trunc_ln9 == 11)> <Delay = 0.38>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx59.exit.i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:47]   --->   Operation 186 'br' 'br_ln47' <Predicate = (trunc_ln9 == 11)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.38ns)   --->   "%store_ln47 = store i32 %bucket_sizes, i32 %bucket_sizes_413_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:47]   --->   Operation 187 'store' 'store_ln47' <Predicate = (trunc_ln9 == 10)> <Delay = 0.38>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx59.exit.i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:47]   --->   Operation 188 'br' 'br_ln47' <Predicate = (trunc_ln9 == 10)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.38ns)   --->   "%store_ln47 = store i32 %bucket_sizes, i32 %bucket_sizes_412_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:47]   --->   Operation 189 'store' 'store_ln47' <Predicate = (trunc_ln9 == 9)> <Delay = 0.38>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx59.exit.i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:47]   --->   Operation 190 'br' 'br_ln47' <Predicate = (trunc_ln9 == 9)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.38ns)   --->   "%store_ln47 = store i32 %bucket_sizes, i32 %bucket_sizes_411_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:47]   --->   Operation 191 'store' 'store_ln47' <Predicate = (trunc_ln9 == 8)> <Delay = 0.38>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx59.exit.i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:47]   --->   Operation 192 'br' 'br_ln47' <Predicate = (trunc_ln9 == 8)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.38ns)   --->   "%store_ln47 = store i32 %bucket_sizes, i32 %bucket_sizes_410_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:47]   --->   Operation 193 'store' 'store_ln47' <Predicate = (trunc_ln9 == 7)> <Delay = 0.38>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx59.exit.i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:47]   --->   Operation 194 'br' 'br_ln47' <Predicate = (trunc_ln9 == 7)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.38ns)   --->   "%store_ln47 = store i32 %bucket_sizes, i32 %bucket_sizes_409_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:47]   --->   Operation 195 'store' 'store_ln47' <Predicate = (trunc_ln9 == 6)> <Delay = 0.38>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx59.exit.i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:47]   --->   Operation 196 'br' 'br_ln47' <Predicate = (trunc_ln9 == 6)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.38ns)   --->   "%store_ln47 = store i32 %bucket_sizes, i32 %bucket_sizes_408_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:47]   --->   Operation 197 'store' 'store_ln47' <Predicate = (trunc_ln9 == 5)> <Delay = 0.38>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx59.exit.i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:47]   --->   Operation 198 'br' 'br_ln47' <Predicate = (trunc_ln9 == 5)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.38ns)   --->   "%store_ln47 = store i32 %bucket_sizes, i32 %bucket_sizes_407_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:47]   --->   Operation 199 'store' 'store_ln47' <Predicate = (trunc_ln9 == 4)> <Delay = 0.38>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx59.exit.i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:47]   --->   Operation 200 'br' 'br_ln47' <Predicate = (trunc_ln9 == 4)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.38ns)   --->   "%store_ln47 = store i32 %bucket_sizes, i32 %bucket_sizes_406_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:47]   --->   Operation 201 'store' 'store_ln47' <Predicate = (trunc_ln9 == 3)> <Delay = 0.38>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx59.exit.i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:47]   --->   Operation 202 'br' 'br_ln47' <Predicate = (trunc_ln9 == 3)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.38ns)   --->   "%store_ln47 = store i32 %bucket_sizes, i32 %bucket_sizes_405_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:47]   --->   Operation 203 'store' 'store_ln47' <Predicate = (trunc_ln9 == 2)> <Delay = 0.38>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx59.exit.i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:47]   --->   Operation 204 'br' 'br_ln47' <Predicate = (trunc_ln9 == 2)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.38ns)   --->   "%store_ln47 = store i32 %bucket_sizes, i32 %bucket_sizes_404_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:47]   --->   Operation 205 'store' 'store_ln47' <Predicate = (trunc_ln9 == 1)> <Delay = 0.38>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx59.exit.i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:47]   --->   Operation 206 'br' 'br_ln47' <Predicate = (trunc_ln9 == 1)> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.38ns)   --->   "%store_ln47 = store i32 %bucket_sizes, i32 %bucket_sizes_403_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:47]   --->   Operation 207 'store' 'store_ln47' <Predicate = (trunc_ln9 == 0)> <Delay = 0.38>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx59.exit.i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:47]   --->   Operation 208 'br' 'br_ln47' <Predicate = (trunc_ln9 == 0)> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.38ns)   --->   "%store_ln47 = store i32 %bucket_sizes, i32 %bucket_sizes_418_out" [sort_seperate_bucket/multi_radix_hex_kmerge.c:47]   --->   Operation 209 'store' 'store_ln47' <Predicate = (trunc_ln9 == 15)> <Delay = 0.38>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx59.exit.i" [sort_seperate_bucket/multi_radix_hex_kmerge.c:47]   --->   Operation 210 'br' 'br_ln47' <Predicate = (trunc_ln9 == 15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.02ns
The critical path consists of the following:
	'alloca' operation ('j') [71]  (0 ns)
	'load' operation ('j', sort_seperate_bucket/multi_radix_hex_kmerge.c:40) on local variable 'j' [145]  (0 ns)
	'add' operation ('add_ln41', sort_seperate_bucket/multi_radix_hex_kmerge.c:41) [169]  (0.775 ns)
	'getelementptr' operation ('bucket_addr', sort_seperate_bucket/multi_radix_hex_kmerge.c:41) [171]  (0 ns)
	'load' operation ('bucket_load', sort_seperate_bucket/multi_radix_hex_kmerge.c:41) on array 'bucket' [175]  (1.25 ns)

 <State 2>: 5.04ns
The critical path consists of the following:
	'load' operation ('bucket_load', sort_seperate_bucket/multi_radix_hex_kmerge.c:41) on array 'bucket' [175]  (1.25 ns)
	'select' operation ('reuse_select', sort_seperate_bucket/multi_radix_hex_kmerge.c:41) [177]  (0.227 ns)
	'ashr' operation ('shifted', sort_seperate_bucket/multi_radix_hex_kmerge.c:41) [178]  (1.05 ns)
	'mux' operation ('tmp_8_i', sort_seperate_bucket/multi_radix_hex_kmerge.c:43) [180]  (0.493 ns)
	'add' operation ('add_ln43', sort_seperate_bucket/multi_radix_hex_kmerge.c:43) [182]  (0.775 ns)
	'getelementptr' operation ('bucket_addr_3', sort_seperate_bucket/multi_radix_hex_kmerge.c:43) [184]  (0 ns)
	'store' operation ('store_ln43', sort_seperate_bucket/multi_radix_hex_kmerge.c:43) of variable 'reuse_select', sort_seperate_bucket/multi_radix_hex_kmerge.c:41 on array 'bucket' [185]  (1.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
