// Seed: 3814662829
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = 1;
  always_latch @(*) $display;
  initial begin
    if (id_3) id_1[1] <= 1;
  end
  wire id_7;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    input  wire id_0
    , id_7,
    input  wand id_1,
    output tri  id_2,
    input  tri1 id_3,
    output tri0 id_4,
    output wire id_5
);
  wire id_8;
  logic [7:0] id_9;
  module_0(
      id_9, id_7, id_8, id_8, id_7, id_7
  );
  assign id_9[1] = id_8;
endmodule
