

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Fri Jan 13 14:29:36 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 5.298 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      104|      104| 0.551 us | 0.551 us |  105|  105| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                              |                                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                           Instance                           |                       Module                      |   min   |   max   |    min   |    max   | min | max |   Type   |
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_261  |gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s  |       20|       20| 0.106 us | 0.106 us |   16|   16| function |
        |grp_dense_latency_ap_fixed_ap_fixed_config3_0_0_fu_284        |dense_latency_ap_fixed_ap_fixed_config3_0_0        |        1|        1| 5.298 ns | 5.298 ns |    1|    1| function |
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        2|     33|    3538|   1396|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    855|    -|
|Register         |        -|      -|    1563|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|     33|    5101|   2253|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |     15|       4|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+---------------------------------------------------+---------+-------+------+------+-----+
    |                           Instance                           |                       Module                      | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------------------------------------------+---------------------------------------------------+---------+-------+------+------+-----+
    |grp_dense_latency_ap_fixed_ap_fixed_config3_0_0_fu_284        |dense_latency_ap_fixed_ap_fixed_config3_0_0        |        0|      1|    84|    11|    0|
    |grp_gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_261  |gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s  |        2|     32|  3454|  1385|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+-------+------+------+-----+
    |Total                                                         |                                                   |        2|     33|  3538|  1396|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |                                    Name                                    | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                                                   |  465|        106|    1|        106|
    |grp_gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_261_ap_start       |    9|          2|    1|          2|
    |grp_gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_261_data_0_V_read  |   33|          6|   16|         96|
    |grp_gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_261_data_1_V_read  |   33|          6|   16|         96|
    |grp_gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_261_data_2_V_read  |   33|          6|   16|         96|
    |grp_gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_261_data_3_V_read  |   33|          6|   16|         96|
    |grp_gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_261_data_4_V_read  |   33|          6|   16|         96|
    |grp_gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_261_data_5_V_read  |   33|          6|   16|         96|
    |grp_gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_261_data_6_V_read  |   33|          6|   16|         96|
    |grp_gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_261_data_7_V_read  |   33|          6|   16|         96|
    |grp_gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_261_data_8_V_read  |   33|          6|   16|         96|
    |grp_gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_261_data_9_V_read  |   33|          6|   16|         96|
    |grp_gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_261_reset_state    |   15|          3|    1|          3|
    |input_1_V_ap_vld_in_sig                                                     |    9|          2|    1|          2|
    |input_1_V_ap_vld_preg                                                       |    9|          2|    1|          2|
    |input_1_V_blk_n                                                             |    9|          2|    1|          2|
    |input_1_V_in_sig                                                            |    9|          2|  800|       1600|
    +----------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                                       |  855|        179|  966|       2677|
    +----------------------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                    Name                                   |  FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                                  |  105|   0|  105|          0|
    |data_in_0_V_1_reg_794                                                      |   16|   0|   16|          0|
    |data_in_0_V_2_reg_844                                                      |   16|   0|   16|          0|
    |data_in_0_V_3_reg_894                                                      |   16|   0|   16|          0|
    |data_in_0_V_4_reg_944                                                      |   16|   0|   16|          0|
    |data_in_1_V_1_reg_799                                                      |   16|   0|   16|          0|
    |data_in_1_V_2_reg_849                                                      |   16|   0|   16|          0|
    |data_in_1_V_3_reg_899                                                      |   16|   0|   16|          0|
    |data_in_1_V_4_reg_949                                                      |   16|   0|   16|          0|
    |data_in_2_V_1_reg_804                                                      |   16|   0|   16|          0|
    |data_in_2_V_2_reg_854                                                      |   16|   0|   16|          0|
    |data_in_2_V_3_reg_904                                                      |   16|   0|   16|          0|
    |data_in_2_V_4_reg_954                                                      |   16|   0|   16|          0|
    |data_in_3_V_1_reg_809                                                      |   16|   0|   16|          0|
    |data_in_3_V_2_reg_859                                                      |   16|   0|   16|          0|
    |data_in_3_V_3_reg_909                                                      |   16|   0|   16|          0|
    |data_in_3_V_4_reg_959                                                      |   16|   0|   16|          0|
    |data_in_4_V_1_reg_814                                                      |   16|   0|   16|          0|
    |data_in_4_V_2_reg_864                                                      |   16|   0|   16|          0|
    |data_in_4_V_3_reg_914                                                      |   16|   0|   16|          0|
    |data_in_4_V_4_reg_964                                                      |   16|   0|   16|          0|
    |data_in_5_V_1_reg_819                                                      |   16|   0|   16|          0|
    |data_in_5_V_2_reg_869                                                      |   16|   0|   16|          0|
    |data_in_5_V_3_reg_919                                                      |   16|   0|   16|          0|
    |data_in_5_V_4_reg_969                                                      |   16|   0|   16|          0|
    |data_in_6_V_1_reg_824                                                      |   16|   0|   16|          0|
    |data_in_6_V_2_reg_874                                                      |   16|   0|   16|          0|
    |data_in_6_V_3_reg_924                                                      |   16|   0|   16|          0|
    |data_in_6_V_4_reg_974                                                      |   16|   0|   16|          0|
    |data_in_7_V_1_reg_829                                                      |   16|   0|   16|          0|
    |data_in_7_V_2_reg_879                                                      |   16|   0|   16|          0|
    |data_in_7_V_3_reg_929                                                      |   16|   0|   16|          0|
    |data_in_7_V_4_reg_979                                                      |   16|   0|   16|          0|
    |data_in_8_V_1_reg_834                                                      |   16|   0|   16|          0|
    |data_in_8_V_2_reg_884                                                      |   16|   0|   16|          0|
    |data_in_8_V_3_reg_934                                                      |   16|   0|   16|          0|
    |data_in_8_V_4_reg_984                                                      |   16|   0|   16|          0|
    |data_in_9_V_1_reg_839                                                      |   16|   0|   16|          0|
    |data_in_9_V_2_reg_889                                                      |   16|   0|   16|          0|
    |data_in_9_V_3_reg_939                                                      |   16|   0|   16|          0|
    |data_in_9_V_4_reg_989                                                      |   16|   0|   16|          0|
    |grp_gru_static_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_261_ap_start_reg  |    1|   0|    1|          0|
    |h_state_0_V_reg_994                                                        |   16|   0|   16|          0|
    |input_1_V_ap_vld_preg                                                      |    1|   0|    1|          0|
    |input_1_V_preg                                                             |  800|   0|  800|          0|
    +---------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                      | 1563|   0| 1563|          0|
    +---------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |    myproject   | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |    myproject   | return value |
|ap_start               |  in |    1| ap_ctrl_hs |    myproject   | return value |
|ap_done                | out |    1| ap_ctrl_hs |    myproject   | return value |
|ap_idle                | out |    1| ap_ctrl_hs |    myproject   | return value |
|ap_ready               | out |    1| ap_ctrl_hs |    myproject   | return value |
|input_1_V              |  in |  800|   ap_vld   |    input_1_V   |    pointer   |
|input_1_V_ap_vld       |  in |    1|   ap_vld   |    input_1_V   |    pointer   |
|layer3_out_0_V         | out |   16|   ap_vld   | layer3_out_0_V |    pointer   |
|layer3_out_0_V_ap_vld  | out |    1|   ap_vld   | layer3_out_0_V |    pointer   |
|layer3_out_1_V         |  in |   16|   ap_vld   | layer3_out_1_V |    pointer   |
|layer3_out_1_V_ap_vld  |  in |    1|   ap_vld   | layer3_out_1_V |    pointer   |
|layer3_out_2_V         |  in |   16|   ap_vld   | layer3_out_2_V |    pointer   |
|layer3_out_2_V_ap_vld  |  in |    1|   ap_vld   | layer3_out_2_V |    pointer   |
|layer3_out_3_V         |  in |   16|   ap_vld   | layer3_out_3_V |    pointer   |
|layer3_out_3_V_ap_vld  |  in |    1|   ap_vld   | layer3_out_3_V |    pointer   |
|layer3_out_4_V         |  in |   16|   ap_vld   | layer3_out_4_V |    pointer   |
|layer3_out_4_V_ap_vld  |  in |    1|   ap_vld   | layer3_out_4_V |    pointer   |
+-----------------------+-----+-----+------------+----------------+--------------+

