# Verilog-Project
It is a five-stage pipeline cpu wriiten by verilog using Xilinx Vivado.
