<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2019.09.03.13:36:44"
 outputDirectory="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone 10 LP"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10CL016YU256C8G"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="8"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="id_switch" kind="conduit" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <port name="id_switch_sw" direction="input" role="sw" width="4" />
   <port
       name="id_switch_debug_out1"
       direction="output"
       role="debug_out1"
       width="1" />
  </interface>
  <interface name="piezo_controller_piezo_enable" kind="conduit" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <port
       name="piezo_controller_piezo_enable_export"
       direction="output"
       role="export"
       width="1" />
   <port
       name="piezo_controller_piezo_enable_piezo_enable_in"
       direction="input"
       role="piezo_enable_in"
       width="1" />
  </interface>
  <interface name="piezo_controller_piezo_out" kind="conduit" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <port
       name="piezo_controller_piezo_out_export"
       direction="output"
       role="export"
       width="120" />
  </interface>
  <interface name="piezo_controller_piezo_status" kind="conduit" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <port
       name="piezo_controller_piezo_status_export"
       direction="output"
       role="export"
       width="3" />
  </interface>
  <interface name="piezo_ctl" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="piezo_ctl_gpio_out"
       direction="output"
       role="gpio_out"
       width="1" />
   <port
       name="piezo_ctl_enable_in"
       direction="input"
       role="enable_in"
       width="1" />
   <port
       name="piezo_ctl_enable_out"
       direction="output"
       role="enable_out"
       width="1" />
  </interface>
  <interface name="pll_areset" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="pll_areset_export" direction="input" role="export" width="1" />
  </interface>
  <interface name="pll_c0" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="1000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="pll_c0_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="pll_locked" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="pll_locked_export" direction="output" role="export" width="1" />
  </interface>
  <interface name="ptp_piezo_interface0" kind="conduit" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <port
       name="ptp_piezo_interface0_piezo_interface_in"
       direction="input"
       role="piezo_interface_in"
       width="1" />
   <port
       name="ptp_piezo_interface0_piezo_interface_out"
       direction="output"
       role="piezo_interface_out"
       width="1" />
   <port
       name="ptp_piezo_interface0_time_data_master"
       direction="output"
       role="time_data_master"
       width="32" />
   <port
       name="ptp_piezo_interface0_time_data_slave"
       direction="output"
       role="time_data_slave"
       width="32" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="rtc_0_conduit_end" kind="conduit" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <port
       name="rtc_0_conduit_end_event_trigger"
       direction="input"
       role="event_trigger"
       width="1" />
   <port
       name="rtc_0_conduit_end_piezo_enable"
       direction="output"
       role="piezo_enable"
       width="1" />
   <port
       name="rtc_0_conduit_end_event_trigger2"
       direction="input"
       role="event_trigger2"
       width="1" />
   <port
       name="rtc_0_conduit_end_flag_allow_read"
       direction="output"
       role="flag_allow_read"
       width="1" />
  </interface>
  <interface name="spi_bridge" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="spi_bridge_mosi_to_the_spislave_inst_for_spichain"
       direction="input"
       role="mosi_to_the_spislave_inst_for_spichain"
       width="1" />
   <port
       name="spi_bridge_nss_to_the_spislave_inst_for_spichain"
       direction="input"
       role="nss_to_the_spislave_inst_for_spichain"
       width="1" />
   <port
       name="spi_bridge_miso_to_and_from_the_spislave_inst_for_spichain"
       direction="bidir"
       role="miso_to_and_from_the_spislave_inst_for_spichain"
       width="1" />
   <port
       name="spi_bridge_sclk_to_the_spislave_inst_for_spichain"
       direction="input"
       role="sclk_to_the_spislave_inst_for_spichain"
       width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="vidor_sys:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=10CL016YU256C8G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=8,AUTO_GENERATION_ID=1567510602,AUTO_UNIQUE_ID=(altpll:18.1:AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_INCLK_INTERFACE_CLOCK_RATE=50000000,AVALON_USE_SEPARATE_SYSCLK=NO,BANDWIDTH=,BANDWIDTH_TYPE=LOW,CLK0_DIVIDE_BY=50,CLK0_DUTY_CYCLE=50,CLK0_MULTIPLY_BY=1,CLK0_PHASE_SHIFT=0,CLK1_DIVIDE_BY=,CLK1_DUTY_CYCLE=,CLK1_MULTIPLY_BY=,CLK1_PHASE_SHIFT=,CLK2_DIVIDE_BY=,CLK2_DUTY_CYCLE=,CLK2_MULTIPLY_BY=,CLK2_PHASE_SHIFT=,CLK3_DIVIDE_BY=,CLK3_DUTY_CYCLE=,CLK3_MULTIPLY_BY=,CLK3_PHASE_SHIFT=,CLK4_DIVIDE_BY=,CLK4_DUTY_CYCLE=,CLK4_MULTIPLY_BY=,CLK4_PHASE_SHIFT=,CLK5_DIVIDE_BY=,CLK5_DUTY_CYCLE=,CLK5_MULTIPLY_BY=,CLK5_PHASE_SHIFT=,CLK6_DIVIDE_BY=,CLK6_DUTY_CYCLE=,CLK6_MULTIPLY_BY=,CLK6_PHASE_SHIFT=,CLK7_DIVIDE_BY=,CLK7_DUTY_CYCLE=,CLK7_MULTIPLY_BY=,CLK7_PHASE_SHIFT=,CLK8_DIVIDE_BY=,CLK8_DUTY_CYCLE=,CLK8_MULTIPLY_BY=,CLK8_PHASE_SHIFT=,CLK9_DIVIDE_BY=,CLK9_DUTY_CYCLE=,CLK9_MULTIPLY_BY=,CLK9_PHASE_SHIFT=,COMPENSATE_CLOCK=CLK0,DOWN_SPREAD=,DPA_DIVIDER=,DPA_DIVIDE_BY=,DPA_MULTIPLY_BY=,ENABLE_SWITCH_OVER_COUNTER=,EXTCLK0_DIVIDE_BY=,EXTCLK0_DUTY_CYCLE=,EXTCLK0_MULTIPLY_BY=,EXTCLK0_PHASE_SHIFT=,EXTCLK1_DIVIDE_BY=,EXTCLK1_DUTY_CYCLE=,EXTCLK1_MULTIPLY_BY=,EXTCLK1_PHASE_SHIFT=,EXTCLK2_DIVIDE_BY=,EXTCLK2_DUTY_CYCLE=,EXTCLK2_MULTIPLY_BY=,EXTCLK2_PHASE_SHIFT=,EXTCLK3_DIVIDE_BY=,EXTCLK3_DUTY_CYCLE=,EXTCLK3_MULTIPLY_BY=,EXTCLK3_PHASE_SHIFT=,FEEDBACK_SOURCE=,GATE_LOCK_COUNTER=,GATE_LOCK_SIGNAL=,HIDDEN_CONSTANTS=CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_UNUSED CT#PORT_clk1 PORT_UNUSED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 1 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NO_COMPENSATION CT#PORT_CONFIGUPDATE PORT_UNUSED CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#PORT_ARESET PORT_USED CT#BANDWIDTH_TYPE LOW CT#INTENDED_DEVICE_FAMILY {Cyclone 10 LP} CT#PORT_SCANREAD PORT_UNUSED CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 50 CT#PORT_LOCKED PORT_USED,HIDDEN_CUSTOM_ELABORATION=altpll_avalon_elaboration,HIDDEN_CUSTOM_POST_EDIT=altpll_avalon_post_edit,HIDDEN_IF_PORTS=IF#phasecounterselect {input 4} IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#phaseupdown {input 0} IF#scandone {output 0} IF#readdata {output 32} IF#write {input 0} IF#scanclk {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0} IF#scanclkena {input 0} IF#scandataout {output 0} IF#configupdate {input 0} IF#phasestep {input 0} IF#scandata {input 0},HIDDEN_IS_FIRST_EDIT=0,HIDDEN_IS_NUMERIC=IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#PLL_ENHPLL_CHECK 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1,HIDDEN_MF_PORTS=MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1,HIDDEN_PRIVATES=PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 1 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 0 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 1 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 1 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ0 1.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE 8l PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 1 PT#SPREAD_PERCENT 0.000 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 1 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE0 1.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK0 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#CLKLOSS_CHECK 0 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 0 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE0 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone 10 LP} PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1566292644549304.mif PT#ACTIVECLK_CHECK 0,HIDDEN_USED_PORTS=UP#locked used UP#c0 used UP#areset used UP#inclk0 used,INCLK0_INPUT_FREQUENCY=20000,INCLK1_INPUT_FREQUENCY=,INTENDED_DEVICE_FAMILY=Cyclone 10 LP,INVALID_LOCK_MULTIPLIER=,LOCK_HIGH=,LOCK_LOW=,OPERATION_MODE=NO_COMPENSATION,PLL_TYPE=AUTO,PORT_ACTIVECLOCK=PORT_UNUSED,PORT_ARESET=PORT_USED,PORT_CLKBAD0=PORT_UNUSED,PORT_CLKBAD1=PORT_UNUSED,PORT_CLKLOSS=PORT_UNUSED,PORT_CLKSWITCH=PORT_UNUSED,PORT_CONFIGUPDATE=PORT_UNUSED,PORT_ENABLE0=,PORT_ENABLE1=,PORT_FBIN=PORT_UNUSED,PORT_FBOUT=,PORT_INCLK0=PORT_USED,PORT_INCLK1=PORT_UNUSED,PORT_LOCKED=PORT_USED,PORT_PFDENA=PORT_UNUSED,PORT_PHASECOUNTERSELECT=PORT_UNUSED,PORT_PHASEDONE=PORT_UNUSED,PORT_PHASESTEP=PORT_UNUSED,PORT_PHASEUPDOWN=PORT_UNUSED,PORT_PLLENA=PORT_UNUSED,PORT_SCANACLR=PORT_UNUSED,PORT_SCANCLK=PORT_UNUSED,PORT_SCANCLKENA=PORT_UNUSED,PORT_SCANDATA=PORT_UNUSED,PORT_SCANDATAOUT=PORT_UNUSED,PORT_SCANDONE=PORT_UNUSED,PORT_SCANREAD=PORT_UNUSED,PORT_SCANWRITE=PORT_UNUSED,PORT_SCLKOUT0=,PORT_SCLKOUT1=,PORT_VCOOVERRANGE=,PORT_VCOUNDERRANGE=,PORT_clk0=PORT_USED,PORT_clk1=PORT_UNUSED,PORT_clk2=PORT_UNUSED,PORT_clk3=PORT_UNUSED,PORT_clk4=PORT_UNUSED,PORT_clk5=PORT_UNUSED,PORT_clk6=,PORT_clk7=,PORT_clk8=,PORT_clk9=,PORT_clkena0=PORT_UNUSED,PORT_clkena1=PORT_UNUSED,PORT_clkena2=PORT_UNUSED,PORT_clkena3=PORT_UNUSED,PORT_clkena4=PORT_UNUSED,PORT_clkena5=PORT_UNUSED,PORT_extclk0=PORT_UNUSED,PORT_extclk1=PORT_UNUSED,PORT_extclk2=PORT_UNUSED,PORT_extclk3=PORT_UNUSED,PORT_extclkena0=,PORT_extclkena1=,PORT_extclkena2=,PORT_extclkena3=,PRIMARY_CLOCK=,QUALIFY_CONF_DONE=,SCAN_CHAIN=,SCAN_CHAIN_MIF_FILE=,SCLKOUT0_PHASE_SHIFT=,SCLKOUT1_PHASE_SHIFT=,SELF_RESET_ON_GATED_LOSS_LOCK=,SELF_RESET_ON_LOSS_LOCK=,SKIP_VCO=,SPREAD_FREQUENCY=,SWITCH_OVER_COUNTER=,SWITCH_OVER_ON_GATED_LOCK=,SWITCH_OVER_ON_LOSSCLK=,SWITCH_OVER_TYPE=,USING_FBMIMICBIDIR_PORT=,VALID_LOCK_MULTIPLIER=,VCO_DIVIDE_BY=,VCO_FREQUENCY_CONTROL=,VCO_MULTIPLY_BY=,VCO_PHASE_SHIFT_STEP=,WIDTH_CLOCK=5,WIDTH_PHASECOUNTERSELECT=)(clock_source:18.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(id_switch:1.0:)(piezo_clk_div:2.0:PULS_FREQ=40000)(piezo_controller:1.0:clock_rate=50000000,piezo_count=120)(ptp_simple_us:1.0:)(realtime_clock_controll:1.0:CLOCK_SPEED_HZ=50000000,RTC_RESOLUTION=100)(spi_slave_to_avalon_mm_master_bridge:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,SYNC_DEPTH=5)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x00040000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x00080000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x000c0200,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x000c0000,defaultConnection=false)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)"
   instancePathKey="vidor_sys"
   kind="vidor_sys"
   version="1.0"
   name="vidor_sys">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1567510602" />
  <parameter name="AUTO_DEVICE" value="10CL016YU256C8G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <generatedFiles>
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/vidor_sys.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/vidor_sys_altpll_0.v"
       type="VERILOG" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/ID_Switch.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/piezo_ctl2.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/piezo_controller.vhd"
       type="VHDL"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/piezo.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/ptp_via_US.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/realtime_clock_controll.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/spiphyslave.sdc"
       type="SDC" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/SPISlaveToAvalonMasterBridge.v"
       type="VERILOG" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_avalon_packets_to_master_inst_for_spichain.v"
       type="VERILOG" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets_inst_for_spichain.v"
       type="VERILOG" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes_inst_for_spichain.v"
       type="VERILOG" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/channel_adapter_btop_for_spichain.v"
       type="VERILOG" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/channel_adapter_ptob_for_spichain.v"
       type="VERILOG" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/spislave_inst_for_spichain.v"
       type="VERILOG" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/spiphyslave.v"
       type="VERILOG" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/vidor_sys_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/vidor_sys_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/vidor_sys_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/vidor_sys_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/vidor_sys_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/vidor_sys_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/vidor_sys_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/vidor_sys_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/vidor_sys_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/vidor_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/vidor_sys_mm_interconnect_0_avalon_st_adapter_004.v"
       type="VERILOG" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/vidor_sys_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_altpll/altera_avalon_altpll_hw.tcl" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/ip/PTP/id_switch_hw.tcl" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/ip/PTP/piezo_clk_div_hw.tcl" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/ip/PTP/piezo_controller_hw.tcl" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/ip/PTP/ptp_simple_us_hw.tcl" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/ip/PTP/realtime_clock_controll_hw.tcl" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/SPISlaveToAvalonMasterBridge_hw.tcl" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave.sdc" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/SPISlaveToAvalonMasterBridge.v" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/altera_avalon_packets_to_master_inst_for_spichain.v" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/altera_avalon_st_bytes_to_packets_inst_for_spichain.v" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/altera_avalon_st_packets_to_bytes_inst_for_spichain.v" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/channel_adapter_btop_for_spichain.v" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/channel_adapter_ptob_for_spichain.v" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/spislave_inst_for_spichain.v" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master.v" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets.v" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes.v" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave.v" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="vidor_sys">queue size: 0 starting:vidor_sys "vidor_sys"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>8</b> modules, <b>19</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>7</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>13</b> modules, <b>35</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces spi_avalon_bridge.avalon_master and spi_avalon_bridge_avalon_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces id_switch_0_avalon_slave_translator.avalon_anti_slave_0 and id_switch_0.avalon_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces ptp_simple_us_0_avalon_slave_translator.avalon_anti_slave_0 and ptp_simple_us_0.avalon_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces realtime_clock_controll_0_avalon_slave_translator.avalon_anti_slave_0 and realtime_clock_controll_0.avalon_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces altpll_0_pll_slave_translator.avalon_anti_slave_0 and altpll_0.pll_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces piezo_controller_0_s1_translator.avalon_anti_slave_0 and piezo_controller_0.s1</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>25</b> modules, <b>97</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>31</b> modules, <b>115</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>32</b> modules, <b>119</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>33</b> modules, <b>122</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>44</b> modules, <b>144</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>46</b> modules, <b>150</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>46</b> modules, <b>151</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>48</b> modules, <b>198</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>9</b> modules, <b>22</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>9</b> modules, <b>22</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug" culprit="vidor_sys"><![CDATA["<b>vidor_sys</b>" reuses <b>altpll</b> "<b>submodules/vidor_sys_altpll_0</b>"]]></message>
   <message level="Debug" culprit="vidor_sys"><![CDATA["<b>vidor_sys</b>" reuses <b>id_switch</b> "<b>submodules/id_switch</b>"]]></message>
   <message level="Debug" culprit="vidor_sys"><![CDATA["<b>vidor_sys</b>" reuses <b>piezo_clk_div</b> "<b>submodules/piezo_ctl2</b>"]]></message>
   <message level="Debug" culprit="vidor_sys"><![CDATA["<b>vidor_sys</b>" reuses <b>piezo_controller</b> "<b>submodules/piezo_controller</b>"]]></message>
   <message level="Debug" culprit="vidor_sys"><![CDATA["<b>vidor_sys</b>" reuses <b>ptp_simple_us</b> "<b>submodules/ptp_sync</b>"]]></message>
   <message level="Debug" culprit="vidor_sys"><![CDATA["<b>vidor_sys</b>" reuses <b>realtime_clock_controll</b> "<b>submodules/rtc</b>"]]></message>
   <message level="Debug" culprit="vidor_sys"><![CDATA["<b>vidor_sys</b>" reuses <b>spi_slave_to_avalon_mm_master_bridge</b> "<b>submodules/SPISlaveToAvalonMasterBridge</b>"]]></message>
   <message level="Debug" culprit="vidor_sys"><![CDATA["<b>vidor_sys</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/vidor_sys_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="vidor_sys"><![CDATA["<b>vidor_sys</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 8 starting:altpll "submodules/vidor_sys_altpll_0"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: /home/sausy/intelFPGA_lite/18.1/quartus/linux64/quartus_map not_a_project --generate_hdl_interface=/tmp/alt8142_264971616949592435.dir/0030_sopcgen/vidor_sys_altpll_0.v --source=/tmp/alt8142_264971616949592435.dir/0030_sopcgen/vidor_sys_altpll_0.v --set=HDL_INTERFACE_OUTPUT_PATH=/tmp/alt8142_264971616949592435.dir/0031_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.829s</message>
   <message level="Info" culprit="altpll_0"><![CDATA["<b>vidor_sys</b>" instantiated <b>altpll</b> "<b>altpll_0</b>"]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 7 starting:id_switch "submodules/id_switch"</message>
   <message level="Info" culprit="id_switch_0"><![CDATA["<b>vidor_sys</b>" instantiated <b>id_switch</b> "<b>id_switch_0</b>"]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 6 starting:piezo_clk_div "submodules/piezo_ctl2"</message>
   <message level="Info" culprit="piezo_clk_div_0"><![CDATA["<b>vidor_sys</b>" instantiated <b>piezo_clk_div</b> "<b>piezo_clk_div_0</b>"]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 5 starting:piezo_controller "submodules/piezo_controller"</message>
   <message level="Info" culprit="piezo_controller_0"><![CDATA["<b>vidor_sys</b>" instantiated <b>piezo_controller</b> "<b>piezo_controller_0</b>"]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 4 starting:ptp_simple_us "submodules/ptp_sync"</message>
   <message level="Info" culprit="ptp_simple_us_0"><![CDATA["<b>vidor_sys</b>" instantiated <b>ptp_simple_us</b> "<b>ptp_simple_us_0</b>"]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 3 starting:realtime_clock_controll "submodules/rtc"</message>
   <message level="Info" culprit="realtime_clock_controll_0"><![CDATA["<b>vidor_sys</b>" instantiated <b>realtime_clock_controll</b> "<b>realtime_clock_controll_0</b>"]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 2 starting:spi_slave_to_avalon_mm_master_bridge "submodules/SPISlaveToAvalonMasterBridge"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: /home/sausy/intelFPGA_lite/18.1/quartus/linux64/quartus_sh -t /tmp/alt8142_264971616949592435.dir/0003_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: /home/sausy/intelFPGA_lite/18.1/quartus/linux64/quartus_map not_a_project --generate_hdl_interface=/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/SPISlaveToAvalonMasterBridge.v --set=HDL_INTERFACE_OUTPUT_PATH=/tmp/alt8142_264971616949592435.dir/0003_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.463s</message>
   <message level="Debug">Command took 0.827s</message>
   <message level="Info" culprit="spi_avalon_bridge"><![CDATA["<b>vidor_sys</b>" instantiated <b>spi_slave_to_avalon_mm_master_bridge</b> "<b>spi_avalon_bridge</b>"]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 1 starting:altera_mm_interconnect "submodules/vidor_sys_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>41</b> modules, <b>134</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>41</b> modules, <b>134</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>41</b> modules, <b>134</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>41</b> modules, <b>134</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>41</b> modules, <b>134</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>41</b> modules, <b>134</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>41</b> modules, <b>134</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.008s/0.009s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.008s/0.009s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.009s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.014s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.013s/0.021s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>46</b> modules, <b>149</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/vidor_sys_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/vidor_sys_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/vidor_sys_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/vidor_sys_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/vidor_sys_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/vidor_sys_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/vidor_sys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/vidor_sys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/vidor_sys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/vidor_sys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/vidor_sys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/vidor_sys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/vidor_sys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/vidor_sys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/vidor_sys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/vidor_sys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/vidor_sys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/vidor_sys_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/vidor_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/vidor_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/vidor_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/vidor_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/vidor_sys_mm_interconnect_0_avalon_st_adapter_004</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>vidor_sys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 43 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="spi_avalon_bridge_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>spi_avalon_bridge_avalon_master_translator</b>"]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 42 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="id_switch_0_avalon_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>id_switch_0_avalon_slave_translator</b>"]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 37 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="spi_avalon_bridge_avalon_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>spi_avalon_bridge_avalon_master_agent</b>"]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 36 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="id_switch_0_avalon_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>id_switch_0_avalon_slave_agent</b>"]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 35 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="id_switch_0_avalon_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>id_switch_0_avalon_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 26 starting:altera_merlin_router "submodules/vidor_sys_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 25 starting:altera_merlin_router "submodules/vidor_sys_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 21 starting:altera_merlin_router "submodules/vidor_sys_mm_interconnect_0_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 20 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="spi_avalon_bridge_avalon_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>spi_avalon_bridge_avalon_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 19 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="piezo_controller_0_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>piezo_controller_0_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 18 starting:altera_merlin_demultiplexer "submodules/vidor_sys_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 17 starting:altera_merlin_multiplexer "submodules/vidor_sys_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 12 starting:altera_merlin_demultiplexer "submodules/vidor_sys_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 7 starting:altera_merlin_multiplexer "submodules/vidor_sys_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 6 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="piezo_controller_0_s1_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>piezo_controller_0_s1_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 4 starting:altera_avalon_st_adapter "submodules/vidor_sys_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/vidor_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 1 starting:error_adapter "submodules/vidor_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 1 starting:altera_avalon_st_adapter "submodules/vidor_sys_mm_interconnect_0_avalon_st_adapter_004"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_004"><![CDATA["<b>avalon_st_adapter_004</b>" reuses <b>error_adapter</b> "<b>submodules/vidor_sys_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_004</b>"]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 0 starting:error_adapter "submodules/vidor_sys_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_004</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 44 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>vidor_sys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altpll:18.1:AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_INCLK_INTERFACE_CLOCK_RATE=50000000,AVALON_USE_SEPARATE_SYSCLK=NO,BANDWIDTH=,BANDWIDTH_TYPE=LOW,CLK0_DIVIDE_BY=50,CLK0_DUTY_CYCLE=50,CLK0_MULTIPLY_BY=1,CLK0_PHASE_SHIFT=0,CLK1_DIVIDE_BY=,CLK1_DUTY_CYCLE=,CLK1_MULTIPLY_BY=,CLK1_PHASE_SHIFT=,CLK2_DIVIDE_BY=,CLK2_DUTY_CYCLE=,CLK2_MULTIPLY_BY=,CLK2_PHASE_SHIFT=,CLK3_DIVIDE_BY=,CLK3_DUTY_CYCLE=,CLK3_MULTIPLY_BY=,CLK3_PHASE_SHIFT=,CLK4_DIVIDE_BY=,CLK4_DUTY_CYCLE=,CLK4_MULTIPLY_BY=,CLK4_PHASE_SHIFT=,CLK5_DIVIDE_BY=,CLK5_DUTY_CYCLE=,CLK5_MULTIPLY_BY=,CLK5_PHASE_SHIFT=,CLK6_DIVIDE_BY=,CLK6_DUTY_CYCLE=,CLK6_MULTIPLY_BY=,CLK6_PHASE_SHIFT=,CLK7_DIVIDE_BY=,CLK7_DUTY_CYCLE=,CLK7_MULTIPLY_BY=,CLK7_PHASE_SHIFT=,CLK8_DIVIDE_BY=,CLK8_DUTY_CYCLE=,CLK8_MULTIPLY_BY=,CLK8_PHASE_SHIFT=,CLK9_DIVIDE_BY=,CLK9_DUTY_CYCLE=,CLK9_MULTIPLY_BY=,CLK9_PHASE_SHIFT=,COMPENSATE_CLOCK=CLK0,DOWN_SPREAD=,DPA_DIVIDER=,DPA_DIVIDE_BY=,DPA_MULTIPLY_BY=,ENABLE_SWITCH_OVER_COUNTER=,EXTCLK0_DIVIDE_BY=,EXTCLK0_DUTY_CYCLE=,EXTCLK0_MULTIPLY_BY=,EXTCLK0_PHASE_SHIFT=,EXTCLK1_DIVIDE_BY=,EXTCLK1_DUTY_CYCLE=,EXTCLK1_MULTIPLY_BY=,EXTCLK1_PHASE_SHIFT=,EXTCLK2_DIVIDE_BY=,EXTCLK2_DUTY_CYCLE=,EXTCLK2_MULTIPLY_BY=,EXTCLK2_PHASE_SHIFT=,EXTCLK3_DIVIDE_BY=,EXTCLK3_DUTY_CYCLE=,EXTCLK3_MULTIPLY_BY=,EXTCLK3_PHASE_SHIFT=,FEEDBACK_SOURCE=,GATE_LOCK_COUNTER=,GATE_LOCK_SIGNAL=,HIDDEN_CONSTANTS=CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_UNUSED CT#PORT_clk1 PORT_UNUSED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 1 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NO_COMPENSATION CT#PORT_CONFIGUPDATE PORT_UNUSED CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#PORT_ARESET PORT_USED CT#BANDWIDTH_TYPE LOW CT#INTENDED_DEVICE_FAMILY {Cyclone 10 LP} CT#PORT_SCANREAD PORT_UNUSED CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 50 CT#PORT_LOCKED PORT_USED,HIDDEN_CUSTOM_ELABORATION=altpll_avalon_elaboration,HIDDEN_CUSTOM_POST_EDIT=altpll_avalon_post_edit,HIDDEN_IF_PORTS=IF#phasecounterselect {input 4} IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#phaseupdown {input 0} IF#scandone {output 0} IF#readdata {output 32} IF#write {input 0} IF#scanclk {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0} IF#scanclkena {input 0} IF#scandataout {output 0} IF#configupdate {input 0} IF#phasestep {input 0} IF#scandata {input 0},HIDDEN_IS_FIRST_EDIT=0,HIDDEN_IS_NUMERIC=IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#PLL_ENHPLL_CHECK 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1,HIDDEN_MF_PORTS=MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1,HIDDEN_PRIVATES=PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 1 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 0 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 1 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 1 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ0 1.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE 8l PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 1 PT#SPREAD_PERCENT 0.000 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 1 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE0 1.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK0 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#CLKLOSS_CHECK 0 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 0 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE0 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone 10 LP} PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1566292644549304.mif PT#ACTIVECLK_CHECK 0,HIDDEN_USED_PORTS=UP#locked used UP#c0 used UP#areset used UP#inclk0 used,INCLK0_INPUT_FREQUENCY=20000,INCLK1_INPUT_FREQUENCY=,INTENDED_DEVICE_FAMILY=Cyclone 10 LP,INVALID_LOCK_MULTIPLIER=,LOCK_HIGH=,LOCK_LOW=,OPERATION_MODE=NO_COMPENSATION,PLL_TYPE=AUTO,PORT_ACTIVECLOCK=PORT_UNUSED,PORT_ARESET=PORT_USED,PORT_CLKBAD0=PORT_UNUSED,PORT_CLKBAD1=PORT_UNUSED,PORT_CLKLOSS=PORT_UNUSED,PORT_CLKSWITCH=PORT_UNUSED,PORT_CONFIGUPDATE=PORT_UNUSED,PORT_ENABLE0=,PORT_ENABLE1=,PORT_FBIN=PORT_UNUSED,PORT_FBOUT=,PORT_INCLK0=PORT_USED,PORT_INCLK1=PORT_UNUSED,PORT_LOCKED=PORT_USED,PORT_PFDENA=PORT_UNUSED,PORT_PHASECOUNTERSELECT=PORT_UNUSED,PORT_PHASEDONE=PORT_UNUSED,PORT_PHASESTEP=PORT_UNUSED,PORT_PHASEUPDOWN=PORT_UNUSED,PORT_PLLENA=PORT_UNUSED,PORT_SCANACLR=PORT_UNUSED,PORT_SCANCLK=PORT_UNUSED,PORT_SCANCLKENA=PORT_UNUSED,PORT_SCANDATA=PORT_UNUSED,PORT_SCANDATAOUT=PORT_UNUSED,PORT_SCANDONE=PORT_UNUSED,PORT_SCANREAD=PORT_UNUSED,PORT_SCANWRITE=PORT_UNUSED,PORT_SCLKOUT0=,PORT_SCLKOUT1=,PORT_VCOOVERRANGE=,PORT_VCOUNDERRANGE=,PORT_clk0=PORT_USED,PORT_clk1=PORT_UNUSED,PORT_clk2=PORT_UNUSED,PORT_clk3=PORT_UNUSED,PORT_clk4=PORT_UNUSED,PORT_clk5=PORT_UNUSED,PORT_clk6=,PORT_clk7=,PORT_clk8=,PORT_clk9=,PORT_clkena0=PORT_UNUSED,PORT_clkena1=PORT_UNUSED,PORT_clkena2=PORT_UNUSED,PORT_clkena3=PORT_UNUSED,PORT_clkena4=PORT_UNUSED,PORT_clkena5=PORT_UNUSED,PORT_extclk0=PORT_UNUSED,PORT_extclk1=PORT_UNUSED,PORT_extclk2=PORT_UNUSED,PORT_extclk3=PORT_UNUSED,PORT_extclkena0=,PORT_extclkena1=,PORT_extclkena2=,PORT_extclkena3=,PRIMARY_CLOCK=,QUALIFY_CONF_DONE=,SCAN_CHAIN=,SCAN_CHAIN_MIF_FILE=,SCLKOUT0_PHASE_SHIFT=,SCLKOUT1_PHASE_SHIFT=,SELF_RESET_ON_GATED_LOSS_LOCK=,SELF_RESET_ON_LOSS_LOCK=,SKIP_VCO=,SPREAD_FREQUENCY=,SWITCH_OVER_COUNTER=,SWITCH_OVER_ON_GATED_LOCK=,SWITCH_OVER_ON_LOSSCLK=,SWITCH_OVER_TYPE=,USING_FBMIMICBIDIR_PORT=,VALID_LOCK_MULTIPLIER=,VCO_DIVIDE_BY=,VCO_FREQUENCY_CONTROL=,VCO_MULTIPLY_BY=,VCO_PHASE_SHIFT_STEP=,WIDTH_CLOCK=5,WIDTH_PHASECOUNTERSELECT="
   instancePathKey="vidor_sys:.:altpll_0"
   kind="altpll"
   version="18.1"
   name="vidor_sys_altpll_0">
  <parameter name="CLK3_PHASE_SHIFT" value="" />
  <parameter name="PORT_LOCKED" value="PORT_USED" />
  <parameter name="CLK2_PHASE_SHIFT" value="" />
  <parameter name="CLK4_PHASE_SHIFT" value="" />
  <parameter name="CLK5_DUTY_CYCLE" value="" />
  <parameter name="PORT_SCANDATAOUT" value="PORT_UNUSED" />
  <parameter name="CLK1_PHASE_SHIFT" value="" />
  <parameter name="CLK5_PHASE_SHIFT" value="" />
  <parameter name="HIDDEN_CUSTOM_ELABORATION" value="altpll_avalon_elaboration" />
  <parameter name="CLK8_DUTY_CYCLE" value="" />
  <parameter name="CLK0_DIVIDE_BY" value="50" />
  <parameter name="CLK7_PHASE_SHIFT" value="" />
  <parameter name="CLK0_PHASE_SHIFT" value="0" />
  <parameter name="CLK6_PHASE_SHIFT" value="" />
  <parameter name="CLK8_PHASE_SHIFT" value="" />
  <parameter name="PORT_clk8" value="" />
  <parameter name="INVALID_LOCK_MULTIPLIER" value="" />
  <parameter name="PORT_clk9" value="" />
  <parameter name="PORT_clk6" value="" />
  <parameter name="PORT_clk7" value="" />
  <parameter name="EXTCLK2_DIVIDE_BY" value="" />
  <parameter name="PORT_clk4" value="PORT_UNUSED" />
  <parameter name="PORT_clk5" value="PORT_UNUSED" />
  <parameter name="PORT_clk2" value="PORT_UNUSED" />
  <parameter name="EXTCLK3_DUTY_CYCLE" value="" />
  <parameter name="PORT_clk3" value="PORT_UNUSED" />
  <parameter name="PORT_clk0" value="PORT_USED" />
  <parameter name="PORT_clk1" value="PORT_UNUSED" />
  <parameter name="INCLK0_INPUT_FREQUENCY" value="20000" />
  <parameter name="PORT_extclkena0" value="" />
  <parameter name="SKIP_VCO" value="" />
  <parameter name="PORT_extclkena1" value="" />
  <parameter name="PORT_extclkena2" value="" />
  <parameter name="CLK2_DUTY_CYCLE" value="" />
  <parameter name="PORT_extclkena3" value="" />
  <parameter name="PORT_CONFIGUPDATE" value="PORT_UNUSED" />
  <parameter name="GATE_LOCK_SIGNAL" value="" />
  <parameter name="CLK7_DIVIDE_BY" value="" />
  <parameter name="CLK8_DIVIDE_BY" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="AUTO_INCLK_INTERFACE_CLOCK_RATE" value="50000000" />
  <parameter name="PORT_ENABLE1" value="" />
  <parameter name="PORT_VCOUNDERRANGE" value="" />
  <parameter name="GATE_LOCK_COUNTER" value="" />
  <parameter name="ENABLE_SWITCH_OVER_COUNTER" value="" />
  <parameter name="SWITCH_OVER_TYPE" value="" />
  <parameter name="PORT_ENABLE0" value="" />
  <parameter name="EXTCLK3_DIVIDE_BY" value="" />
  <parameter name="PORT_SCANACLR" value="PORT_UNUSED" />
  <parameter name="CLK1_DIVIDE_BY" value="" />
  <parameter name="CLK9_DIVIDE_BY" value="" />
  <parameter name="FEEDBACK_SOURCE" value="" />
  <parameter name="CLK1_DUTY_CYCLE" value="" />
  <parameter name="BANDWIDTH_TYPE" value="LOW" />
  <parameter name="SPREAD_FREQUENCY" value="" />
  <parameter name="PORT_PLLENA" value="PORT_UNUSED" />
  <parameter name="LOCK_HIGH" value="" />
  <parameter
     name="HIDDEN_USED_PORTS"
     value="UP#locked used UP#c0 used UP#areset used UP#inclk0 used" />
  <parameter name="EXTCLK1_DIVIDE_BY" value="" />
  <parameter name="DOWN_SPREAD" value="" />
  <parameter name="PORT_SCANDONE" value="PORT_UNUSED" />
  <parameter name="SWITCH_OVER_ON_LOSSCLK" value="" />
  <parameter name="PORT_SCANCLKENA" value="PORT_UNUSED" />
  <parameter name="PORT_FBOUT" value="" />
  <parameter name="VCO_FREQUENCY_CONTROL" value="" />
  <parameter
     name="HIDDEN_IF_PORTS"
     value="IF#phasecounterselect {input 4} IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#phaseupdown {input 0} IF#scandone {output 0} IF#readdata {output 32} IF#write {input 0} IF#scanclk {input 0} IF#phasedone {output 0} IF#address {input 2} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0} IF#scanclkena {input 0} IF#scandataout {output 0} IF#configupdate {input 0} IF#phasestep {input 0} IF#scandata {input 0}" />
  <parameter
     name="HIDDEN_MF_PORTS"
     value="MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1" />
  <parameter name="CLK9_PHASE_SHIFT" value="" />
  <parameter name="CLK6_DIVIDE_BY" value="" />
  <parameter name="CLK3_DIVIDE_BY" value="" />
  <parameter name="EXTCLK0_MULTIPLY_BY" value="" />
  <parameter name="PORT_PHASEUPDOWN" value="PORT_UNUSED" />
  <parameter name="BANDWIDTH" value="" />
  <parameter name="CLK0_DUTY_CYCLE" value="50" />
  <parameter name="WIDTH_CLOCK" value="5" />
  <parameter name="EXTCLK1_MULTIPLY_BY" value="" />
  <parameter name="VCO_PHASE_SHIFT_STEP" value="" />
  <parameter name="PLL_TYPE" value="AUTO" />
  <parameter name="EXTCLK2_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK3_MULTIPLY_BY" value="" />
  <parameter name="CLK4_DIVIDE_BY" value="" />
  <parameter name="PORT_FBIN" value="PORT_UNUSED" />
  <parameter name="SWITCH_OVER_ON_GATED_LOCK" value="" />
  <parameter name="PORT_PHASECOUNTERSELECT" value="PORT_UNUSED" />
  <parameter name="PORT_VCOOVERRANGE" value="" />
  <parameter name="DPA_DIVIDE_BY" value="" />
  <parameter
     name="HIDDEN_PRIVATES"
     value="PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 50.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 1 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 0 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 1 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#PLL_AUTOPLL_CHECK 1 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 1 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ0 1.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE 8l PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#LOCKED_OUTPUT_CHECK 1 PT#SPREAD_PERCENT 0.000 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 1 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE0 1.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK0 1 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK0 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#CLKLOSS_CHECK 0 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 0 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE0 50.00000000 PT#INTENDED_DEVICE_FAMILY {Cyclone 10 LP} PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1566292644549304.mif PT#ACTIVECLK_CHECK 0" />
  <parameter name="VCO_DIVIDE_BY" value="" />
  <parameter name="CLK3_DUTY_CYCLE" value="" />
  <parameter name="SCAN_CHAIN" value="" />
  <parameter name="LOCK_LOW" value="" />
  <parameter name="CLK0_MULTIPLY_BY" value="1" />
  <parameter name="PORT_SCANWRITE" value="PORT_UNUSED" />
  <parameter name="CLK1_MULTIPLY_BY" value="" />
  <parameter name="PORT_SCLKOUT1" value="" />
  <parameter
     name="HIDDEN_IS_NUMERIC"
     value="IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#PLL_ENHPLL_CHECK 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK0_DIVIDE_BY 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1" />
  <parameter name="CLK3_MULTIPLY_BY" value="" />
  <parameter name="PORT_CLKLOSS" value="PORT_UNUSED" />
  <parameter name="CLK2_MULTIPLY_BY" value="" />
  <parameter name="CLK4_MULTIPLY_BY" value="" />
  <parameter name="PORT_SCLKOUT0" value="" />
  <parameter name="PORT_SCANREAD" value="PORT_UNUSED" />
  <parameter name="CLK4_DUTY_CYCLE" value="" />
  <parameter name="PORT_clkena0" value="PORT_UNUSED" />
  <parameter name="PORT_PHASEDONE" value="PORT_UNUSED" />
  <parameter name="PORT_clkena1" value="PORT_UNUSED" />
  <parameter name="PORT_clkena2" value="PORT_UNUSED" />
  <parameter name="PORT_PFDENA" value="PORT_UNUSED" />
  <parameter name="PORT_clkena3" value="PORT_UNUSED" />
  <parameter name="PORT_SCANDATA" value="PORT_UNUSED" />
  <parameter name="CLK6_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK0_DIVIDE_BY" value="" />
  <parameter name="CLK5_MULTIPLY_BY" value="" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="OPERATION_MODE" value="NO_COMPENSATION" />
  <parameter name="EXTCLK2_DUTY_CYCLE" value="" />
  <parameter name="WIDTH_PHASECOUNTERSELECT" value="" />
  <parameter name="SWITCH_OVER_COUNTER" value="" />
  <parameter name="CLK7_MULTIPLY_BY" value="" />
  <parameter name="PORT_clkena4" value="PORT_UNUSED" />
  <parameter name="PORT_clkena5" value="PORT_UNUSED" />
  <parameter name="SCAN_CHAIN_MIF_FILE" value="" />
  <parameter name="CLK8_MULTIPLY_BY" value="" />
  <parameter name="CLK9_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK2_PHASE_SHIFT" value="" />
  <parameter name="COMPENSATE_CLOCK" value="CLK0" />
  <parameter name="PORT_INCLK0" value="PORT_USED" />
  <parameter name="PORT_CLKSWITCH" value="PORT_UNUSED" />
  <parameter name="EXTCLK3_PHASE_SHIFT" value="" />
  <parameter name="PORT_INCLK1" value="PORT_UNUSED" />
  <parameter name="CLK5_DIVIDE_BY" value="" />
  <parameter name="CLK9_DUTY_CYCLE" value="" />
  <parameter name="CLK6_DUTY_CYCLE" value="" />
  <parameter name="DPA_DIVIDER" value="" />
  <parameter name="VCO_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK1_PHASE_SHIFT" value="" />
  <parameter
     name="HIDDEN_CONSTANTS"
     value="CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_UNUSED CT#PORT_clk2 PORT_UNUSED CT#PORT_clk1 PORT_UNUSED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 1 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#PORT_SCANCLKENA PORT_UNUSED CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NO_COMPENSATION CT#PORT_CONFIGUPDATE PORT_UNUSED CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#INCLK0_INPUT_FREQUENCY 20000 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#PORT_ARESET PORT_USED CT#BANDWIDTH_TYPE LOW CT#INTENDED_DEVICE_FAMILY {Cyclone 10 LP} CT#PORT_SCANREAD PORT_UNUSED CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 50 CT#PORT_LOCKED PORT_USED" />
  <parameter name="EXTCLK0_PHASE_SHIFT" value="" />
  <parameter name="AVALON_USE_SEPARATE_SYSCLK" value="NO" />
  <parameter name="SELF_RESET_ON_LOSS_LOCK" value="" />
  <parameter name="CLK2_DIVIDE_BY" value="" />
  <parameter name="PORT_PHASESTEP" value="PORT_UNUSED" />
  <parameter name="USING_FBMIMICBIDIR_PORT" value="" />
  <parameter name="PORT_CLKBAD1" value="PORT_UNUSED" />
  <parameter name="QUALIFY_CONF_DONE" value="" />
  <parameter name="PORT_ARESET" value="PORT_USED" />
  <parameter name="DPA_MULTIPLY_BY" value="" />
  <parameter name="INCLK1_INPUT_FREQUENCY" value="" />
  <parameter name="CLK7_DUTY_CYCLE" value="" />
  <parameter name="EXTCLK0_DUTY_CYCLE" value="" />
  <parameter name="HIDDEN_CUSTOM_POST_EDIT" value="altpll_avalon_post_edit" />
  <parameter name="HIDDEN_IS_FIRST_EDIT" value="0" />
  <parameter name="VALID_LOCK_MULTIPLIER" value="" />
  <parameter name="PRIMARY_CLOCK" value="" />
  <parameter name="SELF_RESET_ON_GATED_LOSS_LOCK" value="" />
  <parameter name="SCLKOUT0_PHASE_SHIFT" value="" />
  <parameter name="PORT_ACTIVECLOCK" value="PORT_UNUSED" />
  <parameter name="PORT_SCANCLK" value="PORT_UNUSED" />
  <parameter name="SCLKOUT1_PHASE_SHIFT" value="" />
  <parameter name="PORT_extclk3" value="PORT_UNUSED" />
  <parameter name="EXTCLK1_DUTY_CYCLE" value="" />
  <parameter name="PORT_extclk0" value="PORT_UNUSED" />
  <parameter name="PORT_CLKBAD0" value="PORT_UNUSED" />
  <parameter name="PORT_extclk2" value="PORT_UNUSED" />
  <parameter name="PORT_extclk1" value="PORT_UNUSED" />
  <generatedFiles>
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/vidor_sys_altpll_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_altpll/altera_avalon_altpll_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="vidor_sys" as="altpll_0" />
  <messages>
   <message level="Debug" culprit="vidor_sys">queue size: 8 starting:altpll "submodules/vidor_sys_altpll_0"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: /home/sausy/intelFPGA_lite/18.1/quartus/linux64/quartus_map not_a_project --generate_hdl_interface=/tmp/alt8142_264971616949592435.dir/0030_sopcgen/vidor_sys_altpll_0.v --source=/tmp/alt8142_264971616949592435.dir/0030_sopcgen/vidor_sys_altpll_0.v --set=HDL_INTERFACE_OUTPUT_PATH=/tmp/alt8142_264971616949592435.dir/0031_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.829s</message>
   <message level="Info" culprit="altpll_0"><![CDATA["<b>vidor_sys</b>" instantiated <b>altpll</b> "<b>altpll_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="id_switch:1.0:"
   instancePathKey="vidor_sys:.:id_switch_0"
   kind="id_switch"
   version="1.0"
   name="id_switch">
  <generatedFiles>
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/ID_Switch.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/ip/PTP/id_switch_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="vidor_sys" as="id_switch_0" />
  <messages>
   <message level="Debug" culprit="vidor_sys">queue size: 7 starting:id_switch "submodules/id_switch"</message>
   <message level="Info" culprit="id_switch_0"><![CDATA["<b>vidor_sys</b>" instantiated <b>id_switch</b> "<b>id_switch_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="piezo_clk_div:2.0:PULS_FREQ=40000"
   instancePathKey="vidor_sys:.:piezo_clk_div_0"
   kind="piezo_clk_div"
   version="2.0"
   name="piezo_ctl2">
  <parameter name="PULS_FREQ" value="40000" />
  <generatedFiles>
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/piezo_ctl2.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/ip/PTP/piezo_clk_div_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="vidor_sys" as="piezo_clk_div_0" />
  <messages>
   <message level="Debug" culprit="vidor_sys">queue size: 6 starting:piezo_clk_div "submodules/piezo_ctl2"</message>
   <message level="Info" culprit="piezo_clk_div_0"><![CDATA["<b>vidor_sys</b>" instantiated <b>piezo_clk_div</b> "<b>piezo_clk_div_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="piezo_controller:1.0:clock_rate=50000000,piezo_count=120"
   instancePathKey="vidor_sys:.:piezo_controller_0"
   kind="piezo_controller"
   version="1.0"
   name="piezo_controller">
  <parameter name="piezo_count" value="120" />
  <parameter name="clock_rate" value="50000000" />
  <generatedFiles>
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/piezo_controller.vhd"
       type="VHDL"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/piezo.vhd"
       type="VHDL"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/ip/PTP/piezo_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="vidor_sys" as="piezo_controller_0" />
  <messages>
   <message level="Debug" culprit="vidor_sys">queue size: 5 starting:piezo_controller "submodules/piezo_controller"</message>
   <message level="Info" culprit="piezo_controller_0"><![CDATA["<b>vidor_sys</b>" instantiated <b>piezo_controller</b> "<b>piezo_controller_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="ptp_simple_us:1.0:"
   instancePathKey="vidor_sys:.:ptp_simple_us_0"
   kind="ptp_simple_us"
   version="1.0"
   name="ptp_sync">
  <generatedFiles>
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/ptp_via_US.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/ip/PTP/ptp_simple_us_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="vidor_sys" as="ptp_simple_us_0" />
  <messages>
   <message level="Debug" culprit="vidor_sys">queue size: 4 starting:ptp_simple_us "submodules/ptp_sync"</message>
   <message level="Info" culprit="ptp_simple_us_0"><![CDATA["<b>vidor_sys</b>" instantiated <b>ptp_simple_us</b> "<b>ptp_simple_us_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="realtime_clock_controll:1.0:CLOCK_SPEED_HZ=50000000,RTC_RESOLUTION=100"
   instancePathKey="vidor_sys:.:realtime_clock_controll_0"
   kind="realtime_clock_controll"
   version="1.0"
   name="rtc">
  <parameter name="RTC_RESOLUTION" value="100" />
  <parameter name="CLOCK_SPEED_HZ" value="50000000" />
  <generatedFiles>
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/realtime_clock_controll.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/ip/PTP/realtime_clock_controll_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="vidor_sys" as="realtime_clock_controll_0" />
  <messages>
   <message level="Debug" culprit="vidor_sys">queue size: 3 starting:realtime_clock_controll "submodules/rtc"</message>
   <message level="Info" culprit="realtime_clock_controll_0"><![CDATA["<b>vidor_sys</b>" instantiated <b>realtime_clock_controll</b> "<b>realtime_clock_controll_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="spi_slave_to_avalon_mm_master_bridge:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,SYNC_DEPTH=5"
   instancePathKey="vidor_sys:.:spi_avalon_bridge"
   kind="spi_slave_to_avalon_mm_master_bridge"
   version="18.1"
   name="SPISlaveToAvalonMasterBridge">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <generatedFiles>
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/spiphyslave.sdc"
       type="SDC" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/SPISlaveToAvalonMasterBridge.v"
       type="VERILOG" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_avalon_packets_to_master_inst_for_spichain.v"
       type="VERILOG" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets_inst_for_spichain.v"
       type="VERILOG" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes_inst_for_spichain.v"
       type="VERILOG" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/channel_adapter_btop_for_spichain.v"
       type="VERILOG" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/channel_adapter_ptob_for_spichain.v"
       type="VERILOG" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/spislave_inst_for_spichain.v"
       type="VERILOG" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/spiphyslave.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/SPISlaveToAvalonMasterBridge_hw.tcl" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave.sdc" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/SPISlaveToAvalonMasterBridge.v" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/altera_avalon_packets_to_master_inst_for_spichain.v" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/altera_avalon_st_bytes_to_packets_inst_for_spichain.v" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/altera_avalon_st_packets_to_bytes_inst_for_spichain.v" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/channel_adapter_btop_for_spichain.v" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/channel_adapter_ptob_for_spichain.v" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/spislave_inst_for_spichain.v" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master.v" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets.v" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes.v" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_spi_phy_slave/spiphyslave.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="vidor_sys" as="spi_avalon_bridge" />
  <messages>
   <message level="Debug" culprit="vidor_sys">queue size: 2 starting:spi_slave_to_avalon_mm_master_bridge "submodules/SPISlaveToAvalonMasterBridge"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: /home/sausy/intelFPGA_lite/18.1/quartus/linux64/quartus_sh -t /tmp/alt8142_264971616949592435.dir/0003_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: /home/sausy/intelFPGA_lite/18.1/quartus/linux64/quartus_map not_a_project --generate_hdl_interface=/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_spislave_to_avalonmm_bridge/SPISlaveToAvalonMasterBridge.v --set=HDL_INTERFACE_OUTPUT_PATH=/tmp/alt8142_264971616949592435.dir/0003_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.463s</message>
   <message level="Debug">Command took 0.827s</message>
   <message level="Info" culprit="spi_avalon_bridge"><![CDATA["<b>vidor_sys</b>" instantiated <b>spi_slave_to_avalon_mm_master_bridge</b> "<b>spi_avalon_bridge</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:18.1:AUTO_DEVICE=10CL016YU256C8G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {spi_avalon_bridge_avalon_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_READDATA} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_READ} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_WRITE} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_LOCK} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {SYNC_RESET} {0};add_instance {id_switch_0_avalon_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_ADDRESS_W} {16};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_READ} {1};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ptp_simple_us_0_avalon_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {AV_ADDRESS_W} {16};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {USE_READ} {1};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {realtime_clock_controll_0_avalon_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {AV_ADDRESS_W} {16};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {USE_READ} {1};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {altpll_0_pll_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {altpll_0_pll_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {altpll_0_pll_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {altpll_0_pll_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {altpll_0_pll_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_READ} {1};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {piezo_controller_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {piezo_controller_0_s1_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {piezo_controller_0_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {piezo_controller_0_s1_translator} {UAV_DATA_W} {16};set_instance_parameter_value {piezo_controller_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {piezo_controller_0_s1_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {piezo_controller_0_s1_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {piezo_controller_0_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {piezo_controller_0_s1_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {piezo_controller_0_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {piezo_controller_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {piezo_controller_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {piezo_controller_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {piezo_controller_0_s1_translator} {USE_READ} {1};set_instance_parameter_value {piezo_controller_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {piezo_controller_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {piezo_controller_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {piezo_controller_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {piezo_controller_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {piezo_controller_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {spi_avalon_bridge_avalon_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_QOS_H} {86};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_QOS_L} {86};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_DATA_SIDEBAND_H} {84};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_DATA_SIDEBAND_L} {84};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_ADDR_SIDEBAND_H} {83};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_ADDR_SIDEBAND_L} {83};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_BURST_TYPE_H} {82};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_BURST_TYPE_L} {81};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_CACHE_H} {100};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_CACHE_L} {97};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_THREAD_ID_H} {93};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_THREAD_ID_L} {93};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {ST_DATA_W} {106};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;id_switch_0_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;ptp_simple_us_0_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000040000&quot;
   end=&quot;0x00000000000080000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;realtime_clock_controll_0_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000080000&quot;
   end=&quot;0x000000000000c0000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;altpll_0_pll_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000c0200&quot;
   end=&quot;0x000000000000c0210&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;piezo_controller_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000c0000&quot;
   end=&quot;0x000000000000c0200&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {ID} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {USE_WRITERESPONSE} {0};add_instance {id_switch_0_avalon_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {ST_DATA_W} {106};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {ID} {1};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {ECC_ENABLE} {0};add_instance {id_switch_0_avalon_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {id_switch_0_avalon_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {id_switch_0_avalon_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {id_switch_0_avalon_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {id_switch_0_avalon_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {id_switch_0_avalon_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {id_switch_0_avalon_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {id_switch_0_avalon_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {id_switch_0_avalon_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {id_switch_0_avalon_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {id_switch_0_avalon_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {id_switch_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {id_switch_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {id_switch_0_avalon_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {id_switch_0_avalon_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ptp_simple_us_0_avalon_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {ST_DATA_W} {106};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {ID} {3};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {ECC_ENABLE} {0};add_instance {ptp_simple_us_0_avalon_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {realtime_clock_controll_0_avalon_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {ST_DATA_W} {106};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {ID} {4};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {ECC_ENABLE} {0};add_instance {realtime_clock_controll_0_avalon_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {altpll_0_pll_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {altpll_0_pll_slave_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {altpll_0_pll_slave_agent} {ST_DATA_W} {106};set_instance_parameter_value {altpll_0_pll_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {altpll_0_pll_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {altpll_0_pll_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {altpll_0_pll_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {altpll_0_pll_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {altpll_0_pll_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {altpll_0_pll_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {altpll_0_pll_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {altpll_0_pll_slave_agent} {ID} {0};set_instance_parameter_value {altpll_0_pll_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {altpll_0_pll_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {altpll_0_pll_slave_agent} {ECC_ENABLE} {0};add_instance {altpll_0_pll_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {piezo_controller_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_DATA_H} {15};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {piezo_controller_0_s1_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {piezo_controller_0_s1_agent} {ST_DATA_W} {88};set_instance_parameter_value {piezo_controller_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {piezo_controller_0_s1_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {piezo_controller_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {piezo_controller_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {piezo_controller_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {piezo_controller_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {piezo_controller_0_s1_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {piezo_controller_0_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {piezo_controller_0_s1_agent} {ID} {2};set_instance_parameter_value {piezo_controller_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {piezo_controller_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {piezo_controller_0_s1_agent} {ECC_ENABLE} {0};add_instance {piezo_controller_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {piezo_controller_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {piezo_controller_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {piezo_controller_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {piezo_controller_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {piezo_controller_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {piezo_controller_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {piezo_controller_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {piezo_controller_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {piezo_controller_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {piezo_controller_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {piezo_controller_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {piezo_controller_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {piezo_controller_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {piezo_controller_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {1 3 4 2 0 };set_instance_parameter_value {router} {CHANNEL_ID} {00001 00010 00100 10000 01000 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x40000 0x80000 0xc0000 0xc0200 };set_instance_parameter_value {router} {END_ADDRESS} {0x40000 0x80000 0xc0000 0xc0200 0xc0210 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {106};set_instance_parameter_value {router} {ST_CHANNEL_W} {5};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {1};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {106};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {106};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {67};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_003} {ST_DATA_W} {106};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {67};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_004} {ST_DATA_W} {106};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {49};set_instance_parameter_value {router_005} {PKT_ADDR_L} {18};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_005} {ST_DATA_W} {88};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {spi_avalon_bridge_avalon_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {spi_avalon_bridge_avalon_master_limiter} {PKT_DEST_ID_H} {92};set_instance_parameter_value {spi_avalon_bridge_avalon_master_limiter} {PKT_DEST_ID_L} {90};set_instance_parameter_value {spi_avalon_bridge_avalon_master_limiter} {PKT_SRC_ID_H} {89};set_instance_parameter_value {spi_avalon_bridge_avalon_master_limiter} {PKT_SRC_ID_L} {87};set_instance_parameter_value {spi_avalon_bridge_avalon_master_limiter} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {spi_avalon_bridge_avalon_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {spi_avalon_bridge_avalon_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {spi_avalon_bridge_avalon_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {spi_avalon_bridge_avalon_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {spi_avalon_bridge_avalon_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {spi_avalon_bridge_avalon_master_limiter} {PKT_THREAD_ID_H} {93};set_instance_parameter_value {spi_avalon_bridge_avalon_master_limiter} {PKT_THREAD_ID_L} {93};set_instance_parameter_value {spi_avalon_bridge_avalon_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_limiter} {MAX_OUTSTANDING_RESPONSES} {3};set_instance_parameter_value {spi_avalon_bridge_avalon_master_limiter} {PIPELINED} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_limiter} {ST_DATA_W} {106};set_instance_parameter_value {spi_avalon_bridge_avalon_master_limiter} {ST_CHANNEL_W} {5};set_instance_parameter_value {spi_avalon_bridge_avalon_master_limiter} {VALID_WIDTH} {5};set_instance_parameter_value {spi_avalon_bridge_avalon_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {spi_avalon_bridge_avalon_master_limiter} {REORDER} {0};add_instance {piezo_controller_0_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {PKT_ADDR_H} {49};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {PKT_BURST_TYPE_H} {64};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {PKT_BURST_TYPE_L} {63};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {PKT_TRANS_READ} {53};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {ST_DATA_W} {88};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {OUT_BYTE_CNT_H} {57};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {OUT_BURSTWRAP_H} {59};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {106};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {5};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {5};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {106};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {5};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {piezo_controller_0_s1_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {59};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {59};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {62};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {60};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {64};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {63};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {IN_ST_DATA_W} {88};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {80};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {78};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {82};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {81};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {OUT_ST_DATA_W} {106};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {piezo_controller_0_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {77};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {77};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {80};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {78};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {82};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {81};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {IN_ST_DATA_W} {106};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {62};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {60};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {64};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {63};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {OUT_ST_DATA_W} {88};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {spi_avalon_bridge_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {spi_avalon_bridge_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {spi_avalon_bridge_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {spi_avalon_bridge_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {spi_avalon_bridge_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {spi_avalon_bridge_avalon_master_translator.avalon_universal_master_0} {spi_avalon_bridge_avalon_master_agent.av} {avalon};set_connection_parameter_value {spi_avalon_bridge_avalon_master_translator.avalon_universal_master_0/spi_avalon_bridge_avalon_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {spi_avalon_bridge_avalon_master_translator.avalon_universal_master_0/spi_avalon_bridge_avalon_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {spi_avalon_bridge_avalon_master_translator.avalon_universal_master_0/spi_avalon_bridge_avalon_master_agent.av} {defaultConnection} {false};add_connection {id_switch_0_avalon_slave_agent.m0} {id_switch_0_avalon_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {id_switch_0_avalon_slave_agent.m0/id_switch_0_avalon_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {id_switch_0_avalon_slave_agent.m0/id_switch_0_avalon_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {id_switch_0_avalon_slave_agent.m0/id_switch_0_avalon_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {id_switch_0_avalon_slave_agent.rf_source} {id_switch_0_avalon_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {id_switch_0_avalon_slave_agent_rsp_fifo.out} {id_switch_0_avalon_slave_agent.rf_sink} {avalon_streaming};add_connection {id_switch_0_avalon_slave_agent.rdata_fifo_src} {id_switch_0_avalon_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {id_switch_0_avalon_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/id_switch_0_avalon_slave_agent.cp} {qsys_mm.command};add_connection {ptp_simple_us_0_avalon_slave_agent.m0} {ptp_simple_us_0_avalon_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ptp_simple_us_0_avalon_slave_agent.m0/ptp_simple_us_0_avalon_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ptp_simple_us_0_avalon_slave_agent.m0/ptp_simple_us_0_avalon_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ptp_simple_us_0_avalon_slave_agent.m0/ptp_simple_us_0_avalon_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ptp_simple_us_0_avalon_slave_agent.rf_source} {ptp_simple_us_0_avalon_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {ptp_simple_us_0_avalon_slave_agent_rsp_fifo.out} {ptp_simple_us_0_avalon_slave_agent.rf_sink} {avalon_streaming};add_connection {ptp_simple_us_0_avalon_slave_agent.rdata_fifo_src} {ptp_simple_us_0_avalon_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {ptp_simple_us_0_avalon_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/ptp_simple_us_0_avalon_slave_agent.cp} {qsys_mm.command};add_connection {realtime_clock_controll_0_avalon_slave_agent.m0} {realtime_clock_controll_0_avalon_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {realtime_clock_controll_0_avalon_slave_agent.m0/realtime_clock_controll_0_avalon_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {realtime_clock_controll_0_avalon_slave_agent.m0/realtime_clock_controll_0_avalon_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {realtime_clock_controll_0_avalon_slave_agent.m0/realtime_clock_controll_0_avalon_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {realtime_clock_controll_0_avalon_slave_agent.rf_source} {realtime_clock_controll_0_avalon_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {realtime_clock_controll_0_avalon_slave_agent_rsp_fifo.out} {realtime_clock_controll_0_avalon_slave_agent.rf_sink} {avalon_streaming};add_connection {realtime_clock_controll_0_avalon_slave_agent.rdata_fifo_src} {realtime_clock_controll_0_avalon_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {realtime_clock_controll_0_avalon_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/realtime_clock_controll_0_avalon_slave_agent.cp} {qsys_mm.command};add_connection {altpll_0_pll_slave_agent.m0} {altpll_0_pll_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {altpll_0_pll_slave_agent.m0/altpll_0_pll_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {altpll_0_pll_slave_agent.m0/altpll_0_pll_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {altpll_0_pll_slave_agent.m0/altpll_0_pll_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {altpll_0_pll_slave_agent.rf_source} {altpll_0_pll_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {altpll_0_pll_slave_agent_rsp_fifo.out} {altpll_0_pll_slave_agent.rf_sink} {avalon_streaming};add_connection {altpll_0_pll_slave_agent.rdata_fifo_src} {altpll_0_pll_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {altpll_0_pll_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/altpll_0_pll_slave_agent.cp} {qsys_mm.command};add_connection {piezo_controller_0_s1_agent.m0} {piezo_controller_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {piezo_controller_0_s1_agent.m0/piezo_controller_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {piezo_controller_0_s1_agent.m0/piezo_controller_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {piezo_controller_0_s1_agent.m0/piezo_controller_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {piezo_controller_0_s1_agent.rf_source} {piezo_controller_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {piezo_controller_0_s1_agent_rsp_fifo.out} {piezo_controller_0_s1_agent.rf_sink} {avalon_streaming};add_connection {piezo_controller_0_s1_agent.rdata_fifo_src} {piezo_controller_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {spi_avalon_bridge_avalon_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {spi_avalon_bridge_avalon_master_agent.cp/router.sink} {qsys_mm.command};add_connection {id_switch_0_avalon_slave_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {id_switch_0_avalon_slave_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {ptp_simple_us_0_avalon_slave_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {ptp_simple_us_0_avalon_slave_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {realtime_clock_controll_0_avalon_slave_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {realtime_clock_controll_0_avalon_slave_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {altpll_0_pll_slave_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {altpll_0_pll_slave_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {piezo_controller_0_s1_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {piezo_controller_0_s1_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router.src} {spi_avalon_bridge_avalon_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/spi_avalon_bridge_avalon_master_limiter.cmd_sink} {qsys_mm.command};add_connection {spi_avalon_bridge_avalon_master_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {spi_avalon_bridge_avalon_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {spi_avalon_bridge_avalon_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/spi_avalon_bridge_avalon_master_limiter.rsp_sink} {qsys_mm.response};add_connection {spi_avalon_bridge_avalon_master_limiter.rsp_src} {spi_avalon_bridge_avalon_master_agent.rp} {avalon_streaming};preview_set_connection_tag {spi_avalon_bridge_avalon_master_limiter.rsp_src/spi_avalon_bridge_avalon_master_agent.rp} {qsys_mm.response};add_connection {piezo_controller_0_s1_burst_adapter.source0} {piezo_controller_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {piezo_controller_0_s1_burst_adapter.source0/piezo_controller_0_s1_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {router_005.src} {piezo_controller_0_s1_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/piezo_controller_0_s1_rsp_width_adapter.sink} {qsys_mm.response};add_connection {piezo_controller_0_s1_rsp_width_adapter.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {piezo_controller_0_s1_rsp_width_adapter.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {cmd_mux_004.src} {piezo_controller_0_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/piezo_controller_0_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {piezo_controller_0_s1_cmd_width_adapter.src} {piezo_controller_0_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {piezo_controller_0_s1_cmd_width_adapter.src/piezo_controller_0_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {spi_avalon_bridge_avalon_master_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {spi_avalon_bridge_avalon_master_translator.reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {id_switch_0_avalon_slave_translator.reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {ptp_simple_us_0_avalon_slave_translator.reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {realtime_clock_controll_0_avalon_slave_translator.reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {altpll_0_pll_slave_translator.reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {piezo_controller_0_s1_translator.reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {spi_avalon_bridge_avalon_master_agent.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {id_switch_0_avalon_slave_agent.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {id_switch_0_avalon_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {ptp_simple_us_0_avalon_slave_agent.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {ptp_simple_us_0_avalon_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {realtime_clock_controll_0_avalon_slave_agent.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {realtime_clock_controll_0_avalon_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {altpll_0_pll_slave_agent.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {altpll_0_pll_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {piezo_controller_0_s1_agent.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {piezo_controller_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {spi_avalon_bridge_avalon_master_limiter.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {piezo_controller_0_s1_burst_adapter.cr0_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {piezo_controller_0_s1_rsp_width_adapter.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {piezo_controller_0_s1_cmd_width_adapter.clk_reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {spi_avalon_bridge_avalon_master_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {id_switch_0_avalon_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ptp_simple_us_0_avalon_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {realtime_clock_controll_0_avalon_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {altpll_0_pll_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {piezo_controller_0_s1_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {spi_avalon_bridge_avalon_master_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {id_switch_0_avalon_slave_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {id_switch_0_avalon_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ptp_simple_us_0_avalon_slave_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ptp_simple_us_0_avalon_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {realtime_clock_controll_0_avalon_slave_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {realtime_clock_controll_0_avalon_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {altpll_0_pll_slave_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {altpll_0_pll_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {piezo_controller_0_s1_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {piezo_controller_0_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {spi_avalon_bridge_avalon_master_limiter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {piezo_controller_0_s1_burst_adapter.cr0} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {piezo_controller_0_s1_rsp_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {piezo_controller_0_s1_cmd_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {spi_avalon_bridge_clk_reset_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {spi_avalon_bridge_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {spi_avalon_bridge_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {spi_avalon_bridge_clk_reset_reset_bridge.in_reset};add_interface {spi_avalon_bridge_avalon_master} {avalon} {slave};set_interface_property {spi_avalon_bridge_avalon_master} {EXPORT_OF} {spi_avalon_bridge_avalon_master_translator.avalon_anti_master_0};add_interface {altpll_0_pll_slave} {avalon} {master};set_interface_property {altpll_0_pll_slave} {EXPORT_OF} {altpll_0_pll_slave_translator.avalon_anti_slave_0};add_interface {id_switch_0_avalon_slave} {avalon} {master};set_interface_property {id_switch_0_avalon_slave} {EXPORT_OF} {id_switch_0_avalon_slave_translator.avalon_anti_slave_0};add_interface {piezo_controller_0_s1} {avalon} {master};set_interface_property {piezo_controller_0_s1} {EXPORT_OF} {piezo_controller_0_s1_translator.avalon_anti_slave_0};add_interface {ptp_simple_us_0_avalon_slave} {avalon} {master};set_interface_property {ptp_simple_us_0_avalon_slave} {EXPORT_OF} {ptp_simple_us_0_avalon_slave_translator.avalon_anti_slave_0};add_interface {realtime_clock_controll_0_avalon_slave} {avalon} {master};set_interface_property {realtime_clock_controll_0_avalon_slave} {EXPORT_OF} {realtime_clock_controll_0_avalon_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.altpll_0.pll_slave} {0};set_module_assignment {interconnect_id.id_switch_0.avalon_slave} {1};set_module_assignment {interconnect_id.piezo_controller_0.s1} {2};set_module_assignment {interconnect_id.ptp_simple_us_0.avalon_slave} {3};set_module_assignment {interconnect_id.realtime_clock_controll_0.avalon_slave} {4};set_module_assignment {interconnect_id.spi_avalon_bridge.avalon_master} {0};(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=16,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=16,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=16,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=8,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;id_switch_0_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;ptp_simple_us_0_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000040000&quot;
   end=&quot;0x00000000000080000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;realtime_clock_controll_0_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000080000&quot;
   end=&quot;0x000000000000c0000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;altpll_0_pll_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000c0200&quot;
   end=&quot;0x000000000000c0210&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;piezo_controller_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000c0000&quot;
   end=&quot;0x000000000000c0200&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=83,PKT_ADDR_SIDEBAND_L=83,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BURST_TYPE_H=82,PKT_BURST_TYPE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_CACHE_H=100,PKT_CACHE_L=97,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=84,PKT_DATA_SIDEBAND_L=84,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=105,PKT_ORI_BURST_SIZE_L=103,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_QOS_H=86,PKT_QOS_L=86,PKT_RESPONSE_STATUS_H=102,PKT_RESPONSE_STATUS_L=101,PKT_SRC_ID_H=89,PKT_SRC_ID_L=87,PKT_THREAD_ID_H=93,PKT_THREAD_ID_L=93,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=5,ST_DATA_W=106,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=105,PKT_ORI_BURST_SIZE_L=103,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_RESPONSE_STATUS_H=102,PKT_RESPONSE_STATUS_L=101,PKT_SRC_ID_H=89,PKT_SRC_ID_L=87,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=5,ST_DATA_W=106,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=107,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=3,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=105,PKT_ORI_BURST_SIZE_L=103,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_RESPONSE_STATUS_H=102,PKT_RESPONSE_STATUS_L=101,PKT_SRC_ID_H=89,PKT_SRC_ID_L=87,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=5,ST_DATA_W=106,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=107,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=4,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=105,PKT_ORI_BURST_SIZE_L=103,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_RESPONSE_STATUS_H=102,PKT_RESPONSE_STATUS_L=101,PKT_SRC_ID_H=89,PKT_SRC_ID_L=87,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=5,ST_DATA_W=106,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=107,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=105,PKT_ORI_BURST_SIZE_L=103,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_RESPONSE_STATUS_H=102,PKT_RESPONSE_STATUS_L=101,PKT_SRC_ID_H=89,PKT_SRC_ID_L=87,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=5,ST_DATA_W=106,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=107,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=1,MAX_BYTE_CNT=2,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_ORI_BURST_SIZE_H=87,PKT_ORI_BURST_SIZE_L=85,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_RESPONSE_STATUS_H=84,PKT_RESPONSE_STATUS_L=83,PKT_SRC_ID_H=71,PKT_SRC_ID_L=69,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=5,ST_DATA_W=88,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=89,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:18.1:CHANNEL_ID=00001,00010,00100,10000,01000,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,3,4,2,0,END_ADDRESS=0x40000,0x80000,0xc0000,0xc0200,0xc0210,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,SLAVES_INFO=1:00001:0x0:0x40000:both:1:0:0:1,3:00010:0x40000:0x80000:both:1:0:0:1,4:00100:0x80000:0xc0000:both:1:0:0:1,2:10000:0xc0000:0xc0200:both:1:0:0:1,0:01000:0xc0200:0xc0210:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x40000,0x80000,0xc0000,0xc0200,ST_CHANNEL_W=5,ST_DATA_W=106,TYPE_OF_TRANSACTION=both,both,both,both,both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=5,ST_DATA_W=106,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=5,ST_DATA_W=106,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=5,ST_DATA_W=106,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=5,ST_DATA_W=106,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=5,ST_DATA_W=88,TYPE_OF_TRANSACTION=both)(altera_merlin_traffic_limiter:18.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=3,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_SRC_ID_H=89,PKT_SRC_ID_L=87,PKT_THREAD_ID_H=93,PKT_THREAD_ID_L=93,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=5,ST_DATA_W=106,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=5)(altera_merlin_burst_adapter:18.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=59,OUT_BYTE_CNT_H=57,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BURST_TYPE_H=64,PKT_BURST_TYPE_L=63,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,ST_CHANNEL_W=5,ST_DATA_W=88)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=5,ST_CHANNEL_W=5,ST_DATA_W=106,VALID_WIDTH=5)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=5,ST_DATA_W=106,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=5,ST_DATA_W=106,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=5,ST_DATA_W=106,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=5,ST_DATA_W=106,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=5,ST_DATA_W=106,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=5,ST_DATA_W=106,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=5,ST_DATA_W=106,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=5,ST_DATA_W=106,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=5,ST_DATA_W=106,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=5,ST_DATA_W=106,VALID_WIDTH=1)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=5,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=5,ST_DATA_W=106,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=49,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=59,IN_PKT_BURSTWRAP_L=59,IN_PKT_BURST_SIZE_H=62,IN_PKT_BURST_SIZE_L=60,IN_PKT_BURST_TYPE_H=64,IN_PKT_BURST_TYPE_L=63,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=58,IN_PKT_BYTE_CNT_L=56,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=87,IN_PKT_ORI_BURST_SIZE_L=85,IN_PKT_RESPONSE_STATUS_H=84,IN_PKT_RESPONSE_STATUS_L=83,IN_PKT_TRANS_COMPRESSED_READ=50,IN_PKT_TRANS_EXCLUSIVE=55,IN_PKT_TRANS_WRITE=52,IN_ST_DATA_W=88,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=80,OUT_PKT_BURST_SIZE_L=78,OUT_PKT_BURST_TYPE_H=82,OUT_PKT_BURST_TYPE_L=81,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=76,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=105,OUT_PKT_ORI_BURST_SIZE_L=103,OUT_PKT_RESPONSE_STATUS_H=102,OUT_PKT_RESPONSE_STATUS_L=101,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=106,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=5)(altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=77,IN_PKT_BURSTWRAP_L=77,IN_PKT_BURST_SIZE_H=80,IN_PKT_BURST_SIZE_L=78,IN_PKT_BURST_TYPE_H=82,IN_PKT_BURST_TYPE_L=81,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=76,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=105,IN_PKT_ORI_BURST_SIZE_L=103,IN_PKT_RESPONSE_STATUS_H=102,IN_PKT_RESPONSE_STATUS_L=101,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=106,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=49,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=62,OUT_PKT_BURST_SIZE_L=60,OUT_PKT_BURST_TYPE_H=64,OUT_PKT_BURST_TYPE_L=63,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=58,OUT_PKT_BYTE_CNT_L=56,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=87,OUT_PKT_ORI_BURST_SIZE_L=85,OUT_PKT_RESPONSE_STATUS_H=84,OUT_PKT_RESPONSE_STATUS_L=83,OUT_PKT_TRANS_COMPRESSED_READ=50,OUT_PKT_TRANS_EXCLUSIVE=55,OUT_ST_DATA_W=88,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=5)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)"
   instancePathKey="vidor_sys:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="18.1"
   name="vidor_sys_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="10CL016YU256C8G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {spi_avalon_bridge_avalon_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_READDATA} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_READ} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_WRITE} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_LOCK} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_translator} {SYNC_RESET} {0};add_instance {id_switch_0_avalon_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_ADDRESS_W} {16};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_READ} {1};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {id_switch_0_avalon_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ptp_simple_us_0_avalon_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {AV_ADDRESS_W} {16};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {USE_READ} {1};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {realtime_clock_controll_0_avalon_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {AV_ADDRESS_W} {16};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {USE_READ} {1};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {altpll_0_pll_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {altpll_0_pll_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {altpll_0_pll_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {altpll_0_pll_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {altpll_0_pll_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_READ} {1};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {piezo_controller_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {piezo_controller_0_s1_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {piezo_controller_0_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {piezo_controller_0_s1_translator} {UAV_DATA_W} {16};set_instance_parameter_value {piezo_controller_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {piezo_controller_0_s1_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {piezo_controller_0_s1_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {piezo_controller_0_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {piezo_controller_0_s1_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {piezo_controller_0_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {piezo_controller_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {piezo_controller_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {piezo_controller_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {piezo_controller_0_s1_translator} {USE_READ} {1};set_instance_parameter_value {piezo_controller_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {piezo_controller_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {piezo_controller_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {piezo_controller_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {piezo_controller_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {piezo_controller_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {piezo_controller_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {spi_avalon_bridge_avalon_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_QOS_H} {86};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_QOS_L} {86};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_DATA_SIDEBAND_H} {84};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_DATA_SIDEBAND_L} {84};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_ADDR_SIDEBAND_H} {83};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_ADDR_SIDEBAND_L} {83};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_BURST_TYPE_H} {82};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_BURST_TYPE_L} {81};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_CACHE_H} {100};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_CACHE_L} {97};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_THREAD_ID_H} {93};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_THREAD_ID_L} {93};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {ST_DATA_W} {106};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;id_switch_0_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;ptp_simple_us_0_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000040000&quot;
   end=&quot;0x00000000000080000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;realtime_clock_controll_0_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000080000&quot;
   end=&quot;0x000000000000c0000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;altpll_0_pll_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000c0200&quot;
   end=&quot;0x000000000000c0210&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;piezo_controller_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000c0000&quot;
   end=&quot;0x000000000000c0200&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {ID} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_agent} {USE_WRITERESPONSE} {0};add_instance {id_switch_0_avalon_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {ST_DATA_W} {106};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {ID} {1};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {id_switch_0_avalon_slave_agent} {ECC_ENABLE} {0};add_instance {id_switch_0_avalon_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {id_switch_0_avalon_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {id_switch_0_avalon_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {id_switch_0_avalon_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {id_switch_0_avalon_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {id_switch_0_avalon_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {id_switch_0_avalon_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {id_switch_0_avalon_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {id_switch_0_avalon_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {id_switch_0_avalon_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {id_switch_0_avalon_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {id_switch_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {id_switch_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {id_switch_0_avalon_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {id_switch_0_avalon_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ptp_simple_us_0_avalon_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {ST_DATA_W} {106};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {ID} {3};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent} {ECC_ENABLE} {0};add_instance {ptp_simple_us_0_avalon_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ptp_simple_us_0_avalon_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {realtime_clock_controll_0_avalon_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {ST_DATA_W} {106};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {ID} {4};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent} {ECC_ENABLE} {0};add_instance {realtime_clock_controll_0_avalon_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {realtime_clock_controll_0_avalon_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {altpll_0_pll_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {altpll_0_pll_slave_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {altpll_0_pll_slave_agent} {ST_DATA_W} {106};set_instance_parameter_value {altpll_0_pll_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {altpll_0_pll_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {altpll_0_pll_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {altpll_0_pll_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {altpll_0_pll_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {altpll_0_pll_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {altpll_0_pll_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {altpll_0_pll_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {altpll_0_pll_slave_agent} {ID} {0};set_instance_parameter_value {altpll_0_pll_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {altpll_0_pll_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {altpll_0_pll_slave_agent} {ECC_ENABLE} {0};add_instance {altpll_0_pll_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {piezo_controller_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_PROTECTION_H} {78};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_PROTECTION_L} {76};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_DATA_H} {15};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_SRC_ID_L} {69};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_DEST_ID_H} {74};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {piezo_controller_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {piezo_controller_0_s1_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {piezo_controller_0_s1_agent} {ST_DATA_W} {88};set_instance_parameter_value {piezo_controller_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {piezo_controller_0_s1_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {piezo_controller_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {piezo_controller_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {piezo_controller_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {piezo_controller_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {piezo_controller_0_s1_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {piezo_controller_0_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {piezo_controller_0_s1_agent} {ID} {2};set_instance_parameter_value {piezo_controller_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {piezo_controller_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {piezo_controller_0_s1_agent} {ECC_ENABLE} {0};add_instance {piezo_controller_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {piezo_controller_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {piezo_controller_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {89};set_instance_parameter_value {piezo_controller_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {piezo_controller_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {piezo_controller_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {piezo_controller_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {piezo_controller_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {piezo_controller_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {piezo_controller_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {piezo_controller_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {piezo_controller_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {piezo_controller_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {piezo_controller_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {piezo_controller_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {1 3 4 2 0 };set_instance_parameter_value {router} {CHANNEL_ID} {00001 00010 00100 10000 01000 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x40000 0x80000 0xc0000 0xc0200 };set_instance_parameter_value {router} {END_ADDRESS} {0x40000 0x80000 0xc0000 0xc0200 0xc0210 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {106};set_instance_parameter_value {router} {ST_CHANNEL_W} {5};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {1};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {106};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {106};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {67};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_003} {ST_DATA_W} {106};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {67};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_004} {ST_DATA_W} {106};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {49};set_instance_parameter_value {router_005} {PKT_ADDR_L} {18};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {78};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {76};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {74};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_005} {ST_DATA_W} {88};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {spi_avalon_bridge_avalon_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {spi_avalon_bridge_avalon_master_limiter} {PKT_DEST_ID_H} {92};set_instance_parameter_value {spi_avalon_bridge_avalon_master_limiter} {PKT_DEST_ID_L} {90};set_instance_parameter_value {spi_avalon_bridge_avalon_master_limiter} {PKT_SRC_ID_H} {89};set_instance_parameter_value {spi_avalon_bridge_avalon_master_limiter} {PKT_SRC_ID_L} {87};set_instance_parameter_value {spi_avalon_bridge_avalon_master_limiter} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {spi_avalon_bridge_avalon_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {spi_avalon_bridge_avalon_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {spi_avalon_bridge_avalon_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {spi_avalon_bridge_avalon_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {spi_avalon_bridge_avalon_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {spi_avalon_bridge_avalon_master_limiter} {PKT_THREAD_ID_H} {93};set_instance_parameter_value {spi_avalon_bridge_avalon_master_limiter} {PKT_THREAD_ID_L} {93};set_instance_parameter_value {spi_avalon_bridge_avalon_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_limiter} {MAX_OUTSTANDING_RESPONSES} {3};set_instance_parameter_value {spi_avalon_bridge_avalon_master_limiter} {PIPELINED} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_limiter} {ST_DATA_W} {106};set_instance_parameter_value {spi_avalon_bridge_avalon_master_limiter} {ST_CHANNEL_W} {5};set_instance_parameter_value {spi_avalon_bridge_avalon_master_limiter} {VALID_WIDTH} {5};set_instance_parameter_value {spi_avalon_bridge_avalon_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {spi_avalon_bridge_avalon_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {spi_avalon_bridge_avalon_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {spi_avalon_bridge_avalon_master_limiter} {REORDER} {0};add_instance {piezo_controller_0_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {PKT_ADDR_H} {49};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {PKT_BEGIN_BURST} {67};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {PKT_BYTE_CNT_H} {58};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {PKT_BURST_SIZE_H} {62};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {PKT_BURST_SIZE_L} {60};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {PKT_BURST_TYPE_H} {64};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {PKT_BURST_TYPE_L} {63};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {PKT_BURSTWRAP_H} {59};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {PKT_BURSTWRAP_L} {59};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {PKT_TRANS_READ} {53};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {ST_DATA_W} {88};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {OUT_BYTE_CNT_H} {57};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {OUT_BURSTWRAP_H} {59};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {piezo_controller_0_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {106};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {5};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {5};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {106};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {5};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {piezo_controller_0_s1_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {59};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {59};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {62};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {60};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {64};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {63};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {IN_ST_DATA_W} {88};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {80};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {78};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {82};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {81};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {OUT_ST_DATA_W} {106};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {piezo_controller_0_s1_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {piezo_controller_0_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {76};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {77};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {77};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {80};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {78};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {82};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {81};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {IN_ST_DATA_W} {106};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {58};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {62};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {60};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {84};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {83};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {64};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {63};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {85};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {87};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {OUT_ST_DATA_W} {88};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {piezo_controller_0_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {spi_avalon_bridge_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {spi_avalon_bridge_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {spi_avalon_bridge_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {spi_avalon_bridge_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {spi_avalon_bridge_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {spi_avalon_bridge_avalon_master_translator.avalon_universal_master_0} {spi_avalon_bridge_avalon_master_agent.av} {avalon};set_connection_parameter_value {spi_avalon_bridge_avalon_master_translator.avalon_universal_master_0/spi_avalon_bridge_avalon_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {spi_avalon_bridge_avalon_master_translator.avalon_universal_master_0/spi_avalon_bridge_avalon_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {spi_avalon_bridge_avalon_master_translator.avalon_universal_master_0/spi_avalon_bridge_avalon_master_agent.av} {defaultConnection} {false};add_connection {id_switch_0_avalon_slave_agent.m0} {id_switch_0_avalon_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {id_switch_0_avalon_slave_agent.m0/id_switch_0_avalon_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {id_switch_0_avalon_slave_agent.m0/id_switch_0_avalon_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {id_switch_0_avalon_slave_agent.m0/id_switch_0_avalon_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {id_switch_0_avalon_slave_agent.rf_source} {id_switch_0_avalon_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {id_switch_0_avalon_slave_agent_rsp_fifo.out} {id_switch_0_avalon_slave_agent.rf_sink} {avalon_streaming};add_connection {id_switch_0_avalon_slave_agent.rdata_fifo_src} {id_switch_0_avalon_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {id_switch_0_avalon_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/id_switch_0_avalon_slave_agent.cp} {qsys_mm.command};add_connection {ptp_simple_us_0_avalon_slave_agent.m0} {ptp_simple_us_0_avalon_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ptp_simple_us_0_avalon_slave_agent.m0/ptp_simple_us_0_avalon_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ptp_simple_us_0_avalon_slave_agent.m0/ptp_simple_us_0_avalon_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ptp_simple_us_0_avalon_slave_agent.m0/ptp_simple_us_0_avalon_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ptp_simple_us_0_avalon_slave_agent.rf_source} {ptp_simple_us_0_avalon_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {ptp_simple_us_0_avalon_slave_agent_rsp_fifo.out} {ptp_simple_us_0_avalon_slave_agent.rf_sink} {avalon_streaming};add_connection {ptp_simple_us_0_avalon_slave_agent.rdata_fifo_src} {ptp_simple_us_0_avalon_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {ptp_simple_us_0_avalon_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/ptp_simple_us_0_avalon_slave_agent.cp} {qsys_mm.command};add_connection {realtime_clock_controll_0_avalon_slave_agent.m0} {realtime_clock_controll_0_avalon_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {realtime_clock_controll_0_avalon_slave_agent.m0/realtime_clock_controll_0_avalon_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {realtime_clock_controll_0_avalon_slave_agent.m0/realtime_clock_controll_0_avalon_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {realtime_clock_controll_0_avalon_slave_agent.m0/realtime_clock_controll_0_avalon_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {realtime_clock_controll_0_avalon_slave_agent.rf_source} {realtime_clock_controll_0_avalon_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {realtime_clock_controll_0_avalon_slave_agent_rsp_fifo.out} {realtime_clock_controll_0_avalon_slave_agent.rf_sink} {avalon_streaming};add_connection {realtime_clock_controll_0_avalon_slave_agent.rdata_fifo_src} {realtime_clock_controll_0_avalon_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {realtime_clock_controll_0_avalon_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/realtime_clock_controll_0_avalon_slave_agent.cp} {qsys_mm.command};add_connection {altpll_0_pll_slave_agent.m0} {altpll_0_pll_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {altpll_0_pll_slave_agent.m0/altpll_0_pll_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {altpll_0_pll_slave_agent.m0/altpll_0_pll_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {altpll_0_pll_slave_agent.m0/altpll_0_pll_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {altpll_0_pll_slave_agent.rf_source} {altpll_0_pll_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {altpll_0_pll_slave_agent_rsp_fifo.out} {altpll_0_pll_slave_agent.rf_sink} {avalon_streaming};add_connection {altpll_0_pll_slave_agent.rdata_fifo_src} {altpll_0_pll_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {altpll_0_pll_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/altpll_0_pll_slave_agent.cp} {qsys_mm.command};add_connection {piezo_controller_0_s1_agent.m0} {piezo_controller_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {piezo_controller_0_s1_agent.m0/piezo_controller_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {piezo_controller_0_s1_agent.m0/piezo_controller_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {piezo_controller_0_s1_agent.m0/piezo_controller_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {piezo_controller_0_s1_agent.rf_source} {piezo_controller_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {piezo_controller_0_s1_agent_rsp_fifo.out} {piezo_controller_0_s1_agent.rf_sink} {avalon_streaming};add_connection {piezo_controller_0_s1_agent.rdata_fifo_src} {piezo_controller_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {spi_avalon_bridge_avalon_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {spi_avalon_bridge_avalon_master_agent.cp/router.sink} {qsys_mm.command};add_connection {id_switch_0_avalon_slave_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {id_switch_0_avalon_slave_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {ptp_simple_us_0_avalon_slave_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {ptp_simple_us_0_avalon_slave_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {realtime_clock_controll_0_avalon_slave_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {realtime_clock_controll_0_avalon_slave_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {altpll_0_pll_slave_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {altpll_0_pll_slave_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {piezo_controller_0_s1_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {piezo_controller_0_s1_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router.src} {spi_avalon_bridge_avalon_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/spi_avalon_bridge_avalon_master_limiter.cmd_sink} {qsys_mm.command};add_connection {spi_avalon_bridge_avalon_master_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {spi_avalon_bridge_avalon_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {spi_avalon_bridge_avalon_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/spi_avalon_bridge_avalon_master_limiter.rsp_sink} {qsys_mm.response};add_connection {spi_avalon_bridge_avalon_master_limiter.rsp_src} {spi_avalon_bridge_avalon_master_agent.rp} {avalon_streaming};preview_set_connection_tag {spi_avalon_bridge_avalon_master_limiter.rsp_src/spi_avalon_bridge_avalon_master_agent.rp} {qsys_mm.response};add_connection {piezo_controller_0_s1_burst_adapter.source0} {piezo_controller_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {piezo_controller_0_s1_burst_adapter.source0/piezo_controller_0_s1_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {router_005.src} {piezo_controller_0_s1_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/piezo_controller_0_s1_rsp_width_adapter.sink} {qsys_mm.response};add_connection {piezo_controller_0_s1_rsp_width_adapter.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {piezo_controller_0_s1_rsp_width_adapter.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {cmd_mux_004.src} {piezo_controller_0_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/piezo_controller_0_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {piezo_controller_0_s1_cmd_width_adapter.src} {piezo_controller_0_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {piezo_controller_0_s1_cmd_width_adapter.src/piezo_controller_0_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {spi_avalon_bridge_avalon_master_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {spi_avalon_bridge_avalon_master_translator.reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {id_switch_0_avalon_slave_translator.reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {ptp_simple_us_0_avalon_slave_translator.reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {realtime_clock_controll_0_avalon_slave_translator.reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {altpll_0_pll_slave_translator.reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {piezo_controller_0_s1_translator.reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {spi_avalon_bridge_avalon_master_agent.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {id_switch_0_avalon_slave_agent.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {id_switch_0_avalon_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {ptp_simple_us_0_avalon_slave_agent.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {ptp_simple_us_0_avalon_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {realtime_clock_controll_0_avalon_slave_agent.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {realtime_clock_controll_0_avalon_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {altpll_0_pll_slave_agent.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {altpll_0_pll_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {piezo_controller_0_s1_agent.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {piezo_controller_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {spi_avalon_bridge_avalon_master_limiter.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {piezo_controller_0_s1_burst_adapter.cr0_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {piezo_controller_0_s1_rsp_width_adapter.clk_reset} {reset};add_connection {spi_avalon_bridge_clk_reset_reset_bridge.out_reset} {piezo_controller_0_s1_cmd_width_adapter.clk_reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {spi_avalon_bridge_avalon_master_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {id_switch_0_avalon_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ptp_simple_us_0_avalon_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {realtime_clock_controll_0_avalon_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {altpll_0_pll_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {piezo_controller_0_s1_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {spi_avalon_bridge_avalon_master_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {id_switch_0_avalon_slave_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {id_switch_0_avalon_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ptp_simple_us_0_avalon_slave_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {ptp_simple_us_0_avalon_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {realtime_clock_controll_0_avalon_slave_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {realtime_clock_controll_0_avalon_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {altpll_0_pll_slave_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {altpll_0_pll_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {piezo_controller_0_s1_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {piezo_controller_0_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {spi_avalon_bridge_avalon_master_limiter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {piezo_controller_0_s1_burst_adapter.cr0} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {piezo_controller_0_s1_rsp_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {piezo_controller_0_s1_cmd_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {spi_avalon_bridge_clk_reset_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {spi_avalon_bridge_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {spi_avalon_bridge_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {spi_avalon_bridge_clk_reset_reset_bridge.in_reset};add_interface {spi_avalon_bridge_avalon_master} {avalon} {slave};set_interface_property {spi_avalon_bridge_avalon_master} {EXPORT_OF} {spi_avalon_bridge_avalon_master_translator.avalon_anti_master_0};add_interface {altpll_0_pll_slave} {avalon} {master};set_interface_property {altpll_0_pll_slave} {EXPORT_OF} {altpll_0_pll_slave_translator.avalon_anti_slave_0};add_interface {id_switch_0_avalon_slave} {avalon} {master};set_interface_property {id_switch_0_avalon_slave} {EXPORT_OF} {id_switch_0_avalon_slave_translator.avalon_anti_slave_0};add_interface {piezo_controller_0_s1} {avalon} {master};set_interface_property {piezo_controller_0_s1} {EXPORT_OF} {piezo_controller_0_s1_translator.avalon_anti_slave_0};add_interface {ptp_simple_us_0_avalon_slave} {avalon} {master};set_interface_property {ptp_simple_us_0_avalon_slave} {EXPORT_OF} {ptp_simple_us_0_avalon_slave_translator.avalon_anti_slave_0};add_interface {realtime_clock_controll_0_avalon_slave} {avalon} {master};set_interface_property {realtime_clock_controll_0_avalon_slave} {EXPORT_OF} {realtime_clock_controll_0_avalon_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.altpll_0.pll_slave} {0};set_module_assignment {interconnect_id.id_switch_0.avalon_slave} {1};set_module_assignment {interconnect_id.piezo_controller_0.s1} {2};set_module_assignment {interconnect_id.ptp_simple_us_0.avalon_slave} {3};set_module_assignment {interconnect_id.realtime_clock_controll_0.avalon_slave} {4};set_module_assignment {interconnect_id.spi_avalon_bridge.avalon_master} {0};" />
  <generatedFiles>
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/vidor_sys_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/vidor_sys_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/vidor_sys_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/vidor_sys_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/vidor_sys_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/vidor_sys_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/vidor_sys_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/vidor_sys_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/vidor_sys_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/vidor_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/vidor_sys_mm_interconnect_0_avalon_st_adapter_004.v"
       type="VERILOG" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/vidor_sys_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="vidor_sys" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="vidor_sys">queue size: 1 starting:altera_mm_interconnect "submodules/vidor_sys_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>41</b> modules, <b>134</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>41</b> modules, <b>134</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>41</b> modules, <b>134</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>41</b> modules, <b>134</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>41</b> modules, <b>134</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>41</b> modules, <b>134</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>41</b> modules, <b>134</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.008s/0.009s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.008s/0.009s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.009s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.014s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.013s/0.021s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>46</b> modules, <b>149</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/vidor_sys_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/vidor_sys_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/vidor_sys_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/vidor_sys_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/vidor_sys_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/vidor_sys_mm_interconnect_0_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/vidor_sys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/vidor_sys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/vidor_sys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/vidor_sys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/vidor_sys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/vidor_sys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/vidor_sys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/vidor_sys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/vidor_sys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/vidor_sys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/vidor_sys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/vidor_sys_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/vidor_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/vidor_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/vidor_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/vidor_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/vidor_sys_mm_interconnect_0_avalon_st_adapter_004</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>vidor_sys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 43 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="spi_avalon_bridge_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>spi_avalon_bridge_avalon_master_translator</b>"]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 42 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="id_switch_0_avalon_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>id_switch_0_avalon_slave_translator</b>"]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 37 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="spi_avalon_bridge_avalon_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>spi_avalon_bridge_avalon_master_agent</b>"]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 36 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="id_switch_0_avalon_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>id_switch_0_avalon_slave_agent</b>"]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 35 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="id_switch_0_avalon_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>id_switch_0_avalon_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 26 starting:altera_merlin_router "submodules/vidor_sys_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 25 starting:altera_merlin_router "submodules/vidor_sys_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 21 starting:altera_merlin_router "submodules/vidor_sys_mm_interconnect_0_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 20 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="spi_avalon_bridge_avalon_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>spi_avalon_bridge_avalon_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 19 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="piezo_controller_0_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>piezo_controller_0_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 18 starting:altera_merlin_demultiplexer "submodules/vidor_sys_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 17 starting:altera_merlin_multiplexer "submodules/vidor_sys_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 12 starting:altera_merlin_demultiplexer "submodules/vidor_sys_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 7 starting:altera_merlin_multiplexer "submodules/vidor_sys_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 6 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="piezo_controller_0_s1_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>piezo_controller_0_s1_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 4 starting:altera_avalon_st_adapter "submodules/vidor_sys_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/vidor_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 1 starting:error_adapter "submodules/vidor_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 1 starting:altera_avalon_st_adapter "submodules/vidor_sys_mm_interconnect_0_avalon_st_adapter_004"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_004"><![CDATA["<b>avalon_st_adapter_004</b>" reuses <b>error_adapter</b> "<b>submodules/vidor_sys_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_004</b>"]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 0 starting:error_adapter "submodules/vidor_sys_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_004</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:18.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="vidor_sys:.:rst_controller"
   kind="altera_reset_controller"
   version="18.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="vidor_sys" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="vidor_sys">queue size: 44 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>vidor_sys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="vidor_sys:.:mm_interconnect_0:.:spi_avalon_bridge_avalon_master_translator"
   kind="altera_merlin_master_translator"
   version="18.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="vidor_sys_mm_interconnect_0"
     as="spi_avalon_bridge_avalon_master_translator" />
  <messages>
   <message level="Debug" culprit="vidor_sys">queue size: 43 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="spi_avalon_bridge_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>spi_avalon_bridge_avalon_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=16,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="vidor_sys:.:mm_interconnect_0:.:id_switch_0_avalon_slave_translator"
   kind="altera_merlin_slave_translator"
   version="18.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="vidor_sys_mm_interconnect_0"
     as="id_switch_0_avalon_slave_translator,ptp_simple_us_0_avalon_slave_translator,realtime_clock_controll_0_avalon_slave_translator,altpll_0_pll_slave_translator,piezo_controller_0_s1_translator" />
  <messages>
   <message level="Debug" culprit="vidor_sys">queue size: 42 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="id_switch_0_avalon_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>id_switch_0_avalon_slave_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;id_switch_0_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000040000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;ptp_simple_us_0_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000040000&quot;
   end=&quot;0x00000000000080000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;realtime_clock_controll_0_avalon_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000080000&quot;
   end=&quot;0x000000000000c0000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;altpll_0_pll_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000c0200&quot;
   end=&quot;0x000000000000c0210&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;piezo_controller_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000000c0000&quot;
   end=&quot;0x000000000000c0200&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=83,PKT_ADDR_SIDEBAND_L=83,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BURST_TYPE_H=82,PKT_BURST_TYPE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_CACHE_H=100,PKT_CACHE_L=97,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=84,PKT_DATA_SIDEBAND_L=84,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=105,PKT_ORI_BURST_SIZE_L=103,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_QOS_H=86,PKT_QOS_L=86,PKT_RESPONSE_STATUS_H=102,PKT_RESPONSE_STATUS_L=101,PKT_SRC_ID_H=89,PKT_SRC_ID_L=87,PKT_THREAD_ID_H=93,PKT_THREAD_ID_L=93,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=5,ST_DATA_W=106,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="vidor_sys:.:mm_interconnect_0:.:spi_avalon_bridge_avalon_master_agent"
   kind="altera_merlin_master_agent"
   version="18.1"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="vidor_sys_mm_interconnect_0"
     as="spi_avalon_bridge_avalon_master_agent" />
  <messages>
   <message level="Debug" culprit="vidor_sys">queue size: 37 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="spi_avalon_bridge_avalon_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>spi_avalon_bridge_avalon_master_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=105,PKT_ORI_BURST_SIZE_L=103,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_RESPONSE_STATUS_H=102,PKT_RESPONSE_STATUS_L=101,PKT_SRC_ID_H=89,PKT_SRC_ID_L=87,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=5,ST_DATA_W=106,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="vidor_sys:.:mm_interconnect_0:.:id_switch_0_avalon_slave_agent"
   kind="altera_merlin_slave_agent"
   version="18.1"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="vidor_sys_mm_interconnect_0"
     as="id_switch_0_avalon_slave_agent,ptp_simple_us_0_avalon_slave_agent,realtime_clock_controll_0_avalon_slave_agent,altpll_0_pll_slave_agent,piezo_controller_0_s1_agent" />
  <messages>
   <message level="Debug" culprit="vidor_sys">queue size: 36 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="id_switch_0_avalon_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>id_switch_0_avalon_slave_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=107,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="vidor_sys:.:mm_interconnect_0:.:id_switch_0_avalon_slave_agent_rsp_fifo"
   kind="altera_avalon_sc_fifo"
   version="18.1"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="vidor_sys_mm_interconnect_0"
     as="id_switch_0_avalon_slave_agent_rsp_fifo,ptp_simple_us_0_avalon_slave_agent_rsp_fifo,realtime_clock_controll_0_avalon_slave_agent_rsp_fifo,altpll_0_pll_slave_agent_rsp_fifo,piezo_controller_0_s1_agent_rsp_fifo" />
  <messages>
   <message level="Debug" culprit="vidor_sys">queue size: 35 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="id_switch_0_avalon_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>id_switch_0_avalon_slave_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=00001,00010,00100,10000,01000,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,3,4,2,0,END_ADDRESS=0x40000,0x80000,0xc0000,0xc0200,0xc0210,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,SLAVES_INFO=1:00001:0x0:0x40000:both:1:0:0:1,3:00010:0x40000:0x80000:both:1:0:0:1,4:00100:0x80000:0xc0000:both:1:0:0:1,2:10000:0xc0000:0xc0200:both:1:0:0:1,0:01000:0xc0200:0xc0210:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x40000,0x80000,0xc0000,0xc0200,ST_CHANNEL_W=5,ST_DATA_W=106,TYPE_OF_TRANSACTION=both,both,both,both,both"
   instancePathKey="vidor_sys:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="18.1"
   name="vidor_sys_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x40000,0x80000,0xc0000,0xc0200" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="1:00001:0x0:0x40000:both:1:0:0:1,3:00010:0x40000:0x80000:both:1:0:0:1,4:00100:0x80000:0xc0000:both:1:0:0:1,2:10000:0xc0000:0xc0200:both:1:0:0:1,0:01000:0xc0200:0xc0210:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="92" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="90" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="00001,00010,00100,10000,01000" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="106" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="96" />
  <parameter name="END_ADDRESS" value="0x40000,0x80000,0xc0000,0xc0200,0xc0210" />
  <parameter name="PKT_PROTECTION_L" value="94" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1,3,4,2,0" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1" />
  <generatedFiles>
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/vidor_sys_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="vidor_sys_mm_interconnect_0" as="router" />
  <messages>
   <message level="Debug" culprit="vidor_sys">queue size: 26 starting:altera_merlin_router "submodules/vidor_sys_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=5,ST_DATA_W=106,TYPE_OF_TRANSACTION=both"
   instancePathKey="vidor_sys:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="18.1"
   name="vidor_sys_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="92" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="90" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="106" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="96" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="94" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/vidor_sys_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="vidor_sys_mm_interconnect_0"
     as="router_001,router_002,router_003,router_004" />
  <messages>
   <message level="Debug" culprit="vidor_sys">queue size: 25 starting:altera_merlin_router "submodules/vidor_sys_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=74,PKT_DEST_ID_L=72,PKT_PROTECTION_H=78,PKT_PROTECTION_L=76,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=5,ST_DATA_W=88,TYPE_OF_TRANSACTION=both"
   instancePathKey="vidor_sys:.:mm_interconnect_0:.:router_005"
   kind="altera_merlin_router"
   version="18.1"
   name="vidor_sys_mm_interconnect_0_router_005">
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="53" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="49" />
  <parameter name="PKT_DEST_ID_H" value="74" />
  <parameter name="PKT_ADDR_L" value="18" />
  <parameter name="PKT_DEST_ID_L" value="72" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="88" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="78" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="76" />
  <parameter name="PKT_TRANS_WRITE" value="52" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/vidor_sys_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="vidor_sys_mm_interconnect_0" as="router_005" />
  <messages>
   <message level="Debug" culprit="vidor_sys">queue size: 21 starting:altera_merlin_router "submodules/vidor_sys_mm_interconnect_0_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:18.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=3,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_SRC_ID_H=89,PKT_SRC_ID_L=87,PKT_THREAD_ID_H=93,PKT_THREAD_ID_L=93,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=5,ST_DATA_W=106,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=5"
   instancePathKey="vidor_sys:.:mm_interconnect_0:.:spi_avalon_bridge_avalon_master_limiter"
   kind="altera_merlin_traffic_limiter"
   version="18.1"
   name="altera_merlin_traffic_limiter">
  <generatedFiles>
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="vidor_sys_mm_interconnect_0"
     as="spi_avalon_bridge_avalon_master_limiter" />
  <messages>
   <message level="Debug" culprit="vidor_sys">queue size: 20 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="spi_avalon_bridge_avalon_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>spi_avalon_bridge_avalon_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:18.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=59,OUT_BYTE_CNT_H=57,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=67,PKT_BURSTWRAP_H=59,PKT_BURSTWRAP_L=59,PKT_BURST_SIZE_H=62,PKT_BURST_SIZE_L=60,PKT_BURST_TYPE_H=64,PKT_BURST_TYPE_L=63,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=58,PKT_BYTE_CNT_L=56,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,ST_CHANNEL_W=5,ST_DATA_W=88"
   instancePathKey="vidor_sys:.:mm_interconnect_0:.:piezo_controller_0_s1_burst_adapter"
   kind="altera_merlin_burst_adapter"
   version="18.1"
   name="altera_merlin_burst_adapter">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="50" />
  <generatedFiles>
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="vidor_sys_mm_interconnect_0"
     as="piezo_controller_0_s1_burst_adapter" />
  <messages>
   <message level="Debug" culprit="vidor_sys">queue size: 19 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="piezo_controller_0_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>piezo_controller_0_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=5,ST_CHANNEL_W=5,ST_DATA_W=106,VALID_WIDTH=5"
   instancePathKey="vidor_sys:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="vidor_sys_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="5" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="ST_DATA_W" value="106" />
  <parameter name="NUM_OUTPUTS" value="5" />
  <generatedFiles>
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/vidor_sys_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="vidor_sys_mm_interconnect_0" as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="vidor_sys">queue size: 18 starting:altera_merlin_demultiplexer "submodules/vidor_sys_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=5,ST_DATA_W=106,USE_EXTERNAL_ARB=0"
   instancePathKey="vidor_sys:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="vidor_sys_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="106" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/vidor_sys_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="vidor_sys_mm_interconnect_0"
     as="cmd_mux,cmd_mux_001,cmd_mux_002,cmd_mux_003,cmd_mux_004" />
  <messages>
   <message level="Debug" culprit="vidor_sys">queue size: 17 starting:altera_merlin_multiplexer "submodules/vidor_sys_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=5,ST_DATA_W=106,VALID_WIDTH=1"
   instancePathKey="vidor_sys:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="vidor_sys_mm_interconnect_0_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="ST_DATA_W" value="106" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/vidor_sys_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="vidor_sys_mm_interconnect_0"
     as="rsp_demux,rsp_demux_001,rsp_demux_002,rsp_demux_003,rsp_demux_004" />
  <messages>
   <message level="Debug" culprit="vidor_sys">queue size: 12 starting:altera_merlin_demultiplexer "submodules/vidor_sys_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=5,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=5,ST_DATA_W=106,USE_EXTERNAL_ARB=0"
   instancePathKey="vidor_sys:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="vidor_sys_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="5" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="106" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/vidor_sys_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="vidor_sys_mm_interconnect_0" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="vidor_sys">queue size: 7 starting:altera_merlin_multiplexer "submodules/vidor_sys_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=49,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=59,IN_PKT_BURSTWRAP_L=59,IN_PKT_BURST_SIZE_H=62,IN_PKT_BURST_SIZE_L=60,IN_PKT_BURST_TYPE_H=64,IN_PKT_BURST_TYPE_L=63,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=58,IN_PKT_BYTE_CNT_L=56,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=87,IN_PKT_ORI_BURST_SIZE_L=85,IN_PKT_RESPONSE_STATUS_H=84,IN_PKT_RESPONSE_STATUS_L=83,IN_PKT_TRANS_COMPRESSED_READ=50,IN_PKT_TRANS_EXCLUSIVE=55,IN_PKT_TRANS_WRITE=52,IN_ST_DATA_W=88,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=80,OUT_PKT_BURST_SIZE_L=78,OUT_PKT_BURST_TYPE_H=82,OUT_PKT_BURST_TYPE_L=81,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=76,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=105,OUT_PKT_ORI_BURST_SIZE_L=103,OUT_PKT_RESPONSE_STATUS_H=102,OUT_PKT_RESPONSE_STATUS_L=101,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=106,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=5"
   instancePathKey="vidor_sys:.:mm_interconnect_0:.:piezo_controller_0_s1_rsp_width_adapter"
   kind="altera_merlin_width_adapter"
   version="18.1"
   name="altera_merlin_width_adapter">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="105" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="103" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="87" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(87:85) response_status(84:83) cache(82:79) protection(78:76) thread_id(75) dest_id(74:72) src_id(71:69) qos(68) begin_burst(67) data_sideband(66) addr_sideband(65) burst_type(64:63) burst_size(62:60) burstwrap(59) byte_cnt(58:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="85" />
  <generatedFiles>
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="vidor_sys_mm_interconnect_0"
     as="piezo_controller_0_s1_rsp_width_adapter,piezo_controller_0_s1_cmd_width_adapter" />
  <messages>
   <message level="Debug" culprit="vidor_sys">queue size: 6 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="piezo_controller_0_s1_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>piezo_controller_0_s1_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:18.1:AUTO_DEVICE=10CL016YU256C8G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=34,inChannelWidth=0,inDataWidth=34,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=34,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:18.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:18.1:)(clock:18.1:)(reset:18.1:)"
   instancePathKey="vidor_sys:.:mm_interconnect_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="18.1"
   name="vidor_sys_mm_interconnect_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="outDataWidth" value="34" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="10CL016YU256C8G" />
  <parameter name="inDataWidth" value="34" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/vidor_sys_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/vidor_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="vidor_sys_mm_interconnect_0"
     as="avalon_st_adapter,avalon_st_adapter_001,avalon_st_adapter_002,avalon_st_adapter_003" />
  <messages>
   <message level="Debug" culprit="vidor_sys">queue size: 4 starting:altera_avalon_st_adapter "submodules/vidor_sys_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/vidor_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 1 starting:error_adapter "submodules/vidor_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:18.1:AUTO_DEVICE=10CL016YU256C8G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=18,inChannelWidth=0,inDataWidth=18,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=18,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:18.1:inBitsPerSymbol=18,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:18.1:)(clock:18.1:)(reset:18.1:)"
   instancePathKey="vidor_sys:.:mm_interconnect_0:.:avalon_st_adapter_004"
   kind="altera_avalon_st_adapter"
   version="18.1"
   name="vidor_sys_mm_interconnect_0_avalon_st_adapter_004">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="18" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="outDataWidth" value="18" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="10CL016YU256C8G" />
  <parameter name="inDataWidth" value="18" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/vidor_sys_mm_interconnect_0_avalon_st_adapter_004.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/vidor_sys_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="vidor_sys_mm_interconnect_0" as="avalon_st_adapter_004" />
  <messages>
   <message level="Debug" culprit="vidor_sys">queue size: 1 starting:altera_avalon_st_adapter "submodules/vidor_sys_mm_interconnect_0_avalon_st_adapter_004"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_004"><![CDATA["<b>avalon_st_adapter_004</b>" reuses <b>error_adapter</b> "<b>submodules/vidor_sys_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_004</b>"]]></message>
   <message level="Debug" culprit="vidor_sys">queue size: 0 starting:error_adapter "submodules/vidor_sys_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_004</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:18.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="vidor_sys:.:mm_interconnect_0:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="18.1"
   name="vidor_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/vidor_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="vidor_sys_mm_interconnect_0_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="vidor_sys">queue size: 1 starting:error_adapter "submodules/vidor_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:18.1:inBitsPerSymbol=18,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="vidor_sys:.:mm_interconnect_0:.:avalon_st_adapter_004:.:error_adapter_0"
   kind="error_adapter"
   version="18.1"
   name="vidor_sys_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="18" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="/home/sausy/Projects/VidorNina-ESP32/HDL/projects/MKRVIDOR4000_template/vidor_sys/synthesis/submodules/vidor_sys_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/sausy/intelFPGA_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="vidor_sys_mm_interconnect_0_avalon_st_adapter_004"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="vidor_sys">queue size: 0 starting:error_adapter "submodules/vidor_sys_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_004</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
