v 20121123 2
C 40000 40000 0 0 0 Noqsi-title-B.sym
{
T 50000 40500 5 10 1 1 0 0 1
date=?
T 53900 40500 5 10 1 1 0 0 1
rev=0.0
T 53900 40200 5 10 1 1 0 0 1
auth=jpd
T 53200 40900 5 14 1 1 0 4 1
title=TITLE
T 50500 40200 5 10 1 1 0 0 1
page=1
T 51900 40200 5 10 1 1 0 0 1
pages=1
}
C 46500 46100 1 0 0 Polarity.sym
{
T 47900 47000 5 10 1 1 0 0 1
refdes=Xut
}
C 47800 47400 1 0 1 capacitor-a.sym
{
T 47600 47900 5 10 1 1 0 6 1
refdes=C1
T 47700 47600 5 10 1 1 0 0 1
value=250fF
}
N 47800 47600 47800 47100 4
N 46900 47600 46900 47100 4
C 43200 44700 1 0 0 InverterX.sym
{
T 43400 45400 5 10 1 1 0 0 1
refdes=Xvm
}
N 43200 45000 43200 44500 4
N 43200 44500 45000 44500 4
N 44300 44500 44300 45000 4
C 44100 45000 1 0 0 Vm.sym
C 44700 45300 1 0 0 vdc-1.sym
{
T 45400 45950 5 10 1 1 0 0 1
refdes=Vin
T 45400 45750 5 10 1 1 0 0 1
value=0.6V
}
N 45000 44500 45000 45300 4
N 45000 46500 46500 46500 4
{
T 45800 46600 5 10 1 1 0 0 1
netname=in
}
C 42500 48800 1 0 0 ClockGen.sym
{
T 43900 49500 5 10 1 1 0 0 1
refdes=Xc
}
C 41100 47300 1 0 0 vpulse-1.sym
{
T 41800 47950 5 10 1 1 0 0 1
refdes=Vr
T 41800 47750 5 10 1 1 0 0 1
value=pulse 0 3.3 20n 0.1n
}
C 44600 48800 1 0 1 R.sym
C 44600 49400 1 180 0 Rbar.sym
N 41400 48500 41400 49300 4
N 41400 49300 42500 49300 4
C 41300 47000 1 0 0 Vss1.sym
C 47000 44300 1 0 0 vpulse-1.sym
{
T 47700 44950 5 10 1 1 0 0 1
refdes=Vpol
T 47700 44750 5 10 1 1 0 0 1
value=pulse 0 3.3 20n 0.1n 0.1n 19.9n 40n
}
C 47200 44000 1 0 0 Vss1.sym
N 47300 45500 47300 46100 4
{
T 47400 45700 5 10 1 1 0 0 1
netname=pol
}
N 48200 46500 48900 46500 4
{
T 48300 46600 5 10 1 1 0 0 1
netname=po
}
C 49800 46300 1 0 1 capacitor-a.sym
{
T 49600 46800 5 10 1 1 0 6 1
refdes=Cout
T 49400 46200 5 10 1 1 0 0 1
value=250fF
}
C 49800 46000 1 0 0 Q2V.sym
{
T 50200 46500 5 10 1 1 0 1 1
device=Q2V
T 50100 47000 5 10 1 1 0 0 1
refdes=Xout
}
N 51200 46500 51800 46500 4
{
T 52000 46500 5 10 1 1 0 0 1
netname=out
}
