// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="processor_processor,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100t-csg324-1,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=10.155000,HLS_SYN_LAT=3,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=324,HLS_SYN_LUT=2444,HLS_VERSION=2023_1_1}" *)

module processor (
        ap_clk,
        ap_rst,
        memory_address0,
        memory_ce0,
        memory_we0,
        memory_d0,
        memory_q0,
        error
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
output  [16:0] memory_address0;
output   memory_ce0;
output   memory_we0;
output  [31:0] memory_d0;
input  [31:0] memory_q0;
output  [0:0] error;

reg[16:0] memory_address0;
reg memory_ce0;
reg memory_we0;

reg   [31:0] p_pc;
reg   [0:0] p_error;
reg   [4:0] xreg_address0;
reg    xreg_ce0;
reg    xreg_we0;
wire   [31:0] xreg_q0;
reg   [4:0] xreg_address1;
reg    xreg_ce1;
reg    xreg_we1;
reg   [31:0] xreg_d1;
wire   [31:0] xreg_q1;
reg   [31:0] p_pc_load_reg_1806;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln31_fu_762_p2;
reg   [0:0] icmp_ln31_reg_1819;
wire   [6:0] op_code_fu_783_p1;
reg   [6:0] op_code_reg_1875;
wire    ap_CS_fsm_state2;
reg   [2:0] funct3_reg_1879;
reg   [6:0] funct7_reg_1886;
reg   [11:0] funct12_reg_1892;
reg   [4:0] rd_reg_1897;
wire   [31:0] imm_8_fu_1117_p3;
reg   [31:0] imm_8_reg_1913;
wire   [0:0] or_ln31_fu_1129_p2;
reg   [0:0] or_ln31_reg_1933;
wire    ap_CS_fsm_state3;
reg   [31:0] source1_reg_1979;
reg   [31:0] source2_reg_1986;
wire   [0:0] or_ln363_fu_1144_p2;
wire   [0:0] or_ln363_1_fu_1149_p2;
wire   [31:0] or_ln342_fu_1155_p2;
wire   [0:0] or_ln341_fu_1161_p2;
wire   [0:0] or_ln341_1_fu_1166_p2;
wire   [31:0] ashr_ln333_fu_1180_p2;
wire   [31:0] lshr_ln330_fu_1194_p2;
wire   [31:0] xor_ln322_fu_1200_p2;
wire   [0:0] or_ln321_fu_1206_p2;
wire   [0:0] or_ln321_1_fu_1211_p2;
wire   [31:0] zext_ln311_fu_1217_p1;
wire   [0:0] icmp_ln247_fu_1134_p2;
wire   [31:0] zext_ln300_fu_1221_p1;
wire   [31:0] shl_ln293_fu_1233_p2;
wire   [31:0] sub_ln283_fu_1239_p2;
wire   [31:0] add_ln279_fu_1245_p2;
wire   [31:0] and_ln349_fu_1251_p2;
wire   [0:0] or_ln348_fu_1257_p2;
wire   [0:0] or_ln348_1_fu_1262_p2;
wire   [31:0] shl_ln248_fu_1275_p2;
wire   [31:0] and_ln244_fu_1281_p2;
wire   [31:0] or_ln241_fu_1286_p2;
wire   [31:0] xor_ln238_fu_1291_p2;
wire   [31:0] zext_ln231_fu_1301_p1;
wire   [31:0] zext_ln224_fu_1310_p1;
wire   [31:0] add_ln221_fu_1314_p2;
wire   [31:0] ashr_ln259_fu_1326_p2;
wire   [31:0] lshr_ln256_fu_1339_p2;
reg   [16:0] memory_addr_2_reg_2131;
wire   [0:0] grp_fu_689_p2;
reg   [0:0] branch_5_reg_2141;
reg   [0:0] branch_4_reg_2145;
wire   [0:0] grp_fu_695_p2;
reg   [0:0] branch_3_reg_2149;
reg   [0:0] branch_2_reg_2153;
wire   [0:0] grp_fu_701_p2;
reg   [0:0] branch_1_reg_2157;
reg   [0:0] branch_reg_2161;
wire   [31:0] add_ln90_fu_1401_p2;
reg   [31:0] p_ph_reg_249;
reg   [31:0] ap_phi_mux_p_ph1618_phi_fu_261_p14;
reg   [31:0] p_ph1618_reg_258;
wire    ap_CS_fsm_state4;
reg   [0:0] ap_phi_mux_p_error_flag_2_phi_fu_282_p88;
reg   [0:0] p_error_flag_2_reg_278;
wire   [1:0] offset_fu_1698_p2;
reg   [0:0] ap_phi_mux_p_error_loc_2_phi_fu_384_p88;
reg   [0:0] p_error_loc_2_reg_380;
reg   [31:0] ap_phi_mux_result_30_ph_ph_phi_fu_486_p88;
reg   [31:0] result_30_ph_ph_reg_482;
wire   [31:0] zext_ln165_fu_1737_p1;
wire  signed [31:0] sext_ln144_fu_1775_p1;
wire   [31:0] zext_ln172_fu_1704_p1;
wire   [31:0] zext_ln170_fu_1713_p1;
wire   [31:0] zext_ln163_fu_1718_p1;
wire   [31:0] zext_ln161_fu_1723_p1;
wire   [31:0] zext_ln159_fu_1732_p1;
wire  signed [31:0] sext_ln151_fu_1742_p1;
wire  signed [31:0] sext_ln149_fu_1751_p1;
wire  signed [31:0] sext_ln142_fu_1756_p1;
wire  signed [31:0] sext_ln140_fu_1761_p1;
wire  signed [31:0] sext_ln138_fu_1770_p1;
reg   [0:0] ap_phi_mux_p_error_flag_4_phi_fu_592_p24;
reg   [0:0] p_error_flag_4_reg_588;
wire   [0:0] or_ln186_2_fu_1528_p2;
reg   [0:0] ap_phi_mux_p_error_loc_4_phi_fu_625_p24;
reg   [0:0] p_error_loc_4_reg_621;
wire   [0:0] or_ln186_3_fu_1534_p2;
reg   [0:0] ap_phi_mux_p_error_flag_5_phi_fu_657_p4;
reg   [0:0] ap_phi_mux_p_error_loc_5_phi_fu_667_p4;
wire   [31:0] grp_fu_747_p2;
reg   [31:0] ap_phi_mux_storemerge_phi_fu_678_p4;
wire   [31:0] add_ln387_fu_1784_p2;
wire   [63:0] zext_ln36_fu_778_p1;
wire   [63:0] zext_ln46_fu_847_p1;
wire   [63:0] zext_ln47_fu_852_p1;
wire   [63:0] zext_ln184_fu_1368_p1;
wire   [63:0] zext_ln133_fu_1396_p1;
wire   [63:0] zext_ln378_fu_1780_p1;
wire   [63:0] zext_ln378_1_fu_1790_p1;
wire   [1:0] trunc_ln31_fu_758_p1;
wire   [16:0] lshr_ln_fu_768_p4;
wire   [4:0] rs1_fu_817_p4;
wire   [4:0] rs2_fu_827_p4;
wire   [11:0] imm_fu_857_p4;
wire   [6:0] tmp_1_fu_881_p4;
wire   [4:0] tmp_s_fu_871_p4;
wire   [11:0] imm_1_fu_891_p3;
wire   [0:0] tmp_5_fu_931_p3;
wire   [0:0] tmp_4_fu_923_p3;
wire   [5:0] tmp_3_fu_913_p4;
wire   [3:0] tmp_2_fu_903_p4;
wire   [12:0] imm_2_fu_939_p6;
wire   [19:0] tmp_fu_957_p4;
wire   [7:0] tmp_8_fu_993_p4;
wire   [0:0] tmp_7_fu_985_p3;
wire   [9:0] tmp_6_fu_975_p4;
wire   [0:0] icmp_ln56_fu_1017_p2;
wire  signed [20:0] sext_ln52_1_fu_953_p1;
wire   [20:0] imm_4_fu_1003_p6;
wire   [0:0] icmp_ln56_1_fu_1031_p2;
wire  signed [20:0] sext_ln52_fu_899_p1;
wire   [20:0] imm_5_fu_1023_p3;
wire   [20:0] imm_6_fu_1037_p3;
wire   [0:0] icmp_ln56_2_fu_1049_p2;
wire   [0:0] icmp_ln56_3_fu_1055_p2;
wire   [0:0] or_ln56_fu_1061_p2;
wire   [31:0] imm_3_fu_967_p3;
wire  signed [31:0] sext_ln52_2_fu_1045_p1;
wire   [0:0] icmp_ln56_4_fu_1075_p2;
wire   [0:0] icmp_ln56_5_fu_1081_p2;
wire   [0:0] icmp_ln56_6_fu_1087_p2;
wire   [0:0] icmp_ln56_7_fu_1093_p2;
wire   [0:0] or_ln56_2_fu_1105_p2;
wire   [0:0] or_ln56_1_fu_1099_p2;
wire   [0:0] or_ln56_3_fu_1111_p2;
wire  signed [31:0] sext_ln62_fu_867_p1;
wire   [31:0] imm_7_fu_1067_p3;
wire   [0:0] icmp_ln363_fu_1139_p2;
wire   [0:0] grp_fu_684_p2;
wire   [4:0] trunc_ln333_fu_1172_p1;
wire   [31:0] zext_ln333_fu_1176_p1;
wire   [4:0] trunc_ln330_fu_1186_p1;
wire   [31:0] zext_ln330_fu_1190_p1;
wire   [4:0] trunc_ln293_fu_1225_p1;
wire   [31:0] zext_ln293_fu_1229_p1;
wire   [4:0] trunc_ln248_fu_1268_p1;
wire   [31:0] zext_ln248_fu_1271_p1;
wire   [0:0] result_1_fu_1296_p2;
wire   [0:0] result_fu_1305_p2;
wire   [4:0] trunc_ln259_fu_1319_p1;
wire   [31:0] zext_ln259_fu_1322_p1;
wire   [4:0] trunc_ln256_fu_1332_p1;
wire   [31:0] zext_ln256_fu_1335_p1;
wire   [18:0] trunc_ln182_1_fu_1349_p1;
wire   [18:0] trunc_ln182_fu_1345_p1;
wire   [18:0] add_ln182_fu_1352_p2;
wire   [16:0] mem_pos_1_fu_1358_p4;
wire   [18:0] trunc_ln131_1_fu_1377_p1;
wire   [18:0] trunc_ln131_fu_1373_p1;
wire   [18:0] add_ln131_fu_1380_p2;
wire   [16:0] mem_pos_fu_1386_p4;
wire   [1:0] trunc_ln182_3_fu_1408_p1;
wire   [1:0] trunc_ln182_2_fu_1405_p1;
wire   [7:0] trunc_ln189_fu_1417_p1;
wire   [15:0] trunc_ln201_fu_1468_p1;
wire   [0:0] icmp_ln186_1_fu_1500_p2;
wire   [0:0] icmp_ln186_2_fu_1505_p2;
wire   [0:0] or_ln186_fu_1510_p2;
wire   [0:0] icmp_ln186_fu_1495_p2;
wire   [0:0] or_ln186_1_fu_1516_p2;
wire   [0:0] xor_ln186_fu_1522_p2;
wire   [1:0] offset_1_fu_1411_p2;
wire   [0:0] icmp_ln200_fu_1540_p2;
wire   [0:0] icmp_ln200_1_fu_1552_p2;
wire   [0:0] icmp_ln188_fu_1570_p2;
wire   [0:0] icmp_ln200_2_fu_1588_p2;
wire   [0:0] icmp_ln200_3_fu_1594_p2;
wire   [0:0] and_ln200_2_fu_1600_p2;
wire   [0:0] and_ln200_3_fu_1606_p2;
wire   [31:0] mem_val_3_fu_1432_p5;
wire   [0:0] and_ln188_2_fu_1582_p2;
wire   [0:0] and_ln188_1_fu_1576_p2;
wire   [31:0] mem_val_4_fu_1444_p5;
wire   [31:0] mem_val_5_fu_1456_p5;
wire   [0:0] and_ln188_fu_1564_p2;
wire   [0:0] and_ln200_1_fu_1558_p2;
wire   [31:0] mem_val_6_fu_1471_p5;
wire   [31:0] mem_val_7_fu_1483_p5;
wire   [0:0] and_ln200_fu_1546_p2;
wire   [31:0] mem_val_2_fu_1420_p5;
wire   [0:0] or_ln200_fu_1620_p2;
wire   [31:0] select_ln200_fu_1612_p3;
wire   [31:0] select_ln200_1_fu_1626_p3;
wire   [0:0] or_ln200_1_fu_1634_p2;
wire   [0:0] or_ln200_2_fu_1648_p2;
wire   [31:0] select_ln200_2_fu_1640_p3;
wire   [31:0] select_ln200_3_fu_1654_p3;
wire   [0:0] or_ln200_3_fu_1669_p2;
wire   [31:0] select_ln200_4_fu_1661_p3;
wire   [31:0] select_ln200_5_fu_1675_p3;
wire   [1:0] trunc_ln131_3_fu_1695_p1;
wire   [1:0] trunc_ln131_2_fu_1692_p1;
wire   [15:0] grp_fu_707_p4;
wire   [15:0] trunc_ln170_fu_1709_p1;
wire   [7:0] grp_fu_717_p4;
wire   [7:0] grp_fu_727_p4;
wire   [7:0] trunc_ln159_fu_1728_p1;
wire   [7:0] grp_fu_737_p4;
wire   [15:0] trunc_ln149_fu_1747_p1;
wire   [7:0] trunc_ln138_fu_1766_p1;
reg   [3:0] ap_NS_fsm;
wire    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_condition_499;
reg    ap_condition_534;
reg    ap_condition_561;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 p_pc = 32'd0;
#0 p_error = 1'd0;
#0 ap_CS_fsm = 4'd1;
end

processor_xreg_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xreg_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(xreg_address0),
    .ce0(xreg_ce0),
    .we0(xreg_we0),
    .d0(32'd0),
    .q0(xreg_q0),
    .address1(xreg_address1),
    .ce1(xreg_ce1),
    .we1(xreg_we1),
    .d1(xreg_d1),
    .q1(xreg_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        p_pc <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            p_pc <= ap_phi_mux_storemerge_phi_fu_678_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_1879 == 3'd6) & (op_code_reg_1875 == 7'd51) & (1'b1 == ap_CS_fsm_state3))) begin
        p_error_flag_2_reg_278 <= or_ln341_fu_1161_p2;
    end else if (((funct3_reg_1879 == 3'd4) & (op_code_reg_1875 == 7'd51) & (1'b1 == ap_CS_fsm_state3))) begin
        p_error_flag_2_reg_278 <= or_ln321_fu_1206_p2;
    end else if (((funct3_reg_1879 == 3'd7) & (op_code_reg_1875 == 7'd51) & (1'b1 == ap_CS_fsm_state3))) begin
        p_error_flag_2_reg_278 <= or_ln348_fu_1257_p2;
    end else if ((((funct3_reg_1879 == 3'd6) & (op_code_reg_1875 == 7'd19) & (1'b1 == ap_CS_fsm_state3)) | (~(offset_fu_1698_p2 == 2'd2) & ~(offset_fu_1698_p2 == 2'd0) & (funct3_reg_1879 == 3'd1) & (op_code_reg_1875 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | (~(offset_fu_1698_p2 == 2'd2) & ~(offset_fu_1698_p2 == 2'd0) & (funct3_reg_1879 == 3'd5) & (op_code_reg_1875 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | ((op_code_reg_1875 == 7'd55) & (1'b1 == ap_CS_fsm_state3)) | ((op_code_reg_1875 == 7'd23) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1879 == 3'd7) & (op_code_reg_1875 == 7'd19) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1879 == 3'd0) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd1) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1879 == 3'd0) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1879 == 3'd0) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1879 == 3'd0) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 
    == 2'd0) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1879 == 3'd0) & (op_code_reg_1875 == 7'd19) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1879 == 3'd1) & (op_code_reg_1875 == 7'd51) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln247_fu_1134_p2 == 1'd1)) | ((funct3_reg_1879 == 3'd1) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1879 == 3'd1) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1879 == 3'd1) & (op_code_reg_1875 == 7'd19) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln247_fu_1134_p2 == 1'd1)) | ((funct3_reg_1879 == 3'd2) & (op_code_reg_1875 == 7'd51) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln247_fu_1134_p2 == 1'd1)) | ((funct3_reg_1879 == 3'd2) & (op_code_reg_1875 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1879 == 3'd2) & (op_code_reg_1875 == 7'd19) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1879 == 3'd3) & (op_code_reg_1875 == 7'd51) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln247_fu_1134_p2 == 
    1'd1)) | ((funct3_reg_1879 == 3'd3) & (op_code_reg_1875 == 7'd19) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1879 == 3'd4) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd1) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1879 == 3'd4) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1879 == 3'd4) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1879 == 3'd4) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1879 == 3'd4) & (op_code_reg_1875 == 7'd19) & (1'b1 == ap_CS_fsm_state3)) | ((funct7_reg_1886 == 7'd0) & (funct3_reg_1879 == 3'd0) & (op_code_reg_1875 == 7'd51) & (1'b1 == ap_CS_fsm_state3)) | ((funct7_reg_1886 == 7'd0) & (funct3_reg_1879 == 3'd5) & (op_code_reg_1875 == 7'd51) & (1'b1 == ap_CS_fsm_state3)) | ((funct7_reg_1886 == 7'd0) & (funct3_reg_1879 == 3'd5) & (op_code_reg_1875 == 7'd19) & (1'b1 == ap_CS_fsm_state3)) | ((funct7_reg_1886 
    == 7'd32) & (funct3_reg_1879 == 3'd0) & (op_code_reg_1875 == 7'd51) & (1'b1 == ap_CS_fsm_state3)) | ((funct7_reg_1886 == 7'd32) & (funct3_reg_1879 == 3'd5) & (op_code_reg_1875 == 7'd51) & (1'b1 == ap_CS_fsm_state3)) | ((funct7_reg_1886 == 7'd32) & (funct3_reg_1879 == 3'd5) & (op_code_reg_1875 == 7'd19) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1879 == 3'd5) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1879 == 3'd5) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        p_error_flag_2_reg_278 <= icmp_ln31_reg_1819;
    end else if (((~(funct7_reg_1886 == 7'd0) & ~(funct7_reg_1886 == 7'd32) & (funct3_reg_1879 == 3'd0) & (op_code_reg_1875 == 7'd51) & (1'b1 == ap_CS_fsm_state3)) | (~(funct7_reg_1886 == 7'd0) & ~(funct7_reg_1886 == 7'd32) & (funct3_reg_1879 == 3'd5) & (op_code_reg_1875 == 7'd51) & (1'b1 == ap_CS_fsm_state3)) | (~(funct7_reg_1886 == 7'd0) & ~(funct7_reg_1886 == 7'd32) & (funct3_reg_1879 == 3'd5) & (op_code_reg_1875 == 7'd19) & (1'b1 == ap_CS_fsm_state3)) | (~(funct3_reg_1879 == 3'd0) & ~(funct3_reg_1879 == 3'd1) & ~(funct3_reg_1879 == 3'd2) & ~(funct3_reg_1879 == 3'd4) & ~(funct3_reg_1879 == 3'd5) & (op_code_reg_1875 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1879 == 3'd1) & (op_code_reg_1875 == 7'd51) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln247_fu_1134_p2 == 1'd0)) | ((funct3_reg_1879 == 3'd1) & (op_code_reg_1875 == 7'd19) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln247_fu_1134_p2 == 1'd0)) | ((funct3_reg_1879 == 3'd2) & (op_code_reg_1875 == 7'd51) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln247_fu_1134_p2 == 1'd0)) | ((funct3_reg_1879 
    == 3'd3) & (op_code_reg_1875 == 7'd51) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln247_fu_1134_p2 == 1'd0)))) begin
        p_error_flag_2_reg_278 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((op_code_reg_1875 == 7'd55) | ((op_code_reg_1875 == 7'd23) | ((op_code_reg_1875 == 7'd3) | ((op_code_reg_1875 == 7'd51) | (op_code_reg_1875 == 7'd19))))))) begin
        p_error_flag_4_reg_588 <= ap_phi_mux_p_error_flag_2_phi_fu_282_p88;
    end else if (((op_code_reg_1875 == 7'd35) & (1'b1 == ap_CS_fsm_state4))) begin
        p_error_flag_4_reg_588 <= or_ln186_2_fu_1528_p2;
    end else if ((((funct3_reg_1879 == 3'd6) & (op_code_reg_1875 == 7'd99) & (grp_fu_689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((op_code_reg_1875 == 7'd15) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1879 == 3'd7) & (op_code_reg_1875 == 7'd99) & (grp_fu_689_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1879 == 3'd0) & (op_code_reg_1875 == 7'd99) & (grp_fu_701_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1879 == 3'd1) & (op_code_reg_1875 == 7'd99) & (grp_fu_701_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1879 == 3'd4) & (op_code_reg_1875 == 7'd99) & (grp_fu_695_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1879 == 3'd5) & (op_code_reg_1875 == 7'd99) & (grp_fu_695_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)))) begin
        p_error_flag_4_reg_588 <= icmp_ln31_reg_1819;
    end else if (((op_code_reg_1875 == 7'd115) & (1'b1 == ap_CS_fsm_state3))) begin
        p_error_flag_4_reg_588 <= or_ln363_fu_1144_p2;
    end else if ((((1'b1 == ap_CS_fsm_state3) & (((funct3_reg_1879 == 3'd2) & (op_code_reg_1875 == 7'd99)) | ((funct3_reg_1879 == 3'd3) & (op_code_reg_1875 == 7'd99)))) | (~(op_code_reg_1875 == 7'd51) & ~(op_code_reg_1875 == 7'd115) & ~(op_code_reg_1875 == 7'd15) & ~(op_code_reg_1875 == 7'd55) & ~(op_code_reg_1875 == 7'd111) & ~(op_code_reg_1875 == 7'd103) & ~(op_code_reg_1875 == 7'd23) & ~(op_code_reg_1875 == 7'd99) & ~(op_code_reg_1875 == 7'd3) & ~(op_code_reg_1875 == 7'd35) & ~(op_code_reg_1875 == 7'd19) & (1'b1 == ap_CS_fsm_state3)))) begin
        p_error_flag_4_reg_588 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_1879 == 3'd6) & (op_code_reg_1875 == 7'd51) & (1'b1 == ap_CS_fsm_state3))) begin
        p_error_loc_2_reg_380 <= or_ln341_1_fu_1166_p2;
    end else if (((funct3_reg_1879 == 3'd4) & (op_code_reg_1875 == 7'd51) & (1'b1 == ap_CS_fsm_state3))) begin
        p_error_loc_2_reg_380 <= or_ln321_1_fu_1211_p2;
    end else if (((~(offset_fu_1698_p2 == 2'd2) & ~(offset_fu_1698_p2 == 2'd0) & (funct3_reg_1879 == 3'd1) & (op_code_reg_1875 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | (~(offset_fu_1698_p2 == 2'd2) & ~(offset_fu_1698_p2 == 2'd0) & (funct3_reg_1879 == 3'd5) & (op_code_reg_1875 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1879 == 3'd0) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd1) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1879 == 3'd0) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1879 == 3'd0) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1879 == 3'd0) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1879 == 3'd1) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1879 == 3'd1) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1879 
    == 3'd2) & (op_code_reg_1875 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1879 == 3'd4) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd1) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1879 == 3'd4) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1879 == 3'd4) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1879 == 3'd4) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1879 == 3'd5) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1879 == 3'd5) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        p_error_loc_2_reg_380 <= or_ln31_reg_1933;
    end else if (((funct3_reg_1879 == 3'd7) & (op_code_reg_1875 == 7'd51) & (1'b1 == ap_CS_fsm_state3))) begin
        p_error_loc_2_reg_380 <= or_ln348_1_fu_1262_p2;
    end else if ((((funct3_reg_1879 == 3'd6) & (op_code_reg_1875 == 7'd19) & (1'b1 == ap_CS_fsm_state3)) | ((op_code_reg_1875 == 7'd55) & (1'b1 == ap_CS_fsm_state3)) | ((op_code_reg_1875 == 7'd23) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1879 == 3'd7) & (op_code_reg_1875 == 7'd19) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1879 == 3'd0) & (op_code_reg_1875 == 7'd19) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1879 == 3'd1) & (op_code_reg_1875 == 7'd51) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln247_fu_1134_p2 == 1'd1)) | ((funct3_reg_1879 == 3'd1) & (op_code_reg_1875 == 7'd19) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln247_fu_1134_p2 == 1'd1)) | ((funct3_reg_1879 == 3'd2) & (op_code_reg_1875 == 7'd51) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln247_fu_1134_p2 == 1'd1)) | ((funct3_reg_1879 == 3'd2) & (op_code_reg_1875 == 7'd19) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1879 == 3'd3) & (op_code_reg_1875 == 7'd51) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln247_fu_1134_p2 == 1'd1)) | ((funct3_reg_1879 == 3'd3) & (op_code_reg_1875 == 7'd19) 
    & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1879 == 3'd4) & (op_code_reg_1875 == 7'd19) & (1'b1 == ap_CS_fsm_state3)) | ((funct7_reg_1886 == 7'd0) & (funct3_reg_1879 == 3'd0) & (op_code_reg_1875 == 7'd51) & (1'b1 == ap_CS_fsm_state3)) | ((funct7_reg_1886 == 7'd0) & (funct3_reg_1879 == 3'd5) & (op_code_reg_1875 == 7'd51) & (1'b1 == ap_CS_fsm_state3)) | ((funct7_reg_1886 == 7'd0) & (funct3_reg_1879 == 3'd5) & (op_code_reg_1875 == 7'd19) & (1'b1 == ap_CS_fsm_state3)) | ((funct7_reg_1886 == 7'd32) & (funct3_reg_1879 == 3'd0) & (op_code_reg_1875 == 7'd51) & (1'b1 == ap_CS_fsm_state3)) | ((funct7_reg_1886 == 7'd32) & (funct3_reg_1879 == 3'd5) & (op_code_reg_1875 == 7'd51) & (1'b1 == ap_CS_fsm_state3)) | ((funct7_reg_1886 == 7'd32) & (funct3_reg_1879 == 3'd5) & (op_code_reg_1875 == 7'd19) & (1'b1 == ap_CS_fsm_state3)))) begin
        p_error_loc_2_reg_380 <= or_ln31_fu_1129_p2;
    end else if (((~(funct7_reg_1886 == 7'd0) & ~(funct7_reg_1886 == 7'd32) & (funct3_reg_1879 == 3'd0) & (op_code_reg_1875 == 7'd51) & (1'b1 == ap_CS_fsm_state3)) | (~(funct7_reg_1886 == 7'd0) & ~(funct7_reg_1886 == 7'd32) & (funct3_reg_1879 == 3'd5) & (op_code_reg_1875 == 7'd51) & (1'b1 == ap_CS_fsm_state3)) | (~(funct7_reg_1886 == 7'd0) & ~(funct7_reg_1886 == 7'd32) & (funct3_reg_1879 == 3'd5) & (op_code_reg_1875 == 7'd19) & (1'b1 == ap_CS_fsm_state3)) | (~(funct3_reg_1879 == 3'd0) & ~(funct3_reg_1879 == 3'd1) & ~(funct3_reg_1879 == 3'd2) & ~(funct3_reg_1879 == 3'd4) & ~(funct3_reg_1879 == 3'd5) & (op_code_reg_1875 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1879 == 3'd1) & (op_code_reg_1875 == 7'd51) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln247_fu_1134_p2 == 1'd0)) | ((funct3_reg_1879 == 3'd1) & (op_code_reg_1875 == 7'd19) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln247_fu_1134_p2 == 1'd0)) | ((funct3_reg_1879 == 3'd2) & (op_code_reg_1875 == 7'd51) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln247_fu_1134_p2 == 1'd0)) | ((funct3_reg_1879 
    == 3'd3) & (op_code_reg_1875 == 7'd51) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln247_fu_1134_p2 == 1'd0)))) begin
        p_error_loc_2_reg_380 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((op_code_reg_1875 == 7'd55) | ((op_code_reg_1875 == 7'd23) | ((op_code_reg_1875 == 7'd3) | ((op_code_reg_1875 == 7'd51) | (op_code_reg_1875 == 7'd19))))))) begin
        p_error_loc_4_reg_621 <= ap_phi_mux_p_error_loc_2_phi_fu_384_p88;
    end else if (((op_code_reg_1875 == 7'd35) & (1'b1 == ap_CS_fsm_state4))) begin
        p_error_loc_4_reg_621 <= or_ln186_3_fu_1534_p2;
    end else if ((((funct3_reg_1879 == 3'd6) & (op_code_reg_1875 == 7'd99) & (grp_fu_689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((op_code_reg_1875 == 7'd15) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1879 == 3'd7) & (op_code_reg_1875 == 7'd99) & (grp_fu_689_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1879 == 3'd0) & (op_code_reg_1875 == 7'd99) & (grp_fu_701_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1879 == 3'd1) & (op_code_reg_1875 == 7'd99) & (grp_fu_701_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1879 == 3'd4) & (op_code_reg_1875 == 7'd99) & (grp_fu_695_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1879 == 3'd5) & (op_code_reg_1875 == 7'd99) & (grp_fu_695_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)))) begin
        p_error_loc_4_reg_621 <= or_ln31_fu_1129_p2;
    end else if (((op_code_reg_1875 == 7'd115) & (1'b1 == ap_CS_fsm_state3))) begin
        p_error_loc_4_reg_621 <= or_ln363_1_fu_1149_p2;
    end else if ((((1'b1 == ap_CS_fsm_state3) & (((funct3_reg_1879 == 3'd2) & (op_code_reg_1875 == 7'd99)) | ((funct3_reg_1879 == 3'd3) & (op_code_reg_1875 == 7'd99)))) | (~(op_code_reg_1875 == 7'd51) & ~(op_code_reg_1875 == 7'd115) & ~(op_code_reg_1875 == 7'd15) & ~(op_code_reg_1875 == 7'd55) & ~(op_code_reg_1875 == 7'd111) & ~(op_code_reg_1875 == 7'd103) & ~(op_code_reg_1875 == 7'd23) & ~(op_code_reg_1875 == 7'd99) & ~(op_code_reg_1875 == 7'd3) & ~(op_code_reg_1875 == 7'd35) & ~(op_code_reg_1875 == 7'd19) & (1'b1 == ap_CS_fsm_state3)))) begin
        p_error_loc_4_reg_621 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((op_code_reg_1875 == 7'd111) | (op_code_reg_1875 == 7'd103)))) begin
        p_ph1618_reg_258 <= p_ph_reg_249;
    end else if ((((funct3_reg_1879 == 3'd6) & (op_code_reg_1875 == 7'd99) & (grp_fu_689_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1879 == 3'd7) & (op_code_reg_1875 == 7'd99) & (grp_fu_689_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1879 == 3'd0) & (op_code_reg_1875 == 7'd99) & (grp_fu_701_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1879 == 3'd1) & (op_code_reg_1875 == 7'd99) & (grp_fu_701_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1879 == 3'd4) & (op_code_reg_1875 == 7'd99) & (grp_fu_695_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((funct3_reg_1879 == 3'd5) & (op_code_reg_1875 == 7'd99) & (grp_fu_695_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        p_ph1618_reg_258 <= p_pc_load_reg_1806;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        if ((op_code_reg_1875 == 7'd111)) begin
            p_ph_reg_249 <= p_pc_load_reg_1806;
        end else if ((op_code_reg_1875 == 7'd103)) begin
            p_ph_reg_249 <= xreg_q1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_1879 == 3'd0) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        result_30_ph_ph_reg_482 <= sext_ln138_fu_1770_p1;
    end else if (((funct3_reg_1879 == 3'd0) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        result_30_ph_ph_reg_482 <= sext_ln140_fu_1761_p1;
    end else if (((funct3_reg_1879 == 3'd0) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4))) begin
        result_30_ph_ph_reg_482 <= sext_ln142_fu_1756_p1;
    end else if (((funct3_reg_1879 == 3'd1) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        result_30_ph_ph_reg_482 <= sext_ln149_fu_1751_p1;
    end else if (((funct3_reg_1879 == 3'd1) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4))) begin
        result_30_ph_ph_reg_482 <= sext_ln151_fu_1742_p1;
    end else if (((funct3_reg_1879 == 3'd4) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        result_30_ph_ph_reg_482 <= zext_ln159_fu_1732_p1;
    end else if (((funct3_reg_1879 == 3'd4) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        result_30_ph_ph_reg_482 <= zext_ln161_fu_1723_p1;
    end else if (((funct3_reg_1879 == 3'd4) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4))) begin
        result_30_ph_ph_reg_482 <= zext_ln163_fu_1718_p1;
    end else if (((funct3_reg_1879 == 3'd5) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        result_30_ph_ph_reg_482 <= zext_ln170_fu_1713_p1;
    end else if (((funct3_reg_1879 == 3'd5) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4))) begin
        result_30_ph_ph_reg_482 <= zext_ln172_fu_1704_p1;
    end else if (((funct7_reg_1886 == 7'd0) & (funct3_reg_1879 == 3'd0) & (op_code_reg_1875 == 7'd51) & (1'b1 == ap_CS_fsm_state3))) begin
        result_30_ph_ph_reg_482 <= add_ln279_fu_1245_p2;
    end else if (((funct7_reg_1886 == 7'd32) & (funct3_reg_1879 == 3'd0) & (op_code_reg_1875 == 7'd51) & (1'b1 == ap_CS_fsm_state3))) begin
        result_30_ph_ph_reg_482 <= sub_ln283_fu_1239_p2;
    end else if (((funct7_reg_1886 == 7'd0) & (funct3_reg_1879 == 3'd5) & (op_code_reg_1875 == 7'd51) & (1'b1 == ap_CS_fsm_state3))) begin
        result_30_ph_ph_reg_482 <= lshr_ln330_fu_1194_p2;
    end else if (((funct7_reg_1886 == 7'd32) & (funct3_reg_1879 == 3'd5) & (op_code_reg_1875 == 7'd51) & (1'b1 == ap_CS_fsm_state3))) begin
        result_30_ph_ph_reg_482 <= ashr_ln333_fu_1180_p2;
    end else if (((funct3_reg_1879 == 3'd6) & (op_code_reg_1875 == 7'd51) & (1'b1 == ap_CS_fsm_state3))) begin
        result_30_ph_ph_reg_482 <= or_ln342_fu_1155_p2;
    end else if (((funct3_reg_1879 == 3'd4) & (op_code_reg_1875 == 7'd51) & (1'b1 == ap_CS_fsm_state3))) begin
        result_30_ph_ph_reg_482 <= xor_ln322_fu_1200_p2;
    end else if (((funct3_reg_1879 == 3'd0) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd3) & (1'b1 == ap_CS_fsm_state4))) begin
        result_30_ph_ph_reg_482 <= sext_ln144_fu_1775_p1;
    end else if (((funct3_reg_1879 == 3'd2) & (op_code_reg_1875 == 7'd3) & (1'b1 == ap_CS_fsm_state4))) begin
        result_30_ph_ph_reg_482 <= memory_q0;
    end else if (((funct3_reg_1879 == 3'd4) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd3) & (1'b1 == ap_CS_fsm_state4))) begin
        result_30_ph_ph_reg_482 <= zext_ln165_fu_1737_p1;
    end else if (((funct3_reg_1879 == 3'd0) & (op_code_reg_1875 == 7'd19) & (1'b1 == ap_CS_fsm_state3))) begin
        result_30_ph_ph_reg_482 <= add_ln221_fu_1314_p2;
    end else if (((funct3_reg_1879 == 3'd2) & (op_code_reg_1875 == 7'd19) & (1'b1 == ap_CS_fsm_state3))) begin
        result_30_ph_ph_reg_482 <= zext_ln224_fu_1310_p1;
    end else if (((funct3_reg_1879 == 3'd3) & (op_code_reg_1875 == 7'd19) & (1'b1 == ap_CS_fsm_state3))) begin
        result_30_ph_ph_reg_482 <= zext_ln231_fu_1301_p1;
    end else if (((funct3_reg_1879 == 3'd4) & (op_code_reg_1875 == 7'd19) & (1'b1 == ap_CS_fsm_state3))) begin
        result_30_ph_ph_reg_482 <= xor_ln238_fu_1291_p2;
    end else if (((funct3_reg_1879 == 3'd6) & (op_code_reg_1875 == 7'd19) & (1'b1 == ap_CS_fsm_state3))) begin
        result_30_ph_ph_reg_482 <= or_ln241_fu_1286_p2;
    end else if (((funct3_reg_1879 == 3'd7) & (op_code_reg_1875 == 7'd19) & (1'b1 == ap_CS_fsm_state3))) begin
        result_30_ph_ph_reg_482 <= and_ln244_fu_1281_p2;
    end else if (((funct3_reg_1879 == 3'd1) & (op_code_reg_1875 == 7'd19) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln247_fu_1134_p2 == 1'd1))) begin
        result_30_ph_ph_reg_482 <= shl_ln248_fu_1275_p2;
    end else if (((funct3_reg_1879 == 3'd1) & (op_code_reg_1875 == 7'd51) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln247_fu_1134_p2 == 1'd1))) begin
        result_30_ph_ph_reg_482 <= shl_ln293_fu_1233_p2;
    end else if (((funct3_reg_1879 == 3'd2) & (op_code_reg_1875 == 7'd51) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln247_fu_1134_p2 == 1'd1))) begin
        result_30_ph_ph_reg_482 <= zext_ln300_fu_1221_p1;
    end else if (((funct3_reg_1879 == 3'd3) & (op_code_reg_1875 == 7'd51) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln247_fu_1134_p2 == 1'd1))) begin
        result_30_ph_ph_reg_482 <= zext_ln311_fu_1217_p1;
    end else if (((funct7_reg_1886 == 7'd0) & (funct3_reg_1879 == 3'd5) & (op_code_reg_1875 == 7'd19) & (1'b1 == ap_CS_fsm_state3))) begin
        result_30_ph_ph_reg_482 <= lshr_ln256_fu_1339_p2;
    end else if (((funct7_reg_1886 == 7'd32) & (funct3_reg_1879 == 3'd5) & (op_code_reg_1875 == 7'd19) & (1'b1 == ap_CS_fsm_state3))) begin
        result_30_ph_ph_reg_482 <= ashr_ln259_fu_1326_p2;
    end else if (((funct3_reg_1879 == 3'd7) & (op_code_reg_1875 == 7'd51) & (1'b1 == ap_CS_fsm_state3))) begin
        result_30_ph_ph_reg_482 <= and_ln349_fu_1251_p2;
    end else if (((op_code_reg_1875 == 7'd55) & (1'b1 == ap_CS_fsm_state3))) begin
        result_30_ph_ph_reg_482 <= imm_8_reg_1913;
    end else if (((op_code_reg_1875 == 7'd23) & (1'b1 == ap_CS_fsm_state3))) begin
        result_30_ph_ph_reg_482 <= add_ln90_fu_1401_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_1879 == 3'd1) & (op_code_reg_1875 == 7'd99) & (1'b1 == ap_CS_fsm_state3))) begin
        branch_1_reg_2157 <= grp_fu_701_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_1879 == 3'd4) & (op_code_reg_1875 == 7'd99) & (1'b1 == ap_CS_fsm_state3))) begin
        branch_2_reg_2153 <= grp_fu_695_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_1879 == 3'd5) & (op_code_reg_1875 == 7'd99) & (1'b1 == ap_CS_fsm_state3))) begin
        branch_3_reg_2149 <= grp_fu_695_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_1879 == 3'd6) & (op_code_reg_1875 == 7'd99) & (1'b1 == ap_CS_fsm_state3))) begin
        branch_4_reg_2145 <= grp_fu_689_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_1879 == 3'd7) & (op_code_reg_1875 == 7'd99) & (1'b1 == ap_CS_fsm_state3))) begin
        branch_5_reg_2141 <= grp_fu_689_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_1879 == 3'd0) & (op_code_reg_1875 == 7'd99) & (1'b1 == ap_CS_fsm_state3))) begin
        branch_reg_2161 <= grp_fu_701_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        funct12_reg_1892 <= {{memory_q0[31:20]}};
        funct3_reg_1879 <= {{memory_q0[14:12]}};
        funct7_reg_1886 <= {{memory_q0[31:25]}};
        imm_8_reg_1913 <= imm_8_fu_1117_p3;
        op_code_reg_1875 <= op_code_fu_783_p1;
        rd_reg_1897 <= {{memory_q0[11:7]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        icmp_ln31_reg_1819 <= icmp_ln31_fu_762_p2;
        p_pc_load_reg_1806 <= p_pc;
    end
end

always @ (posedge ap_clk) begin
    if (((op_code_reg_1875 == 7'd35) & (1'b1 == ap_CS_fsm_state3))) begin
        memory_addr_2_reg_2131 <= zext_ln184_fu_1368_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        or_ln31_reg_1933 <= or_ln31_fu_1129_p2;
        source1_reg_1979 <= xreg_q1;
        source2_reg_1986 <= xreg_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_p_error_flag_5_phi_fu_657_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        p_error <= 1'd1;
    end
end

assign ap_ST_fsm_state1_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if (((~(offset_fu_1698_p2 == 2'd2) & ~(offset_fu_1698_p2 == 2'd0) & (funct3_reg_1879 == 3'd1) & (op_code_reg_1875 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | (~(offset_fu_1698_p2 == 2'd2) & ~(offset_fu_1698_p2 == 2'd0) & (funct3_reg_1879 == 3'd5) & (op_code_reg_1875 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1879 == 3'd0) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd1) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1879 == 3'd0) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1879 == 3'd0) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1879 == 3'd0) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1879 == 3'd1) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1879 == 3'd1) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1879 
    == 3'd2) & (op_code_reg_1875 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1879 == 3'd4) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd1) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1879 == 3'd4) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1879 == 3'd4) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1879 == 3'd4) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1879 == 3'd5) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1879 == 3'd5) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        ap_phi_mux_p_error_flag_2_phi_fu_282_p88 = icmp_ln31_reg_1819;
    end else if ((~(funct3_reg_1879 == 3'd0) & ~(funct3_reg_1879 == 3'd1) & ~(funct3_reg_1879 == 3'd2) & ~(funct3_reg_1879 == 3'd4) & ~(funct3_reg_1879 == 3'd5) & (op_code_reg_1875 == 7'd3) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_phi_mux_p_error_flag_2_phi_fu_282_p88 = 1'd1;
    end else begin
        ap_phi_mux_p_error_flag_2_phi_fu_282_p88 = p_error_flag_2_reg_278;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        if ((1'b1 == ap_condition_499)) begin
            ap_phi_mux_p_error_flag_4_phi_fu_592_p24 = ap_phi_mux_p_error_flag_2_phi_fu_282_p88;
        end else if ((op_code_reg_1875 == 7'd35)) begin
            ap_phi_mux_p_error_flag_4_phi_fu_592_p24 = or_ln186_2_fu_1528_p2;
        end else begin
            ap_phi_mux_p_error_flag_4_phi_fu_592_p24 = p_error_flag_4_reg_588;
        end
    end else begin
        ap_phi_mux_p_error_flag_4_phi_fu_592_p24 = p_error_flag_4_reg_588;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        if ((1'b1 == ap_condition_561)) begin
            ap_phi_mux_p_error_flag_5_phi_fu_657_p4 = icmp_ln31_reg_1819;
        end else if ((1'b1 == ap_condition_534)) begin
            ap_phi_mux_p_error_flag_5_phi_fu_657_p4 = ap_phi_mux_p_error_flag_4_phi_fu_592_p24;
        end else begin
            ap_phi_mux_p_error_flag_5_phi_fu_657_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_p_error_flag_5_phi_fu_657_p4 = 'bx;
    end
end

always @ (*) begin
    if (((~(offset_fu_1698_p2 == 2'd2) & ~(offset_fu_1698_p2 == 2'd0) & (funct3_reg_1879 == 3'd1) & (op_code_reg_1875 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | (~(offset_fu_1698_p2 == 2'd2) & ~(offset_fu_1698_p2 == 2'd0) & (funct3_reg_1879 == 3'd5) & (op_code_reg_1875 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1879 == 3'd0) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd1) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1879 == 3'd0) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1879 == 3'd0) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1879 == 3'd0) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1879 == 3'd1) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1879 == 3'd1) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1879 
    == 3'd2) & (op_code_reg_1875 == 7'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1879 == 3'd4) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd1) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1879 == 3'd4) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd3) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1879 == 3'd4) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1879 == 3'd4) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1879 == 3'd5) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd2) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1879 == 3'd5) & (op_code_reg_1875 == 7'd3) & (offset_fu_1698_p2 == 2'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        ap_phi_mux_p_error_loc_2_phi_fu_384_p88 = or_ln31_reg_1933;
    end else if ((~(funct3_reg_1879 == 3'd0) & ~(funct3_reg_1879 == 3'd1) & ~(funct3_reg_1879 == 3'd2) & ~(funct3_reg_1879 == 3'd4) & ~(funct3_reg_1879 == 3'd5) & (op_code_reg_1875 == 7'd3) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_phi_mux_p_error_loc_2_phi_fu_384_p88 = 1'd1;
    end else begin
        ap_phi_mux_p_error_loc_2_phi_fu_384_p88 = p_error_loc_2_reg_380;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        if ((1'b1 == ap_condition_499)) begin
            ap_phi_mux_p_error_loc_4_phi_fu_625_p24 = ap_phi_mux_p_error_loc_2_phi_fu_384_p88;
        end else if ((op_code_reg_1875 == 7'd35)) begin
            ap_phi_mux_p_error_loc_4_phi_fu_625_p24 = or_ln186_3_fu_1534_p2;
        end else begin
            ap_phi_mux_p_error_loc_4_phi_fu_625_p24 = p_error_loc_4_reg_621;
        end
    end else begin
        ap_phi_mux_p_error_loc_4_phi_fu_625_p24 = p_error_loc_4_reg_621;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        if ((1'b1 == ap_condition_561)) begin
            ap_phi_mux_p_error_loc_5_phi_fu_667_p4 = or_ln31_reg_1933;
        end else if ((1'b1 == ap_condition_534)) begin
            ap_phi_mux_p_error_loc_5_phi_fu_667_p4 = ap_phi_mux_p_error_loc_4_phi_fu_625_p24;
        end else begin
            ap_phi_mux_p_error_loc_5_phi_fu_667_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_p_error_loc_5_phi_fu_667_p4 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((op_code_reg_1875 == 7'd111) | (op_code_reg_1875 == 7'd103)))) begin
        ap_phi_mux_p_ph1618_phi_fu_261_p14 = p_ph_reg_249;
    end else begin
        ap_phi_mux_p_ph1618_phi_fu_261_p14 = p_ph1618_reg_258;
    end
end

always @ (*) begin
    if (((op_code_reg_1875 == 7'd3) & (1'b1 == ap_CS_fsm_state4))) begin
        if (((funct3_reg_1879 == 3'd0) & (offset_fu_1698_p2 == 2'd0))) begin
            ap_phi_mux_result_30_ph_ph_phi_fu_486_p88 = sext_ln138_fu_1770_p1;
        end else if (((funct3_reg_1879 == 3'd0) & (offset_fu_1698_p2 == 2'd1))) begin
            ap_phi_mux_result_30_ph_ph_phi_fu_486_p88 = sext_ln140_fu_1761_p1;
        end else if (((funct3_reg_1879 == 3'd0) & (offset_fu_1698_p2 == 2'd2))) begin
            ap_phi_mux_result_30_ph_ph_phi_fu_486_p88 = sext_ln142_fu_1756_p1;
        end else if (((funct3_reg_1879 == 3'd1) & (offset_fu_1698_p2 == 2'd0))) begin
            ap_phi_mux_result_30_ph_ph_phi_fu_486_p88 = sext_ln149_fu_1751_p1;
        end else if (((funct3_reg_1879 == 3'd1) & (offset_fu_1698_p2 == 2'd2))) begin
            ap_phi_mux_result_30_ph_ph_phi_fu_486_p88 = sext_ln151_fu_1742_p1;
        end else if (((funct3_reg_1879 == 3'd4) & (offset_fu_1698_p2 == 2'd0))) begin
            ap_phi_mux_result_30_ph_ph_phi_fu_486_p88 = zext_ln159_fu_1732_p1;
        end else if (((funct3_reg_1879 == 3'd4) & (offset_fu_1698_p2 == 2'd1))) begin
            ap_phi_mux_result_30_ph_ph_phi_fu_486_p88 = zext_ln161_fu_1723_p1;
        end else if (((funct3_reg_1879 == 3'd4) & (offset_fu_1698_p2 == 2'd2))) begin
            ap_phi_mux_result_30_ph_ph_phi_fu_486_p88 = zext_ln163_fu_1718_p1;
        end else if (((funct3_reg_1879 == 3'd5) & (offset_fu_1698_p2 == 2'd0))) begin
            ap_phi_mux_result_30_ph_ph_phi_fu_486_p88 = zext_ln170_fu_1713_p1;
        end else if (((funct3_reg_1879 == 3'd5) & (offset_fu_1698_p2 == 2'd2))) begin
            ap_phi_mux_result_30_ph_ph_phi_fu_486_p88 = zext_ln172_fu_1704_p1;
        end else if (((funct3_reg_1879 == 3'd0) & (offset_fu_1698_p2 == 2'd3))) begin
            ap_phi_mux_result_30_ph_ph_phi_fu_486_p88 = sext_ln144_fu_1775_p1;
        end else if ((funct3_reg_1879 == 3'd2)) begin
            ap_phi_mux_result_30_ph_ph_phi_fu_486_p88 = memory_q0;
        end else if (((funct3_reg_1879 == 3'd4) & (offset_fu_1698_p2 == 2'd3))) begin
            ap_phi_mux_result_30_ph_ph_phi_fu_486_p88 = zext_ln165_fu_1737_p1;
        end else begin
            ap_phi_mux_result_30_ph_ph_phi_fu_486_p88 = result_30_ph_ph_reg_482;
        end
    end else begin
        ap_phi_mux_result_30_ph_ph_phi_fu_486_p88 = result_30_ph_ph_reg_482;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        if ((1'b1 == ap_condition_561)) begin
            ap_phi_mux_storemerge_phi_fu_678_p4 = add_ln387_fu_1784_p2;
        end else if ((1'b1 == ap_condition_534)) begin
            ap_phi_mux_storemerge_phi_fu_678_p4 = grp_fu_747_p2;
        end else begin
            ap_phi_mux_storemerge_phi_fu_678_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_storemerge_phi_fu_678_p4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        memory_address0 = memory_addr_2_reg_2131;
    end else if (((op_code_reg_1875 == 7'd3) & (1'b1 == ap_CS_fsm_state3))) begin
        memory_address0 = zext_ln133_fu_1396_p1;
    end else if (((op_code_reg_1875 == 7'd35) & (1'b1 == ap_CS_fsm_state3))) begin
        memory_address0 = zext_ln184_fu_1368_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        memory_address0 = zext_ln36_fu_778_p1;
    end else begin
        memory_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state4) | ((op_code_reg_1875 == 7'd3) & (1'b1 == ap_CS_fsm_state3)) | ((op_code_reg_1875 == 7'd35) & (1'b1 == ap_CS_fsm_state3)))) begin
        memory_ce0 = 1'b1;
    end else begin
        memory_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((op_code_reg_1875 == 7'd35) & (1'b1 == ap_CS_fsm_state4))) begin
        memory_we0 = 1'b1;
    end else begin
        memory_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        xreg_address0 = zext_ln47_fu_852_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        xreg_address0 = 5'd0;
    end else begin
        xreg_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((op_code_reg_1875 == 7'd55) | ((op_code_reg_1875 == 7'd23) | ((op_code_reg_1875 == 7'd3) | ((op_code_reg_1875 == 7'd51) | (op_code_reg_1875 == 7'd19))))))) begin
        xreg_address1 = zext_ln378_1_fu_1790_p1;
    end else if (((1'b1 == ap_CS_fsm_state4) & ((op_code_reg_1875 == 7'd111) | (op_code_reg_1875 == 7'd103)))) begin
        xreg_address1 = zext_ln378_fu_1780_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        xreg_address1 = zext_ln46_fu_847_p1;
    end else begin
        xreg_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        xreg_ce0 = 1'b1;
    end else begin
        xreg_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state4) & ((op_code_reg_1875 == 7'd55) | ((op_code_reg_1875 == 7'd23) | ((op_code_reg_1875 == 7'd3) | ((op_code_reg_1875 == 7'd51) | (op_code_reg_1875 == 7'd19)))))) | ((1'b1 == ap_CS_fsm_state4) & ((op_code_reg_1875 == 7'd111) | (op_code_reg_1875 == 7'd103))))) begin
        xreg_ce1 = 1'b1;
    end else begin
        xreg_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        if ((1'b1 == ap_condition_499)) begin
            xreg_d1 = ap_phi_mux_result_30_ph_ph_phi_fu_486_p88;
        end else if (((op_code_reg_1875 == 7'd111) | (op_code_reg_1875 == 7'd103))) begin
            xreg_d1 = grp_fu_747_p2;
        end else begin
            xreg_d1 = 'bx;
        end
    end else begin
        xreg_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        xreg_we0 = 1'b1;
    end else begin
        xreg_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state4) & ((op_code_reg_1875 == 7'd55) | ((op_code_reg_1875 == 7'd23) | ((op_code_reg_1875 == 7'd3) | ((op_code_reg_1875 == 7'd51) | (op_code_reg_1875 == 7'd19)))))) | ((1'b1 == ap_CS_fsm_state4) & ((op_code_reg_1875 == 7'd111) | (op_code_reg_1875 == 7'd103))))) begin
        xreg_we1 = 1'b1;
    end else begin
        xreg_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln131_fu_1380_p2 = (trunc_ln131_1_fu_1377_p1 + trunc_ln131_fu_1373_p1);

assign add_ln182_fu_1352_p2 = (trunc_ln182_1_fu_1349_p1 + trunc_ln182_fu_1345_p1);

assign add_ln221_fu_1314_p2 = (xreg_q1 + imm_8_reg_1913);

assign add_ln279_fu_1245_p2 = (xreg_q0 + xreg_q1);

assign add_ln387_fu_1784_p2 = (ap_phi_mux_p_ph1618_phi_fu_261_p14 + imm_8_reg_1913);

assign add_ln90_fu_1401_p2 = (p_pc_load_reg_1806 + imm_8_reg_1913);

assign and_ln188_1_fu_1576_p2 = (icmp_ln188_fu_1570_p2 & icmp_ln186_fu_1495_p2);

assign and_ln188_2_fu_1582_p2 = (icmp_ln200_1_fu_1552_p2 & icmp_ln186_fu_1495_p2);

assign and_ln188_fu_1564_p2 = (icmp_ln200_fu_1540_p2 & icmp_ln186_fu_1495_p2);

assign and_ln200_1_fu_1558_p2 = (icmp_ln200_1_fu_1552_p2 & icmp_ln186_1_fu_1500_p2);

assign and_ln200_2_fu_1600_p2 = (icmp_ln200_3_fu_1594_p2 & icmp_ln200_2_fu_1588_p2);

assign and_ln200_3_fu_1606_p2 = (icmp_ln186_1_fu_1500_p2 & and_ln200_2_fu_1600_p2);

assign and_ln200_fu_1546_p2 = (icmp_ln200_fu_1540_p2 & icmp_ln186_1_fu_1500_p2);

assign and_ln244_fu_1281_p2 = (xreg_q1 & imm_8_reg_1913);

assign and_ln349_fu_1251_p2 = (xreg_q1 & xreg_q0);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_condition_499 = ((op_code_reg_1875 == 7'd55) | ((op_code_reg_1875 == 7'd23) | ((op_code_reg_1875 == 7'd3) | ((op_code_reg_1875 == 7'd51) | (op_code_reg_1875 == 7'd19)))));
end

always @ (*) begin
    ap_condition_534 = ((((((((((funct3_reg_1879 == 3'd6) & (op_code_reg_1875 == 7'd99) & (branch_4_reg_2145 == 1'd0)) | ((funct3_reg_1879 == 3'd7) & (op_code_reg_1875 == 7'd99) & (branch_5_reg_2141 == 1'd1))) | ((funct3_reg_1879 == 3'd5) & (op_code_reg_1875 == 7'd99) & (branch_3_reg_2149 == 1'd1))) | ((funct3_reg_1879 == 3'd4) & (op_code_reg_1875 == 7'd99) & (branch_2_reg_2153 == 1'd0))) | ((funct3_reg_1879 == 3'd3) & (op_code_reg_1875 == 7'd99))) | ((funct3_reg_1879 == 3'd2) & (op_code_reg_1875 == 7'd99))) | (~(funct3_reg_1879 == 3'd6) & ~(funct3_reg_1879 == 3'd7) & ~(funct3_reg_1879 == 3'd1) & ~(funct3_reg_1879 == 3'd4) & ~(funct3_reg_1879 == 3'd5) & (op_code_reg_1875 == 7'd99) & (branch_reg_2161 == 1'd0))) | ((funct3_reg_1879 == 3'd1) & (op_code_reg_1875 == 7'd99) & (branch_1_reg_2157 == 1'd1))) | (~(op_code_reg_1875 == 7'd111) & ~(op_code_reg_1875 == 7'd103) & ~(op_code_reg_1875 == 7'd99)));
end

always @ (*) begin
    ap_condition_561 = ((op_code_reg_1875 == 7'd111) | ((op_code_reg_1875 == 7'd103) | (((((((funct3_reg_1879 == 3'd6) & (op_code_reg_1875 == 7'd99) & (branch_4_reg_2145 == 1'd1)) | ((funct3_reg_1879 == 3'd7) & (op_code_reg_1875 == 7'd99) & (branch_5_reg_2141 == 1'd0))) | ((funct3_reg_1879 == 3'd5) & (op_code_reg_1875 == 7'd99) & (branch_3_reg_2149 == 1'd0))) | ((funct3_reg_1879 == 3'd4) & (op_code_reg_1875 == 7'd99) & (branch_2_reg_2153 == 1'd1))) | (~(funct3_reg_1879 == 3'd6) & ~(funct3_reg_1879 == 3'd7) & ~(funct3_reg_1879 == 3'd1) & ~(funct3_reg_1879 == 3'd2) & ~(funct3_reg_1879 == 3'd3) & ~(funct3_reg_1879 == 3'd4) & ~(funct3_reg_1879 == 3'd5) & (op_code_reg_1875 == 7'd99) & (branch_reg_2161 == 1'd1))) | ((funct3_reg_1879 == 3'd1) & (op_code_reg_1875 == 7'd99) & (branch_1_reg_2157 == 1'd0)))));
end

assign ashr_ln259_fu_1326_p2 = $signed(xreg_q1) >>> zext_ln259_fu_1322_p1;

assign ashr_ln333_fu_1180_p2 = $signed(xreg_q1) >>> zext_ln333_fu_1176_p1;

assign error = ap_phi_mux_p_error_loc_5_phi_fu_667_p4;

assign grp_fu_684_p2 = ((funct7_reg_1886 != 7'd0) ? 1'b1 : 1'b0);

assign grp_fu_689_p2 = ((xreg_q1 < xreg_q0) ? 1'b1 : 1'b0);

assign grp_fu_695_p2 = (($signed(xreg_q1) < $signed(xreg_q0)) ? 1'b1 : 1'b0);

assign grp_fu_701_p2 = ((xreg_q1 == xreg_q0) ? 1'b1 : 1'b0);

assign grp_fu_707_p4 = {{memory_q0[31:16]}};

assign grp_fu_717_p4 = {{memory_q0[23:16]}};

assign grp_fu_727_p4 = {{memory_q0[15:8]}};

assign grp_fu_737_p4 = {{memory_q0[31:24]}};

assign grp_fu_747_p2 = (p_pc_load_reg_1806 + 32'd4);

assign icmp_ln186_1_fu_1500_p2 = ((funct3_reg_1879 == 3'd1) ? 1'b1 : 1'b0);

assign icmp_ln186_2_fu_1505_p2 = ((funct3_reg_1879 == 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln186_fu_1495_p2 = ((funct3_reg_1879 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln188_fu_1570_p2 = ((offset_1_fu_1411_p2 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln200_1_fu_1552_p2 = ((offset_1_fu_1411_p2 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln200_2_fu_1588_p2 = ((offset_1_fu_1411_p2 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln200_3_fu_1594_p2 = ((offset_1_fu_1411_p2 != 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln200_fu_1540_p2 = ((offset_1_fu_1411_p2 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln247_fu_1134_p2 = ((funct7_reg_1886 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln31_fu_762_p2 = ((trunc_ln31_fu_758_p1 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln363_fu_1139_p2 = ((funct12_reg_1892 != 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln56_1_fu_1031_p2 = ((op_code_fu_783_p1 == 7'd35) ? 1'b1 : 1'b0);

assign icmp_ln56_2_fu_1049_p2 = ((op_code_fu_783_p1 == 7'd55) ? 1'b1 : 1'b0);

assign icmp_ln56_3_fu_1055_p2 = ((op_code_fu_783_p1 == 7'd23) ? 1'b1 : 1'b0);

assign icmp_ln56_4_fu_1075_p2 = ((op_code_fu_783_p1 == 7'd3) ? 1'b1 : 1'b0);

assign icmp_ln56_5_fu_1081_p2 = ((op_code_fu_783_p1 == 7'd19) ? 1'b1 : 1'b0);

assign icmp_ln56_6_fu_1087_p2 = ((op_code_fu_783_p1 == 7'd103) ? 1'b1 : 1'b0);

assign icmp_ln56_7_fu_1093_p2 = ((op_code_fu_783_p1 == 7'd115) ? 1'b1 : 1'b0);

assign icmp_ln56_fu_1017_p2 = ((op_code_fu_783_p1 == 7'd99) ? 1'b1 : 1'b0);

assign imm_1_fu_891_p3 = {{tmp_1_fu_881_p4}, {tmp_s_fu_871_p4}};

assign imm_2_fu_939_p6 = {{{{{tmp_5_fu_931_p3}, {tmp_4_fu_923_p3}}, {tmp_3_fu_913_p4}}, {tmp_2_fu_903_p4}}, {1'd0}};

assign imm_3_fu_967_p3 = {{tmp_fu_957_p4}, {12'd0}};

assign imm_4_fu_1003_p6 = {{{{{tmp_5_fu_931_p3}, {tmp_8_fu_993_p4}}, {tmp_7_fu_985_p3}}, {tmp_6_fu_975_p4}}, {1'd0}};

assign imm_5_fu_1023_p3 = ((icmp_ln56_fu_1017_p2[0:0] == 1'b1) ? sext_ln52_1_fu_953_p1 : imm_4_fu_1003_p6);

assign imm_6_fu_1037_p3 = ((icmp_ln56_1_fu_1031_p2[0:0] == 1'b1) ? sext_ln52_fu_899_p1 : imm_5_fu_1023_p3);

assign imm_7_fu_1067_p3 = ((or_ln56_fu_1061_p2[0:0] == 1'b1) ? imm_3_fu_967_p3 : sext_ln52_2_fu_1045_p1);

assign imm_8_fu_1117_p3 = ((or_ln56_3_fu_1111_p2[0:0] == 1'b1) ? sext_ln62_fu_867_p1 : imm_7_fu_1067_p3);

assign imm_fu_857_p4 = {{memory_q0[31:20]}};

assign lshr_ln256_fu_1339_p2 = xreg_q1 >> zext_ln256_fu_1335_p1;

assign lshr_ln330_fu_1194_p2 = xreg_q1 >> zext_ln330_fu_1190_p1;

assign lshr_ln_fu_768_p4 = {{p_pc[18:2]}};

assign mem_pos_1_fu_1358_p4 = {{add_ln182_fu_1352_p2[18:2]}};

assign mem_pos_fu_1386_p4 = {{add_ln131_fu_1380_p2[18:2]}};

assign mem_val_2_fu_1420_p5 = {{trunc_ln189_fu_1417_p1}, {memory_q0[23:0]}};

assign mem_val_3_fu_1432_p5 = {{memory_q0[31:8]}, {trunc_ln189_fu_1417_p1}};

assign mem_val_4_fu_1444_p5 = {{memory_q0[31:16]}, {trunc_ln189_fu_1417_p1}, {memory_q0[7:0]}};

assign mem_val_5_fu_1456_p5 = {{memory_q0[31:24]}, {trunc_ln189_fu_1417_p1}, {memory_q0[15:0]}};

assign mem_val_6_fu_1471_p5 = {{memory_q0[31:16]}, {trunc_ln201_fu_1468_p1}};

assign mem_val_7_fu_1483_p5 = {{trunc_ln201_fu_1468_p1}, {memory_q0[15:0]}};

assign memory_d0 = ((or_ln200_3_fu_1669_p2[0:0] == 1'b1) ? select_ln200_4_fu_1661_p3 : select_ln200_5_fu_1675_p3);

assign offset_1_fu_1411_p2 = (trunc_ln182_3_fu_1408_p1 + trunc_ln182_2_fu_1405_p1);

assign offset_fu_1698_p2 = (trunc_ln131_3_fu_1695_p1 + trunc_ln131_2_fu_1692_p1);

assign op_code_fu_783_p1 = memory_q0[6:0];

assign or_ln186_1_fu_1516_p2 = (or_ln186_fu_1510_p2 | icmp_ln186_fu_1495_p2);

assign or_ln186_2_fu_1528_p2 = (xor_ln186_fu_1522_p2 | icmp_ln31_reg_1819);

assign or_ln186_3_fu_1534_p2 = (xor_ln186_fu_1522_p2 | or_ln31_reg_1933);

assign or_ln186_fu_1510_p2 = (icmp_ln186_2_fu_1505_p2 | icmp_ln186_1_fu_1500_p2);

assign or_ln200_1_fu_1634_p2 = (and_ln188_fu_1564_p2 | and_ln188_1_fu_1576_p2);

assign or_ln200_2_fu_1648_p2 = (and_ln200_fu_1546_p2 | and_ln200_1_fu_1558_p2);

assign or_ln200_3_fu_1669_p2 = (or_ln200_fu_1620_p2 | or_ln200_1_fu_1634_p2);

assign or_ln200_fu_1620_p2 = (and_ln200_3_fu_1606_p2 | and_ln188_2_fu_1582_p2);

assign or_ln241_fu_1286_p2 = (xreg_q1 | imm_8_reg_1913);

assign or_ln31_fu_1129_p2 = (p_error | icmp_ln31_reg_1819);

assign or_ln321_1_fu_1211_p2 = (or_ln31_fu_1129_p2 | grp_fu_684_p2);

assign or_ln321_fu_1206_p2 = (icmp_ln31_reg_1819 | grp_fu_684_p2);

assign or_ln341_1_fu_1166_p2 = (or_ln31_fu_1129_p2 | grp_fu_684_p2);

assign or_ln341_fu_1161_p2 = (icmp_ln31_reg_1819 | grp_fu_684_p2);

assign or_ln342_fu_1155_p2 = (xreg_q1 | xreg_q0);

assign or_ln348_1_fu_1262_p2 = (or_ln31_fu_1129_p2 | grp_fu_684_p2);

assign or_ln348_fu_1257_p2 = (icmp_ln31_reg_1819 | grp_fu_684_p2);

assign or_ln363_1_fu_1149_p2 = (or_ln31_fu_1129_p2 | icmp_ln363_fu_1139_p2);

assign or_ln363_fu_1144_p2 = (icmp_ln363_fu_1139_p2 | icmp_ln31_reg_1819);

assign or_ln56_1_fu_1099_p2 = (icmp_ln56_5_fu_1081_p2 | icmp_ln56_4_fu_1075_p2);

assign or_ln56_2_fu_1105_p2 = (icmp_ln56_7_fu_1093_p2 | icmp_ln56_6_fu_1087_p2);

assign or_ln56_3_fu_1111_p2 = (or_ln56_2_fu_1105_p2 | or_ln56_1_fu_1099_p2);

assign or_ln56_fu_1061_p2 = (icmp_ln56_3_fu_1055_p2 | icmp_ln56_2_fu_1049_p2);

assign result_1_fu_1296_p2 = ((xreg_q1 < imm_8_reg_1913) ? 1'b1 : 1'b0);

assign result_fu_1305_p2 = (($signed(xreg_q1) < $signed(imm_8_reg_1913)) ? 1'b1 : 1'b0);

assign rs1_fu_817_p4 = {{memory_q0[19:15]}};

assign rs2_fu_827_p4 = {{memory_q0[24:20]}};

assign select_ln200_1_fu_1626_p3 = ((and_ln188_1_fu_1576_p2[0:0] == 1'b1) ? mem_val_4_fu_1444_p5 : mem_val_5_fu_1456_p5);

assign select_ln200_2_fu_1640_p3 = ((and_ln200_1_fu_1558_p2[0:0] == 1'b1) ? mem_val_6_fu_1471_p5 : mem_val_7_fu_1483_p5);

assign select_ln200_3_fu_1654_p3 = ((icmp_ln186_2_fu_1505_p2[0:0] == 1'b1) ? source2_reg_1986 : mem_val_2_fu_1420_p5);

assign select_ln200_4_fu_1661_p3 = ((or_ln200_fu_1620_p2[0:0] == 1'b1) ? select_ln200_fu_1612_p3 : select_ln200_1_fu_1626_p3);

assign select_ln200_5_fu_1675_p3 = ((or_ln200_2_fu_1648_p2[0:0] == 1'b1) ? select_ln200_2_fu_1640_p3 : select_ln200_3_fu_1654_p3);

assign select_ln200_fu_1612_p3 = ((and_ln200_3_fu_1606_p2[0:0] == 1'b1) ? memory_q0 : mem_val_3_fu_1432_p5);

assign sext_ln138_fu_1770_p1 = $signed(trunc_ln138_fu_1766_p1);

assign sext_ln140_fu_1761_p1 = $signed(grp_fu_727_p4);

assign sext_ln142_fu_1756_p1 = $signed(grp_fu_717_p4);

assign sext_ln144_fu_1775_p1 = $signed(grp_fu_737_p4);

assign sext_ln149_fu_1751_p1 = $signed(trunc_ln149_fu_1747_p1);

assign sext_ln151_fu_1742_p1 = $signed(grp_fu_707_p4);

assign sext_ln52_1_fu_953_p1 = $signed(imm_2_fu_939_p6);

assign sext_ln52_2_fu_1045_p1 = $signed(imm_6_fu_1037_p3);

assign sext_ln52_fu_899_p1 = $signed(imm_1_fu_891_p3);

assign sext_ln62_fu_867_p1 = $signed(imm_fu_857_p4);

assign shl_ln248_fu_1275_p2 = xreg_q1 << zext_ln248_fu_1271_p1;

assign shl_ln293_fu_1233_p2 = xreg_q1 << zext_ln293_fu_1229_p1;

assign sub_ln283_fu_1239_p2 = (xreg_q1 - xreg_q0);

assign tmp_1_fu_881_p4 = {{memory_q0[31:25]}};

assign tmp_2_fu_903_p4 = {{memory_q0[11:8]}};

assign tmp_3_fu_913_p4 = {{memory_q0[30:25]}};

assign tmp_4_fu_923_p3 = memory_q0[32'd7];

assign tmp_5_fu_931_p3 = memory_q0[32'd31];

assign tmp_6_fu_975_p4 = {{memory_q0[30:21]}};

assign tmp_7_fu_985_p3 = memory_q0[32'd20];

assign tmp_8_fu_993_p4 = {{memory_q0[19:12]}};

assign tmp_fu_957_p4 = {{memory_q0[31:12]}};

assign tmp_s_fu_871_p4 = {{memory_q0[11:7]}};

assign trunc_ln131_1_fu_1377_p1 = imm_8_reg_1913[18:0];

assign trunc_ln131_2_fu_1692_p1 = source1_reg_1979[1:0];

assign trunc_ln131_3_fu_1695_p1 = imm_8_reg_1913[1:0];

assign trunc_ln131_fu_1373_p1 = xreg_q1[18:0];

assign trunc_ln138_fu_1766_p1 = memory_q0[7:0];

assign trunc_ln149_fu_1747_p1 = memory_q0[15:0];

assign trunc_ln159_fu_1728_p1 = memory_q0[7:0];

assign trunc_ln170_fu_1709_p1 = memory_q0[15:0];

assign trunc_ln182_1_fu_1349_p1 = imm_8_reg_1913[18:0];

assign trunc_ln182_2_fu_1405_p1 = source1_reg_1979[1:0];

assign trunc_ln182_3_fu_1408_p1 = imm_8_reg_1913[1:0];

assign trunc_ln182_fu_1345_p1 = xreg_q1[18:0];

assign trunc_ln189_fu_1417_p1 = source2_reg_1986[7:0];

assign trunc_ln201_fu_1468_p1 = source2_reg_1986[15:0];

assign trunc_ln248_fu_1268_p1 = imm_8_reg_1913[4:0];

assign trunc_ln256_fu_1332_p1 = imm_8_reg_1913[4:0];

assign trunc_ln259_fu_1319_p1 = imm_8_reg_1913[4:0];

assign trunc_ln293_fu_1225_p1 = xreg_q0[4:0];

assign trunc_ln31_fu_758_p1 = p_pc[1:0];

assign trunc_ln330_fu_1186_p1 = xreg_q0[4:0];

assign trunc_ln333_fu_1172_p1 = xreg_q0[4:0];

assign xor_ln186_fu_1522_p2 = (or_ln186_1_fu_1516_p2 ^ 1'd1);

assign xor_ln238_fu_1291_p2 = (xreg_q1 ^ imm_8_reg_1913);

assign xor_ln322_fu_1200_p2 = (xreg_q1 ^ xreg_q0);

assign zext_ln133_fu_1396_p1 = mem_pos_fu_1386_p4;

assign zext_ln159_fu_1732_p1 = trunc_ln159_fu_1728_p1;

assign zext_ln161_fu_1723_p1 = grp_fu_727_p4;

assign zext_ln163_fu_1718_p1 = grp_fu_717_p4;

assign zext_ln165_fu_1737_p1 = grp_fu_737_p4;

assign zext_ln170_fu_1713_p1 = trunc_ln170_fu_1709_p1;

assign zext_ln172_fu_1704_p1 = grp_fu_707_p4;

assign zext_ln184_fu_1368_p1 = mem_pos_1_fu_1358_p4;

assign zext_ln224_fu_1310_p1 = result_fu_1305_p2;

assign zext_ln231_fu_1301_p1 = result_1_fu_1296_p2;

assign zext_ln248_fu_1271_p1 = trunc_ln248_fu_1268_p1;

assign zext_ln256_fu_1335_p1 = trunc_ln256_fu_1332_p1;

assign zext_ln259_fu_1322_p1 = trunc_ln259_fu_1319_p1;

assign zext_ln293_fu_1229_p1 = trunc_ln293_fu_1225_p1;

assign zext_ln300_fu_1221_p1 = grp_fu_695_p2;

assign zext_ln311_fu_1217_p1 = grp_fu_689_p2;

assign zext_ln330_fu_1190_p1 = trunc_ln330_fu_1186_p1;

assign zext_ln333_fu_1176_p1 = trunc_ln333_fu_1172_p1;

assign zext_ln36_fu_778_p1 = lshr_ln_fu_768_p4;

assign zext_ln378_1_fu_1790_p1 = rd_reg_1897;

assign zext_ln378_fu_1780_p1 = rd_reg_1897;

assign zext_ln46_fu_847_p1 = rs1_fu_817_p4;

assign zext_ln47_fu_852_p1 = rs2_fu_827_p4;

endmodule //processor
