
Selected circuits
===================
 - **Circuit**: 11-bit unsigned multiplier
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and wce parameters
 - **References**: 
  - V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, "Design of power-efficient approximate multipliers for approximate artificial neural networks," 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: [10.1145/2966986.2967021](https://dx.doi.org/10.1145/2966986.2967021)


Parameters of selected circuits
----------------------------

| Circuit name | MAE | WCE | EP | MRE | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| mul11u_pwr_0_930_wce_00_0000 | 0.00% | 0% | 0.00% | 0% | 0.00 |  [[Verilog generic](mul11u_pwr_0_930_wce_00_0000_gen.v)] [[Verilog PDK45](mul11u_pwr_0_930_wce_00_0000_pdk45.v)]  [[C](mul11u_pwr_0_930_wce_00_0000.c)] |
| mul11u_pwr_0_728_wce_00_0942 | 0.019% | 0.094% | 99.75% | 0.84% | 1023508.11 |  [[Verilog generic](mul11u_pwr_0_728_wce_00_0942_gen.v)] [[Verilog PDK45](mul11u_pwr_0_728_wce_00_0942_pdk45.v)]  [[C](mul11u_pwr_0_728_wce_00_0942.c)] |
| mul11u_pwr_0_707_wce_00_0984 | 0.019% | 0.098% | 99.71% | 0.8% | 1036091.67 |  [[Verilog generic](mul11u_pwr_0_707_wce_00_0984_gen.v)] [[Verilog PDK45](mul11u_pwr_0_707_wce_00_0984_pdk45.v)]  [[C](mul11u_pwr_0_707_wce_00_0984.c)] |
| mul11u_pwr_0_657_wce_00_1999 | 0.034% | 0.2% | 99.84% | 1.1% | 3188849.73 |  [[Verilog generic](mul11u_pwr_0_657_wce_00_1999_gen.v)] [[Verilog PDK45](mul11u_pwr_0_657_wce_00_1999_pdk45.v)]  [[C](mul11u_pwr_0_657_wce_00_1999.c)] |
| mul11u_pwr_0_517_wce_00_4736 | 0.09% | 0.47% | 99.87% | 3.% | 22556998.26 |  [[Verilog generic](mul11u_pwr_0_517_wce_00_4736_gen.v)] [[Verilog PDK45](mul11u_pwr_0_517_wce_00_4736_pdk45.v)]  [[C](mul11u_pwr_0_517_wce_00_4736.c)] |
| mul11u_pwr_0_410_wce_00_9922 | 0.18% | 0.99% | 99.88% | 5.% | 89807495.03 |  [[Verilog generic](mul11u_pwr_0_410_wce_00_9922_gen.v)] [[Verilog PDK45](mul11u_pwr_0_410_wce_00_9922_pdk45.v)]  [[C](mul11u_pwr_0_410_wce_00_9922.c)] |
| mul11u_pwr_0_311_wce_01_9904 | 0.38% | 2.% | 99.89% | 9.2% | 401399709.04 |  [[Verilog generic](mul11u_pwr_0_311_wce_01_9904_gen.v)] [[Verilog PDK45](mul11u_pwr_0_311_wce_01_9904_pdk45.v)]  [[C](mul11u_pwr_0_311_wce_01_9904.c)] |
| mul11u_pwr_0_236_wce_06_0311 | 1.18% | 6.% | 99.90% | 20% | 3729088972.49 |  [[Verilog generic](mul11u_pwr_0_236_wce_06_0311_gen.v)] [[Verilog PDK45](mul11u_pwr_0_236_wce_06_0311_pdk45.v)]  [[C](mul11u_pwr_0_236_wce_06_0311.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)
             