Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Oct  9 17:04:06 2020
| Host         : LAPTOP-B0IK5DG4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: slowclock/M_ctr_q_reg[26]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.429        0.000                      0                   57        0.254        0.000                      0                   57        4.500        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.429        0.000                      0                   57        0.254        0.000                      0                   57        4.500        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.429ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.429ns  (required time - arrival time)
  Source:                 slowclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 2.083ns (79.393%)  route 0.541ns (20.607%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.564     5.148    slowclock/clk
    SLICE_X12Y35         FDRE                                         r  slowclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  slowclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.541     6.207    slowclock/M_ctr_q_reg_n_0_[1]
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.864 r  slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.864    slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.981 r  slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.098 r  slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.098    slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  slowclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    slowclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.449 r  slowclock/M_ctr_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.449    slowclock/M_ctr_q_reg[20]_i_1_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.772 r  slowclock/M_ctr_q_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.772    slowclock/M_ctr_q_reg[24]_i_1_n_6
    SLICE_X12Y41         FDRE                                         r  slowclock/M_ctr_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.449    14.854    slowclock/clk
    SLICE_X12Y41         FDRE                                         r  slowclock/M_ctr_q_reg[25]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X12Y41         FDRE (Setup_fdre_C_D)        0.109    15.201    slowclock/M_ctr_q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                          -7.772    
  -------------------------------------------------------------------
                         slack                                  7.429    

Slack (MET) :             7.513ns  (required time - arrival time)
  Source:                 slowclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 1.999ns (78.712%)  route 0.541ns (21.288%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.564     5.148    slowclock/clk
    SLICE_X12Y35         FDRE                                         r  slowclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  slowclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.541     6.207    slowclock/M_ctr_q_reg_n_0_[1]
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.864 r  slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.864    slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.981 r  slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.098 r  slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.098    slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  slowclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    slowclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.449 r  slowclock/M_ctr_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.449    slowclock/M_ctr_q_reg[20]_i_1_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.688 r  slowclock/M_ctr_q_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.688    slowclock/M_ctr_q_reg[24]_i_1_n_5
    SLICE_X12Y41         FDRE                                         r  slowclock/M_ctr_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.449    14.854    slowclock/clk
    SLICE_X12Y41         FDRE                                         r  slowclock/M_ctr_q_reg[26]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X12Y41         FDRE (Setup_fdre_C_D)        0.109    15.201    slowclock/M_ctr_q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                          -7.688    
  -------------------------------------------------------------------
                         slack                                  7.513    

Slack (MET) :             7.533ns  (required time - arrival time)
  Source:                 slowclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 1.979ns (78.543%)  route 0.541ns (21.457%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.564     5.148    slowclock/clk
    SLICE_X12Y35         FDRE                                         r  slowclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  slowclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.541     6.207    slowclock/M_ctr_q_reg_n_0_[1]
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.864 r  slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.864    slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.981 r  slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.098 r  slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.098    slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  slowclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    slowclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.449 r  slowclock/M_ctr_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.449    slowclock/M_ctr_q_reg[20]_i_1_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.668 r  slowclock/M_ctr_q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.668    slowclock/M_ctr_q_reg[24]_i_1_n_7
    SLICE_X12Y41         FDRE                                         r  slowclock/M_ctr_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.449    14.854    slowclock/clk
    SLICE_X12Y41         FDRE                                         r  slowclock/M_ctr_q_reg[24]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X12Y41         FDRE (Setup_fdre_C_D)        0.109    15.201    slowclock/M_ctr_q_reg[24]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                          -7.668    
  -------------------------------------------------------------------
                         slack                                  7.533    

Slack (MET) :             7.545ns  (required time - arrival time)
  Source:                 slowclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 1.966ns (78.431%)  route 0.541ns (21.569%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.564     5.148    slowclock/clk
    SLICE_X12Y35         FDRE                                         r  slowclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  slowclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.541     6.207    slowclock/M_ctr_q_reg_n_0_[1]
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.864 r  slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.864    slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.981 r  slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.098 r  slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.098    slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  slowclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    slowclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.655 r  slowclock/M_ctr_q_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.655    slowclock/M_ctr_q_reg[20]_i_1_n_6
    SLICE_X12Y40         FDRE                                         r  slowclock/M_ctr_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.448    14.853    slowclock/clk
    SLICE_X12Y40         FDRE                                         r  slowclock/M_ctr_q_reg[21]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X12Y40         FDRE (Setup_fdre_C_D)        0.109    15.200    slowclock/M_ctr_q_reg[21]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                          -7.655    
  -------------------------------------------------------------------
                         slack                                  7.545    

Slack (MET) :             7.553ns  (required time - arrival time)
  Source:                 slowclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 1.958ns (78.362%)  route 0.541ns (21.638%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.564     5.148    slowclock/clk
    SLICE_X12Y35         FDRE                                         r  slowclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  slowclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.541     6.207    slowclock/M_ctr_q_reg_n_0_[1]
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.864 r  slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.864    slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.981 r  slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.098 r  slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.098    slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  slowclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    slowclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.647 r  slowclock/M_ctr_q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.647    slowclock/M_ctr_q_reg[20]_i_1_n_4
    SLICE_X12Y40         FDRE                                         r  slowclock/M_ctr_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.448    14.853    slowclock/clk
    SLICE_X12Y40         FDRE                                         r  slowclock/M_ctr_q_reg[23]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X12Y40         FDRE (Setup_fdre_C_D)        0.109    15.200    slowclock/M_ctr_q_reg[23]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                          -7.647    
  -------------------------------------------------------------------
                         slack                                  7.553    

Slack (MET) :             7.629ns  (required time - arrival time)
  Source:                 slowclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 1.882ns (77.684%)  route 0.541ns (22.316%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.564     5.148    slowclock/clk
    SLICE_X12Y35         FDRE                                         r  slowclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  slowclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.541     6.207    slowclock/M_ctr_q_reg_n_0_[1]
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.864 r  slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.864    slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.981 r  slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.098 r  slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.098    slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  slowclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    slowclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.571 r  slowclock/M_ctr_q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.571    slowclock/M_ctr_q_reg[20]_i_1_n_5
    SLICE_X12Y40         FDRE                                         r  slowclock/M_ctr_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.448    14.853    slowclock/clk
    SLICE_X12Y40         FDRE                                         r  slowclock/M_ctr_q_reg[22]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X12Y40         FDRE (Setup_fdre_C_D)        0.109    15.200    slowclock/M_ctr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                          -7.571    
  -------------------------------------------------------------------
                         slack                                  7.629    

Slack (MET) :             7.649ns  (required time - arrival time)
  Source:                 slowclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.862ns (77.498%)  route 0.541ns (22.502%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.564     5.148    slowclock/clk
    SLICE_X12Y35         FDRE                                         r  slowclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  slowclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.541     6.207    slowclock/M_ctr_q_reg_n_0_[1]
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.864 r  slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.864    slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.981 r  slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.098 r  slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.098    slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.332 r  slowclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    slowclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.551 r  slowclock/M_ctr_q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.551    slowclock/M_ctr_q_reg[20]_i_1_n_7
    SLICE_X12Y40         FDRE                                         r  slowclock/M_ctr_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.448    14.853    slowclock/clk
    SLICE_X12Y40         FDRE                                         r  slowclock/M_ctr_q_reg[20]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X12Y40         FDRE (Setup_fdre_C_D)        0.109    15.200    slowclock/M_ctr_q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                  7.649    

Slack (MET) :             7.662ns  (required time - arrival time)
  Source:                 slowclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 1.849ns (77.375%)  route 0.541ns (22.625%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.564     5.148    slowclock/clk
    SLICE_X12Y35         FDRE                                         r  slowclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  slowclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.541     6.207    slowclock/M_ctr_q_reg_n_0_[1]
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.864 r  slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.864    slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.981 r  slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.098 r  slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.098    slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.538 r  slowclock/M_ctr_q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.538    slowclock/M_ctr_q_reg[16]_i_1_n_6
    SLICE_X12Y39         FDRE                                         r  slowclock/M_ctr_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.448    14.853    slowclock/clk
    SLICE_X12Y39         FDRE                                         r  slowclock/M_ctr_q_reg[17]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X12Y39         FDRE (Setup_fdre_C_D)        0.109    15.200    slowclock/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                          -7.538    
  -------------------------------------------------------------------
                         slack                                  7.662    

Slack (MET) :             7.670ns  (required time - arrival time)
  Source:                 slowclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.382ns  (logic 1.841ns (77.299%)  route 0.541ns (22.701%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.564     5.148    slowclock/clk
    SLICE_X12Y35         FDRE                                         r  slowclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  slowclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.541     6.207    slowclock/M_ctr_q_reg_n_0_[1]
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.864 r  slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.864    slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.981 r  slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.098 r  slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.098    slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.530 r  slowclock/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.530    slowclock/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X12Y39         FDRE                                         r  slowclock/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.448    14.853    slowclock/clk
    SLICE_X12Y39         FDRE                                         r  slowclock/M_ctr_q_reg[19]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X12Y39         FDRE (Setup_fdre_C_D)        0.109    15.200    slowclock/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                          -7.530    
  -------------------------------------------------------------------
                         slack                                  7.670    

Slack (MET) :             7.746ns  (required time - arrival time)
  Source:                 slowclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.765ns (76.551%)  route 0.541ns (23.449%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.564     5.148    slowclock/clk
    SLICE_X12Y35         FDRE                                         r  slowclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  slowclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.541     6.207    slowclock/M_ctr_q_reg_n_0_[1]
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.864 r  slowclock/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.864    slowclock/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.981 r  slowclock/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.981    slowclock/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.098 r  slowclock/M_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.098    slowclock/M_ctr_q_reg[8]_i_1_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.215 r  slowclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    slowclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.454 r  slowclock/M_ctr_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.454    slowclock/M_ctr_q_reg[16]_i_1_n_5
    SLICE_X12Y39         FDRE                                         r  slowclock/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.448    14.853    slowclock/clk
    SLICE_X12Y39         FDRE                                         r  slowclock/M_ctr_q_reg[18]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X12Y39         FDRE (Setup_fdre_C_D)        0.109    15.200    slowclock/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                          -7.454    
  -------------------------------------------------------------------
                         slack                                  7.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.508    slowclock/clk
    SLICE_X12Y38         FDRE                                         r  slowclock/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  slowclock/M_ctr_q_reg[14]/Q
                         net (fo=1, routed)           0.114     1.786    slowclock/M_ctr_q_reg_n_0_[14]
    SLICE_X12Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.896 r  slowclock/M_ctr_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.896    slowclock/M_ctr_q_reg[12]_i_1_n_5
    SLICE_X12Y38         FDRE                                         r  slowclock/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.834     2.024    slowclock/clk
    SLICE_X12Y38         FDRE                                         r  slowclock/M_ctr_q_reg[14]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X12Y38         FDRE (Hold_fdre_C_D)         0.134     1.642    slowclock/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.508    slowclock/clk
    SLICE_X12Y39         FDRE                                         r  slowclock/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  slowclock/M_ctr_q_reg[18]/Q
                         net (fo=1, routed)           0.114     1.786    slowclock/M_ctr_q_reg_n_0_[18]
    SLICE_X12Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.896 r  slowclock/M_ctr_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.896    slowclock/M_ctr_q_reg[16]_i_1_n_5
    SLICE_X12Y39         FDRE                                         r  slowclock/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.834     2.024    slowclock/clk
    SLICE_X12Y39         FDRE                                         r  slowclock/M_ctr_q_reg[18]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X12Y39         FDRE (Hold_fdre_C_D)         0.134     1.642    slowclock/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.565     1.509    slowclock/clk
    SLICE_X12Y40         FDRE                                         r  slowclock/M_ctr_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  slowclock/M_ctr_q_reg[22]/Q
                         net (fo=1, routed)           0.114     1.787    slowclock/M_ctr_q_reg_n_0_[22]
    SLICE_X12Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.897 r  slowclock/M_ctr_q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.897    slowclock/M_ctr_q_reg[20]_i_1_n_5
    SLICE_X12Y40         FDRE                                         r  slowclock/M_ctr_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.835     2.025    slowclock/clk
    SLICE_X12Y40         FDRE                                         r  slowclock/M_ctr_q_reg[22]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X12Y40         FDRE (Hold_fdre_C_D)         0.134     1.643    slowclock/M_ctr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.562     1.506    slowclock/clk
    SLICE_X12Y35         FDRE                                         r  slowclock/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  slowclock/M_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.114     1.784    slowclock/M_ctr_q_reg_n_0_[2]
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.894 r  slowclock/M_ctr_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.894    slowclock/M_ctr_q_reg[0]_i_1_n_5
    SLICE_X12Y35         FDRE                                         r  slowclock/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.831     2.021    slowclock/clk
    SLICE_X12Y35         FDRE                                         r  slowclock/M_ctr_q_reg[2]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X12Y35         FDRE (Hold_fdre_C_D)         0.134     1.640    slowclock/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.562     1.506    slowclock/clk
    SLICE_X12Y36         FDRE                                         r  slowclock/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  slowclock/M_ctr_q_reg[6]/Q
                         net (fo=1, routed)           0.114     1.784    slowclock/M_ctr_q_reg_n_0_[6]
    SLICE_X12Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.894 r  slowclock/M_ctr_q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.894    slowclock/M_ctr_q_reg[4]_i_1_n_5
    SLICE_X12Y36         FDRE                                         r  slowclock/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.831     2.021    slowclock/clk
    SLICE_X12Y36         FDRE                                         r  slowclock/M_ctr_q_reg[6]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X12Y36         FDRE (Hold_fdre_C_D)         0.134     1.640    slowclock/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.563     1.507    slowclock/clk
    SLICE_X12Y37         FDRE                                         r  slowclock/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  slowclock/M_ctr_q_reg[10]/Q
                         net (fo=1, routed)           0.114     1.785    slowclock/M_ctr_q_reg_n_0_[10]
    SLICE_X12Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.895 r  slowclock/M_ctr_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.895    slowclock/M_ctr_q_reg[8]_i_1_n_5
    SLICE_X12Y37         FDRE                                         r  slowclock/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.832     2.022    slowclock/clk
    SLICE_X12Y37         FDRE                                         r  slowclock/M_ctr_q_reg[10]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X12Y37         FDRE (Hold_fdre_C_D)         0.134     1.641    slowclock/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.565     1.509    slowclock/clk
    SLICE_X12Y41         FDRE                                         r  slowclock/M_ctr_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  slowclock/M_ctr_q_reg[26]/Q
                         net (fo=4, routed)           0.127     1.799    slowclock/out[0]
    SLICE_X12Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.909 r  slowclock/M_ctr_q_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.909    slowclock/M_ctr_q_reg[24]_i_1_n_5
    SLICE_X12Y41         FDRE                                         r  slowclock/M_ctr_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.835     2.025    slowclock/clk
    SLICE_X12Y41         FDRE                                         r  slowclock/M_ctr_q_reg[26]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X12Y41         FDRE (Hold_fdre_C_D)         0.134     1.643    slowclock/M_ctr_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.508    slowclock/clk
    SLICE_X12Y38         FDRE                                         r  slowclock/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y38         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  slowclock/M_ctr_q_reg[14]/Q
                         net (fo=1, routed)           0.114     1.786    slowclock/M_ctr_q_reg_n_0_[14]
    SLICE_X12Y38         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.932 r  slowclock/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.932    slowclock/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X12Y38         FDRE                                         r  slowclock/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.834     2.024    slowclock/clk
    SLICE_X12Y38         FDRE                                         r  slowclock/M_ctr_q_reg[15]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X12Y38         FDRE (Hold_fdre_C_D)         0.134     1.642    slowclock/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.564     1.508    slowclock/clk
    SLICE_X12Y39         FDRE                                         r  slowclock/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  slowclock/M_ctr_q_reg[18]/Q
                         net (fo=1, routed)           0.114     1.786    slowclock/M_ctr_q_reg_n_0_[18]
    SLICE_X12Y39         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.932 r  slowclock/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.932    slowclock/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X12Y39         FDRE                                         r  slowclock/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.834     2.024    slowclock/clk
    SLICE_X12Y39         FDRE                                         r  slowclock/M_ctr_q_reg[19]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X12Y39         FDRE (Hold_fdre_C_D)         0.134     1.642    slowclock/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.565     1.509    slowclock/clk
    SLICE_X12Y40         FDRE                                         r  slowclock/M_ctr_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  slowclock/M_ctr_q_reg[22]/Q
                         net (fo=1, routed)           0.114     1.787    slowclock/M_ctr_q_reg_n_0_[22]
    SLICE_X12Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.933 r  slowclock/M_ctr_q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.933    slowclock/M_ctr_q_reg[20]_i_1_n_4
    SLICE_X12Y40         FDRE                                         r  slowclock/M_ctr_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.835     2.025    slowclock/clk
    SLICE_X12Y40         FDRE                                         r  slowclock/M_ctr_q_reg[23]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X12Y40         FDRE (Hold_fdre_C_D)         0.134     1.643    slowclock/M_ctr_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X13Y36   reset_cond/M_stage_q_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X13Y36   reset_cond/M_stage_q_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X13Y36   reset_cond/M_stage_q_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X13Y36   reset_cond/M_stage_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y35   slowclock/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y37   slowclock/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y37   slowclock/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y38   slowclock/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y38   slowclock/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X13Y36   reset_cond/M_stage_q_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X13Y36   reset_cond/M_stage_q_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X13Y36   reset_cond/M_stage_q_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X13Y36   reset_cond/M_stage_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y35   slowclock/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y37   slowclock/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y37   slowclock/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y35   slowclock/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y35   slowclock/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y35   slowclock/M_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y41   slowclock/M_ctr_q_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y41   slowclock/M_ctr_q_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y41   slowclock/M_ctr_q_reg[26]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X13Y36   reset_cond/M_stage_q_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X13Y36   reset_cond/M_stage_q_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X13Y36   reset_cond/M_stage_q_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X13Y36   reset_cond/M_stage_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y35   slowclock/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y37   slowclock/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y37   slowclock/M_ctr_q_reg[11]/C



