-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dense is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    flat_array_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    flat_array_ce0 : OUT STD_LOGIC;
    flat_array_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    flat_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    flat_array_we0 : OUT STD_LOGIC;
    flat_array_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    flat_array_ce1 : OUT STD_LOGIC;
    flat_array_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    flat_array_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    flat_array_we1 : OUT STD_LOGIC;
    prediction_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    prediction_ce0 : OUT STD_LOGIC;
    prediction_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    prediction_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    prediction_we0 : OUT STD_LOGIC;
    prediction_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    prediction_ce1 : OUT STD_LOGIC;
    prediction_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    prediction_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    prediction_we1 : OUT STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC );
end;


architecture behav of dense is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "dense,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=40.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=34.960800,HLS_SYN_LAT=32234,HLS_SYN_TPT=32052,HLS_SYN_MEM=32,HLS_SYN_DSP=14,HLS_SYN_FF=1147,HLS_SYN_LUT=3370,HLS_VERSION=2019_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";

    signal dense_array_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_array_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_memset_dense_ar_U0_ap_start : STD_LOGIC;
    signal Loop_memset_dense_ar_U0_ap_done : STD_LOGIC;
    signal Loop_memset_dense_ar_U0_ap_continue : STD_LOGIC;
    signal Loop_memset_dense_ar_U0_ap_idle : STD_LOGIC;
    signal Loop_memset_dense_ar_U0_ap_ready : STD_LOGIC;
    signal Loop_memset_dense_ar_U0_dense_array_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_memset_dense_ar_U0_dense_array_ce0 : STD_LOGIC;
    signal Loop_memset_dense_ar_U0_dense_array_we0 : STD_LOGIC;
    signal Loop_memset_dense_ar_U0_dense_array_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_memset_dense_ar_U0_flat_array_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal Loop_memset_dense_ar_U0_flat_array_ce0 : STD_LOGIC;
    signal ap_channel_done_dense_array : STD_LOGIC;
    signal Loop_memset_dense_ar_U0_dense_array_full_n : STD_LOGIC;
    signal Block_proc_U0_ap_start : STD_LOGIC;
    signal Block_proc_U0_ap_done : STD_LOGIC;
    signal Block_proc_U0_ap_continue : STD_LOGIC;
    signal Block_proc_U0_ap_idle : STD_LOGIC;
    signal Block_proc_U0_ap_ready : STD_LOGIC;
    signal Block_proc_U0_dense_array_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Block_proc_U0_dense_array_ce0 : STD_LOGIC;
    signal Block_proc_U0_prediction_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Block_proc_U0_prediction_ce0 : STD_LOGIC;
    signal Block_proc_U0_prediction_we0 : STD_LOGIC;
    signal Block_proc_U0_prediction_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sync_continue : STD_LOGIC;
    signal dense_array_i_full_n : STD_LOGIC;
    signal dense_array_t_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal Loop_memset_dense_ar_U0_start_full_n : STD_LOGIC;
    signal Loop_memset_dense_ar_U0_start_write : STD_LOGIC;
    signal Block_proc_U0_start_full_n : STD_LOGIC;
    signal Block_proc_U0_start_write : STD_LOGIC;

    component Loop_memset_dense_ar IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        dense_array_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        dense_array_ce0 : OUT STD_LOGIC;
        dense_array_we0 : OUT STD_LOGIC;
        dense_array_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        flat_array_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        flat_array_ce0 : OUT STD_LOGIC;
        flat_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Block_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        dense_array_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        dense_array_ce0 : OUT STD_LOGIC;
        dense_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        prediction_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        prediction_ce0 : OUT STD_LOGIC;
        prediction_we0 : OUT STD_LOGIC;
        prediction_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component dense_dense_array IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;



begin
    dense_array_U : component dense_dense_array
    generic map (
        DataWidth => 32,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => Loop_memset_dense_ar_U0_dense_array_address0,
        i_ce0 => Loop_memset_dense_ar_U0_dense_array_ce0,
        i_we0 => Loop_memset_dense_ar_U0_dense_array_we0,
        i_d0 => Loop_memset_dense_ar_U0_dense_array_d0,
        i_q0 => dense_array_i_q0,
        t_address0 => Block_proc_U0_dense_array_address0,
        t_ce0 => Block_proc_U0_dense_array_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => dense_array_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => dense_array_i_full_n,
        i_write => Loop_memset_dense_ar_U0_ap_done,
        t_empty_n => dense_array_t_empty_n,
        t_read => Block_proc_U0_ap_ready);

    Loop_memset_dense_ar_U0 : component Loop_memset_dense_ar
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Loop_memset_dense_ar_U0_ap_start,
        ap_done => Loop_memset_dense_ar_U0_ap_done,
        ap_continue => Loop_memset_dense_ar_U0_ap_continue,
        ap_idle => Loop_memset_dense_ar_U0_ap_idle,
        ap_ready => Loop_memset_dense_ar_U0_ap_ready,
        dense_array_address0 => Loop_memset_dense_ar_U0_dense_array_address0,
        dense_array_ce0 => Loop_memset_dense_ar_U0_dense_array_ce0,
        dense_array_we0 => Loop_memset_dense_ar_U0_dense_array_we0,
        dense_array_d0 => Loop_memset_dense_ar_U0_dense_array_d0,
        flat_array_address0 => Loop_memset_dense_ar_U0_flat_array_address0,
        flat_array_ce0 => Loop_memset_dense_ar_U0_flat_array_ce0,
        flat_array_q0 => flat_array_q0);

    Block_proc_U0 : component Block_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Block_proc_U0_ap_start,
        ap_done => Block_proc_U0_ap_done,
        ap_continue => Block_proc_U0_ap_continue,
        ap_idle => Block_proc_U0_ap_idle,
        ap_ready => Block_proc_U0_ap_ready,
        dense_array_address0 => Block_proc_U0_dense_array_address0,
        dense_array_ce0 => Block_proc_U0_dense_array_ce0,
        dense_array_q0 => dense_array_t_q0,
        prediction_address0 => Block_proc_U0_prediction_address0,
        prediction_ce0 => Block_proc_U0_prediction_ce0,
        prediction_we0 => Block_proc_U0_prediction_we0,
        prediction_d0 => Block_proc_U0_prediction_d0);




    Block_proc_U0_ap_continue <= ap_const_logic_1;
    Block_proc_U0_ap_start <= dense_array_t_empty_n;
    Block_proc_U0_start_full_n <= ap_const_logic_1;
    Block_proc_U0_start_write <= ap_const_logic_0;
    Loop_memset_dense_ar_U0_ap_continue <= dense_array_i_full_n;
    Loop_memset_dense_ar_U0_ap_start <= ap_start;
    Loop_memset_dense_ar_U0_dense_array_full_n <= dense_array_i_full_n;
    Loop_memset_dense_ar_U0_start_full_n <= ap_const_logic_1;
    Loop_memset_dense_ar_U0_start_write <= ap_const_logic_0;
    ap_channel_done_dense_array <= Loop_memset_dense_ar_U0_ap_done;
    ap_done <= Block_proc_U0_ap_done;
    ap_idle <= ((dense_array_t_empty_n xor ap_const_logic_1) and Loop_memset_dense_ar_U0_ap_idle and Block_proc_U0_ap_idle);
    ap_ready <= Loop_memset_dense_ar_U0_ap_ready;
    ap_sync_continue <= ap_const_logic_1;
    ap_sync_done <= Block_proc_U0_ap_done;
    ap_sync_ready <= Loop_memset_dense_ar_U0_ap_ready;
    flat_array_address0 <= Loop_memset_dense_ar_U0_flat_array_address0;
    flat_array_address1 <= ap_const_lv11_0;
    flat_array_ce0 <= Loop_memset_dense_ar_U0_flat_array_ce0;
    flat_array_ce1 <= ap_const_logic_0;
    flat_array_d0 <= ap_const_lv32_0;
    flat_array_d1 <= ap_const_lv32_0;
    flat_array_we0 <= ap_const_logic_0;
    flat_array_we1 <= ap_const_logic_0;
    prediction_address0 <= Block_proc_U0_prediction_address0;
    prediction_address1 <= ap_const_lv4_0;
    prediction_ce0 <= Block_proc_U0_prediction_ce0;
    prediction_ce1 <= ap_const_logic_0;
    prediction_d0 <= Block_proc_U0_prediction_d0;
    prediction_d1 <= ap_const_lv32_0;
    prediction_we0 <= Block_proc_U0_prediction_we0;
    prediction_we1 <= ap_const_logic_0;
end behav;
