$date
	Sun Apr 28 23:59:10 2024
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module LS138_tb $end
$var wire 1 ! Y7 $end
$var wire 1 " Y6 $end
$var wire 1 # Y5 $end
$var wire 1 $ Y4 $end
$var wire 1 % Y3 $end
$var wire 1 & Y2 $end
$var wire 1 ' Y1 $end
$var wire 1 ( Y0 $end
$var reg 1 ) A0 $end
$var reg 1 * A1 $end
$var reg 1 + A2 $end
$var reg 1 , G1 $end
$var reg 1 - G2A $end
$var reg 1 . G2B $end
$scope module DUT $end
$var wire 1 ) A0 $end
$var wire 1 / A0n $end
$var wire 1 0 A0nn $end
$var wire 1 * A1 $end
$var wire 1 1 A1n $end
$var wire 1 2 A1nn $end
$var wire 1 + A2 $end
$var wire 1 3 A2n $end
$var wire 1 4 A2nn $end
$var wire 1 , G1 $end
$var wire 1 - G2A $end
$var wire 1 . G2B $end
$var wire 1 5 GEn $end
$var wire 1 ( Y0 $end
$var wire 1 ' Y1 $end
$var wire 1 & Y2 $end
$var wire 1 % Y3 $end
$var wire 1 $ Y4 $end
$var wire 1 # Y5 $end
$var wire 1 " Y6 $end
$var wire 1 ! Y7 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
15
04
13
02
11
00
1/
0.
0-
1,
0+
0*
0)
0(
1'
1&
1%
1$
1#
1"
1!
$end
#100
0'
1(
10
0/
1)
#200
0&
1'
00
12
1/
01
0)
1*
#300
0%
1&
10
0/
1)
#400
0$
1%
1&
00
02
14
1/
11
03
0)
0*
1+
#500
0#
1$
10
0/
1)
#600
0"
1#
00
12
1/
01
0)
1*
#700
0!
1"
10
0/
1)
#800
