<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::ConvergingVLIWScheduler Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html">ConvergingVLIWScheduler</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="classllvm_1_1ConvergingVLIWScheduler-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::ConvergingVLIWScheduler Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html" title="ConvergingVLIWScheduler shrinks the unscheduled zone using heuristics to balance the schedule...">ConvergingVLIWScheduler</a> shrinks the unscheduled zone using heuristics to balance the schedule.  
 <a href="classllvm_1_1ConvergingVLIWScheduler.html#details">More...</a></p>

<p><code>#include &quot;<a class="el" href="HexagonMachineScheduler_8h_source.html">Target/Hexagon/HexagonMachineScheduler.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::ConvergingVLIWScheduler:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classllvm_1_1ConvergingVLIWScheduler__inherit__graph.svg" width="222" height="112"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::ConvergingVLIWScheduler:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classllvm_1_1ConvergingVLIWScheduler__coll__graph.svg" width="222" height="112"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a064685c6267d802b5275f5559001aa5d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#a064685c6267d802b5275f5559001aa5da40f7f0675083aaa0ae6f43946859c03b">TopQID</a> = 1, 
<a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#a064685c6267d802b5275f5559001aa5da0644396ca457428e0f89e799f32a1906">BotQID</a> = 2, 
<a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#a064685c6267d802b5275f5559001aa5da2ec88327b6f9d8705576e81f14e6a2fc">LogMaxQID</a> = 2
 }<tr class="memdesc:a064685c6267d802b5275f5559001aa5d"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1SUnit.html#a26a3c0b6567d1e8cf9ac8492e6e5f62f" title="Queue id of node. ">SUnit::NodeQueueId</a>: 0 (none), 1 (top), 2 (bot), 3 (both)  <a href="classllvm_1_1ConvergingVLIWScheduler.html#a064685c6267d802b5275f5559001aa5d">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:a064685c6267d802b5275f5559001aa5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:aeb7ccdb955d8d00eb2e06f255a5da223"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#aeb7ccdb955d8d00eb2e06f255a5da223">ConvergingVLIWScheduler</a> ()</td></tr>
<tr class="separator:aeb7ccdb955d8d00eb2e06f255a5da223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef655ef720977fd68fbd4bf24b5ab3d8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#aef655ef720977fd68fbd4bf24b5ab3d8">initialize</a> (<a class="el" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *dag) override</td></tr>
<tr class="memdesc:aef655ef720977fd68fbd4bf24b5ab3d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the strategy after building the DAG for a new region.  <a href="#aef655ef720977fd68fbd4bf24b5ab3d8">More...</a><br /></td></tr>
<tr class="separator:aef655ef720977fd68fbd4bf24b5ab3d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bee087d8d270d2eb8823dc5b9dd4e0e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#a3bee087d8d270d2eb8823dc5b9dd4e0e">pickNode</a> (<a class="el" href="classbool.html">bool</a> &amp;IsTopNode) override</td></tr>
<tr class="memdesc:a3bee087d8d270d2eb8823dc5b9dd4e0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pick the best node to balance the schedule. Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html" title="MachineSchedStrategy - Interface to the scheduling algorithm used by ScheduleDAGMI. ">MachineSchedStrategy</a>.  <a href="#a3bee087d8d270d2eb8823dc5b9dd4e0e">More...</a><br /></td></tr>
<tr class="separator:a3bee087d8d270d2eb8823dc5b9dd4e0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab76f5e165cdf261f940b854e739a789b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#ab76f5e165cdf261f940b854e739a789b">schedNode</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classbool.html">bool</a> IsTopNode) override</td></tr>
<tr class="memdesc:ab76f5e165cdf261f940b854e739a789b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update the scheduler's state after scheduling a node.  <a href="#ab76f5e165cdf261f940b854e739a789b">More...</a><br /></td></tr>
<tr class="separator:ab76f5e165cdf261f940b854e739a789b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8c1e5b05c8d75032ef68b1282aef2b2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#ad8c1e5b05c8d75032ef68b1282aef2b2">releaseTopNode</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) override</td></tr>
<tr class="memdesc:ad8c1e5b05c8d75032ef68b1282aef2b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">When all predecessor dependencies have been resolved, free this node for top-down scheduling.  <a href="#ad8c1e5b05c8d75032ef68b1282aef2b2">More...</a><br /></td></tr>
<tr class="separator:ad8c1e5b05c8d75032ef68b1282aef2b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a241c866b4c0500ad383acfd1d87d3983"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#a241c866b4c0500ad383acfd1d87d3983">releaseBottomNode</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) override</td></tr>
<tr class="memdesc:a241c866b4c0500ad383acfd1d87d3983"><td class="mdescLeft">&#160;</td><td class="mdescRight">When all successor dependencies have been resolved, free this node for bottom-up scheduling.  <a href="#a241c866b4c0500ad383acfd1d87d3983">More...</a><br /></td></tr>
<tr class="separator:a241c866b4c0500ad383acfd1d87d3983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b23d7e688d2aeeae0f12d2a32314857"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#a5b23d7e688d2aeeae0f12d2a32314857">reportPackets</a> ()</td></tr>
<tr class="separator:a5b23d7e688d2aeeae0f12d2a32314857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1MachineSchedStrategy"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classllvm_1_1MachineSchedStrategy')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1MachineSchedStrategy.html">llvm::MachineSchedStrategy</a></td></tr>
<tr class="memitem:a3d07f24fe972db3fc65bd905a95a5bdb inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a3d07f24fe972db3fc65bd905a95a5bdb">~MachineSchedStrategy</a> ()=default</td></tr>
<tr class="separator:a3d07f24fe972db3fc65bd905a95a5bdb inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3ec4fd225f0e252e6dfabc03d0903bf inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#ae3ec4fd225f0e252e6dfabc03d0903bf">initPolicy</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> Begin, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> End, <a class="el" href="classunsigned.html">unsigned</a> NumRegionInstrs)</td></tr>
<tr class="memdesc:ae3ec4fd225f0e252e6dfabc03d0903bf inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="mdescLeft">&#160;</td><td class="mdescRight">Optionally override the per-region scheduling policy.  <a href="classllvm_1_1MachineSchedStrategy.html#ae3ec4fd225f0e252e6dfabc03d0903bf">More...</a><br /></td></tr>
<tr class="separator:ae3ec4fd225f0e252e6dfabc03d0903bf inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9671665fa833900c1b7d4dafe8f7c93e inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a9671665fa833900c1b7d4dafe8f7c93e">dumpPolicy</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9671665fa833900c1b7d4dafe8f7c93e inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ee5c4dca10fa653801aa73cf1723f84 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a0ee5c4dca10fa653801aa73cf1723f84">shouldTrackPressure</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0ee5c4dca10fa653801aa73cf1723f84 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> if pressure tracking is needed before building the DAG and initializing this strategy.  <a href="classllvm_1_1MachineSchedStrategy.html#a0ee5c4dca10fa653801aa73cf1723f84">More...</a><br /></td></tr>
<tr class="separator:a0ee5c4dca10fa653801aa73cf1723f84 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1f5d487c749cd8b3fe868e48b80a84d inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#af1f5d487c749cd8b3fe868e48b80a84d">shouldTrackLaneMasks</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af1f5d487c749cd8b3fe868e48b80a84d inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if lanemasks should be tracked.  <a href="classllvm_1_1MachineSchedStrategy.html#af1f5d487c749cd8b3fe868e48b80a84d">More...</a><br /></td></tr>
<tr class="separator:af1f5d487c749cd8b3fe868e48b80a84d inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b216890fb3108d84248b54044fe2670 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a9b216890fb3108d84248b54044fe2670">doMBBSchedRegionsTopDown</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9b216890fb3108d84248b54044fe2670 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ecebd8a29fabb301a5799dc4d034667 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a2ecebd8a29fabb301a5799dc4d034667">enterMBB</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB)</td></tr>
<tr class="memdesc:a2ecebd8a29fabb301a5799dc4d034667 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tell the strategy that MBB is about to be processed.  <a href="classllvm_1_1MachineSchedStrategy.html#a2ecebd8a29fabb301a5799dc4d034667">More...</a><br /></td></tr>
<tr class="separator:a2ecebd8a29fabb301a5799dc4d034667 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1767939c59515562b576fc23075ef7df inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a1767939c59515562b576fc23075ef7df">leaveMBB</a> ()</td></tr>
<tr class="memdesc:a1767939c59515562b576fc23075ef7df inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tell the strategy that current MBB is done.  <a href="classllvm_1_1MachineSchedStrategy.html#a1767939c59515562b576fc23075ef7df">More...</a><br /></td></tr>
<tr class="separator:a1767939c59515562b576fc23075ef7df inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9b2f5ad8048d175fc88cbd6684ac720 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#af9b2f5ad8048d175fc88cbd6684ac720">registerRoots</a> ()</td></tr>
<tr class="memdesc:af9b2f5ad8048d175fc88cbd6684ac720 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="mdescLeft">&#160;</td><td class="mdescRight">Notify this strategy that all roots have been released (including those that depend on EntrySU or ExitSU).  <a href="classllvm_1_1MachineSchedStrategy.html#af9b2f5ad8048d175fc88cbd6684ac720">More...</a><br /></td></tr>
<tr class="separator:af9b2f5ad8048d175fc88cbd6684ac720 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a8386beb0371134711bb85e91c5e616 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a3a8386beb0371134711bb85e91c5e616">scheduleTree</a> (<a class="el" href="classunsigned.html">unsigned</a> SubtreeID)</td></tr>
<tr class="memdesc:a3a8386beb0371134711bb85e91c5e616 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="mdescLeft">&#160;</td><td class="mdescRight">Scheduler callback to notify that a new subtree is scheduled.  <a href="classllvm_1_1MachineSchedStrategy.html#a3a8386beb0371134711bb85e91c5e616">More...</a><br /></td></tr>
<tr class="separator:a3a8386beb0371134711bb85e91c5e616 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:adb98e755dacbd7d91a9910fe4dcea63c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#adb98e755dacbd7d91a9910fe4dcea63c">pickNodeBidrectional</a> (<a class="el" href="classbool.html">bool</a> &amp;IsTopNode)</td></tr>
<tr class="memdesc:adb98e755dacbd7d91a9910fe4dcea63c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pick the best candidate node from either the top or bottom queue.  <a href="#adb98e755dacbd7d91a9910fe4dcea63c">More...</a><br /></td></tr>
<tr class="separator:adb98e755dacbd7d91a9910fe4dcea63c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72c1f9735ae80acb1e429fa095ce3739"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#a72c1f9735ae80acb1e429fa095ce3739">pressureChange</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classbool.html">bool</a> isBotUp)</td></tr>
<tr class="memdesc:a72c1f9735ae80acb1e429fa095ce3739"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> if the instruction changes the register pressure of a register in the high pressure set.  <a href="#a72c1f9735ae80acb1e429fa095ce3739">More...</a><br /></td></tr>
<tr class="separator:a72c1f9735ae80acb1e429fa095ce3739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af64a330eb150020132eb5c092cb3f454"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#af64a330eb150020132eb5c092cb3f454">SchedulingCost</a> (<a class="el" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> &amp;Q, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, SchedCandidate &amp;Candidate, <a class="el" href="structllvm_1_1RegPressureDelta.html">RegPressureDelta</a> &amp;Delta, <a class="el" href="classbool.html">bool</a> verbose)</td></tr>
<tr class="memdesc:af64a330eb150020132eb5c092cb3f454"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single point to compute overall scheduling cost.  <a href="#af64a330eb150020132eb5c092cb3f454">More...</a><br /></td></tr>
<tr class="separator:af64a330eb150020132eb5c092cb3f454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa641d58b022e9702656e1a58369931e5"><td class="memItemLeft" align="right" valign="top">CandResult&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#aa641d58b022e9702656e1a58369931e5">pickNodeFromQueue</a> (VLIWSchedBoundary &amp;Zone, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;RPTracker, SchedCandidate &amp;Candidate)</td></tr>
<tr class="memdesc:aa641d58b022e9702656e1a58369931e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pick the best candidate from the top queue.  <a href="#aa641d58b022e9702656e1a58369931e5">More...</a><br /></td></tr>
<tr class="separator:aa641d58b022e9702656e1a58369931e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8c97fda1a0fecd51065dc8a3ce566a3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#af8c97fda1a0fecd51065dc8a3ce566a3">traceCandidate</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *Label, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> &amp;Q, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, int Cost, <a class="el" href="classllvm_1_1PressureChange.html">PressureChange</a> <a class="el" href="Mips16ISelLowering_8cpp.html#a2748566f4c443ee77aa831e63dbb5ebe">P</a>=<a class="el" href="classllvm_1_1PressureChange.html">PressureChange</a>())</td></tr>
<tr class="separator:af8c97fda1a0fecd51065dc8a3ce566a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba911ea9e1feddf77d47ae9112f534e0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#aba911ea9e1feddf77d47ae9112f534e0">readyQueueVerboseDump</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;RPTracker, SchedCandidate &amp;Candidate, <a class="el" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> &amp;Q)</td></tr>
<tr class="separator:aba911ea9e1feddf77d47ae9112f534e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html" title="ConvergingVLIWScheduler shrinks the unscheduled zone using heuristics to balance the schedule...">ConvergingVLIWScheduler</a> shrinks the unscheduled zone using heuristics to balance the schedule. </p>

<p class="definition">Definition at line <a class="el" href="HexagonMachineScheduler_8h_source.html#l00110">110</a> of file <a class="el" href="HexagonMachineScheduler_8h_source.html">HexagonMachineScheduler.h</a>.</p>
</div><h2 class="groupheader">Member Enumeration Documentation</h2>
<a id="a064685c6267d802b5275f5559001aa5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a064685c6267d802b5275f5559001aa5d">&#9670;&nbsp;</a></span>anonymous enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="classllvm_1_1SUnit.html#a26a3c0b6567d1e8cf9ac8492e6e5f62f" title="Queue id of node. ">SUnit::NodeQueueId</a>: 0 (none), 1 (top), 2 (bot), 3 (both) </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a064685c6267d802b5275f5559001aa5da40f7f0675083aaa0ae6f43946859c03b"></a>TopQID&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a064685c6267d802b5275f5559001aa5da0644396ca457428e0f89e799f32a1906"></a>BotQID&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a064685c6267d802b5275f5559001aa5da2ec88327b6f9d8705576e81f14e6a2fc"></a>LogMaxQID&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="HexagonMachineScheduler_8h_source.html#l00229">229</a> of file <a class="el" href="HexagonMachineScheduler_8h_source.html">HexagonMachineScheduler.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="aeb7ccdb955d8d00eb2e06f255a5da223"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb7ccdb955d8d00eb2e06f255a5da223">&#9670;&nbsp;</a></span>ConvergingVLIWScheduler()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::ConvergingVLIWScheduler::ConvergingVLIWScheduler </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonMachineScheduler_8h_source.html#l00235">235</a> of file <a class="el" href="HexagonMachineScheduler_8h_source.html">HexagonMachineScheduler.h</a>.</p>

<p class="reference">References <a class="el" href="TargetLibraryInfo_8cpp_source.html#l00069">initialize()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="aef655ef720977fd68fbd4bf24b5ab3d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef655ef720977fd68fbd4bf24b5ab3d8">&#9670;&nbsp;</a></span>initialize()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ConvergingVLIWScheduler::initialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *&#160;</td>
          <td class="paramname"><em>DAG</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Initialize the strategy after building the DAG for a new region. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#a42eed718d961aaef1f3715e91e3ccaf7">llvm::MachineSchedStrategy</a>.</p>

<p class="definition">Definition at line <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00253">253</a> of file <a class="el" href="HexagonMachineScheduler_8cpp_source.html">HexagonMachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l01019">llvm::TargetInstrInfo::CreateTargetMIHazardRecognizer()</a>, <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="namespacellvm.html#a5638cb35554a0468f4c7a860e9c1ab47">llvm::ForceBottomUp</a>, <a class="el" href="namespacellvm.html#a0081c790ccede18428a2821d166ef6c7">llvm::ForceTopDown</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00095">llvm::TargetSubtargetInfo::getInstrInfo()</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00156">llvm::MCSubtargetInfo::getSchedModel()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00063">llvm::TargetSchedModel::init()</a>, <a class="el" href="HexagonMachineScheduler_8cpp.html#a07b994af39993efab8b1091ac8cf8993">RPThreshold</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>, and <a class="el" href="HexagonMachineScheduler_8h_source.html#l00051">llvm::VLIWResourceModel::VLIWResourceModel()</a>.</p>

</div>
</div>
<a id="a3bee087d8d270d2eb8823dc5b9dd4e0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bee087d8d270d2eb8823dc5b9dd4e0e">&#9670;&nbsp;</a></span>pickNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * ConvergingVLIWScheduler::pickNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>IsTopNode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Pick the best node to balance the schedule. Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html" title="MachineSchedStrategy - Interface to the scheduling algorithm used by ScheduleDAGMI. ">MachineSchedStrategy</a>. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#aab4a16da4cdec2f4f4a3175834ccd4c1">llvm::MachineSchedStrategy</a>.</p>

<p class="definition">Definition at line <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00945">945</a> of file <a class="el" href="HexagonMachineScheduler_8cpp_source.html">HexagonMachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="namespacellvm.html#a5638cb35554a0468f4c7a860e9c1ab47">llvm::ForceBottomUp</a>, <a class="el" href="namespacellvm.html#a0081c790ccede18428a2821d166ef6c7">llvm::ForceTopDown</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00449">llvm::SUnit::isBottomReady()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00446">llvm::SUnit::isTopReady()</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, and <a class="el" href="SIMachineScheduler_8h_source.html#l00032">llvm::NoCand</a>.</p>

</div>
</div>
<a id="adb98e755dacbd7d91a9910fe4dcea63c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb98e755dacbd7d91a9910fe4dcea63c">&#9670;&nbsp;</a></span>pickNodeBidrectional()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * ConvergingVLIWScheduler::pickNodeBidrectional </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>IsTopNode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Pick the best candidate node from either the top or bottom queue. </p>

<p class="definition">Definition at line <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00879">879</a> of file <a class="el" href="HexagonMachineScheduler_8cpp_source.html">HexagonMachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, and <a class="el" href="SIMachineScheduler_8h_source.html#l00032">llvm::NoCand</a>.</p>

</div>
</div>
<a id="aa641d58b022e9702656e1a58369931e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa641d58b022e9702656e1a58369931e5">&#9670;&nbsp;</a></span>pickNodeFromQueue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">ConvergingVLIWScheduler::CandResult ConvergingVLIWScheduler::pickNodeFromQueue </td>
          <td>(</td>
          <td class="paramtype">VLIWSchedBoundary &amp;&#160;</td>
          <td class="paramname"><em>Zone</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;&#160;</td>
          <td class="paramname"><em>RPTracker</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">SchedCandidate &amp;&#160;</td>
          <td class="paramname"><em>Candidate</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Pick the best candidate from the top queue. </p>
<p>TODO: getMaxPressureDelta results can be mostly cached for each <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a> during DAG building. To adjust for the current scheduling location we need to maintain the number of vreg uses remaining to be top-scheduled. </p>

<p class="definition">Definition at line <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00765">765</a> of file <a class="el" href="HexagonMachineScheduler_8cpp_source.html">HexagonMachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineScheduler_8h_source.html#l00550">llvm::ReadyQueue::begin()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00599">llvm::ReadyQueue::dump()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="MachineScheduler_8h_source.html#l00552">llvm::ReadyQueue::end()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00535">llvm::ReadyQueue::getID()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02902">llvm::getWeakLeft()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00032">llvm::NoCand</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00037">llvm::NodeOrder</a>, <a class="el" href="HexagonMachineScheduler_8cpp.html#a82c2dcfe5b80d8d2ec127a3368be6a73">SchedDebugVerboseLevel</a>, and <a class="el" href="HexagonMachineScheduler_8cpp.html#a868115c553ca92aac36a98ae857b0ca2">UseNewerCandidate</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00576">SchedulingCost()</a>.</p>

</div>
</div>
<a id="a72c1f9735ae80acb1e429fa095ce3739"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72c1f9735ae80acb1e429fa095ce3739">&#9670;&nbsp;</a></span>pressureChange()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ConvergingVLIWScheduler::pressureChange </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isBotUp</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="namespacellvm_1_1Check.html">Check</a> if the instruction changes the register pressure of a register in the high pressure set. </p>
<p>The function returns a negative value if the pressure decreases and a positive value is the pressure increases. If the instruction doesn't use a high pressure register or doesn't change the register pressure, then return 0. </p>

<p class="definition">Definition at line <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00553">553</a> of file <a class="el" href="HexagonMachineScheduler_8cpp_source.html">HexagonMachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, and <a class="el" href="X86BaseInfo_8h_source.html#l00725">llvm::X86II::PD</a>.</p>

</div>
</div>
<a id="aba911ea9e1feddf77d47ae9112f534e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba911ea9e1feddf77d47ae9112f534e0">&#9670;&nbsp;</a></span>readyQueueVerboseDump()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ConvergingVLIWScheduler::readyQueueVerboseDump </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;&#160;</td>
          <td class="paramname"><em>RPTracker</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">SchedCandidate &amp;&#160;</td>
          <td class="paramname"><em>Candidate</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> &amp;&#160;</td>
          <td class="paramname"><em>Q</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00497">497</a> of file <a class="el" href="HexagonMachineScheduler_8cpp_source.html">HexagonMachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineScheduler_8h_source.html#l00550">llvm::ReadyQueue::begin()</a>, <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="MachineScheduler_8h_source.html#l00552">llvm::ReadyQueue::end()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00502">llvm::RegPressureTracker::getMaxPressureDelta()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00537">llvm::ReadyQueue::getName()</a>, and <a class="el" href="MD5_8cpp_source.html#l00058">I</a>.</p>

</div>
</div>
<a id="a241c866b4c0500ad383acfd1d87d3983"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a241c866b4c0500ad383acfd1d87d3983">&#9670;&nbsp;</a></span>releaseBottomNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ConvergingVLIWScheduler::releaseBottomNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>When all successor dependencies have been resolved, free this node for bottom-up scheduling. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#aee56664b72ea174c22ef095dc828a0b5">llvm::MachineSchedStrategy</a>.</p>

<p class="definition">Definition at line <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00304">304</a> of file <a class="el" href="HexagonMachineScheduler_8cpp_source.html">HexagonMachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00300">llvm::SUnit::BotReadyCycle</a>, <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00373">llvm::SUnit::getInstr()</a>, <a class="el" href="TargetSchedule_8h_source.html#l00099">llvm::TargetSchedModel::getIssueWidth()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00107">llvm::TargetSchedModel::getNumMicroOps()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02902">llvm::getWeakLeft()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00275">llvm::SUnit::isCall</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00284">llvm::SUnit::isScheduled</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="Alignment_8h_source.html#l00390">llvm::max()</a>, <a class="el" href="ScheduleHazardRecognizer_8h_source.html#l00038">llvm::ScheduleHazardRecognizer::NoHazard</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00257">llvm::SUnit::Succs</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00299">llvm::SUnit::TopReadyCycle</a>.</p>

</div>
</div>
<a id="ad8c1e5b05c8d75032ef68b1282aef2b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8c1e5b05c8d75032ef68b1282aef2b2">&#9670;&nbsp;</a></span>releaseTopNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ConvergingVLIWScheduler::releaseTopNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>When all predecessor dependencies have been resolved, free this node for top-down scheduling. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#a870625307391612fc91db410cf9820b0">llvm::MachineSchedStrategy</a>.</p>

<p class="definition">Definition at line <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00288">288</a> of file <a class="el" href="HexagonMachineScheduler_8cpp_source.html">HexagonMachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00142">llvm::SDep::getLatency()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00480">llvm::SDep::getSUnit()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00284">llvm::SUnit::isScheduled</a>, <a class="el" href="Alignment_8h_source.html#l00390">llvm::max()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00256">llvm::SUnit::Preds</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00299">llvm::SUnit::TopReadyCycle</a>.</p>

</div>
</div>
<a id="a5b23d7e688d2aeeae0f12d2a32314857"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b23d7e688d2aeeae0f12d2a32314857">&#9670;&nbsp;</a></span>reportPackets()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::ConvergingVLIWScheduler::reportPackets </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonMachineScheduler_8h_source.html#l00247">247</a> of file <a class="el" href="HexagonMachineScheduler_8h_source.html">HexagonMachineScheduler.h</a>.</p>

<p class="reference">References <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>.</p>

</div>
</div>
<a id="ab76f5e165cdf261f940b854e739a789b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab76f5e165cdf261f940b854e739a789b">&#9670;&nbsp;</a></span>schedNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ConvergingVLIWScheduler::schedNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsTopNode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Update the scheduler's state after scheduling a node. </p>
<p>This is the same node that was just returned by <a class="el" href="classllvm_1_1ConvergingVLIWScheduler.html#a3bee087d8d270d2eb8823dc5b9dd4e0e" title="Pick the best node to balance the schedule. Implements MachineSchedStrategy. ">pickNode()</a>. However, <a class="el" href="classllvm_1_1VLIWMachineScheduler.html" title="Extend the standard ScheduleDAGMI to provide more context and override the top-level schedule() drive...">VLIWMachineScheduler</a> needs to update it's state based on the current cycle before <a class="el" href="classllvm_1_1MachineSchedStrategy.html" title="MachineSchedStrategy - Interface to the scheduling algorithm used by ScheduleDAGMI. ">MachineSchedStrategy</a> does. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#a3be6a6d3b879d048d8df6ae13c7b9698">llvm::MachineSchedStrategy</a>.</p>

<p class="definition">Definition at line <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00994">994</a> of file <a class="el" href="HexagonMachineScheduler_8cpp_source.html">HexagonMachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAG_8h_source.html#l00300">llvm::SUnit::BotReadyCycle</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00299">llvm::SUnit::TopReadyCycle</a>.</p>

</div>
</div>
<a id="af64a330eb150020132eb5c092cb3f454"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af64a330eb150020132eb5c092cb3f454">&#9670;&nbsp;</a></span>SchedulingCost()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ConvergingVLIWScheduler::SchedulingCost </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> &amp;&#160;</td>
          <td class="paramname"><em>Q</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">SchedCandidate &amp;&#160;</td>
          <td class="paramname"><em>Candidate</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1RegPressureDelta.html">RegPressureDelta</a> &amp;&#160;</td>
          <td class="paramname"><em>Delta</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>verbose</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Single point to compute overall scheduling cost. </p>
<p>TODO: More heuristics will be used soon. </p>

<p class="definition">Definition at line <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00576">576</a> of file <a class="el" href="HexagonMachineScheduler_8cpp_source.html">HexagonMachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="HexagonMachineScheduler_8cpp.html#a77ac1ef072c8fd78bb1fd86362cc1334">CheckEarlyAvail</a>, <a class="el" href="RegisterPressure_8h_source.html#l00241">llvm::RegPressureDelta::CriticalMax</a>, <a class="el" href="RegisterPressure_8h_source.html#l00242">llvm::RegPressureDelta::CurrentMax</a>, <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00240">llvm::RegPressureDelta::Excess</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00398">llvm::SUnit::getDepth()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00406">llvm::SUnit::getHeight()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00535">llvm::ReadyQueue::getID()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00373">llvm::SUnit::getInstr()</a>, <a class="el" href="HexagonSubtarget_8h_source.html#l00103">llvm::HexagonSubtarget::getInstrInfo()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00142">llvm::SDep::getLatency()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00480">llvm::SDep::getSUnit()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00125">llvm::PressureChange::getUnitInc()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02902">llvm::getWeakLeft()</a>, <a class="el" href="HexagonMachineScheduler_8cpp.html#ab7ff38077145b42b02b6c7d6796d29c1">IgnoreBBRegPressure</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00211">llvm::SDep::isAssignedRegDep()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00362">llvm::SUnit::isInstr()</a>, <a class="el" href="MachineInstr_8h_source.html#l00668">llvm::MachineInstr::isPseudo()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00284">llvm::SUnit::isScheduled</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00285">llvm::SUnit::isScheduleHigh</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00521">isSingleUnscheduledPred()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00536">isSingleUnscheduledSucc()</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00765">pickNodeFromQueue()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00256">llvm::SUnit::Preds</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00569">PriorityOne</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00571">PriorityThree</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00570">PriorityTwo</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00572">ScaleTwo</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06317">SI</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00257">llvm::SUnit::Succs</a>.</p>

</div>
</div>
<a id="af8c97fda1a0fecd51065dc8a3ce566a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8c97fda1a0fecd51065dc8a3ce566a3">&#9670;&nbsp;</a></span>traceCandidate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ConvergingVLIWScheduler::traceCandidate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *&#160;</td>
          <td class="paramname"><em>Label</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> &amp;&#160;</td>
          <td class="paramname"><em>Q</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>Cost</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1PressureChange.html">PressureChange</a>&#160;</td>
          <td class="paramname"><em>P</em> = <code><a class="el" href="classllvm_1_1PressureChange.html">PressureChange</a>()</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00484">484</a> of file <a class="el" href="HexagonMachineScheduler_8cpp_source.html">HexagonMachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00537">llvm::ReadyQueue::getName()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00115">llvm::PressureChange::getPSet()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00125">llvm::PressureChange::getUnitInc()</a>, and <a class="el" href="RegisterPressure_8h_source.html#l00113">llvm::PressureChange::isValid()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>lib/Target/Hexagon/<a class="el" href="HexagonMachineScheduler_8h_source.html">HexagonMachineScheduler.h</a></li>
<li>lib/Target/Hexagon/<a class="el" href="HexagonMachineScheduler_8cpp_source.html">HexagonMachineScheduler.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:16:31 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
