#ifndef ESP_CONSTANTS_H

#define ESP_CONSTANTS_H
// Leon3
#define CFG_LEON3_NCPU_MAX 4ULL
#define CFG_LEON3_DSU_DEF_IPMSB 0x803BULL
#define CFG_LEON3_DSU_DEF_IPLSB 0x14C0ULL
#define CFG_LEON3_DSU_DEF_ETHMSB 0x020000ULL
#define CFG_LEON3_DSU_DEF_ETHLSB 0x00aabbULL

#define CFG_LEON3_NAHBS 16ULL
#define CFG_LEON3_NAPBS 32ULL

#define CFG_LEON3_AHB_TABLE 0xfffff000ULL
#define CFG_LEON3_APB_TABLE 0xff000ULL

// Address range is disabled if (MASK is 0xffffffff)
#define CFG_LEON3_AHB_ROM_ADDR 0x0ULL
#define CFG_LEON3_AHB_ROM_MASK 0xe0000000ULL
#define CFG_LEON3_AHB_IO_ADDR 0x20000000ULL
#define CFG_LEON3_AHB_IO_MASK 0xffffffffULL
#define CFG_LEON3_AHB_RAM_ADDR 0x40000000ULL
#define CFG_LEON3_AHB_RAM_MASK 0xffffffffULL
#define CFG_LEON3_AHB_APB_ADDR 0x80000000ULL
#define CFG_LEON3_AHB_APB_MASK 0xf0000000ULL
#define CFG_LEON3_AHB_DSU3_ADDR 0x90000000ULL
#define CFG_LEON3_AHB_DSU3_MASK 0xf0000000ULL
#define CFG_LEON3_AHB_DDR_ADDR 0x40000000ULL
#define CFG_LEON3_AHB_DDR_MASK 0xC0000000ULL
#define CFG_LEON3_AHB_FB_ADDR 0xb0100000ULL
#define CFG_LEON3_AHB_FB_MASK 0xfff00000ULL

#define CFG_LEON3_APB_MCTRL_ADDR 0x0ULL
#define CFG_LEON3_APB_MCTRL_MASK 0xfff00ULL
#define CFG_LEON3_APB_UART_ADDR 0x100ULL
#define CFG_LEON3_APB_UART_MASK 0xfff00ULL
#define CFG_LEON3_APB_IRQMP_ADDR 0x200ULL
#define CFG_LEON3_APB_IRQMP_MASK 0xfff00ULL
#define CFG_LEON3_APB_GPTIMER_ADDR 0x300ULL
#define CFG_LEON3_APB_GPTIMER_MASK 0xfff00ULL
#define CFG_LEON3_APB_SVGA_ADDR 0x600ULL
#define CFG_LEON3_APB_SVGA_MASK 0xfff00ULL
#define CFG_LEON3_APB_GRETH_ADDR 0x80000ULL
#define CFG_LEON3_APB_GRETH_MASK 0xf0000ULL
#define CFG_LEON3_APB_SGMII_ADDR 0x1000ULL
#define CFG_LEON3_APB_SGMII_MASK 0xff000ULL
#define CFG_LEON3_APB_ESP_POWERCTRL_ADDR 0x4ULL
#define CFG_LEON3_APB_ESP_POWERCTRL_MASK 0xfff00ULL
#define CFG_LEON3_APB_ESP_ACCELERATORS_ADDR 0x90000ULL
#define CFG_LEON3_APB_ESP_ACCELERATORS_MASK 0xfff00ULL


// Zynq
#define CFG_ZYNQ_PL_ADDR 0x40000000ULL

// GRLIB
#define CFG_GRLIB_GRETH_ENABLE 1
#define CFG_GRLIB_DSU_ENABLE 1
#define CFG_GRLIB_DSU_ETH 1
#define CFG_GRLIB_UART_ENABLE 1
#define CFG_GRLIB_GPT_ENABLE 1
#define CFG_GRLIB_IRQ3_ENABLE 1

#endif /* ESP_CONSTANTS_H */
