INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/snownp/ECE433/Final Project/ECE433_PongVGA/PongGame2021FallPhase2_JD_NS/PongGame2021FallPhase2_JD_NS.srcs/sources_1/imports/Term Project Source Files Folder-20211025/CRTClock2020Template.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CRTClock2020Template
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/snownp/ECE433/Final Project/ECE433_PongVGA/PongGame2021FallPhase2_JD_NS/PongGame2021FallPhase2_JD_NS.srcs/sources_1/imports/Term Project Source Files Folder-20211025/CRTcontroller2020fall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CRTcontroller2020fall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/snownp/ECE433/Final Project/ECE433_PongVGA/PongGame2021FallPhase2_JD_NS/PongGame2021FallPhase2_JD_NS.srcs/sources_1/imports/Term Project Source Files Folder-20211025/ClockedNegativeOneShot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockedNegativeOneShot
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/snownp/ECE433/Final Project/ECE433_PongVGA/PongGame2021FallPhase2_JD_NS/PongGame2021FallPhase2_JD_NS.srcs/sources_1/imports/Term Project Source Files Folder-20211025/UniversalCounter2020fall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UniversalCounter2020fall
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/snownp/ECE433/Final Project/ECE433_PongVGA/PongGame2021FallPhase2_JD_NS/PongGame2021FallPhase2_JD_NS.srcs/sources_1/imports/Term Project Source Files Folder-20211025/hsyncModule2020fall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hsyncModule2020fall
INFO: [VRFC 10-2458] undeclared symbol PixelClockOneShot, assumed default net type wire [C:/Users/snownp/ECE433/Final Project/ECE433_PongVGA/PongGame2021FallPhase2_JD_NS/PongGame2021FallPhase2_JD_NS.srcs/sources_1/imports/Term Project Source Files Folder-20211025/hsyncModule2020fall.v:22]
WARNING: [VRFC 10-3380] identifier 'EndCount' is used before its declaration [C:/Users/snownp/ECE433/Final Project/ECE433_PongVGA/PongGame2021FallPhase2_JD_NS/PongGame2021FallPhase2_JD_NS.srcs/sources_1/imports/Term Project Source Files Folder-20211025/hsyncModule2020fall.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/snownp/ECE433/Final Project/ECE433_PongVGA/PongGame2021FallPhase2_JD_NS/PongGame2021FallPhase2_JD_NS.srcs/sources_1/imports/Term Project Source Files Folder-20211025/vsyncModule2020fallTemplate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vsyncModule2020fallTemplate
INFO: [VRFC 10-2458] undeclared symbol LineEndOneShot, assumed default net type wire [C:/Users/snownp/ECE433/Final Project/ECE433_PongVGA/PongGame2021FallPhase2_JD_NS/PongGame2021FallPhase2_JD_NS.srcs/sources_1/imports/Term Project Source Files Folder-20211025/vsyncModule2020fallTemplate.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/snownp/ECE433/Final Project/ECE433_PongVGA/PongGame2021FallPhase2_JD_NS/PongGame2021FallPhase2_JD_NS.srcs/sim_1/imports/Term Project Source Files Folder-20211025/CRTcontrollerr2020fall_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CRTcontroller2020fall_tb
