\hypertarget{union_p_o_r_t___d_i_r_s_e_t___type}{}\doxysection{PORT\+\_\+\+DIRSET\+\_\+\+Type Union Reference}
\label{union_p_o_r_t___d_i_r_s_e_t___type}\index{PORT\_DIRSET\_Type@{PORT\_DIRSET\_Type}}
\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{union_p_o_r_t___d_i_r_s_e_t___type_a1e7d0b9e74b309e4d862605fddf67290}{DIRSET}}:32\\
\} \mbox{\hyperlink{union_p_o_r_t___d_i_r_s_e_t___type_af9e4f3170245b42eace92458c218701a}{bit}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{union_p_o_r_t___d_i_r_s_e_t___type_a53c38c4c9c795b053c964d4ca9db6966}{reg}}
\end{DoxyCompactItemize}


\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{union_p_o_r_t___d_i_r_s_e_t___type_af9e4f3170245b42eace92458c218701a}\label{union_p_o_r_t___d_i_r_s_e_t___type_af9e4f3170245b42eace92458c218701a}} 
\index{PORT\_DIRSET\_Type@{PORT\_DIRSET\_Type}!bit@{bit}}
\index{bit@{bit}!PORT\_DIRSET\_Type@{PORT\_DIRSET\_Type}}
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily struct  \{ ... \}  PORT\+\_\+\+DIRSET\+\_\+\+Type\+::bit}

Structure used for bit access ~\newline
 \mbox{\Hypertarget{union_p_o_r_t___d_i_r_s_e_t___type_a1e7d0b9e74b309e4d862605fddf67290}\label{union_p_o_r_t___d_i_r_s_e_t___type_a1e7d0b9e74b309e4d862605fddf67290}} 
\index{PORT\_DIRSET\_Type@{PORT\_DIRSET\_Type}!DIRSET@{DIRSET}}
\index{DIRSET@{DIRSET}!PORT\_DIRSET\_Type@{PORT\_DIRSET\_Type}}
\doxysubsubsection{\texorpdfstring{DIRSET}{DIRSET}}
{\footnotesize\ttfamily uint32\+\_\+t PORT\+\_\+\+DIRSET\+\_\+\+Type\+::\+DIRSET}

bit\+: 0..31 \mbox{\hyperlink{struct_port}{Port}} Data Direction Set ~\newline
 \mbox{\Hypertarget{union_p_o_r_t___d_i_r_s_e_t___type_a53c38c4c9c795b053c964d4ca9db6966}\label{union_p_o_r_t___d_i_r_s_e_t___type_a53c38c4c9c795b053c964d4ca9db6966}} 
\index{PORT\_DIRSET\_Type@{PORT\_DIRSET\_Type}!reg@{reg}}
\index{reg@{reg}!PORT\_DIRSET\_Type@{PORT\_DIRSET\_Type}}
\doxysubsubsection{\texorpdfstring{reg}{reg}}
{\footnotesize\ttfamily uint32\+\_\+t PORT\+\_\+\+DIRSET\+\_\+\+Type\+::reg}

Type used for register access ~\newline
 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+ASF/sam0/utils/cmsis/samd20/include/component/\mbox{\hyperlink{utils_2cmsis_2samd20_2include_2component_2port_8h}{port.\+h}}\end{DoxyCompactItemize}
