module Memory (
	iRamAddress,
	iRamEnable, 
	iRamRW,
	iRamClk,
	iData,
	oData
);

input [11:0] iRamAddress;
input iRamEnable;
input iRamRW;
input iRamClk;

input [31:0] iData;
output [31:0] oData;

reg [31:0] RAM_Data [31:0];

always @(posedge Ramclk)
begin

	case(iRamEnable)
		1'b1: RAM_Data[iRamAddress] = iData; //write
		default: oData = RAM_Data[iRamAddress]; //read
	endcase
	
end
endmodule