#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000196e6e44360 .scope module, "cpu" "cpu" 2 204;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PCOUT";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
v00000196e6ecbf90_0 .net "ALUINMUX", 0 0, v00000196e6e57df0_0;  1 drivers
v00000196e6ecd4d0_0 .net "ALUMUXOUT", 7 0, v00000196e6ecc710_0;  1 drivers
v00000196e6ecc030_0 .net "ALUOP", 2 0, v00000196e6e444f0_0;  1 drivers
v00000196e6ecc7b0_0 .net "ALURESULT", 7 0, v00000196e6ec9c60_0;  1 drivers
o00000196e6e73768 .functor BUFZ 1, C4<z>; HiZ drive
v00000196e6ecd570_0 .net "CLK", 0 0, o00000196e6e73768;  0 drivers
o00000196e6e73648 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000196e6eccf30_0 .net "IMMIDIATE", 7 0, o00000196e6e73648;  0 drivers
o00000196e6e73ca8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000196e6eccd50_0 .net "INSTRUCTION", 31 0, o00000196e6e73ca8;  0 drivers
o00000196e6e73078 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000196e6ecc0d0_0 .net "OPCODE", 7 0, o00000196e6e73078;  0 drivers
v00000196e6eccad0_0 .net "PCOUT", 31 0, v00000196e6ecc170_0;  1 drivers
o00000196e6e738b8 .functor BUFZ 3, C4<zzz>; HiZ drive
v00000196e6ecc850_0 .net "READREG1", 2 0, o00000196e6e738b8;  0 drivers
o00000196e6e73918 .functor BUFZ 3, C4<zzz>; HiZ drive
v00000196e6ecd070_0 .net "READREG2", 2 0, o00000196e6e73918;  0 drivers
v00000196e6eccdf0_0 .net "REGMUXSELECT", 0 0, v00000196e6ec93a0_0;  1 drivers
v00000196e6eccfd0_0 .net "REGOUT1", 7 0, v00000196e6ecd2f0_0;  1 drivers
v00000196e6ecc8f0_0 .net "REGOUT2", 7 0, L_00000196e6e69260;  1 drivers
o00000196e6e73798 .functor BUFZ 1, C4<z>; HiZ drive
v00000196e6ecd390_0 .net "RESET", 0 0, o00000196e6e73798;  0 drivers
v00000196e6ecc990_0 .net "TWOS_COMP", 7 0, v00000196e6eccb70_0;  1 drivers
v00000196e6ecce90_0 .net "TWOS_COMP_SELECT", 7 0, v00000196e6ecc2b0_0;  1 drivers
v00000196e6ecd610_0 .net "WRITEENABLE", 0 0, v00000196e6ec91c0_0;  1 drivers
o00000196e6e73888 .functor BUFZ 3, C4<zzz>; HiZ drive
v00000196e6ecbc70_0 .net "WRITEREG", 2 0, o00000196e6e73888;  0 drivers
S_00000196e6e57c60 .scope module, "CU" "control_unit" 2 241, 2 96 0, S_00000196e6e44360;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPCODE";
    .port_info 1 /OUTPUT 3 "ALU_OP";
    .port_info 2 /OUTPUT 1 "ALU_SRC";
    .port_info 3 /OUTPUT 1 "REG_WRITE";
    .port_info 4 /OUTPUT 1 "TWOS_COMP";
v00000196e6e444f0_0 .var "ALU_OP", 2 0;
v00000196e6e57df0_0 .var "ALU_SRC", 0 0;
v00000196e6e57e90_0 .var "MEM_READ", 0 0;
v00000196e6f6e0c0_0 .var "MEM_TO_REG", 0 0;
v00000196e6ec9120_0 .var "MEM_WRITE", 0 0;
v00000196e6ec9080_0 .net "OPCODE", 7 0, o00000196e6e73078;  alias, 0 drivers
v00000196e6ec9ee0_0 .var "REG_DEST", 0 0;
v00000196e6ec91c0_0 .var "REG_WRITE", 0 0;
v00000196e6ec93a0_0 .var "TWOS_COMP", 0 0;
E_00000196e6e3c340 .event anyedge, v00000196e6ec9080_0;
S_00000196e6f6e160 .scope module, "alu" "alu" 2 249, 3 45 0, S_00000196e6e44360;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 8 "select";
v00000196e6ec96c0_0 .net "ADD_RESULT", 7 0, v00000196e6ec9620_0;  1 drivers
v00000196e6ec9d00_0 .net "AND_RESULT", 7 0, L_00000196e6e69340;  1 drivers
v00000196e6ec9760_0 .net "DATA1", 7 0, v00000196e6ecd2f0_0;  alias, 1 drivers
v00000196e6ec9300_0 .net "DATA2", 7 0, v00000196e6ecc2b0_0;  alias, 1 drivers
v00000196e6ec9800_0 .net "MOV_RESULT", 7 0, L_00000196e6e692d0;  1 drivers
v00000196e6ec9b20_0 .net "OR_RESULT", 7 0, L_00000196e6e693b0;  1 drivers
v00000196e6ec9c60_0 .var "RESULT", 7 0;
v00000196e6ec9da0_0 .net "select", 7 0, v00000196e6ec9c60_0;  alias, 1 drivers
E_00000196e6e3be40/0 .event anyedge, v00000196e6ec9c60_0, v00000196e6ec94e0_0, v00000196e6ec9620_0, v00000196e6ec9bc0_0;
E_00000196e6e3be40/1 .event anyedge, v00000196e6ec9260_0;
E_00000196e6e3be40 .event/or E_00000196e6e3be40/0, E_00000196e6e3be40/1;
S_00000196e6f6e2f0 .scope module, "u0" "mov_module" 3 58, 3 3 0, S_00000196e6f6e160;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_00000196e6e692d0 .functor BUFZ 8, v00000196e6ecc2b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000196e6ec9440_0 .net "DATA2", 7 0, v00000196e6ecc2b0_0;  alias, 1 drivers
v00000196e6ec94e0_0 .net "RESULT", 7 0, L_00000196e6e692d0;  alias, 1 drivers
S_00000196e6e542d0 .scope module, "u1" "add_module" 3 59, 3 11 0, S_00000196e6f6e160;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v00000196e6ec9580_0 .net "DATA1", 7 0, v00000196e6ecd2f0_0;  alias, 1 drivers
v00000196e6ec98a0_0 .net "DATA2", 7 0, v00000196e6ecc2b0_0;  alias, 1 drivers
v00000196e6ec9620_0 .var "RESULT", 7 0;
E_00000196e6e3cec0 .event anyedge, v00000196e6ec9440_0, v00000196e6ec9580_0;
S_00000196e6e54460 .scope module, "u3" "and_module" 3 60, 3 26 0, S_00000196e6f6e160;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_00000196e6e69340 .functor AND 8, v00000196e6ecd2f0_0, v00000196e6ecc2b0_0, C4<11111111>, C4<11111111>;
v00000196e6ec9940_0 .net "DATA1", 7 0, v00000196e6ecd2f0_0;  alias, 1 drivers
v00000196e6ec9f80_0 .net "DATA2", 7 0, v00000196e6ecc2b0_0;  alias, 1 drivers
v00000196e6ec9bc0_0 .net "RESULT", 7 0, L_00000196e6e69340;  alias, 1 drivers
S_00000196e6e5a2f0 .scope module, "u4" "or_module" 3 61, 3 35 0, S_00000196e6f6e160;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_00000196e6e693b0 .functor OR 8, v00000196e6ecd2f0_0, v00000196e6ecc2b0_0, C4<00000000>, C4<00000000>;
v00000196e6ec99e0_0 .net "DATA1", 7 0, v00000196e6ecd2f0_0;  alias, 1 drivers
v00000196e6ec9a80_0 .net "DATA2", 7 0, v00000196e6ecc2b0_0;  alias, 1 drivers
v00000196e6ec9260_0 .net "RESULT", 7 0, L_00000196e6e693b0;  alias, 1 drivers
S_00000196e6e5a480 .scope module, "alu_in_mux" "mux_module" 2 248, 2 24 0, S_00000196e6e44360;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 1 "SELECT";
v00000196e6ec9e40_0 .net "DATA1", 7 0, v00000196e6ecc2b0_0;  alias, 1 drivers
v00000196e6ecc5d0_0 .net "DATA2", 7 0, o00000196e6e73648;  alias, 0 drivers
v00000196e6ecc710_0 .var "RESULT", 7 0;
v00000196e6ecd110_0 .net "SELECT", 0 0, v00000196e6e57df0_0;  alias, 1 drivers
E_00000196e6e3d7c0 .event anyedge, v00000196e6e57df0_0, v00000196e6ecc5d0_0, v00000196e6ec9440_0;
S_00000196e6e689a0 .scope module, "pc" "programme_counter" 2 238, 2 47 0, S_00000196e6e44360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "RESULT";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "CLK";
v00000196e6ecd6b0_0 .net "CLK", 0 0, o00000196e6e73768;  alias, 0 drivers
v00000196e6ecd430_0 .net "RESET", 0 0, o00000196e6e73798;  alias, 0 drivers
v00000196e6ecc170_0 .var "RESULT", 31 0;
E_00000196e6e3ce80 .event posedge, v00000196e6ecd6b0_0;
S_00000196e6e68b30 .scope module, "reg_file" "reg_file" 2 245, 4 4 0, S_00000196e6e44360;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_00000196e6e69260 .functor BUFZ 8, v00000196e6ecc3f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000196e6ecb950_0 .net "CLK", 0 0, o00000196e6e73768;  alias, 0 drivers
v00000196e6ecd750_0 .net "IN", 7 0, v00000196e6ec9c60_0;  alias, 1 drivers
v00000196e6ecd1b0_0 .net "INADDRESS", 2 0, o00000196e6e73888;  alias, 0 drivers
v00000196e6ecccb0_0 .net "OUT1", 7 0, v00000196e6ecd2f0_0;  alias, 1 drivers
v00000196e6ecd250_0 .net "OUT1ADDRESS", 2 0, o00000196e6e738b8;  alias, 0 drivers
v00000196e6ecb9f0_0 .net "OUT2", 7 0, L_00000196e6e69260;  alias, 1 drivers
v00000196e6ecc490_0 .net "OUT2ADDRESS", 2 0, o00000196e6e73918;  alias, 0 drivers
v00000196e6ecba90_0 .net "RESET", 0 0, o00000196e6e73798;  alias, 0 drivers
v00000196e6ecbbd0_0 .net "WRITE", 0 0, v00000196e6ec91c0_0;  alias, 1 drivers
v00000196e6ecd2f0_0 .var "out1_reg", 7 0;
v00000196e6ecc3f0_0 .var "out2_reg", 7 0;
v00000196e6ecbe50 .array "registers", 0 7, 7 0;
S_00000196e6e5fbd0 .scope module, "register_out_mux" "mux_module" 2 247, 2 24 0, S_00000196e6e44360;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 1 "SELECT";
v00000196e6ecc670_0 .net "DATA1", 7 0, L_00000196e6e69260;  alias, 1 drivers
v00000196e6ecb8b0_0 .net "DATA2", 7 0, v00000196e6eccb70_0;  alias, 1 drivers
v00000196e6ecc2b0_0 .var "RESULT", 7 0;
v00000196e6ecbef0_0 .net "SELECT", 0 0, v00000196e6ec93a0_0;  alias, 1 drivers
E_00000196e6e3ca00 .event anyedge, v00000196e6ec93a0_0, v00000196e6ecb8b0_0, v00000196e6ecb9f0_0;
S_00000196e6e5fd60 .scope module, "twoscomp" "twos_complement" 2 246, 2 36 0, S_00000196e6e44360;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA";
    .port_info 1 /OUTPUT 8 "RESULT";
v00000196e6ecc530_0 .net "DATA", 7 0, L_00000196e6e69260;  alias, 1 drivers
v00000196e6eccb70_0 .var "RESULT", 7 0;
E_00000196e6e3cf80 .event anyedge, v00000196e6ecb9f0_0;
S_00000196e6e57ad0 .scope module, "instruction_decoder" "instruction_decoder" 2 71;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INSTRUCTION";
    .port_info 1 /OUTPUT 8 "OPCODE";
    .port_info 2 /OUTPUT 3 "REGISTER_1";
    .port_info 3 /OUTPUT 3 "REGISTER_2";
    .port_info 4 /OUTPUT 3 "REGISTER_DEST";
    .port_info 5 /OUTPUT 5 "SH_AMT";
    .port_info 6 /OUTPUT 6 "FUNC";
    .port_info 7 /OUTPUT 16 "IMMIDIATE";
    .port_info 8 /OUTPUT 26 "ADDRESS";
v00000196e6ecc210_0 .var "ADDRESS", 25 0;
v00000196e6ecbd10_0 .var "FUNC", 5 0;
v00000196e6ecbdb0_0 .var "IMMIDIATE", 15 0;
o00000196e6e73e28 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000196e6ecc350_0 .net "INSTRUCTION", 31 0, o00000196e6e73e28;  0 drivers
v00000196e6ecca30_0 .var "OPCODE", 7 0;
v00000196e6eccc10_0 .var "REGISTER_1", 2 0;
v00000196e6ecf6c0_0 .var "REGISTER_2", 2 0;
v00000196e6ecf120_0 .var "REGISTER_DEST", 2 0;
v00000196e6ecf760_0 .var "SH_AMT", 4 0;
E_00000196e6e3cac0 .event anyedge, v00000196e6ecc350_0;
    .scope S_00000196e6e689a0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000196e6ecc170_0, 0;
    %end;
    .thread T_0;
    .scope S_00000196e6e689a0;
T_1 ;
    %wait E_00000196e6e3ce80;
    %delay 1, 0;
    %load/vec4 v00000196e6ecd430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000196e6ecc170_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000196e6ecc170_0;
    %addi 4, 0, 32;
    %assign/vec4 v00000196e6ecc170_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000196e6e57c60;
T_2 ;
    %wait E_00000196e6e3c340;
    %load/vec4 v00000196e6ec9080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000196e6e444f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000196e6ec93a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000196e6e57df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000196e6ec91c0_0, 0, 1;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000196e6e444f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000196e6ec93a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000196e6e57df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000196e6ec91c0_0, 0, 1;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000196e6e444f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000196e6ec93a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000196e6e57df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000196e6ec91c0_0, 0, 1;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000196e6e444f0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000196e6ec93a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000196e6e57df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000196e6ec91c0_0, 0, 1;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000196e6e444f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000196e6ec93a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000196e6e57df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000196e6ec91c0_0, 0, 1;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000196e6e444f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000196e6ec93a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000196e6e57df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000196e6ec91c0_0, 0, 1;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000196e6e68b30;
T_3 ;
    %wait E_00000196e6e3ce80;
    %load/vec4 v00000196e6ecba90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v00000196e6ecbe50, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v00000196e6ecbe50, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v00000196e6ecbe50, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v00000196e6ecbe50, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v00000196e6ecbe50, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v00000196e6ecbe50, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v00000196e6ecbe50, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v00000196e6ecbe50, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000196e6ecbbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v00000196e6ecd750_0;
    %load/vec4 v00000196e6ecd1b0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v00000196e6ecbe50, 0, 4;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v00000196e6ecd250_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000196e6ecbe50, 4;
    %assign/vec4 v00000196e6ecd2f0_0, 2;
    %load/vec4 v00000196e6ecc490_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000196e6ecbe50, 4;
    %assign/vec4 v00000196e6ecc3f0_0, 2;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000196e6e5fd60;
T_4 ;
    %wait E_00000196e6e3cf80;
    %delay 1, 0;
    %load/vec4 v00000196e6ecc530_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v00000196e6eccb70_0, 0, 8;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000196e6e5fbd0;
T_5 ;
    %wait E_00000196e6e3ca00;
    %load/vec4 v00000196e6ecbef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.0, 8;
    %load/vec4 v00000196e6ecb8b0_0;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v00000196e6ecc670_0;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %store/vec4 v00000196e6ecc2b0_0, 0, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000196e6e5a480;
T_6 ;
    %wait E_00000196e6e3d7c0;
    %load/vec4 v00000196e6ecd110_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.0, 8;
    %load/vec4 v00000196e6ecc5d0_0;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v00000196e6ec9e40_0;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %store/vec4 v00000196e6ecc710_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000196e6e542d0;
T_7 ;
    %wait E_00000196e6e3cec0;
    %load/vec4 v00000196e6ec98a0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_7.0, 5;
    %load/vec4 v00000196e6ec9580_0;
    %load/vec4 v00000196e6ec98a0_0;
    %sub;
    %store/vec4 v00000196e6ec9620_0, 0, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000196e6ec9580_0;
    %load/vec4 v00000196e6ec98a0_0;
    %add;
    %store/vec4 v00000196e6ec9620_0, 0, 8;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000196e6f6e160;
T_8 ;
    %wait E_00000196e6e3be40;
    %load/vec4 v00000196e6ec9da0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.0 ;
    %delay 1, 0;
    %load/vec4 v00000196e6ec9800_0;
    %store/vec4 v00000196e6ec9c60_0, 0, 8;
    %jmp T_8.4;
T_8.1 ;
    %delay 2, 0;
    %load/vec4 v00000196e6ec96c0_0;
    %store/vec4 v00000196e6ec9c60_0, 0, 8;
    %jmp T_8.4;
T_8.2 ;
    %delay 1, 0;
    %load/vec4 v00000196e6ec9d00_0;
    %store/vec4 v00000196e6ec9c60_0, 0, 8;
    %jmp T_8.4;
T_8.3 ;
    %delay 1, 0;
    %load/vec4 v00000196e6ec9b20_0;
    %store/vec4 v00000196e6ec9c60_0, 0, 8;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000196e6e57ad0;
T_9 ;
    %wait E_00000196e6e3cac0;
    %delay 1, 0;
    %load/vec4 v00000196e6ecc350_0;
    %parti/s 9, 24, 6;
    %pad/u 8;
    %store/vec4 v00000196e6ecca30_0, 0, 8;
    %load/vec4 v00000196e6ecc350_0;
    %parti/s 9, 8, 5;
    %pad/u 3;
    %store/vec4 v00000196e6eccc10_0, 0, 3;
    %load/vec4 v00000196e6ecc350_0;
    %parti/s 9, 0, 2;
    %pad/u 3;
    %store/vec4 v00000196e6ecf6c0_0, 0, 3;
    %load/vec4 v00000196e6ecc350_0;
    %parti/s 9, 16, 6;
    %pad/u 3;
    %store/vec4 v00000196e6ecf120_0, 0, 3;
    %load/vec4 v00000196e6ecc350_0;
    %parti/s 6, 6, 4;
    %pad/u 5;
    %store/vec4 v00000196e6ecf760_0, 0, 5;
    %load/vec4 v00000196e6ecc350_0;
    %parti/s 7, 0, 2;
    %pad/u 6;
    %store/vec4 v00000196e6ecbd10_0, 0, 6;
    %load/vec4 v00000196e6ecc350_0;
    %parti/s 17, 0, 2;
    %pad/u 16;
    %store/vec4 v00000196e6ecbdb0_0, 0, 16;
    %load/vec4 v00000196e6ecc350_0;
    %parti/s 27, 0, 2;
    %pad/u 26;
    %store/vec4 v00000196e6ecc210_0, 0, 26;
    %jmp T_9;
    .thread T_9, $push;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "cpu.v";
    "./alu.v";
    "./reg_file.v";
