{"vcs1":{"timestamp_begin":1709480233.264082278, "rt":1.81, "ut":0.65, "st":0.25}}
{"vcselab":{"timestamp_begin":1709480235.141502136, "rt":0.72, "ut":0.23, "st":0.03}}
{"link":{"timestamp_begin":1709480235.921826530, "rt":0.32, "ut":0.24, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1709480232.734000310}
{"VCS_COMP_START_TIME": 1709480232.734000310}
{"VCS_COMP_END_TIME": 1709480244.660320945}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/umc018/Verilog/umc18_neg.v +define+GATE +neg_tchk"}
{"vcs1": {"peak_mem": 352828}}
{"stitch_vcselab": {"peak_mem": 225776}}
