/* Copyright (c) 2011-2013, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */
#ifndef MSM_LC898212_FOXCONN_DATA_H
#define MSM_LC898212_FOXCONN_DATA_H

//#include "msm_LC898212_foxconn.h"

#define	ADHXI_211H	        0x00
#define	ADHXI_211L	        0x01
#define	PIDZO_211H	        0x02
#define	PIDZO_211L	        0x03
#define	RZ_211H		        0x04
#define	RZ_211L		        0x05
#define	DZ1_211H	        0x06
#define	DZ1_211L              0x07
#define	DZ2_211H              0x08
#define	DZ2_211L              0x09
#define	UZ1_211H              0x0A
#define	UZ1_211L              0x0B
#define	UZ2_211H              0x0C
#define	UZ2_211L              0x0D
#define	IZ1_211H              0x0E
#define	IZ1_211L              0x0F
#define	IZ2_211H              0x10
#define	IZ2_211L              0x11
#define	MS1Z01_211H	0x12
#define	MS1Z01_211L	0x13
#define	MS1Z11_211H	0x14
#define	MS1Z11_211L	0x15
#define	MS1Z12_211H	0x16
#define	MS1Z12_211L	0x17
#define	MS1Z22_211H	0x18
#define	MS1Z22_211L	0x19
#define	MS2Z01_211H	0x1A
#define	MS2Z01_211L	0x1B
#define	MS2Z11_211H	0x1C
#define	MS2Z11_211L	0x1D
#define	MS2Z12_211H	0x1E
#define	MS2Z12_211L	0x1F
#define	MS2Z22_211H	0x20
#define	MS2Z22_211L	0x21
#define	MS2Z23_211H	0x22
#define	MS2Z23_211L	0x23
#define	OZ1_211H		0x24
#define	OZ1_211L		0x25
#define	OZ2_211H		0x26
#define	OZ2_211L		0x27
#define	DAHLXO_211H	0x28
#define	DAHLXO_211L	0x29
#define	OZ3_211H		0x2A
#define	OZ3_211L		0x2B
#define	OZ4_211H		0x2C
#define	OZ4_211L		0x2D
#define	OZ5_211H		0x2E
#define	OZ5_211L		0x2F
#define	oe_211H			0x30
#define	oe_211L			0x31
#define	MSR1CMAX_211H	0x32
#define	MSR1CMAX_211L	0x33
#define	MSR1CMIN_211H	0x34
#define	MSR1CMIN_211L	0x35
#define	MSR2CMAX_211H	0x36
#define	MSR2CMAX_211L	0x37
#define	MSR2CMIN_211H	0x38
#define	MSR2CMIN_211L	0x39
#define	OFFSET_211H	0x3A
#define	OFFSET_211L		0x3B
#define	ADOFFSET_211H	0x3C
#define	ADOFFSET_211L	0x3D
#define	EZ_211H			0x3E
#define	EZ_211L			0x3F

//Coefficient RAM 40 TO 7F
#define	ag_211H			0x40
#define	ag_211L			0x41
#define	da_211H			0x42
#define	da_211L			0x43
#define	db_211H			0x44
#define	db_211L			0x45
#define	dc_211H			0x46
#define	dc_211L			0x47
#define	dg_211H			0x48
#define	dg_211L			0x49
#define	pg_211H			0x4A
#define	pg_211L			0x4B
#define	gain1_211H		0x4C
#define	gain1_211L		0x4D
#define	gain2_211H		0x4E
#define	gain2_211L		0x4F
#define	ua_211H			0x50
#define	ua_211L			0x51
#define	uc_211H			0x52
#define	uc_211L			0x53
#define	ia_211H			0x54
#define	ia_211L			0x55
#define	ib_211H			0x56
#define	ib_211L			0x57
#define	ic_211H			0x58
#define	ic_211L			0x59
#define	ms11a_211H		0x5A
#define	ms11a_211L		0x5B
#define	ms11c_211H		0x5C
#define	ms11c_211L		0x5D
#define	ms12a_211H		0x5E
#define	ms12a_211L		0x5F
#define	ms12c_211H		0x60
#define	ms12c_211L		0x61
#define	ms21a_211H		0x62
#define	ms21a_211L		0x63
#define	ms21b_211H		0x64
#define	ms21b_211L		0x65
#define	ms21c_211H		0x66
#define	ms21c_211L		0x67
#define	ms22a_211H		0x68
#define	ms22a_211L		0x69
#define	ms22c_211H		0x6A
#define	ms22c_211L		0x6B
#define	ms22d_211H		0x6C
#define	ms22d_211L		0x6D
#define	ms22e_211H		0x6E
#define	ms22e_211L		0x6F
#define	ms23p_211H		0x70
#define	ms23p_211L		0x71
#define	oa_211H			0x72
#define	oa_211L			0x73
#define	oc_211H			0x74
#define	oc_211L			0x75
#define	PX12_211H		0x76
#define	PX12_211L		0x77
#define	PX3_211H		0x78
#define	PX3_211L		0x79
#define	MS2X_211H		0x7A
#define	MS2X_211L		0x7B
#define	CHTGX_211H		0x7C
#define	CHTGX_211L		0x7D
#define	CHTGN_211H		0x7E
#define	CHTGN_211L		0x7F
//Register 80 TO 9F
#define	CLKSEL_211		0x80
#define	ADSET_211		0x81
#define	PWMSEL_211		0x82
#define	SWTCH_211		0x83
#define	STBY_211		0x84
#define	CLR_211			0x85
#define	DSSEL_211		0x86
#define	ENBL_211		0x87
#define	ANA1_211		0x88
#define	AFSEND_211		0x8A
#define	STMVEN_211		0x8A
#define	STPT_211		0x8B
#define	SWFC_211		0x8C
#define	SWEN_211		0x8D
#define	MSNUM_211		0x8E
#define	MSSET_211		0x8F
#define	DLYMON_211		0x90
#define	MONA_211		0x91
#define	PWMLIMIT_211	0x92
#define	PINSEL_211		0x93
#define	PWMSEL2_211	0x94
#define	SFTRST_211		0x95
#define	TEST_211		0x96
#define	PWMZONE2_211	0x97
#define	PWMZONE1_211	0x98
#define	PWMZONE0_211	0x99
#define	ZONE3_211		0x9A
#define	ZONE2_211		0x9B
#define	ZONE1_211		0x9C
#define	ZONE0_211		0x9D
#define	GCTIM_211		0x9E
#define	GCTIM_211NU	0x9F
#define	STMINT_211		0xA0
#define	STMVENDH_211	0xA1
#define	STMVENDL_211	0xA2
#define	MSNUMR_211		0xA3
#define    ANA2_211		0xA4

#define	LC898211_fs	234375

// Convergence Judgement
#define INI_MSSET_211	0x00						// Initialize Value For [8Fh]
#define CHTGX_THRESHOLD  0x0200				        // Convergence Judge Threshold
#define CHTGOKN_TIME		0x80						// 64 Sampling Time 1.365msec( EQCLK=12MHz )
/* CHTGOKN_WAIT(3ms) > CHTGOKN_TIME(2.732msec) ( CHTGOKN_WAIT has to be longer than CHTGOKN_TIME)*/
#define CHTGOKN_WAIT	0x03							
// StepMove
#define STMV_SIZE       0x0180					// StepSize(MS1Z12)
#define STMV_INTERVAL	0x01						// Step Interval(STMVINT)
#define STMCHTG_ON	0x08						// STMVEN Register Set
#define STMSV_ON	0x04
#define STMLFF_ON	0x02 
#define STMVEN_ON	0x01 
#define STMCHTG_OFF	0x00
#define STMSV_OFF	0x00
#define STMLFF_OFF	0x00
#define STMVEN_OFF	0x00
#define STMCHTG_SET	STMCHTG_ON					// Convergence Judgement On
#define STMSV_SET	STMSV_ON					// Setting Target Position = End Position
#define STMLFF_SET	STMLFF_OFF

#define	Min_Pos		1
#define Max_Pos	        1024
//#define REG_ADDR_START  0x80		// REG Start address
#define	DataLen_A       (sizeof(Init_Table_A) / sizeof(struct INIDATA))
#define DataLen_B       (sizeof(Init_Table_B) / sizeof(struct INIDATA))
#define DataLen_CN	(sizeof(Init_Table_CN_TEST) / sizeof(struct INIDATA))
#define DataLen	(sizeof(Init_Table) / sizeof(struct INIDATA))

//static const char *str_rst[]={"OK", "Failed"};

#if 1
static const struct INIDATA Init_Table[] = {
	//Addr,	  Data
/*650
	//TDK_CL-ACT_ 212_SPtype_Ini_13011
	{ 0x0080, 0x34 }, 	// CLKSEL 1/1, CLKON
	{ 0x0081, 0x20 }, 	// AD 4Time

	{ 0x0084, 0xE0 }, 	// STBY   AD ON,DA ON,OP ON
	{ 0x0087, 0x05 }, 	// PIDSW OFF,AF ON,MS2 ON
	{ 0x00A4, 0x24 }, 	// Internal OSC Setup (No01=24.18MHz)
	{ 0x003A, 0x0000 }, // OFFSET Clear
	{ 0x0004, 0x0000 }, // RZ Clear(Target Value)
	{ 0x0002, 0x0000 }, // PIDZO Clear
	{ 0x0018, 0x0000 }, // MS1Z22 Clear(STMV Target Value)
//  { WAIT, 5 },  		// Wait 5 ms

	// Filter Setting: ST1130114-1.h
	{ 0x0086, 0x0040 },
	{ 0x0040, 0x8010 }, 
	{ 0x0042, 0x7150 }, 
	{ 0x0044, 0x8F90 }, 
	{ 0x0046, 0x61B0 }, 
	{ 0x0048, 0x65B0 }, 
	{ 0x004A, 0x2870 },
	{ 0x004C, 0x4030 },
	{ 0x004E, 0x7FF0 },
	{ 0x0050, 0x04F0 },
	{ 0x0052, 0x7610 },
	{ 0x0054, 0x16C0 },
	{ 0x0056, 0x0000 },
	{ 0x0058, 0x7FF0 },
	{ 0x005A, 0x0680 },
	{ 0x005C, 0x72F0 },
	{ 0x005E, 0x7F70 },
	{ 0x0060, 0x7ED0 },
	{ 0x0062, 0x7FF0 },
	{ 0x0064, 0x0000 },
	{ 0x0066, 0x0000 },
	{ 0x0068, 0x5130 },
	{ 0x006A, 0x72F0 },
	{ 0x006C, 0x8010 },
	{ 0x006E, 0x0000 },
	{ 0x0070, 0x0000 },
	{ 0x0072, 0x18E0 },
	{ 0x0074, 0x4E30 },
	{ 0x0030, 0x0000 },
	{ 0x0076, 0x0C50 },
	{ 0x0078, 0x4000 },
	{ WAIT, 5 },  		// Wait 5 ms

	{ 0x0086, 0x60 },	// DSSEL 1/16 INTON
	{ 0x0088, 0x70 },	// ANA1   Hall Bias:2mA Amp Gain: x100(Spring Type)
//	{ 0x0028, 0x8080 },	// Hall Offset/Bias	
	{ 0x004C, 0x4000 },	// Loop Gain
	{ 0x0083, 0x2C },	// RZ OFF,STSW=ms2x2,MS1IN OFF,MS2IN=RZ,FFIN AFTER,DSW ag
	{ 0x0085, 0xC0 },	// AF filter,MS1 Clr
	{ WAIT, 1 },  		// Wait 1 ms
	
	{ 0x0084, 0xE3 },	// STBY   AD ON,DA ON,OP ON,DRMODE H,LNSTBB H
	{ 0x0097, 0x00 },	// DRVSEL
	{ 0x0098, 0x42 },	
	{ 0x0099, 0x00 },
	{ 0x009A, 0x00 },

//	{ WAIT, 5 },  		// Wait 5 ms
//	{ 0x0087, 0x85 }
*/

//620
//TDK_CL-ACT_ 212_SPtype_Ini_13011
	{ 0x0080, 0x34 }, 	// CLKSEL 1/1, CLKON
	{ 0x0081, 0x20 }, 	// AD 4Time

	{ 0x0084, 0xE0 }, 	// STBY   AD ON,DA ON,OP ON
	{ 0x0087, 0x05 }, 	// PIDSW OFF,AF ON,MS2 ON
	{ 0x00A4, 0x24 }, 	// Internal OSC Setup (No01=24.18MHz)
	{ 0x003A, 0x0000 }, // OFFSET Clear
	{ 0x0004, 0x0000 }, // RZ Clear(Target Value)
	{ 0x0002, 0x0000 }, // PIDZO Clear
	{ 0x0018, 0x0000 }, // MS1Z22 Clear(STMV Target Value)
//  { WAIT, 5 },  		// Wait 5 ms

	// Filter Setting: ST1130114-1.h
	{ 0x0086, 0x40 },
	{ 0x0040, 0x4030 }, 
	{ 0x0042, 0x7150 }, 
	{ 0x0044, 0x8F90 }, 
	{ 0x0046, 0x61B0 }, 
	{ 0x0048, 0x65B0 }, 
	{ 0x004A, 0x32F0 },
	{ 0x004C, 0x4030 },
	{ 0x004E, 0x7FF0 },
	{ 0x0050, 0x04F0 },
	{ 0x0052, 0x7610 },
	{ 0x0054, 0x2030 },
	{ 0x0056, 0x0000 },
	{ 0x0058, 0x7FF0 },
	{ 0x005A, 0x0680 },
	{ 0x005C, 0x72F0 },
	{ 0x005E, 0x7F70 },
	{ 0x0060, 0x7ED0 },
	{ 0x0062, 0x7FF0 },
	{ 0x0064, 0x0000 },
	{ 0x0066, 0x0000 },
	{ 0x0068, 0x5130 },
	{ 0x006A, 0x72F0 },
	{ 0x006C, 0x8010 },
	{ 0x006E, 0x0000 },
	{ 0x0070, 0x0000 },
	{ 0x0072, 0x18E0 },
	{ 0x0074, 0x4E30 },
	{ 0x0030, 0x0000 },
	{ 0x0076, 0x0C50 },
	{ 0x0078, 0x2000 },
	{ WAIT, 5 },  		// Wait 5 ms

	{ 0x0086, 0x60 },	// DSSEL 1/16 INTON
	{ 0x0088, 0x70 },	// ANA1   Hall Bias:2mA Amp Gain: x100(Spring Type)
//	{ 0x0028, 0x8080 },	// Hall Offset/Bias	
	{ 0x004C, 0x4000 },	// Loop Gain
	{ 0x0083, 0x2C },	// RZ OFF,STSW=ms2x2,MS1IN OFF,MS2IN=RZ,FFIN AFTER,DSW ag
	{ 0x0085, 0xC0 },	// AF filter,MS1 Clr
	{ WAIT, 1 },  		// Wait 1 ms
	
	{ 0x0084, 0xE3 },	// STBY   AD ON,DA ON,OP ON,DRMODE H,LNSTBB H
	{ 0x0097, 0x00 },	// DRVSEL
	{ 0x0098, 0x42 },	
	{ 0x0099, 0x00 },
	{ 0x009A, 0x00 },

};
#else  //old from YangZY
static const struct INIDATA Init_Table_A[] = {
	//Addr,	  Data
	{ 0x0080, 0x34 },   // CLKSEL 1/1, CLKON
	{ 0x0081, 0x20 },   // AD 4Time
	{ 0x0084, 0xE0 },   // STBY   AD ON,DA ON,OP ON
	{ 0x0087, 0x05 },   // PIDSW OFF,AF ON,MS2 ON
	{ 0x00A4, 0x24 },   // Internal OSC Setup (No01=24.18MHz)
	{ 0x003A, 0x0000 }, // OFFSET Clear
	{ 0x0004, 0x0000 }, // RZ Clear(Target Value)
	{ 0x0002, 0x0000 }, // PIDZO Clear
	{ 0x0018, 0x0000 }, // MS1Z22 Clear(STMV Target Value)
        { 0x0088, 0x70 },   // ANA1   Hall Bias:2mA Amp Gain: x100(Spring Type)
		            //Hall Bias and Amp Gain could be changed 
                            //by diferent AF Actuaor 
        { 0x0028, 0x4132},  // Hall Offset/Bias
        { 0x004c, 0x4000},  //Loop Gain
        { 0x0083, 0x2C },   // RZ OFF,STSW=ms2x2,MS1IN OFF,MS2IN=RZ,FFIN AFTER,DSW ag
        { 0x0085, 0xc0 }   //AF filter,MS1 Clr
};
static const struct INIDATA Init_Table_B[] = {
	// Filter Setting: ST1130114-1.h
        { 0x0084, 0xE3 },//STBY   AD ON,DA ON,OP ON,DRMODE H,LNSTBB H
        { 0x0097, 0x00 },//DRVSEL
        { 0x0098, 0x42 },//LNFC   1.5MHz 12bit
        { 0x0099, 0x00 },//LNSMTH Smoothing Set
        { 0x009A, 0x00 },//NSAMP
	{ 0x0086, 0x40 },//*DSSEL,0086*/
	{ 0x0040, 0x8010 },//*ag,0040,0dB,invert=1*/
	{ 0x0042, 0x7150 },//*filter_d,0042,HBF,30Hz,1000Hz,0dB,fs/1,invert=0*/
	{ 0x0044, 0x8F90 },//*filter_d,0044,HBF,30Hz,1000Hz,0dB,fs/1,invert=0*/
	{ 0x0046, 0x61B0 },//*filter_d,0046,HBF,30Hz,1000Hz,0dB,fs/1,invert=0*/
	{ 0x0048, 0x65B0 },//*dg,0048,-2dB,invert=0*/
	{ 0x004A, 0x2870 },//*pg,004A,-10dB,invert=0*/
	{ 0x004C, 0x4030 },//*gain1,004C,-6dB,invert=0*/
	{ 0x004E, 0x7FF0 },//*gain2,004E,0dB,invert=0*/
	{ 0x0050, 0x04F0 },//*filter_u,0050,LPF,300Hz,0dB,fs/1,invert=0*/
	{ 0x0052, 0x7610 },//*filter_u,0052,LPF,300Hz,0dB,fs/1,invert=0*/
	{ 0x0054, 0x16C0 },//*filter_i,0054,DI,-15dB,fs/16,invert=0*/
	{ 0x0056, 0x0000 },//*filter_i,0056,DI,-15dB,fs/16,invert=0*/
	{ 0x0058, 0x7FF0 },//*filter_i,0058,DI,-15dB,fs/16,invert=0*/
	{ 0x005A, 0x0680 },//*ms11,005A,LPF,400Hz,0dB,fs/1,invert=0*/
	{ 0x005C, 0x72F0 },//*ms11,005C,LPF,400Hz,0dB,fs/1,invert=0*/
	{ 0x005E, 0x7F70 },//*ms12,005E,HPF,35Hz,0dB,fs/1,invert=0*/
	{ 0x0060, 0x7ED0 },//*ms12,0060,HPF,35Hz,0dB,fs/1,invert=0*/
	{ 0x0062, 0x7FF0 },//*ms21,0062,Through,0dB,fs/1,invert=0*/
	{ 0x0064, 0x0000 },//*ms21,0064,Through,0dB,fs/1,invert=0*/
	{ 0x0066, 0x0000 },//*ms21,0066,Through,0dB,fs/1,invert=0*/
	{ 0x0068, 0x5130 },//*ms22,0068,HPF,400Hz,-3.5dB,fs/1,invert=0*/
	{ 0x006A, 0x72F0 },//*ms22,006A,HPF,400Hz,-3.5dB,fs/1,invert=0*/
	{ 0x006C, 0x8010 },//*ms22d,006C,0dB,invert=1*/
	{ 0x006E, 0x0000 },//*ms22e,006E,Cutoff,invert=0*/
	{ 0x0070, 0x0000 },//*ms23p,0070,Cutoff,invert=0*/
	{ 0x0072, 0x18E0 },//*filter_o,0072,LPF,1800Hz,0dB,fs/1,invert=0*/
	{ 0x0074, 0x4E30 },//*filter_o,0074,LPF,1800Hz,0dB,fs/1,invert=0*/
	{ 0x0030, 0x0000 },//*filter_o,0030,LPF,1800Hz,0dB,fs/1,invert=0*/
	{ 0x0076, 0x0C50 },//*PX12,0076,0dB,MS2X2,0077,30dB*/
	{ 0x0078, 0x4000 },//*PX3,0078,12dB*/
	{ 0x0086, 0x60 }  // DSSEL 1/16 INTON
};
#endif

static const struct INIDATA Init_Table_CN_TEST[] = {
   {0x0080, 0x34},
   {0x0081, 0x20},
   {0x0084, 0xE3},
   {0x00A4, 0x24},
   {0x0040, 0x8010},
   {0x0042, 0x7150},
   {0x0044, 0x8F90},
   {0x0046, 0x61B0},
   {0x0048, 0x65B0},
   {0x004A, 0x2870},
   {0x004C, 0x4000},
   {0x004E, 0x7FF0},
   {0x0050, 0x04F0},
   {0x0052, 0x7610},
   {0x0054, 0x16C0},
   {0x0056, 0x0000},
   {0x0058, 0x7FF0},
   {0x005A, 0x0680},
   {0x005C, 0x72F0},
   {0x005E, 0x7F70},
   {0x0060, 0x7ED0},
   {0x0062, 0x7FF0},
   {0x0064, 0x0000},
   {0x0066, 0x0000},
   {0x0068, 0x5130},
   {0x006A, 0x72F0},
   {0x006C, 0x8010},
   {0x006E, 0x0000},
   {0x0070, 0x0000},
   {0x0072, 0x18E0},
   {0x0074, 0x4E30},
   {0x0030, 0x0000},
   {0x0076, 0x0C50},
   {0x0078, 0x4000},
   {0x0086, 0x60},
   {0x0088, 0x70},
   {0x0028, 0x8080},
   {0x004C, 0x4000},
   {0x0083, 0x2C},
   {0x0085, 0x00},
   {0x0085, 0x00},
   {0x0084, 0xE3},
   {0x0097, 0x00},
   {0x0098, 0x42},
   {0x0099, 0x00},
   {0x009A, 0x00},
   {  WAIT, 0x05},
   {0x0087, 0x85}
};

#endif
