// Seed: 1208353550
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = 1'b0;
endmodule
module module_1;
  wire id_1;
  module_0(
      id_1, id_1, id_1, id_1
  );
endmodule
module module_2 (
    input wor id_0,
    output supply0 id_1,
    input supply0 id_2,
    input tri1 id_3
);
  wire id_5;
  module_0(
      id_5, id_5, id_5, id_5
  );
endmodule
module module_3 (
    output wor id_0,
    input supply0 id_1,
    input wire id_2
    , id_6,
    output supply1 id_3,
    input uwire id_4
);
  assign id_0 = 1;
  module_0(
      id_6, id_6, id_6, id_6
  );
endmodule
