

================================================================
== Vitis HLS Report for 'relu_combined'
================================================================
* Date:           Wed May 25 16:39:38 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        relu_combined
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|        ?|  10.000 ns|         ?|    2|    ?|     none|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_23_1  |        3|        ?|         4|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_34_2  |        6|        ?|         7|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_46_3  |        9|        ?|        10|          2|          1|  1 ~ ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    325|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    -|     701|    913|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    250|    -|
|Register         |        -|    -|     925|    192|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|    1626|   1680|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+-----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  164|  236|    0|
    |gmem_m_axi_U     |gmem_m_axi     |        2|   0|  537|  677|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |Total            |               |        2|   0|  701|  913|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_370_p2                 |         +|   0|  0|  38|          31|           1|
    |add_ln34_fu_321_p2                 |         +|   0|  0|  38|          31|           1|
    |add_ln46_fu_406_p2                 |         +|   0|  0|  38|          31|           1|
    |add_ln47_fu_423_p2                 |         +|   0|  0|  39|          32|          32|
    |add_ln48_fu_434_p2                 |         +|   0|  0|  39|          32|          32|
    |ap_block_pp2_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage1_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state16_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state18_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state22_pp2_stage0_iter4  |       and|   0|  0|   2|           1|           1|
    |ap_block_state23_pp2_stage1_iter4  |       and|   0|  0|   2|           1|           1|
    |ap_condition_620                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_633                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_841                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_845                   |       and|   0|  0|   2|           1|           1|
    |cmp173_fu_307_p2                   |      icmp|   0|  0|  18|          32|           1|
    |grp_fu_301_p2                      |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln23_fu_376_p2                |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln34_fu_327_p2                |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln46_fu_412_p2                |      icmp|   0|  0|  17|          31|          31|
    |ap_block_pp2_stage0_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage1_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state17_io                |        or|   0|  0|   2|           1|           1|
    |select_ln24_fu_394_p3              |    select|   0|  0|  15|           1|          15|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |       xor|   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 325|         319|         198|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  42|          8|    1|          8|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3       |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter4       |   9|          2|    1|          2|
    |ap_phi_mux_i_2_phi_fu_294_p4  |   9|          2|   31|         62|
    |dx_Addr_A_orig                |  20|          4|   32|        128|
    |dx_Din_A                      |  14|          3|   16|         48|
    |dx_WEN_A                      |   9|          2|    2|          4|
    |gmem_AWADDR                   |  14|          3|   32|         96|
    |gmem_WDATA                    |  14|          3|   16|         48|
    |gmem_blk_n_AW                 |   9|          2|    1|          2|
    |gmem_blk_n_B                  |   9|          2|    1|          2|
    |gmem_blk_n_W                  |   9|          2|    1|          2|
    |i_1_reg_268                   |   9|          2|   31|         62|
    |i_2_reg_290                   |   9|          2|   31|         62|
    |i_reg_279                     |   9|          2|   31|         62|
    |x_Addr_A_orig                 |  20|          4|   32|        128|
    |y_WEN_A                       |   9|          2|    2|          4|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 250|         53|  265|        728|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln46_reg_556         |  31|   0|   31|          0|
    |ap_CS_fsm                |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4  |   1|   0|    1|          0|
    |debug_dx_read_reg_458    |  32|   0|   32|          0|
    |debug_x_read_reg_463     |  32|   0|   32|          0|
    |debugip_read_reg_445     |   1|   0|    1|          0|
    |dim_read_reg_453         |  32|   0|   32|          0|
    |dx_load_reg_592          |  16|   0|   16|          0|
    |gmem_addr_1_reg_581      |  32|   0|   32|          0|
    |gmem_addr_reg_570        |  32|   0|   32|          0|
    |i_1_reg_268              |  31|   0|   31|          0|
    |i_2_reg_290              |  31|   0|   31|          0|
    |i_reg_279                |  31|   0|   31|          0|
    |icmp_ln1494_1_reg_503    |   1|   0|    1|          0|
    |icmp_ln23_reg_537        |   1|   0|    1|          0|
    |icmp_ln46_reg_561        |   1|   0|    1|          0|
    |select_ln24_reg_551      |  15|   0|   15|          0|
    |sext_ln46_1_reg_527      |  32|   0|   32|          0|
    |sext_ln46_reg_522        |  32|   0|   32|          0|
    |trunc_ln23_reg_477       |  31|   0|   31|          0|
    |trunc_ln34_reg_472       |  31|   0|   31|          0|
    |trunc_ln46_reg_517       |  31|   0|   31|          0|
    |x_load_2_reg_587         |  16|   0|   16|          0|
    |zext_ln1494_1_reg_491    |  13|   0|   32|         19|
    |zext_ln1494_reg_541      |  13|   0|   32|         19|
    |gmem_addr_1_reg_581      |  64|  32|   32|          0|
    |icmp_ln1494_1_reg_503    |  64|  32|    1|          0|
    |icmp_ln23_reg_537        |  64|  32|    1|          0|
    |icmp_ln46_reg_561        |  64|  32|    1|          0|
    |zext_ln1494_1_reg_491    |  64|  32|   32|         19|
    |zext_ln1494_reg_541      |  64|  32|   32|         19|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 925| 192|  678|         76|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|        control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|        control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|        control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|        control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|        control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|        control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|        control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  relu_combined|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  relu_combined|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  relu_combined|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|           gmem|       pointer|
|x_Addr_A               |  out|   32|        bram|              x|         array|
|x_EN_A                 |  out|    1|        bram|              x|         array|
|x_WEN_A                |  out|    2|        bram|              x|         array|
|x_Din_A                |  out|   16|        bram|              x|         array|
|x_Dout_A               |   in|   16|        bram|              x|         array|
|x_Clk_A                |  out|    1|        bram|              x|         array|
|x_Rst_A                |  out|    1|        bram|              x|         array|
|dx_Addr_A              |  out|   32|        bram|             dx|         array|
|dx_EN_A                |  out|    1|        bram|             dx|         array|
|dx_WEN_A               |  out|    2|        bram|             dx|         array|
|dx_Din_A               |  out|   16|        bram|             dx|         array|
|dx_Dout_A              |   in|   16|        bram|             dx|         array|
|dx_Clk_A               |  out|    1|        bram|             dx|         array|
|dx_Rst_A               |  out|    1|        bram|             dx|         array|
|y_Addr_A               |  out|   32|        bram|              y|         array|
|y_EN_A                 |  out|    1|        bram|              y|         array|
|y_WEN_A                |  out|    2|        bram|              y|         array|
|y_Din_A                |  out|   16|        bram|              y|         array|
|y_Dout_A               |   in|   16|        bram|              y|         array|
|y_Clk_A                |  out|    1|        bram|              y|         array|
|y_Rst_A                |  out|    1|        bram|              y|         array|
|dy_Addr_A              |  out|   32|        bram|             dy|         array|
|dy_EN_A                |  out|    1|        bram|             dy|         array|
|dy_WEN_A               |  out|    2|        bram|             dy|         array|
|dy_Din_A               |  out|   16|        bram|             dy|         array|
|dy_Dout_A              |   in|   16|        bram|             dy|         array|
|dy_Clk_A               |  out|    1|        bram|             dy|         array|
|dy_Rst_A               |  out|    1|        bram|             dy|         array|
+-----------------------+-----+-----+------------+---------------+--------------+

