#Build: Fabric Compiler 2020.3-Lite, Build 71107, Mar 15 18:01 2021
#Install: D:\PDS_2020.3-Lite\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22621
#Hostname: odincomputer
Generated by Fabric Compiler (version 2020.3-Lite build 71107) at Sun Oct 30 22:19:08 2022
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
W: Timing-4086: Port 'gpio[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'halted_ind' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'jtag_TDO' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_pin' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'jtag_TDI' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'jtag_TMS' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_ext_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_pin' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3-Lite <build 71107>)
| Date         : Sun Oct 30 22:19:35 2022
| Design       : tinyriscv_soc_top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  40.000       {0 20}         Declared              2699           0  {clk} 
 jtag_TCK_Inferred        1000.000     {0 500}        Declared               233           0  {jtag_TCK}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               jtag_TCK_Inferred                       
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     25.000 MHz      37.441 MHz         40.000         26.709         13.291
 jtag_TCK_Inferred            1.000 MHz     103.520 MHz       1000.000          9.660        495.170
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     13.291       0.000              0          10824
 jtag_TCK_Inferred      jtag_TCK_Inferred          495.170       0.000              0            753
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.197       0.000              0          10824
 jtag_TCK_Inferred      jtag_TCK_Inferred            0.301       0.000              0            753
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     31.667       0.000              0           1660
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      1.196       0.000              0           1660
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                            18.994       0.000              0           2699
 jtag_TCK_Inferred                                 499.274       0.000              0            233
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     18.415       0.000              0          10824
 jtag_TCK_Inferred      jtag_TCK_Inferred          496.134       0.000              0            753
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.237       0.000              0          10824
 jtag_TCK_Inferred      jtag_TCK_Inferred            0.281       0.000              0            753
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     33.127       0.000              0           1660
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      1.134       0.000              0           1660
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                            19.384       0.000              0           2699
 jtag_TCK_Inferred                                 499.491       0.000              0            233
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[11].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[7]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.282  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.755
  Launch Clock Delay      :  4.409
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.845       4.409         ntclkbufg_1      
 CLMA_78_216/CLK                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/CLK

 CLMA_78_216/Q1                    tco                   0.261       4.670 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/Q
                                   net (fanout=159)      0.819       5.489         u_tinyriscv_core/ie_dec_info_bus_o [1]
 CLMA_78_228/Y0                    td                    0.282       5.771 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N36_8/gateop_perm/Z
                                   net (fanout=1)        1.995       7.766         u_tinyriscv_core/ex_csr_waddr_o [1]
 CLMA_82_224/Y1                    td                    0.276       8.042 r       u_tinyriscv_core/u_csr_reg/N89_10/gateop_perm/Z
                                   net (fanout=32)       1.150       9.192         u_tinyriscv_core/u_csr_reg/N89
 CLMA_58_201/Y0                    td                    0.214       9.406 r       u_tinyriscv_core/u_csr_reg/N65_or[11]_2_2/gateop_perm/Z
                                   net (fanout=1)        0.261       9.667         u_tinyriscv_core/u_csr_reg/_N15143
 CLMA_58_201/Y1                    td                    0.276       9.943 r       u_tinyriscv_core/u_csr_reg/N65_or[11]_2_6/gateop/F
                                   net (fanout=1)        0.489      10.432         u_tinyriscv_core/u_csr_reg/_N15147
 CLMS_66_193/Y0                    td                    0.214      10.646 r       u_tinyriscv_core/u_csr_reg/N65_or[11]_2_8/gateop_perm/Z
                                   net (fanout=2)        0.292      10.938         u_tinyriscv_core/csr_ex_data_o [11]
 CLMA_66_196/Y0                    td                    0.164      11.102 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_27_5/gateop_perm/Z
                                   net (fanout=5)        0.717      11.819         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [27]
 CLMA_66_196/Y1                    td                    0.276      12.095 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[11]/gateop_perm/Z
                                   net (fanout=1)        1.584      13.679         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_op2 [11]
 CLMS_78_213/COUT                  td                    0.326      14.005 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.005         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [13]
                                                         0.060      14.065 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_14/gateop_A2/Cout
                                                         0.000      14.065         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [15]
 CLMS_78_217/COUT                  td                    0.097      14.162 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.162         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [17]
                                                         0.060      14.222 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_18/gateop_A2/Cout
                                                         0.000      14.222         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [19]
 CLMS_78_221/COUT                  td                    0.097      14.319 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.319         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [21]
                                                         0.060      14.379 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_22/gateop_A2/Cout
                                                         0.000      14.379         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [23]
 CLMS_78_225/COUT                  td                    0.097      14.476 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.476         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [25]
                                                         0.060      14.536 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_26/gateop_A2/Cout
                                                         0.000      14.536         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [27]
 CLMS_78_229/Y2                    td                    0.198      14.734 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_28/gateop_A2/Y0
                                   net (fanout=1)        0.423      15.157         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [27]
 CLMA_78_224/Y3                    td                    0.381      15.538 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[27]/gateop_perm/Z
                                   net (fanout=1)        1.193      16.731         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [27]
 CLMA_70_229/COUT                  td                    0.326      17.057 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.057         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N231
                                                         0.060      17.117 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/gateop_A2/Cout
                                                         0.000      17.117         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
 CLMA_70_233/Y2                    td                    0.198      17.315 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/gateop_A2/Y0
                                   net (fanout=1)        0.683      17.998         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [30]
 CLMA_78_228/Y1                    td                    0.209      18.207 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[30]/gateop/F
                                   net (fanout=1)        1.051      19.258         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3662
 CLMA_70_176/Y1                    td                    0.276      19.534 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[30]/gateop/F
                                   net (fanout=4)        0.641      20.175         _N3822           
 CLMA_70_176/Y0                    td                    0.211      20.386 r       u_rib/N74_30_4/gateop/F
                                   net (fanout=2)        0.455      20.841         u_rib/mux_m_addr [30]
 CLMA_66_176/Y0                    td                    0.164      21.005 r       u_rib/N350/gateop_perm/Z
                                   net (fanout=4)        0.263      21.268         u_rib/N350       
 CLMS_66_177/Y1                    td                    0.169      21.437 r       u_rib/N357_2/gateop_perm/Z
                                   net (fanout=85)       1.822      23.259         u_rib/slave_sel [1]
 CLMA_70_101/Y2                    td                    0.284      23.543 r       u_rib/N169_55_4/gateop_perm/Z
                                   net (fanout=1)        0.261      23.804         u_rib/_N15789    
 CLMA_70_101/Y3                    td                    0.209      24.013 r       u_rib/N169_55_5/gateop_perm/Z
                                   net (fanout=9)        1.590      25.603         u_rib/mux_s_data [23]
 CLMA_30_172/Y6CD                  td                    0.128      25.731 r       gpio_0/gpio_ctrl[23]/opit_0_MUX16TO1Q/L6OUTB
                                   net (fanout=2)        1.820      27.551         u_rib/_N17651    
 CLMA_82_165/Y0                    td                    0.383      27.934 r       u_rib/N219_23/gateop_perm/Z
                                   net (fanout=16)       2.916      30.850         s0_data_o[23]    
 DRM_34_0/DA0[7]                                                           r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[11].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[7]

 Data arrival time                                                  30.850         Logic Levels: 24 
                                                                                   Logic: 6.016ns(22.753%), Route: 20.425ns(77.247%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 B5                                                      0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.093      40.093         clk              
 IOBD_0_298/DIN                    td                    0.935      41.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      41.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      42.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      42.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.563      43.755         ntclkbufg_1      
 DRM_34_0/CLKA[0]                                                          r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[11].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.372      44.127                          
 clock uncertainty                                      -0.050      44.077                          

 Setup time                                              0.064      44.141                          

 Data required time                                                 44.141                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.141                          
 Data arrival time                                                 -30.850                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.291                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[6].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[13]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.062  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.749
  Launch Clock Delay      :  4.409
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.845       4.409         ntclkbufg_1      
 CLMA_78_216/CLK                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/CLK

 CLMA_78_216/Q1                    tco                   0.261       4.670 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/Q
                                   net (fanout=159)      0.819       5.489         u_tinyriscv_core/ie_dec_info_bus_o [1]
 CLMA_78_228/Y0                    td                    0.282       5.771 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N36_8/gateop_perm/Z
                                   net (fanout=1)        1.995       7.766         u_tinyriscv_core/ex_csr_waddr_o [1]
 CLMA_82_224/Y1                    td                    0.276       8.042 r       u_tinyriscv_core/u_csr_reg/N89_10/gateop_perm/Z
                                   net (fanout=32)       1.150       9.192         u_tinyriscv_core/u_csr_reg/N89
 CLMA_58_201/Y0                    td                    0.214       9.406 r       u_tinyriscv_core/u_csr_reg/N65_or[11]_2_2/gateop_perm/Z
                                   net (fanout=1)        0.261       9.667         u_tinyriscv_core/u_csr_reg/_N15143
 CLMA_58_201/Y1                    td                    0.276       9.943 r       u_tinyriscv_core/u_csr_reg/N65_or[11]_2_6/gateop/F
                                   net (fanout=1)        0.489      10.432         u_tinyriscv_core/u_csr_reg/_N15147
 CLMS_66_193/Y0                    td                    0.214      10.646 r       u_tinyriscv_core/u_csr_reg/N65_or[11]_2_8/gateop_perm/Z
                                   net (fanout=2)        0.292      10.938         u_tinyriscv_core/csr_ex_data_o [11]
 CLMA_66_196/Y0                    td                    0.164      11.102 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_27_5/gateop_perm/Z
                                   net (fanout=5)        0.717      11.819         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [27]
 CLMA_66_196/Y1                    td                    0.276      12.095 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[11]/gateop_perm/Z
                                   net (fanout=1)        1.584      13.679         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_op2 [11]
 CLMS_78_213/COUT                  td                    0.326      14.005 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.005         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [13]
                                                         0.060      14.065 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_14/gateop_A2/Cout
                                                         0.000      14.065         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [15]
 CLMS_78_217/COUT                  td                    0.097      14.162 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.162         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [17]
                                                         0.060      14.222 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_18/gateop_A2/Cout
                                                         0.000      14.222         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [19]
 CLMS_78_221/COUT                  td                    0.097      14.319 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.319         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [21]
                                                         0.060      14.379 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_22/gateop_A2/Cout
                                                         0.000      14.379         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [23]
 CLMS_78_225/COUT                  td                    0.097      14.476 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.476         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [25]
                                                         0.060      14.536 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_26/gateop_A2/Cout
                                                         0.000      14.536         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [27]
 CLMS_78_229/Y2                    td                    0.198      14.734 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_28/gateop_A2/Y0
                                   net (fanout=1)        0.423      15.157         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [27]
 CLMA_78_224/Y3                    td                    0.381      15.538 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[27]/gateop_perm/Z
                                   net (fanout=1)        1.193      16.731         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [27]
 CLMA_70_229/COUT                  td                    0.326      17.057 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.057         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N231
                                                         0.060      17.117 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/gateop_A2/Cout
                                                         0.000      17.117         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
 CLMA_70_233/Y2                    td                    0.198      17.315 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/gateop_A2/Y0
                                   net (fanout=1)        0.683      17.998         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [30]
 CLMA_78_228/Y1                    td                    0.209      18.207 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[30]/gateop/F
                                   net (fanout=1)        1.051      19.258         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3662
 CLMA_70_176/Y1                    td                    0.276      19.534 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[30]/gateop/F
                                   net (fanout=4)        0.641      20.175         _N3822           
 CLMA_70_176/Y0                    td                    0.211      20.386 r       u_rib/N74_30_4/gateop/F
                                   net (fanout=2)        0.455      20.841         u_rib/mux_m_addr [30]
 CLMA_66_176/Y0                    td                    0.164      21.005 r       u_rib/N350/gateop_perm/Z
                                   net (fanout=4)        0.263      21.268         u_rib/N350       
 CLMS_66_177/Y0                    td                    0.164      21.432 r       u_rib/N353_2/gateop_perm/Z
                                   net (fanout=28)       1.860      23.292         u_rib/slave_sel [3]
 CLMA_50_125/Y1                    td                    0.382      23.674 r       u_rib/N169_44_4/gateop_perm/Z
                                   net (fanout=1)        1.293      24.967         u_rib/_N15730    
 CLMS_54_121/Y0                    td                    0.214      25.181 r       u_rib/N169_44_5/gateop_perm/Z
                                   net (fanout=7)        0.266      25.447         u_rib/mux_s_data [12]
 CLMS_54_121/Y2                    td                    0.165      25.612 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[4]/gateop/Z
                                   net (fanout=2)        1.400      27.012         u_tinyriscv_core/u_exu/u_exu_mem/_N2727
 CLMA_86_88/Y0                     td                    0.282      27.294 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_3[12]/gateop_perm/Z
                                   net (fanout=5)        0.265      27.559         _N2927           
 CLMA_86_88/Y1                     td                    0.169      27.728 r       u_rib/N239_12/gateop_perm/Z
                                   net (fanout=8)        3.323      31.051         s1_data_o[12]    
 DRM_62_208/DA0[13]                                                        r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[6].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[13]

 Data arrival time                                                  31.051         Logic Levels: 25 
                                                                                   Logic: 6.219ns(23.343%), Route: 20.423ns(76.657%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 B5                                                      0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.093      40.093         clk              
 IOBD_0_298/DIN                    td                    0.935      41.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      41.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      42.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      42.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.557      43.749         ntclkbufg_1      
 DRM_62_208/CLKA[0]                                                        r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[6].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.598      44.347                          
 clock uncertainty                                      -0.050      44.297                          

 Setup time                                              0.064      44.361                          

 Data required time                                                 44.361                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.361                          
 Data arrival time                                                 -31.051                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.310                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[7].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[7]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.259  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.778
  Launch Clock Delay      :  4.409
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.845       4.409         ntclkbufg_1      
 CLMA_78_216/CLK                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/CLK

 CLMA_78_216/Q1                    tco                   0.261       4.670 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/Q
                                   net (fanout=159)      0.819       5.489         u_tinyriscv_core/ie_dec_info_bus_o [1]
 CLMA_78_228/Y0                    td                    0.282       5.771 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N36_8/gateop_perm/Z
                                   net (fanout=1)        1.995       7.766         u_tinyriscv_core/ex_csr_waddr_o [1]
 CLMA_82_224/Y1                    td                    0.276       8.042 r       u_tinyriscv_core/u_csr_reg/N89_10/gateop_perm/Z
                                   net (fanout=32)       1.150       9.192         u_tinyriscv_core/u_csr_reg/N89
 CLMA_58_201/Y0                    td                    0.214       9.406 r       u_tinyriscv_core/u_csr_reg/N65_or[11]_2_2/gateop_perm/Z
                                   net (fanout=1)        0.261       9.667         u_tinyriscv_core/u_csr_reg/_N15143
 CLMA_58_201/Y1                    td                    0.276       9.943 r       u_tinyriscv_core/u_csr_reg/N65_or[11]_2_6/gateop/F
                                   net (fanout=1)        0.489      10.432         u_tinyriscv_core/u_csr_reg/_N15147
 CLMS_66_193/Y0                    td                    0.214      10.646 r       u_tinyriscv_core/u_csr_reg/N65_or[11]_2_8/gateop_perm/Z
                                   net (fanout=2)        0.292      10.938         u_tinyriscv_core/csr_ex_data_o [11]
 CLMA_66_196/Y0                    td                    0.164      11.102 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_27_5/gateop_perm/Z
                                   net (fanout=5)        0.717      11.819         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [27]
 CLMA_66_196/Y1                    td                    0.276      12.095 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[11]/gateop_perm/Z
                                   net (fanout=1)        1.584      13.679         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_op2 [11]
 CLMS_78_213/COUT                  td                    0.326      14.005 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.005         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [13]
                                                         0.060      14.065 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_14/gateop_A2/Cout
                                                         0.000      14.065         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [15]
 CLMS_78_217/COUT                  td                    0.097      14.162 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.162         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [17]
                                                         0.060      14.222 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_18/gateop_A2/Cout
                                                         0.000      14.222         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [19]
 CLMS_78_221/COUT                  td                    0.097      14.319 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.319         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [21]
                                                         0.060      14.379 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_22/gateop_A2/Cout
                                                         0.000      14.379         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [23]
 CLMS_78_225/COUT                  td                    0.097      14.476 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.476         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [25]
                                                         0.060      14.536 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_26/gateop_A2/Cout
                                                         0.000      14.536         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [27]
 CLMS_78_229/Y2                    td                    0.198      14.734 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_28/gateop_A2/Y0
                                   net (fanout=1)        0.423      15.157         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [27]
 CLMA_78_224/Y3                    td                    0.381      15.538 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[27]/gateop_perm/Z
                                   net (fanout=1)        1.193      16.731         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [27]
 CLMA_70_229/COUT                  td                    0.326      17.057 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.057         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N231
                                                         0.060      17.117 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/gateop_A2/Cout
                                                         0.000      17.117         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
 CLMA_70_233/Y2                    td                    0.198      17.315 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/gateop_A2/Y0
                                   net (fanout=1)        0.683      17.998         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [30]
 CLMA_78_228/Y1                    td                    0.209      18.207 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[30]/gateop/F
                                   net (fanout=1)        1.051      19.258         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3662
 CLMA_70_176/Y1                    td                    0.276      19.534 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[30]/gateop/F
                                   net (fanout=4)        0.641      20.175         _N3822           
 CLMA_70_176/Y0                    td                    0.211      20.386 r       u_rib/N74_30_4/gateop/F
                                   net (fanout=2)        0.455      20.841         u_rib/mux_m_addr [30]
 CLMA_66_176/Y0                    td                    0.164      21.005 r       u_rib/N350/gateop_perm/Z
                                   net (fanout=4)        0.263      21.268         u_rib/N350       
 CLMS_66_177/Y1                    td                    0.169      21.437 r       u_rib/N357_2/gateop_perm/Z
                                   net (fanout=85)       1.822      23.259         u_rib/slave_sel [1]
 CLMA_70_101/Y2                    td                    0.284      23.543 r       u_rib/N169_55_4/gateop_perm/Z
                                   net (fanout=1)        0.261      23.804         u_rib/_N15789    
 CLMA_70_101/Y3                    td                    0.209      24.013 r       u_rib/N169_55_5/gateop_perm/Z
                                   net (fanout=9)        1.590      25.603         u_rib/mux_s_data [23]
 CLMA_30_172/Y6CD                  td                    0.128      25.731 r       gpio_0/gpio_ctrl[23]/opit_0_MUX16TO1Q/L6OUTB
                                   net (fanout=2)        1.820      27.551         u_rib/_N17651    
 CLMA_82_165/Y0                    td                    0.383      27.934 r       u_rib/N219_23/gateop_perm/Z
                                   net (fanout=16)       2.919      30.853         s0_data_o[23]    
 DRM_122_352/DA0[7]                                                        r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[7].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[7]

 Data arrival time                                                  30.853         Logic Levels: 24 
                                                                                   Logic: 6.016ns(22.750%), Route: 20.428ns(77.250%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 B5                                                      0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.093      40.093         clk              
 IOBD_0_298/DIN                    td                    0.935      41.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      41.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      42.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      42.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.586      43.778         ntclkbufg_1      
 DRM_122_352/CLKA[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[7].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.372      44.150                          
 clock uncertainty                                      -0.050      44.100                          

 Setup time                                              0.064      44.164                          

 Data required time                                                 44.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.164                          
 Data arrival time                                                 -30.853                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.311                          
====================================================================================================

====================================================================================================

Startpoint  : uart_0/rx_data[2]/opit_0_L5Q_perm/CLK
Endpoint    : uart_0/uart_rx[2]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.423
  Launch Clock Delay      :  3.773
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.581       3.773         ntclkbufg_1      
 CLMA_30_120/CLK                                                           r       uart_0/rx_data[2]/opit_0_L5Q_perm/CLK

 CLMA_30_120/Q0                    tco                   0.223       3.996 f       uart_0/rx_data[2]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.236       4.232         uart_0/rx_data [2]
 CLMA_30_124/M1                                                            f       uart_0/uart_rx[2]/opit_0/D

 Data arrival time                                                   4.232         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.584%), Route: 0.236ns(51.416%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.859       4.423         ntclkbufg_1      
 CLMA_30_124/CLK                                                           r       uart_0/uart_rx[2]/opit_0/CLK
 clock pessimism                                        -0.372       4.051                          
 clock uncertainty                                       0.000       4.051                          

 Hold time                                              -0.016       4.035                          

 Data required time                                                  4.035                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.035                          
 Data arrival time                                                  -4.232                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.197                          
====================================================================================================

====================================================================================================

Startpoint  : uart_0/rx_data[0]/opit_0_L5Q_perm/CLK
Endpoint    : uart_0/uart_rx[0]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.423
  Launch Clock Delay      :  3.773
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.581       3.773         ntclkbufg_1      
 CLMA_30_120/CLK                                                           r       uart_0/rx_data[0]/opit_0_L5Q_perm/CLK

 CLMA_30_120/Q2                    tco                   0.223       3.996 f       uart_0/rx_data[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.236       4.232         uart_0/rx_data [0]
 CLMA_30_124/M0                                                            f       uart_0/uart_rx[0]/opit_0/D

 Data arrival time                                                   4.232         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.584%), Route: 0.236ns(51.416%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.859       4.423         ntclkbufg_1      
 CLMA_30_124/CLK                                                           r       uart_0/uart_rx[0]/opit_0/CLK
 clock pessimism                                        -0.372       4.051                          
 clock uncertainty                                       0.000       4.051                          

 Hold time                                              -0.016       4.035                          

 Data required time                                                  4.035                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.035                          
 Data arrival time                                                  -4.232                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.197                          
====================================================================================================

====================================================================================================

Startpoint  : uart_0/rx_data[3]/opit_0_L5Q_perm/CLK
Endpoint    : uart_0/uart_rx[3]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.423
  Launch Clock Delay      :  3.773
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.581       3.773         ntclkbufg_1      
 CLMA_30_120/CLK                                                           r       uart_0/rx_data[3]/opit_0_L5Q_perm/CLK

 CLMA_30_120/Q3                    tco                   0.223       3.996 f       uart_0/rx_data[3]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.237       4.233         uart_0/rx_data [3]
 CLMA_30_124/M3                                                            f       uart_0/uart_rx[3]/opit_0/D

 Data arrival time                                                   4.233         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.478%), Route: 0.237ns(51.522%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.859       4.423         ntclkbufg_1      
 CLMA_30_124/CLK                                                           r       uart_0/uart_rx[3]/opit_0/CLK
 clock pessimism                                        -0.372       4.051                          
 clock uncertainty                                       0.000       4.051                          

 Hold time                                              -0.016       4.035                          

 Data required time                                                  4.035                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.035                          
 Data arrival time                                                  -4.233                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.198                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[37]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.936
  Launch Clock Delay      :  5.774
  Clock Pessimism Removal :  0.863

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.200     501.288 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.288         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.112     501.400 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.560     503.960         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.960 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.814     505.774         ntclkbufg_0      
 CLMA_114_268/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK

 CLMA_114_268/Q0                   tco                   0.241     506.015 r       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/Q
                                   net (fanout=5)        0.826     506.841         u_jtag_top/u_jtag_driver/ir_reg [4]
 CLMA_106_273/Y2                   td                    0.384     507.225 r       u_jtag_top/u_jtag_driver/N116_2/gateop_perm/Z
                                   net (fanout=19)       1.407     508.632         u_jtag_top/u_jtag_driver/N282
 CLMS_54_273/Y1                    td                    0.169     508.801 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/gateop_perm/Z
                                   net (fanout=24)       1.598     510.399         u_jtag_top/u_jtag_driver/_N13890
 CLMA_114_260/CD                                                           r       u_jtag_top/u_jtag_driver/shift_reg[37]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 510.399         Logic Levels: 2  
                                                                                   Logic: 0.794ns(17.168%), Route: 3.831ns(82.832%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935    1001.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094    1001.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.243    1003.360         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.360 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.576    1004.936         ntclkbufg_0      
 CLMA_114_260/CLK                                                          r       u_jtag_top/u_jtag_driver/shift_reg[37]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.863    1005.799                          
 clock uncertainty                                      -0.050    1005.749                          

 Setup time                                             -0.180    1005.569                          

 Data required time                                               1005.569                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.569                          
 Data arrival time                                                -510.399                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       495.170                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[36]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.936
  Launch Clock Delay      :  5.774
  Clock Pessimism Removal :  0.863

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.200     501.288 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.288         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.112     501.400 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.560     503.960         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.960 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.814     505.774         ntclkbufg_0      
 CLMA_114_268/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK

 CLMA_114_268/Q0                   tco                   0.241     506.015 r       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/Q
                                   net (fanout=5)        0.826     506.841         u_jtag_top/u_jtag_driver/ir_reg [4]
 CLMA_106_273/Y2                   td                    0.384     507.225 r       u_jtag_top/u_jtag_driver/N116_2/gateop_perm/Z
                                   net (fanout=19)       1.407     508.632         u_jtag_top/u_jtag_driver/N282
 CLMS_54_273/Y1                    td                    0.169     508.801 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/gateop_perm/Z
                                   net (fanout=24)       1.598     510.399         u_jtag_top/u_jtag_driver/_N13890
 CLMA_114_260/AD                                                           r       u_jtag_top/u_jtag_driver/shift_reg[36]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 510.399         Logic Levels: 2  
                                                                                   Logic: 0.794ns(17.168%), Route: 3.831ns(82.832%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935    1001.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094    1001.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.243    1003.360         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.360 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.576    1004.936         ntclkbufg_0      
 CLMA_114_260/CLK                                                          r       u_jtag_top/u_jtag_driver/shift_reg[36]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.863    1005.799                          
 clock uncertainty                                      -0.050    1005.749                          

 Setup time                                             -0.177    1005.572                          

 Data required time                                               1005.572                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.572                          
 Data arrival time                                                -510.399                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       495.173                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[39]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.936
  Launch Clock Delay      :  5.774
  Clock Pessimism Removal :  0.863

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.200     501.288 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.288         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.112     501.400 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.560     503.960         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.960 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.814     505.774         ntclkbufg_0      
 CLMA_114_268/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK

 CLMA_114_268/Q0                   tco                   0.241     506.015 r       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/Q
                                   net (fanout=5)        0.826     506.841         u_jtag_top/u_jtag_driver/ir_reg [4]
 CLMA_106_273/Y2                   td                    0.384     507.225 r       u_jtag_top/u_jtag_driver/N116_2/gateop_perm/Z
                                   net (fanout=19)       1.407     508.632         u_jtag_top/u_jtag_driver/N282
 CLMS_54_273/Y1                    td                    0.169     508.801 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/gateop_perm/Z
                                   net (fanout=24)       1.598     510.399         u_jtag_top/u_jtag_driver/_N13890
 CLMA_114_260/BD                                                           r       u_jtag_top/u_jtag_driver/shift_reg[39]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 510.399         Logic Levels: 2  
                                                                                   Logic: 0.794ns(17.168%), Route: 3.831ns(82.832%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935    1001.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094    1001.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.243    1003.360         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.360 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.576    1004.936         ntclkbufg_0      
 CLMA_114_260/CLK                                                          r       u_jtag_top/u_jtag_driver/shift_reg[39]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.863    1005.799                          
 clock uncertainty                                      -0.050    1005.749                          

 Setup time                                             -0.171    1005.578                          

 Data required time                                               1005.578                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.578                          
 Data arrival time                                                -510.399                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       495.179                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[18]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.904
  Launch Clock Delay      :  4.950
  Clock Pessimism Removal :  -0.921

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935       1.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094       1.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.243       3.360         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.360 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.590       4.950         ntclkbufg_0      
 CLMA_26_256/CLK                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_256/Q2                    tco                   0.223       5.173 f       u_jtag_top/u_jtag_driver/rx/recv_data[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.144       5.317         u_jtag_top/u_jtag_driver/rx_data [18]
 CLMS_26_257/AD                                                            f       u_jtag_top/u_jtag_driver/dm_resp_data[18]/opit_0_inv/D

 Data arrival time                                                   5.317         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.100       1.188 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.188         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.111       1.299 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.734       4.033         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.033 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.871       5.904         ntclkbufg_0      
 CLMS_26_257/CLK                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[18]/opit_0_inv/CLK
 clock pessimism                                        -0.921       4.983                          
 clock uncertainty                                       0.000       4.983                          

 Hold time                                               0.033       5.016                          

 Data required time                                                  5.016                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.016                          
 Data arrival time                                                  -5.317                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.301                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[7]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.880
  Launch Clock Delay      :  4.926
  Clock Pessimism Removal :  -0.921

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935       1.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094       1.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.243       3.360         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.360 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.566       4.926         ntclkbufg_0      
 CLMS_46_269/CLK                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_46_269/Q2                    tco                   0.224       5.150 r       u_jtag_top/u_jtag_driver/rx/recv_data[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.137       5.287         u_jtag_top/u_jtag_driver/rx_data [7]
 CLMA_46_268/M3                                                            r       u_jtag_top/u_jtag_driver/dm_resp_data[7]/opit_0_inv/D

 Data arrival time                                                   5.287         Logic Levels: 0  
                                                                                   Logic: 0.224ns(62.050%), Route: 0.137ns(37.950%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.100       1.188 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.188         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.111       1.299 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.734       4.033         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.033 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.847       5.880         ntclkbufg_0      
 CLMA_46_268/CLK                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[7]/opit_0_inv/CLK
 clock pessimism                                        -0.921       4.959                          
 clock uncertainty                                       0.000       4.959                          

 Hold time                                              -0.012       4.947                          

 Data required time                                                  4.947                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.947                          
 Data arrival time                                                  -5.287                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[25]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[25]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.904
  Launch Clock Delay      :  4.950
  Clock Pessimism Removal :  -0.921

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935       1.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094       1.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.243       3.360         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.360 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.590       4.950         ntclkbufg_0      
 CLMA_26_256/CLK                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[25]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_256/Q0                    tco                   0.224       5.174 r       u_jtag_top/u_jtag_driver/rx/recv_data[25]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.138       5.312         u_jtag_top/u_jtag_driver/rx_data [25]
 CLMS_26_257/M2                                                            r       u_jtag_top/u_jtag_driver/dm_resp_data[25]/opit_0_inv/D

 Data arrival time                                                   5.312         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.878%), Route: 0.138ns(38.122%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.100       1.188 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.188         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.111       1.299 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.734       4.033         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.033 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.871       5.904         ntclkbufg_0      
 CLMS_26_257/CLK                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[25]/opit_0_inv/CLK
 clock pessimism                                        -0.921       4.983                          
 clock uncertainty                                       0.000       4.983                          

 Hold time                                              -0.012       4.971                          

 Data required time                                                  4.971                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.971                          
 Data arrival time                                                  -5.312                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_tinyriscv_core/u_csr_reg/mtvec[22]/opit_0/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.242  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.764
  Launch Clock Delay      :  4.378
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.814       4.378         ntclkbufg_1      
 CLMA_130_85/CLK                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_85/Q0                    tco                   0.261       4.639 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=245)      3.324       7.963         jtag_rst_n       
 CLMS_18_197/Y2                    td                    0.284       8.247 r       gpio_0/N9/gateop_perm/Z
                                   net (fanout=488)      2.363      10.610         gpio_0/N9        
 CLMA_118_160/RSCO                 td                    0.118      10.728 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_remain[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.728         _N333            
 CLMA_118_164/RSCO                 td                    0.089      10.817 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/result_o[13]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      10.817         _N332            
 CLMA_118_168/RSCO                 td                    0.089      10.906 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/dividend_r[16]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000      10.906         _N331            
 CLMA_118_172/RSCO                 td                    0.089      10.995 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_remain[19]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      10.995         _N330            
 CLMA_118_176/RSCO                 td                    0.089      11.084 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/minuend[24]/opit_0/RSOUT
                                   net (fanout=2)        0.000      11.084         _N329            
 CLMA_118_180/RSCO                 td                    0.089      11.173 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_remain[27]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.173         _N328            
 CLMA_118_188/RSCO                 td                    0.089      11.262 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/result_o[28]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000      11.262         _N327            
 CLMA_118_192/RSCO                 td                    0.089      11.351 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/dividend_r[28]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000      11.351         _N326            
 CLMA_118_196/RSCO                 td                    0.089      11.440 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_remain[31]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.440         _N325            
 CLMA_118_200/RSCO                 td                    0.089      11.529 r       u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[19]/opit_0_L5Q/RSOUT
                                   net (fanout=1)        0.000      11.529         _N324            
 CLMA_118_204/RSCO                 td                    0.089      11.618 r       u_tinyriscv_core/u_ifu/pc_prev[19]/opit_0/RSOUT
                                   net (fanout=2)        0.000      11.618         _N323            
 CLMA_118_208/RSCO                 td                    0.089      11.707 r       u_tinyriscv_core/u_csr_reg/mstatus[19]/opit_0/RSOUT
                                   net (fanout=1)        0.000      11.707         _N322            
 CLMA_118_212/RSCO                 td                    0.089      11.796 r       u_tinyriscv_core/u_csr_reg/mcause[19]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.796         _N321            
 CLMA_118_216/RSCO                 td                    0.089      11.885 r       u_tinyriscv_core/u_csr_reg/mscratch[19]/opit_0/RSOUT
                                   net (fanout=3)        0.000      11.885         _N320            
 CLMA_118_220/RSCO                 td                    0.089      11.974 r       u_tinyriscv_core/u_clint/inst_addr[26]/opit_0/RSOUT
                                   net (fanout=2)        0.000      11.974         _N319            
 CLMA_118_224/RSCO                 td                    0.089      12.063 r       u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r[28]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      12.063         _N318            
 CLMA_118_228/RSCO                 td                    0.089      12.152 r       u_tinyriscv_core/u_ifu/pc[28]/opit_0_L6Q_perm/RSOUT
                                   net (fanout=1)        0.000      12.152         _N317            
 CLMA_118_232/RSCO                 td                    0.089      12.241 r       u_tinyriscv_core/u_csr_reg/mie[28]/opit_0/RSOUT
                                   net (fanout=1)        0.000      12.241         _N316            
 CLMA_118_236/RSCO                 td                    0.089      12.330 r       u_tinyriscv_core/u_csr_reg/mcause[28]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      12.330         _N315            
 CLMA_118_240/RSCO                 td                    0.089      12.419 r       u_tinyriscv_core/u_csr_reg/mscratch[28]/opit_0/RSOUT
                                   net (fanout=2)        0.000      12.419         _N314            
 CLMA_118_244/RSCI                                                         r       u_tinyriscv_core/u_csr_reg/mtvec[22]/opit_0/RS

 Data arrival time                                                  12.419         Logic Levels: 21 
                                                                                   Logic: 2.354ns(29.275%), Route: 5.687ns(70.725%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 B5                                                      0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.093      40.093         clk              
 IOBD_0_298/DIN                    td                    0.935      41.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      41.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      42.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      42.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.572      43.764         ntclkbufg_1      
 CLMA_118_244/CLK                                                          r       u_tinyriscv_core/u_csr_reg/mtvec[22]/opit_0/CLK
 clock pessimism                                         0.372      44.136                          
 clock uncertainty                                      -0.050      44.086                          

 Recovery time                                           0.000      44.086                          

 Data required time                                                 44.086                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.086                          
 Data arrival time                                                 -12.419                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        31.667                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_tinyriscv_core/u_csr_reg/mtvec[28]/opit_0/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.242  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.764
  Launch Clock Delay      :  4.378
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.814       4.378         ntclkbufg_1      
 CLMA_130_85/CLK                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_85/Q0                    tco                   0.261       4.639 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=245)      3.324       7.963         jtag_rst_n       
 CLMS_18_197/Y2                    td                    0.284       8.247 r       gpio_0/N9/gateop_perm/Z
                                   net (fanout=488)      2.363      10.610         gpio_0/N9        
 CLMA_118_160/RSCO                 td                    0.118      10.728 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_remain[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.728         _N333            
 CLMA_118_164/RSCO                 td                    0.089      10.817 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/result_o[13]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      10.817         _N332            
 CLMA_118_168/RSCO                 td                    0.089      10.906 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/dividend_r[16]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000      10.906         _N331            
 CLMA_118_172/RSCO                 td                    0.089      10.995 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_remain[19]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      10.995         _N330            
 CLMA_118_176/RSCO                 td                    0.089      11.084 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/minuend[24]/opit_0/RSOUT
                                   net (fanout=2)        0.000      11.084         _N329            
 CLMA_118_180/RSCO                 td                    0.089      11.173 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_remain[27]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.173         _N328            
 CLMA_118_188/RSCO                 td                    0.089      11.262 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/result_o[28]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000      11.262         _N327            
 CLMA_118_192/RSCO                 td                    0.089      11.351 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/dividend_r[28]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000      11.351         _N326            
 CLMA_118_196/RSCO                 td                    0.089      11.440 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_remain[31]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.440         _N325            
 CLMA_118_200/RSCO                 td                    0.089      11.529 r       u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[19]/opit_0_L5Q/RSOUT
                                   net (fanout=1)        0.000      11.529         _N324            
 CLMA_118_204/RSCO                 td                    0.089      11.618 r       u_tinyriscv_core/u_ifu/pc_prev[19]/opit_0/RSOUT
                                   net (fanout=2)        0.000      11.618         _N323            
 CLMA_118_208/RSCO                 td                    0.089      11.707 r       u_tinyriscv_core/u_csr_reg/mstatus[19]/opit_0/RSOUT
                                   net (fanout=1)        0.000      11.707         _N322            
 CLMA_118_212/RSCO                 td                    0.089      11.796 r       u_tinyriscv_core/u_csr_reg/mcause[19]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.796         _N321            
 CLMA_118_216/RSCO                 td                    0.089      11.885 r       u_tinyriscv_core/u_csr_reg/mscratch[19]/opit_0/RSOUT
                                   net (fanout=3)        0.000      11.885         _N320            
 CLMA_118_220/RSCO                 td                    0.089      11.974 r       u_tinyriscv_core/u_clint/inst_addr[26]/opit_0/RSOUT
                                   net (fanout=2)        0.000      11.974         _N319            
 CLMA_118_224/RSCO                 td                    0.089      12.063 r       u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r[28]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      12.063         _N318            
 CLMA_118_228/RSCO                 td                    0.089      12.152 r       u_tinyriscv_core/u_ifu/pc[28]/opit_0_L6Q_perm/RSOUT
                                   net (fanout=1)        0.000      12.152         _N317            
 CLMA_118_232/RSCO                 td                    0.089      12.241 r       u_tinyriscv_core/u_csr_reg/mie[28]/opit_0/RSOUT
                                   net (fanout=1)        0.000      12.241         _N316            
 CLMA_118_236/RSCO                 td                    0.089      12.330 r       u_tinyriscv_core/u_csr_reg/mcause[28]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      12.330         _N315            
 CLMA_118_240/RSCO                 td                    0.089      12.419 r       u_tinyriscv_core/u_csr_reg/mscratch[28]/opit_0/RSOUT
                                   net (fanout=2)        0.000      12.419         _N314            
 CLMA_118_244/RSCI                                                         r       u_tinyriscv_core/u_csr_reg/mtvec[28]/opit_0/RS

 Data arrival time                                                  12.419         Logic Levels: 21 
                                                                                   Logic: 2.354ns(29.275%), Route: 5.687ns(70.725%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 B5                                                      0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.093      40.093         clk              
 IOBD_0_298/DIN                    td                    0.935      41.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      41.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      42.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      42.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.572      43.764         ntclkbufg_1      
 CLMA_118_244/CLK                                                          r       u_tinyriscv_core/u_csr_reg/mtvec[28]/opit_0/CLK
 clock pessimism                                         0.372      44.136                          
 clock uncertainty                                      -0.050      44.086                          

 Recovery time                                           0.000      44.086                          

 Data required time                                                 44.086                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.086                          
 Data arrival time                                                 -12.419                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        31.667                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_tinyriscv_core/u_csr_reg/mscratch[28]/opit_0/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.247  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.759
  Launch Clock Delay      :  4.378
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.814       4.378         ntclkbufg_1      
 CLMA_130_85/CLK                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_85/Q0                    tco                   0.261       4.639 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=245)      3.324       7.963         jtag_rst_n       
 CLMS_18_197/Y2                    td                    0.284       8.247 r       gpio_0/N9/gateop_perm/Z
                                   net (fanout=488)      2.363      10.610         gpio_0/N9        
 CLMA_118_160/RSCO                 td                    0.118      10.728 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_remain[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.728         _N333            
 CLMA_118_164/RSCO                 td                    0.089      10.817 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/result_o[13]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000      10.817         _N332            
 CLMA_118_168/RSCO                 td                    0.089      10.906 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/dividend_r[16]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000      10.906         _N331            
 CLMA_118_172/RSCO                 td                    0.089      10.995 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_remain[19]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      10.995         _N330            
 CLMA_118_176/RSCO                 td                    0.089      11.084 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/minuend[24]/opit_0/RSOUT
                                   net (fanout=2)        0.000      11.084         _N329            
 CLMA_118_180/RSCO                 td                    0.089      11.173 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_remain[27]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      11.173         _N328            
 CLMA_118_188/RSCO                 td                    0.089      11.262 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/result_o[28]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000      11.262         _N327            
 CLMA_118_192/RSCO                 td                    0.089      11.351 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/dividend_r[28]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000      11.351         _N326            
 CLMA_118_196/RSCO                 td                    0.089      11.440 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_remain[31]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      11.440         _N325            
 CLMA_118_200/RSCO                 td                    0.089      11.529 r       u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[19]/opit_0_L5Q/RSOUT
                                   net (fanout=1)        0.000      11.529         _N324            
 CLMA_118_204/RSCO                 td                    0.089      11.618 r       u_tinyriscv_core/u_ifu/pc_prev[19]/opit_0/RSOUT
                                   net (fanout=2)        0.000      11.618         _N323            
 CLMA_118_208/RSCO                 td                    0.089      11.707 r       u_tinyriscv_core/u_csr_reg/mstatus[19]/opit_0/RSOUT
                                   net (fanout=1)        0.000      11.707         _N322            
 CLMA_118_212/RSCO                 td                    0.089      11.796 r       u_tinyriscv_core/u_csr_reg/mcause[19]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.796         _N321            
 CLMA_118_216/RSCO                 td                    0.089      11.885 r       u_tinyriscv_core/u_csr_reg/mscratch[19]/opit_0/RSOUT
                                   net (fanout=3)        0.000      11.885         _N320            
 CLMA_118_220/RSCO                 td                    0.089      11.974 r       u_tinyriscv_core/u_clint/inst_addr[26]/opit_0/RSOUT
                                   net (fanout=2)        0.000      11.974         _N319            
 CLMA_118_224/RSCO                 td                    0.089      12.063 r       u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r[28]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      12.063         _N318            
 CLMA_118_228/RSCO                 td                    0.089      12.152 r       u_tinyriscv_core/u_ifu/pc[28]/opit_0_L6Q_perm/RSOUT
                                   net (fanout=1)        0.000      12.152         _N317            
 CLMA_118_232/RSCO                 td                    0.089      12.241 r       u_tinyriscv_core/u_csr_reg/mie[28]/opit_0/RSOUT
                                   net (fanout=1)        0.000      12.241         _N316            
 CLMA_118_236/RSCO                 td                    0.089      12.330 r       u_tinyriscv_core/u_csr_reg/mcause[28]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      12.330         _N315            
 CLMA_118_240/RSCI                                                         r       u_tinyriscv_core/u_csr_reg/mscratch[28]/opit_0/RS

 Data arrival time                                                  12.330         Logic Levels: 20 
                                                                                   Logic: 2.265ns(28.483%), Route: 5.687ns(71.517%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 B5                                                      0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.093      40.093         clk              
 IOBD_0_298/DIN                    td                    0.935      41.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      41.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      42.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      42.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.567      43.759         ntclkbufg_1      
 CLMA_118_240/CLK                                                          r       u_tinyriscv_core/u_csr_reg/mscratch[28]/opit_0/CLK
 clock pessimism                                         0.372      44.131                          
 clock uncertainty                                      -0.050      44.081                          

 Recovery time                                           0.000      44.081                          

 Data required time                                                 44.081                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.081                          
 Data arrival time                                                 -12.330                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        31.751                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[2].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.365
  Launch Clock Delay      :  3.735
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.543       3.735         ntclkbufg_1      
 CLMA_14_205/CLK                                                           r       u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_14_205/Y0                    tco                   0.281       4.016 f       u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.361       4.377         u_rst_ctrl/jtag_rst_r [4]
 CLMS_18_197/Y2                    td                    0.153       4.530 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=488)      0.380       4.910         gpio_0/N9        
 DRM_34_188/RSTA[0]                                                        f       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[2].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   4.910         Logic Levels: 1  
                                                                                   Logic: 0.434ns(36.936%), Route: 0.741ns(63.064%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.801       4.365         ntclkbufg_1      
 DRM_34_188/CLKA[0]                                                        r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[2].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.598       3.767                          
 clock uncertainty                                       0.000       3.767                          

 Removal time                                           -0.053       3.714                          

 Data required time                                                  3.714                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.714                          
 Data arrival time                                                  -4.910                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.196                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[2].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.360
  Launch Clock Delay      :  3.735
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.543       3.735         ntclkbufg_1      
 CLMA_14_205/CLK                                                           r       u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_14_205/Y0                    tco                   0.281       4.016 f       u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.361       4.377         u_rst_ctrl/jtag_rst_r [4]
 CLMS_18_197/Y2                    td                    0.153       4.530 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=488)      0.443       4.973         gpio_0/N9        
 DRM_34_188/RSTB[0]                                                        f       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[2].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   4.973         Logic Levels: 1  
                                                                                   Logic: 0.434ns(35.057%), Route: 0.804ns(64.943%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.796       4.360         ntclkbufg_1      
 DRM_34_188/CLKB[0]                                                        r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[2].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.598       3.762                          
 clock uncertainty                                       0.000       3.762                          

 Removal time                                           -0.026       3.736                          

 Data required time                                                  3.736                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.736                          
 Data arrival time                                                  -4.973                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.237                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[2].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.360
  Launch Clock Delay      :  3.735
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.543       3.735         ntclkbufg_1      
 CLMA_14_205/CLK                                                           r       u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_14_205/Y0                    tco                   0.281       4.016 f       u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.361       4.377         u_rst_ctrl/jtag_rst_r [4]
 CLMS_18_197/Y2                    td                    0.153       4.530 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=488)      0.477       5.007         gpio_0/N9        
 DRM_34_164/RSTB[0]                                                        f       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[2].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   5.007         Logic Levels: 1  
                                                                                   Logic: 0.434ns(34.119%), Route: 0.838ns(65.881%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.796       4.360         ntclkbufg_1      
 DRM_34_164/CLKB[0]                                                        r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[2].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.598       3.762                          
 clock uncertainty                                       0.000       3.762                          

 Removal time                                           -0.026       3.736                          

 Data required time                                                  3.736                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.736                          
 Data arrival time                                                  -5.007                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.271                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : halted_ind (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.863       4.427         ntclkbufg_1      
 CLMA_18_240/CLK                                                           r       u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/CLK

 CLMA_18_240/Q0                    tco                   0.261       4.688 r       u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       2.600       7.288         jtag_halt_req_o  
 CLMA_66_148/Y0                    td                    0.174       7.462 f       N4/gateop_perm/Z 
                                   net (fanout=1)        1.821       9.283         nt_halted_ind    
 IOL_151_114/DO                    td                    0.122       9.405 f       halted_ind_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.405         halted_ind_obuf/ntO
 IOBD_152_114/PAD                  td                    2.788      12.193 f       halted_ind_obuf/opit_0/O
                                   net (fanout=1)        0.161      12.354         halted_ind       
 U10                                                                       f       halted_ind (port)

 Data arrival time                                                  12.354         Logic Levels: 3  
                                                                                   Logic: 3.345ns(42.198%), Route: 4.582ns(57.802%)
====================================================================================================

====================================================================================================

Startpoint  : uart_0/tx_bit/opit_0_MUX4TO1Q/CLK
Endpoint    : uart_tx_pin (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.847       4.411         ntclkbufg_1      
 CLMA_26_136/CLK                                                           r       uart_0/tx_bit/opit_0_MUX4TO1Q/CLK

 CLMA_26_136/Q1                    tco                   0.258       4.669 f       uart_0/tx_bit/opit_0_MUX4TO1Q/Q
                                   net (fanout=2)        4.487       9.156         nt_uart_tx_pin   
 IOL_151_361/DO                    td                    0.122       9.278 f       uart_tx_pin_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.278         uart_tx_pin_obuf/ntO
 IOBS_152_361/PAD                  td                    2.788      12.066 f       uart_tx_pin_obuf/opit_0/O
                                   net (fanout=1)        0.084      12.150         uart_tx_pin      
 C10                                                                       f       uart_tx_pin (port)

 Data arrival time                                                  12.150         Logic Levels: 2  
                                                                                   Logic: 3.168ns(40.936%), Route: 4.571ns(59.064%)
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/CLK
Endpoint    : jtag_TDO (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                         0.000       0.000 f                        
 V17                                                     0.000       0.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.200       1.288 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.288         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.112       1.400 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.560       3.960         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.960 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.816       5.776         ntclkbufg_0      
 CLMA_118_264/CLK                                                          f       u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/CLK

 CLMA_118_264/Q0                   tco                   0.239       6.015 f       u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/Q
                                   net (fanout=1)        3.073       9.088         nt_jtag_TDO      
 IOL_151_22/DO                     td                    0.122       9.210 f       jtag_TDO_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.210         jtag_TDO_obuf/ntO
 IOBD_152_22/PAD                   td                    2.788      11.998 f       jtag_TDO_obuf/opit_0/O
                                   net (fanout=1)        0.060      12.058         jtag_TDO         
 V16                                                                       f       jtag_TDO (port)  

 Data arrival time                                                  12.058         Logic Levels: 2  
                                                                                   Logic: 3.149ns(50.127%), Route: 3.133ns(49.873%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.522       1.696         nt_rst_ext_i     
 CLMA_130_85/RS                                                            r       u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.696         Logic Levels: 2  
                                                                                   Logic: 1.029ns(60.672%), Route: 0.667ns(39.328%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.522       1.696         nt_rst_ext_i     
 CLMA_130_85/RS                                                            r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.696         Logic Levels: 2  
                                                                                   Logic: 1.029ns(60.672%), Route: 0.667ns(39.328%)
====================================================================================================

====================================================================================================

Startpoint  : gpio[1] (port)
Endpoint    : gpio_0/gpio_data[1]/opit_0_L5Q_perm/L1
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K4                                                      0.000       0.000 r       gpio[1] (port)   
                                   net (fanout=1)        0.035       0.035         nt_gpio[1]       
 IOBD_0_146/DIN                    td                    0.935       0.970 r       gpio_tri[1]/opit_0/O
                                   net (fanout=1)        0.000       0.970         gpio_tri[1]/ntI  
 IOL_7_146/RX_DATA_DD              td                    0.094       1.064 r       gpio_tri[1]/opit_1/OUT
                                   net (fanout=1)        0.661       1.725         _N1              
 CLMA_38_136/Y2                    td                    0.295       2.020 f       gpio_0/gpio_data[1]_ce_mux[0]_2/gateop/F
                                   net (fanout=1)        0.145       2.165         gpio_0/_N16106   
 CLMA_38_136/A1                                                            f       gpio_0/gpio_data[1]/opit_0_L5Q_perm/L1

 Data arrival time                                                   2.165         Logic Levels: 3  
                                                                                   Logic: 1.324ns(61.155%), Route: 0.841ns(38.845%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[11].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[7]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.194  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.107
  Launch Clock Delay      :  3.559
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.492       3.559         ntclkbufg_1      
 CLMA_58_224/CLK                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[8]/opit_0_L5Q_perm/CLK

 CLMA_58_224/Q2                    tco                   0.209       3.768 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[8]/opit_0_L5Q_perm/Q
                                   net (fanout=29)       0.729       4.497         u_tinyriscv_core/ie_dec_info_bus_o [8]
 CLMA_78_228/Y0                    td                    0.171       4.668 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N36_8/gateop_perm/Z
                                   net (fanout=1)        1.653       6.321         u_tinyriscv_core/ex_csr_waddr_o [1]
 CLMA_82_224/Y1                    td                    0.221       6.542 r       u_tinyriscv_core/u_csr_reg/N89_10/gateop_perm/Z
                                   net (fanout=32)       0.706       7.248         u_tinyriscv_core/u_csr_reg/N89
 CLMA_82_228/Y2                    td                    0.132       7.380 r       u_tinyriscv_core/u_csr_reg/N65_and[1][3]/gateop_perm/Z
                                   net (fanout=1)        0.623       8.003         u_tinyriscv_core/u_csr_reg/_N2447
 CLMS_66_237/Y0                    td                    0.131       8.134 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_3/gateop_perm/Z
                                   net (fanout=1)        0.240       8.374         u_tinyriscv_core/u_csr_reg/_N15816
 CLMS_66_237/Y1                    td                    0.135       8.509 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_8/gateop_perm/Z
                                   net (fanout=3)        0.242       8.751         u_tinyriscv_core/csr_ex_data_o [1]
 CLMS_66_237/Y2                    td                    0.132       8.883 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_86_5/gateop_perm/Z
                                   net (fanout=104)      0.253       9.136         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [17]
 CLMS_66_237/Y3                    td                    0.185       9.321 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[1]/gateop_perm/Z
                                   net (fanout=2)        1.302      10.623         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_op2 [1]
                                                         0.310      10.933 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/gateop_A2/Cout
                                                         0.000      10.933         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [3]
 CLMS_78_205/COUT                  td                    0.083      11.016 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.016         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [5]
                                                         0.057      11.073 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_6/gateop_A2/Cout
                                                         0.000      11.073         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [7]
 CLMS_78_209/COUT                  td                    0.083      11.156 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.156         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [9]
                                                         0.057      11.213 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_10/gateop_A2/Cout
                                                         0.000      11.213         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [11]
 CLMS_78_213/COUT                  td                    0.083      11.296 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.296         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [13]
                                                         0.057      11.353 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_14/gateop_A2/Cout
                                                         0.000      11.353         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [15]
 CLMS_78_217/COUT                  td                    0.083      11.436 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.436         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [17]
                                                         0.057      11.493 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_18/gateop_A2/Cout
                                                         0.000      11.493         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [19]
 CLMS_78_221/COUT                  td                    0.083      11.576 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.576         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [21]
                                                         0.057      11.633 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_22/gateop_A2/Cout
                                                         0.000      11.633         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [23]
 CLMS_78_225/COUT                  td                    0.083      11.716 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.716         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [25]
                                                         0.057      11.773 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_26/gateop_A2/Cout
                                                         0.000      11.773         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [27]
 CLMS_78_229/Y2                    td                    0.158      11.931 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_28/gateop_A2/Y0
                                   net (fanout=1)        0.357      12.288         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [27]
 CLMA_78_224/Y3                    td                    0.305      12.593 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[27]/gateop_perm/Z
                                   net (fanout=1)        0.898      13.491         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [27]
 CLMA_70_229/COUT                  td                    0.262      13.753 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.753         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N231
                                                         0.055      13.808 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/gateop_A2/Cout
                                                         0.000      13.808         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
 CLMA_70_233/Y2                    td                    0.173      13.981 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/gateop_A2/Y0
                                   net (fanout=1)        0.492      14.473         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [30]
 CLMA_78_228/Y1                    td                    0.167      14.640 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[30]/gateop/F
                                   net (fanout=1)        0.867      15.507         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3662
 CLMA_70_176/Y1                    td                    0.221      15.728 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[30]/gateop/F
                                   net (fanout=4)        0.477      16.205         _N3822           
 CLMA_70_176/Y0                    td                    0.169      16.374 r       u_rib/N74_30_4/gateop/F
                                   net (fanout=2)        0.357      16.731         u_rib/mux_m_addr [30]
 CLMA_66_176/Y0                    td                    0.131      16.862 r       u_rib/N350/gateop_perm/Z
                                   net (fanout=4)        0.242      17.104         u_rib/N350       
 CLMS_66_177/Y1                    td                    0.143      17.247 f       u_rib/N357_2/gateop_perm/Z
                                   net (fanout=85)       1.455      18.702         u_rib/slave_sel [1]
 CLMA_70_101/Y2                    td                    0.227      18.929 r       u_rib/N169_55_4/gateop_perm/Z
                                   net (fanout=1)        0.240      19.169         u_rib/_N15789    
 CLMA_70_101/Y3                    td                    0.185      19.354 f       u_rib/N169_55_5/gateop_perm/Z
                                   net (fanout=9)        1.337      20.691         u_rib/mux_s_data [23]
 CLMA_30_172/Y6CD                  td                    0.102      20.793 r       gpio_0/gpio_ctrl[23]/opit_0_MUX16TO1Q/L6OUTB
                                   net (fanout=2)        1.403      22.196         u_rib/_N17651    
 CLMA_82_165/Y0                    td                    0.281      22.477 f       u_rib/N219_23/gateop_perm/Z
                                   net (fanout=16)       2.442      24.919         s0_data_o[23]    
 DRM_34_0/DA0[7]                                                           f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[11].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[7]

 Data arrival time                                                  24.919         Logic Levels: 26 
                                                                                   Logic: 5.045ns(23.619%), Route: 16.315ns(76.381%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 B5                                                      0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.093      40.093         clk              
 IOBD_0_298/DIN                    td                    0.781      40.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      40.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      41.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      41.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.298      43.107         ntclkbufg_1      
 DRM_34_0/CLKA[0]                                                          r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[11].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.258      43.365                          
 clock uncertainty                                      -0.050      43.315                          

 Setup time                                              0.019      43.334                          

 Data required time                                                 43.334                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.334                          
 Data arrival time                                                 -24.919                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[6].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[13]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.103
  Launch Clock Delay      :  3.559
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.492       3.559         ntclkbufg_1      
 CLMA_58_224/CLK                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[8]/opit_0_L5Q_perm/CLK

 CLMA_58_224/Q2                    tco                   0.209       3.768 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[8]/opit_0_L5Q_perm/Q
                                   net (fanout=29)       0.729       4.497         u_tinyriscv_core/ie_dec_info_bus_o [8]
 CLMA_78_228/Y0                    td                    0.171       4.668 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N36_8/gateop_perm/Z
                                   net (fanout=1)        1.653       6.321         u_tinyriscv_core/ex_csr_waddr_o [1]
 CLMA_82_224/Y1                    td                    0.221       6.542 r       u_tinyriscv_core/u_csr_reg/N89_10/gateop_perm/Z
                                   net (fanout=32)       0.706       7.248         u_tinyriscv_core/u_csr_reg/N89
 CLMA_82_228/Y2                    td                    0.132       7.380 r       u_tinyriscv_core/u_csr_reg/N65_and[1][3]/gateop_perm/Z
                                   net (fanout=1)        0.623       8.003         u_tinyriscv_core/u_csr_reg/_N2447
 CLMS_66_237/Y0                    td                    0.131       8.134 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_3/gateop_perm/Z
                                   net (fanout=1)        0.240       8.374         u_tinyriscv_core/u_csr_reg/_N15816
 CLMS_66_237/Y1                    td                    0.135       8.509 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_8/gateop_perm/Z
                                   net (fanout=3)        0.242       8.751         u_tinyriscv_core/csr_ex_data_o [1]
 CLMS_66_237/Y2                    td                    0.132       8.883 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_86_5/gateop_perm/Z
                                   net (fanout=104)      0.253       9.136         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [17]
 CLMS_66_237/Y3                    td                    0.185       9.321 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[1]/gateop_perm/Z
                                   net (fanout=2)        1.302      10.623         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_op2 [1]
                                                         0.310      10.933 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/gateop_A2/Cout
                                                         0.000      10.933         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [3]
 CLMS_78_205/COUT                  td                    0.083      11.016 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.016         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [5]
                                                         0.057      11.073 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_6/gateop_A2/Cout
                                                         0.000      11.073         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [7]
 CLMS_78_209/COUT                  td                    0.083      11.156 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.156         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [9]
                                                         0.057      11.213 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_10/gateop_A2/Cout
                                                         0.000      11.213         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [11]
 CLMS_78_213/COUT                  td                    0.083      11.296 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.296         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [13]
                                                         0.057      11.353 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_14/gateop_A2/Cout
                                                         0.000      11.353         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [15]
 CLMS_78_217/COUT                  td                    0.083      11.436 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.436         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [17]
                                                         0.057      11.493 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_18/gateop_A2/Cout
                                                         0.000      11.493         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [19]
 CLMS_78_221/COUT                  td                    0.083      11.576 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.576         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [21]
                                                         0.057      11.633 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_22/gateop_A2/Cout
                                                         0.000      11.633         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [23]
 CLMS_78_225/COUT                  td                    0.083      11.716 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.716         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [25]
                                                         0.057      11.773 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_26/gateop_A2/Cout
                                                         0.000      11.773         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [27]
 CLMS_78_229/Y2                    td                    0.158      11.931 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_28/gateop_A2/Y0
                                   net (fanout=1)        0.357      12.288         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [27]
 CLMA_78_224/Y3                    td                    0.305      12.593 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[27]/gateop_perm/Z
                                   net (fanout=1)        0.898      13.491         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [27]
 CLMA_70_229/COUT                  td                    0.262      13.753 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.753         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N231
                                                         0.055      13.808 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/gateop_A2/Cout
                                                         0.000      13.808         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
 CLMA_70_233/Y2                    td                    0.173      13.981 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/gateop_A2/Y0
                                   net (fanout=1)        0.492      14.473         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [30]
 CLMA_78_228/Y1                    td                    0.167      14.640 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[30]/gateop/F
                                   net (fanout=1)        0.867      15.507         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3662
 CLMA_70_176/Y1                    td                    0.221      15.728 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[30]/gateop/F
                                   net (fanout=4)        0.477      16.205         _N3822           
 CLMA_70_176/Y0                    td                    0.169      16.374 r       u_rib/N74_30_4/gateop/F
                                   net (fanout=2)        0.357      16.731         u_rib/mux_m_addr [30]
 CLMA_66_176/Y0                    td                    0.131      16.862 r       u_rib/N350/gateop_perm/Z
                                   net (fanout=4)        0.242      17.104         u_rib/N350       
 CLMS_66_177/Y0                    td                    0.139      17.243 f       u_rib/N353_2/gateop_perm/Z
                                   net (fanout=28)       1.438      18.681         u_rib/slave_sel [3]
 CLMA_50_125/Y1                    td                    0.288      18.969 f       u_rib/N169_44_4/gateop_perm/Z
                                   net (fanout=1)        1.014      19.983         u_rib/_N15730    
 CLMS_54_121/Y0                    td                    0.171      20.154 r       u_rib/N169_44_5/gateop_perm/Z
                                   net (fanout=7)        0.246      20.400         u_rib/mux_s_data [12]
 CLMS_54_121/Y2                    td                    0.132      20.532 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[4]/gateop/Z
                                   net (fanout=2)        1.189      21.721         u_tinyriscv_core/u_exu/u_exu_mem/_N2727
 CLMA_86_88/Y0                     td                    0.226      21.947 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_3[12]/gateop_perm/Z
                                   net (fanout=5)        0.244      22.191         _N2927           
 CLMA_86_88/Y1                     td                    0.143      22.334 f       u_rib/N239_12/gateop_perm/Z
                                   net (fanout=8)        2.715      25.049         s1_data_o[12]    
 DRM_62_208/DA0[13]                                                        f       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[6].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[13]

 Data arrival time                                                  25.049         Logic Levels: 27 
                                                                                   Logic: 5.206ns(24.225%), Route: 16.284ns(75.775%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 B5                                                      0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.093      40.093         clk              
 IOBD_0_298/DIN                    td                    0.781      40.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      40.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      41.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      41.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.294      43.103         ntclkbufg_1      
 DRM_62_208/CLKA[0]                                                        r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[6].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.416      43.519                          
 clock uncertainty                                      -0.050      43.469                          

 Setup time                                              0.019      43.488                          

 Data required time                                                 43.488                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.488                          
 Data arrival time                                                 -25.049                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.439                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[13]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.080
  Launch Clock Delay      :  3.559
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.492       3.559         ntclkbufg_1      
 CLMA_58_224/CLK                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[8]/opit_0_L5Q_perm/CLK

 CLMA_58_224/Q2                    tco                   0.209       3.768 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[8]/opit_0_L5Q_perm/Q
                                   net (fanout=29)       0.729       4.497         u_tinyriscv_core/ie_dec_info_bus_o [8]
 CLMA_78_228/Y0                    td                    0.171       4.668 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N36_8/gateop_perm/Z
                                   net (fanout=1)        1.653       6.321         u_tinyriscv_core/ex_csr_waddr_o [1]
 CLMA_82_224/Y1                    td                    0.221       6.542 r       u_tinyriscv_core/u_csr_reg/N89_10/gateop_perm/Z
                                   net (fanout=32)       0.706       7.248         u_tinyriscv_core/u_csr_reg/N89
 CLMA_82_228/Y2                    td                    0.132       7.380 r       u_tinyriscv_core/u_csr_reg/N65_and[1][3]/gateop_perm/Z
                                   net (fanout=1)        0.623       8.003         u_tinyriscv_core/u_csr_reg/_N2447
 CLMS_66_237/Y0                    td                    0.131       8.134 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_3/gateop_perm/Z
                                   net (fanout=1)        0.240       8.374         u_tinyriscv_core/u_csr_reg/_N15816
 CLMS_66_237/Y1                    td                    0.135       8.509 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_8/gateop_perm/Z
                                   net (fanout=3)        0.242       8.751         u_tinyriscv_core/csr_ex_data_o [1]
 CLMS_66_237/Y2                    td                    0.132       8.883 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_86_5/gateop_perm/Z
                                   net (fanout=104)      0.253       9.136         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [17]
 CLMS_66_237/Y3                    td                    0.185       9.321 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[1]/gateop_perm/Z
                                   net (fanout=2)        1.302      10.623         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_op2 [1]
                                                         0.310      10.933 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/gateop_A2/Cout
                                                         0.000      10.933         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [3]
 CLMS_78_205/COUT                  td                    0.083      11.016 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.016         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [5]
                                                         0.057      11.073 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_6/gateop_A2/Cout
                                                         0.000      11.073         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [7]
 CLMS_78_209/COUT                  td                    0.083      11.156 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.156         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [9]
                                                         0.057      11.213 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_10/gateop_A2/Cout
                                                         0.000      11.213         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [11]
 CLMS_78_213/COUT                  td                    0.083      11.296 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.296         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [13]
                                                         0.057      11.353 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_14/gateop_A2/Cout
                                                         0.000      11.353         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [15]
 CLMS_78_217/COUT                  td                    0.083      11.436 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.436         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [17]
                                                         0.057      11.493 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_18/gateop_A2/Cout
                                                         0.000      11.493         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [19]
 CLMS_78_221/COUT                  td                    0.083      11.576 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.576         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [21]
                                                         0.057      11.633 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_22/gateop_A2/Cout
                                                         0.000      11.633         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [23]
 CLMS_78_225/COUT                  td                    0.083      11.716 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.716         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [25]
                                                         0.057      11.773 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_26/gateop_A2/Cout
                                                         0.000      11.773         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [27]
 CLMS_78_229/Y2                    td                    0.158      11.931 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_28/gateop_A2/Y0
                                   net (fanout=1)        0.357      12.288         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [27]
 CLMA_78_224/Y3                    td                    0.305      12.593 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[27]/gateop_perm/Z
                                   net (fanout=1)        0.898      13.491         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [27]
 CLMA_70_229/COUT                  td                    0.262      13.753 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.753         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N231
                                                         0.055      13.808 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/gateop_A2/Cout
                                                         0.000      13.808         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
 CLMA_70_233/Y2                    td                    0.173      13.981 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/gateop_A2/Y0
                                   net (fanout=1)        0.492      14.473         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [30]
 CLMA_78_228/Y1                    td                    0.167      14.640 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[30]/gateop/F
                                   net (fanout=1)        0.867      15.507         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3662
 CLMA_70_176/Y1                    td                    0.221      15.728 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[30]/gateop/F
                                   net (fanout=4)        0.477      16.205         _N3822           
 CLMA_70_176/Y0                    td                    0.169      16.374 r       u_rib/N74_30_4/gateop/F
                                   net (fanout=2)        0.357      16.731         u_rib/mux_m_addr [30]
 CLMA_66_176/Y0                    td                    0.131      16.862 r       u_rib/N350/gateop_perm/Z
                                   net (fanout=4)        0.242      17.104         u_rib/N350       
 CLMS_66_177/Y0                    td                    0.139      17.243 f       u_rib/N353_2/gateop_perm/Z
                                   net (fanout=28)       1.438      18.681         u_rib/slave_sel [3]
 CLMA_50_125/Y1                    td                    0.288      18.969 f       u_rib/N169_44_4/gateop_perm/Z
                                   net (fanout=1)        1.014      19.983         u_rib/_N15730    
 CLMS_54_121/Y0                    td                    0.171      20.154 r       u_rib/N169_44_5/gateop_perm/Z
                                   net (fanout=7)        0.246      20.400         u_rib/mux_s_data [12]
 CLMS_54_121/Y2                    td                    0.132      20.532 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[4]/gateop/Z
                                   net (fanout=2)        1.189      21.721         u_tinyriscv_core/u_exu/u_exu_mem/_N2727
 CLMA_86_88/Y0                     td                    0.226      21.947 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_3[12]/gateop_perm/Z
                                   net (fanout=5)        0.244      22.191         _N2927           
 CLMA_86_88/Y1                     td                    0.143      22.334 f       u_rib/N239_12/gateop_perm/Z
                                   net (fanout=8)        2.680      25.014         s1_data_o[12]    
 DRM_62_188/DA0[13]                                                        f       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[13]

 Data arrival time                                                  25.014         Logic Levels: 27 
                                                                                   Logic: 5.206ns(24.265%), Route: 16.249ns(75.735%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 B5                                                      0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.093      40.093         clk              
 IOBD_0_298/DIN                    td                    0.781      40.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      40.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      41.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      41.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.271      43.080         ntclkbufg_1      
 DRM_62_188/CLKA[0]                                                        r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.416      43.496                          
 clock uncertainty                                      -0.050      43.446                          

 Setup time                                              0.019      43.465                          

 Data required time                                                 43.465                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.465                          
 Data arrival time                                                 -25.014                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.451                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[24]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv_core/u_clint/inst_addr[24]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.227  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.608
  Launch Clock Delay      :  3.123
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.314       3.123         ntclkbufg_1      
 CLMS_102_241/CLK                                                          r       u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[24]/opit_0_L5Q_perm/CLK

 CLMS_102_241/Q0                   tco                   0.198       3.321 r       u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[24]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.263       3.584         u_tinyriscv_core/ie_dec_pc_o [24]
 CLMA_102_248/M0                                                           r       u_tinyriscv_core/u_clint/inst_addr[24]/opit_0/D

 Data arrival time                                                   3.584         Logic Levels: 0  
                                                                                   Logic: 0.198ns(42.950%), Route: 0.263ns(57.050%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.541       3.608         ntclkbufg_1      
 CLMA_102_248/CLK                                                          r       u_tinyriscv_core/u_clint/inst_addr[24]/opit_0/CLK
 clock pessimism                                        -0.258       3.350                          
 clock uncertainty                                       0.000       3.350                          

 Hold time                                              -0.003       3.347                          

 Data required time                                                  3.347                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.347                          
 Data arrival time                                                  -3.584                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.237                          
====================================================================================================

====================================================================================================

Startpoint  : uart_0/rx_data[0]/opit_0_L5Q_perm/CLK
Endpoint    : uart_0/uart_rx[0]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.579
  Launch Clock Delay      :  3.124
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.315       3.124         ntclkbufg_1      
 CLMA_30_120/CLK                                                           r       uart_0/rx_data[0]/opit_0_L5Q_perm/CLK

 CLMA_30_120/Q2                    tco                   0.198       3.322 r       uart_0/rx_data[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.239       3.561         uart_0/rx_data [0]
 CLMA_30_124/M0                                                            r       uart_0/uart_rx[0]/opit_0/D

 Data arrival time                                                   3.561         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.309%), Route: 0.239ns(54.691%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.512       3.579         ntclkbufg_1      
 CLMA_30_124/CLK                                                           r       uart_0/uart_rx[0]/opit_0/CLK
 clock pessimism                                        -0.258       3.321                          
 clock uncertainty                                       0.000       3.321                          

 Hold time                                              -0.003       3.318                          

 Data required time                                                  3.318                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.318                          
 Data arrival time                                                  -3.561                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.243                          
====================================================================================================

====================================================================================================

Startpoint  : uart_0/rx_data[3]/opit_0_L5Q_perm/CLK
Endpoint    : uart_0/uart_rx[3]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.579
  Launch Clock Delay      :  3.124
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.315       3.124         ntclkbufg_1      
 CLMA_30_120/CLK                                                           r       uart_0/rx_data[3]/opit_0_L5Q_perm/CLK

 CLMA_30_120/Q3                    tco                   0.197       3.321 f       uart_0/rx_data[3]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.235       3.556         uart_0/rx_data [3]
 CLMA_30_124/M3                                                            f       uart_0/uart_rx[3]/opit_0/D

 Data arrival time                                                   3.556         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.602%), Route: 0.235ns(54.398%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.512       3.579         ntclkbufg_1      
 CLMA_30_124/CLK                                                           r       uart_0/uart_rx[3]/opit_0/CLK
 clock pessimism                                        -0.258       3.321                          
 clock uncertainty                                       0.000       3.321                          

 Hold time                                              -0.010       3.311                          

 Data required time                                                  3.311                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.311                          
 Data arrival time                                                  -3.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.245                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[37]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.104
  Launch Clock Delay      :  4.878
  Clock Pessimism Removal :  0.815

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959     501.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081     501.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.281     503.409         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.409 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.469     504.878         ntclkbufg_0      
 CLMA_114_268/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK

 CLMA_114_268/Q0                   tco                   0.193     505.071 r       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/Q
                                   net (fanout=5)        0.655     505.726         u_jtag_top/u_jtag_driver/ir_reg [4]
 CLMA_106_273/Y2                   td                    0.308     506.034 r       u_jtag_top/u_jtag_driver/N116_2/gateop_perm/Z
                                   net (fanout=19)       1.156     507.190         u_jtag_top/u_jtag_driver/N282
 CLMS_54_273/Y1                    td                    0.135     507.325 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/gateop_perm/Z
                                   net (fanout=24)       1.298     508.623         u_jtag_top/u_jtag_driver/_N13890
 CLMA_114_260/CD                                                           r       u_jtag_top/u_jtag_driver/shift_reg[37]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 508.623         Logic Levels: 2  
                                                                                   Logic: 0.636ns(16.983%), Route: 3.109ns(83.017%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781    1000.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071    1000.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.848    1002.788         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.788 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.316    1004.104         ntclkbufg_0      
 CLMA_114_260/CLK                                                          r       u_jtag_top/u_jtag_driver/shift_reg[37]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.815    1004.919                          
 clock uncertainty                                      -0.050    1004.869                          

 Setup time                                             -0.112    1004.757                          

 Data required time                                               1004.757                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.757                          
 Data arrival time                                                -508.623                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.134                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[36]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.104
  Launch Clock Delay      :  4.878
  Clock Pessimism Removal :  0.815

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959     501.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081     501.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.281     503.409         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.409 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.469     504.878         ntclkbufg_0      
 CLMA_114_268/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK

 CLMA_114_268/Q0                   tco                   0.193     505.071 r       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/Q
                                   net (fanout=5)        0.655     505.726         u_jtag_top/u_jtag_driver/ir_reg [4]
 CLMA_106_273/Y2                   td                    0.308     506.034 r       u_jtag_top/u_jtag_driver/N116_2/gateop_perm/Z
                                   net (fanout=19)       1.156     507.190         u_jtag_top/u_jtag_driver/N282
 CLMS_54_273/Y1                    td                    0.135     507.325 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/gateop_perm/Z
                                   net (fanout=24)       1.298     508.623         u_jtag_top/u_jtag_driver/_N13890
 CLMA_114_260/AD                                                           r       u_jtag_top/u_jtag_driver/shift_reg[36]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 508.623         Logic Levels: 2  
                                                                                   Logic: 0.636ns(16.983%), Route: 3.109ns(83.017%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781    1000.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071    1000.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.848    1002.788         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.788 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.316    1004.104         ntclkbufg_0      
 CLMA_114_260/CLK                                                          r       u_jtag_top/u_jtag_driver/shift_reg[36]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.815    1004.919                          
 clock uncertainty                                      -0.050    1004.869                          

 Setup time                                             -0.111    1004.758                          

 Data required time                                               1004.758                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.758                          
 Data arrival time                                                -508.623                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.135                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[39]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.041  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.104
  Launch Clock Delay      :  4.878
  Clock Pessimism Removal :  0.815

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959     501.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081     501.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.281     503.409         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.409 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.469     504.878         ntclkbufg_0      
 CLMA_114_268/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK

 CLMA_114_268/Q0                   tco                   0.193     505.071 r       u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/Q
                                   net (fanout=5)        0.655     505.726         u_jtag_top/u_jtag_driver/ir_reg [4]
 CLMA_106_273/Y2                   td                    0.308     506.034 r       u_jtag_top/u_jtag_driver/N116_2/gateop_perm/Z
                                   net (fanout=19)       1.156     507.190         u_jtag_top/u_jtag_driver/N282
 CLMS_54_273/Y1                    td                    0.135     507.325 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/gateop_perm/Z
                                   net (fanout=24)       1.298     508.623         u_jtag_top/u_jtag_driver/_N13890
 CLMA_114_260/BD                                                           r       u_jtag_top/u_jtag_driver/shift_reg[39]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 508.623         Logic Levels: 2  
                                                                                   Logic: 0.636ns(16.983%), Route: 3.109ns(83.017%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781    1000.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071    1000.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.848    1002.788         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.788 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.316    1004.104         ntclkbufg_0      
 CLMA_114_260/CLK                                                          r       u_jtag_top/u_jtag_driver/shift_reg[39]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.815    1004.919                          
 clock uncertainty                                      -0.050    1004.869                          

 Setup time                                             -0.105    1004.764                          

 Data required time                                               1004.764                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.764                          
 Data arrival time                                                -508.623                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.141                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[18]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[18]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.705
  Launch Clock Delay      :  4.119
  Clock Pessimism Removal :  -0.559

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781       0.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071       0.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.848       2.788         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.788 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.331       4.119         ntclkbufg_0      
 CLMA_26_256/CLK                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[18]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_256/Q2                    tco                   0.197       4.316 f       u_jtag_top/u_jtag_driver/rx/recv_data[18]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.139       4.455         u_jtag_top/u_jtag_driver/rx_data [18]
 CLMS_26_257/AD                                                            f       u_jtag_top/u_jtag_driver/dm_resp_data[18]/opit_0_inv/D

 Data arrival time                                                   4.455         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.898       0.986 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.986         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.067 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.107       3.174         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.174 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.531       4.705         ntclkbufg_0      
 CLMS_26_257/CLK                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[18]/opit_0_inv/CLK
 clock pessimism                                        -0.559       4.146                          
 clock uncertainty                                       0.000       4.146                          

 Hold time                                               0.028       4.174                          

 Data required time                                                  4.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.174                          
 Data arrival time                                                  -4.455                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.281                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[7]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.681
  Launch Clock Delay      :  4.095
  Clock Pessimism Removal :  -0.559

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781       0.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071       0.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.848       2.788         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.788 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.307       4.095         ntclkbufg_0      
 CLMS_46_269/CLK                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_46_269/Q2                    tco                   0.198       4.293 r       u_jtag_top/u_jtag_driver/rx/recv_data[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.139       4.432         u_jtag_top/u_jtag_driver/rx_data [7]
 CLMA_46_268/M3                                                            r       u_jtag_top/u_jtag_driver/dm_resp_data[7]/opit_0_inv/D

 Data arrival time                                                   4.432         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.754%), Route: 0.139ns(41.246%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.898       0.986 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.986         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.067 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.107       3.174         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.174 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.507       4.681         ntclkbufg_0      
 CLMA_46_268/CLK                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[7]/opit_0_inv/CLK
 clock pessimism                                        -0.559       4.122                          
 clock uncertainty                                       0.000       4.122                          

 Hold time                                              -0.003       4.119                          

 Data required time                                                  4.119                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.119                          
 Data arrival time                                                  -4.432                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[12]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[12]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.681
  Launch Clock Delay      :  4.095
  Clock Pessimism Removal :  -0.559

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781       0.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071       0.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.848       2.788         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.788 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.307       4.095         ntclkbufg_0      
 CLMS_46_269/CLK                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[12]/opit_0_inv_L5Q_perm/CLK

 CLMS_46_269/Q0                    tco                   0.198       4.293 r       u_jtag_top/u_jtag_driver/rx/recv_data[12]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.140       4.433         u_jtag_top/u_jtag_driver/rx_data [12]
 CLMA_46_268/M2                                                            r       u_jtag_top/u_jtag_driver/dm_resp_data[12]/opit_0_inv/D

 Data arrival time                                                   4.433         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.898       0.986 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.986         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.067 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.107       3.174         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.174 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.507       4.681         ntclkbufg_0      
 CLMA_46_268/CLK                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[12]/opit_0_inv/CLK
 clock pessimism                                        -0.559       4.122                          
 clock uncertainty                                       0.000       4.122                          

 Hold time                                              -0.003       4.119                          

 Data required time                                                  4.119                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.119                          
 Data arrival time                                                  -4.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_tinyriscv_core/u_csr_reg/mtvec[22]/opit_0/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.165  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.114
  Launch Clock Delay      :  3.537
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.470       3.537         ntclkbufg_1      
 CLMA_130_85/CLK                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_85/Q0                    tco                   0.206       3.743 f       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=245)      2.797       6.540         jtag_rst_n       
 CLMS_18_197/Y2                    td                    0.227       6.767 r       gpio_0/N9/gateop_perm/Z
                                   net (fanout=488)      1.852       8.619         gpio_0/N9        
 CLMA_118_160/RSCO                 td                    0.094       8.713 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_remain[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.713         _N333            
 CLMA_118_164/RSCO                 td                    0.078       8.791 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/result_o[13]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       8.791         _N332            
 CLMA_118_168/RSCO                 td                    0.078       8.869 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/dividend_r[16]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000       8.869         _N331            
 CLMA_118_172/RSCO                 td                    0.078       8.947 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_remain[19]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.947         _N330            
 CLMA_118_176/RSCO                 td                    0.078       9.025 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/minuend[24]/opit_0/RSOUT
                                   net (fanout=2)        0.000       9.025         _N329            
 CLMA_118_180/RSCO                 td                    0.078       9.103 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_remain[27]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.103         _N328            
 CLMA_118_188/RSCO                 td                    0.078       9.181 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/result_o[28]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000       9.181         _N327            
 CLMA_118_192/RSCO                 td                    0.078       9.259 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/dividend_r[28]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000       9.259         _N326            
 CLMA_118_196/RSCO                 td                    0.078       9.337 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_remain[31]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.337         _N325            
 CLMA_118_200/RSCO                 td                    0.078       9.415 r       u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[19]/opit_0_L5Q/RSOUT
                                   net (fanout=1)        0.000       9.415         _N324            
 CLMA_118_204/RSCO                 td                    0.078       9.493 r       u_tinyriscv_core/u_ifu/pc_prev[19]/opit_0/RSOUT
                                   net (fanout=2)        0.000       9.493         _N323            
 CLMA_118_208/RSCO                 td                    0.078       9.571 r       u_tinyriscv_core/u_csr_reg/mstatus[19]/opit_0/RSOUT
                                   net (fanout=1)        0.000       9.571         _N322            
 CLMA_118_212/RSCO                 td                    0.078       9.649 r       u_tinyriscv_core/u_csr_reg/mcause[19]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.649         _N321            
 CLMA_118_216/RSCO                 td                    0.078       9.727 r       u_tinyriscv_core/u_csr_reg/mscratch[19]/opit_0/RSOUT
                                   net (fanout=3)        0.000       9.727         _N320            
 CLMA_118_220/RSCO                 td                    0.078       9.805 r       u_tinyriscv_core/u_clint/inst_addr[26]/opit_0/RSOUT
                                   net (fanout=2)        0.000       9.805         _N319            
 CLMA_118_224/RSCO                 td                    0.078       9.883 r       u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r[28]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.883         _N318            
 CLMA_118_228/RSCO                 td                    0.078       9.961 r       u_tinyriscv_core/u_ifu/pc[28]/opit_0_L6Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.961         _N317            
 CLMA_118_232/RSCO                 td                    0.078      10.039 r       u_tinyriscv_core/u_csr_reg/mie[28]/opit_0/RSOUT
                                   net (fanout=1)        0.000      10.039         _N316            
 CLMA_118_236/RSCO                 td                    0.078      10.117 r       u_tinyriscv_core/u_csr_reg/mcause[28]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      10.117         _N315            
 CLMA_118_240/RSCO                 td                    0.078      10.195 r       u_tinyriscv_core/u_csr_reg/mscratch[28]/opit_0/RSOUT
                                   net (fanout=2)        0.000      10.195         _N314            
 CLMA_118_244/RSCI                                                         r       u_tinyriscv_core/u_csr_reg/mtvec[22]/opit_0/RS

 Data arrival time                                                  10.195         Logic Levels: 21 
                                                                                   Logic: 2.009ns(30.174%), Route: 4.649ns(69.826%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 B5                                                      0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.093      40.093         clk              
 IOBD_0_298/DIN                    td                    0.781      40.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      40.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      41.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      41.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.305      43.114         ntclkbufg_1      
 CLMA_118_244/CLK                                                          r       u_tinyriscv_core/u_csr_reg/mtvec[22]/opit_0/CLK
 clock pessimism                                         0.258      43.372                          
 clock uncertainty                                      -0.050      43.322                          

 Recovery time                                           0.000      43.322                          

 Data required time                                                 43.322                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.322                          
 Data arrival time                                                 -10.195                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        33.127                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_tinyriscv_core/u_csr_reg/mtvec[28]/opit_0/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.165  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.114
  Launch Clock Delay      :  3.537
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.470       3.537         ntclkbufg_1      
 CLMA_130_85/CLK                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_85/Q0                    tco                   0.206       3.743 f       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=245)      2.797       6.540         jtag_rst_n       
 CLMS_18_197/Y2                    td                    0.227       6.767 r       gpio_0/N9/gateop_perm/Z
                                   net (fanout=488)      1.852       8.619         gpio_0/N9        
 CLMA_118_160/RSCO                 td                    0.094       8.713 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_remain[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.713         _N333            
 CLMA_118_164/RSCO                 td                    0.078       8.791 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/result_o[13]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       8.791         _N332            
 CLMA_118_168/RSCO                 td                    0.078       8.869 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/dividend_r[16]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000       8.869         _N331            
 CLMA_118_172/RSCO                 td                    0.078       8.947 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_remain[19]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.947         _N330            
 CLMA_118_176/RSCO                 td                    0.078       9.025 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/minuend[24]/opit_0/RSOUT
                                   net (fanout=2)        0.000       9.025         _N329            
 CLMA_118_180/RSCO                 td                    0.078       9.103 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_remain[27]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.103         _N328            
 CLMA_118_188/RSCO                 td                    0.078       9.181 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/result_o[28]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000       9.181         _N327            
 CLMA_118_192/RSCO                 td                    0.078       9.259 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/dividend_r[28]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000       9.259         _N326            
 CLMA_118_196/RSCO                 td                    0.078       9.337 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_remain[31]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.337         _N325            
 CLMA_118_200/RSCO                 td                    0.078       9.415 r       u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[19]/opit_0_L5Q/RSOUT
                                   net (fanout=1)        0.000       9.415         _N324            
 CLMA_118_204/RSCO                 td                    0.078       9.493 r       u_tinyriscv_core/u_ifu/pc_prev[19]/opit_0/RSOUT
                                   net (fanout=2)        0.000       9.493         _N323            
 CLMA_118_208/RSCO                 td                    0.078       9.571 r       u_tinyriscv_core/u_csr_reg/mstatus[19]/opit_0/RSOUT
                                   net (fanout=1)        0.000       9.571         _N322            
 CLMA_118_212/RSCO                 td                    0.078       9.649 r       u_tinyriscv_core/u_csr_reg/mcause[19]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.649         _N321            
 CLMA_118_216/RSCO                 td                    0.078       9.727 r       u_tinyriscv_core/u_csr_reg/mscratch[19]/opit_0/RSOUT
                                   net (fanout=3)        0.000       9.727         _N320            
 CLMA_118_220/RSCO                 td                    0.078       9.805 r       u_tinyriscv_core/u_clint/inst_addr[26]/opit_0/RSOUT
                                   net (fanout=2)        0.000       9.805         _N319            
 CLMA_118_224/RSCO                 td                    0.078       9.883 r       u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r[28]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.883         _N318            
 CLMA_118_228/RSCO                 td                    0.078       9.961 r       u_tinyriscv_core/u_ifu/pc[28]/opit_0_L6Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.961         _N317            
 CLMA_118_232/RSCO                 td                    0.078      10.039 r       u_tinyriscv_core/u_csr_reg/mie[28]/opit_0/RSOUT
                                   net (fanout=1)        0.000      10.039         _N316            
 CLMA_118_236/RSCO                 td                    0.078      10.117 r       u_tinyriscv_core/u_csr_reg/mcause[28]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      10.117         _N315            
 CLMA_118_240/RSCO                 td                    0.078      10.195 r       u_tinyriscv_core/u_csr_reg/mscratch[28]/opit_0/RSOUT
                                   net (fanout=2)        0.000      10.195         _N314            
 CLMA_118_244/RSCI                                                         r       u_tinyriscv_core/u_csr_reg/mtvec[28]/opit_0/RS

 Data arrival time                                                  10.195         Logic Levels: 21 
                                                                                   Logic: 2.009ns(30.174%), Route: 4.649ns(69.826%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 B5                                                      0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.093      40.093         clk              
 IOBD_0_298/DIN                    td                    0.781      40.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      40.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      41.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      41.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.305      43.114         ntclkbufg_1      
 CLMA_118_244/CLK                                                          r       u_tinyriscv_core/u_csr_reg/mtvec[28]/opit_0/CLK
 clock pessimism                                         0.258      43.372                          
 clock uncertainty                                      -0.050      43.322                          

 Recovery time                                           0.000      43.322                          

 Data required time                                                 43.322                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.322                          
 Data arrival time                                                 -10.195                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        33.127                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_tinyriscv_core/u_csr_reg/mscratch[28]/opit_0/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.170  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.109
  Launch Clock Delay      :  3.537
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.470       3.537         ntclkbufg_1      
 CLMA_130_85/CLK                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_85/Q0                    tco                   0.206       3.743 f       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=245)      2.797       6.540         jtag_rst_n       
 CLMS_18_197/Y2                    td                    0.227       6.767 r       gpio_0/N9/gateop_perm/Z
                                   net (fanout=488)      1.852       8.619         gpio_0/N9        
 CLMA_118_160/RSCO                 td                    0.094       8.713 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_remain[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.713         _N333            
 CLMA_118_164/RSCO                 td                    0.078       8.791 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/result_o[13]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       8.791         _N332            
 CLMA_118_168/RSCO                 td                    0.078       8.869 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/dividend_r[16]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000       8.869         _N331            
 CLMA_118_172/RSCO                 td                    0.078       8.947 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_remain[19]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.947         _N330            
 CLMA_118_176/RSCO                 td                    0.078       9.025 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/minuend[24]/opit_0/RSOUT
                                   net (fanout=2)        0.000       9.025         _N329            
 CLMA_118_180/RSCO                 td                    0.078       9.103 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_remain[27]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       9.103         _N328            
 CLMA_118_188/RSCO                 td                    0.078       9.181 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/result_o[28]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000       9.181         _N327            
 CLMA_118_192/RSCO                 td                    0.078       9.259 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/dividend_r[28]/opit_0_MUX4TO1Q/RSOUT
                                   net (fanout=2)        0.000       9.259         _N326            
 CLMA_118_196/RSCO                 td                    0.078       9.337 r       u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_remain[31]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.337         _N325            
 CLMA_118_200/RSCO                 td                    0.078       9.415 r       u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[19]/opit_0_L5Q/RSOUT
                                   net (fanout=1)        0.000       9.415         _N324            
 CLMA_118_204/RSCO                 td                    0.078       9.493 r       u_tinyriscv_core/u_ifu/pc_prev[19]/opit_0/RSOUT
                                   net (fanout=2)        0.000       9.493         _N323            
 CLMA_118_208/RSCO                 td                    0.078       9.571 r       u_tinyriscv_core/u_csr_reg/mstatus[19]/opit_0/RSOUT
                                   net (fanout=1)        0.000       9.571         _N322            
 CLMA_118_212/RSCO                 td                    0.078       9.649 r       u_tinyriscv_core/u_csr_reg/mcause[19]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.649         _N321            
 CLMA_118_216/RSCO                 td                    0.078       9.727 r       u_tinyriscv_core/u_csr_reg/mscratch[19]/opit_0/RSOUT
                                   net (fanout=3)        0.000       9.727         _N320            
 CLMA_118_220/RSCO                 td                    0.078       9.805 r       u_tinyriscv_core/u_clint/inst_addr[26]/opit_0/RSOUT
                                   net (fanout=2)        0.000       9.805         _N319            
 CLMA_118_224/RSCO                 td                    0.078       9.883 r       u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r[28]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.883         _N318            
 CLMA_118_228/RSCO                 td                    0.078       9.961 r       u_tinyriscv_core/u_ifu/pc[28]/opit_0_L6Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.961         _N317            
 CLMA_118_232/RSCO                 td                    0.078      10.039 r       u_tinyriscv_core/u_csr_reg/mie[28]/opit_0/RSOUT
                                   net (fanout=1)        0.000      10.039         _N316            
 CLMA_118_236/RSCO                 td                    0.078      10.117 r       u_tinyriscv_core/u_csr_reg/mcause[28]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      10.117         _N315            
 CLMA_118_240/RSCI                                                         r       u_tinyriscv_core/u_csr_reg/mscratch[28]/opit_0/RS

 Data arrival time                                                  10.117         Logic Levels: 20 
                                                                                   Logic: 1.931ns(29.347%), Route: 4.649ns(70.653%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            40.000      40.000 r                        
 B5                                                      0.000      40.000 r       clk (port)       
                                   net (fanout=1)        0.093      40.093         clk              
 IOBD_0_298/DIN                    td                    0.781      40.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      40.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      41.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      41.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.300      43.109         ntclkbufg_1      
 CLMA_118_240/CLK                                                          r       u_tinyriscv_core/u_csr_reg/mscratch[28]/opit_0/CLK
 clock pessimism                                         0.258      43.367                          
 clock uncertainty                                      -0.050      43.317                          

 Recovery time                                           0.000      43.317                          

 Data required time                                                 43.317                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.317                          
 Data arrival time                                                 -10.117                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        33.200                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[2].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.525
  Launch Clock Delay      :  3.092
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.283       3.092         ntclkbufg_1      
 CLMA_14_205/CLK                                                           r       u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_14_205/Y0                    tco                   0.281       3.373 f       u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.347       3.720         u_rst_ctrl/jtag_rst_r [4]
 CLMS_18_197/Y2                    td                    0.135       3.855 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=488)      0.362       4.217         gpio_0/N9        
 DRM_34_188/RSTA[0]                                                        f       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[2].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   4.217         Logic Levels: 1  
                                                                                   Logic: 0.416ns(36.978%), Route: 0.709ns(63.022%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.458       3.525         ntclkbufg_1      
 DRM_34_188/CLKA[0]                                                        r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[2].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.416       3.109                          
 clock uncertainty                                       0.000       3.109                          

 Removal time                                           -0.026       3.083                          

 Data required time                                                  3.083                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.083                          
 Data arrival time                                                  -4.217                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.134                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[2].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.520
  Launch Clock Delay      :  3.092
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.283       3.092         ntclkbufg_1      
 CLMA_14_205/CLK                                                           r       u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_14_205/Y0                    tco                   0.281       3.373 f       u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.347       3.720         u_rst_ctrl/jtag_rst_r [4]
 CLMS_18_197/Y2                    td                    0.124       3.844 r       gpio_0/N9/gateop_perm/Z
                                   net (fanout=488)      0.389       4.233         gpio_0/N9        
 DRM_34_188/RSTB[0]                                                        r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[2].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   4.233         Logic Levels: 1  
                                                                                   Logic: 0.405ns(35.495%), Route: 0.736ns(64.505%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.453       3.520         ntclkbufg_1      
 DRM_34_188/CLKB[0]                                                        r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[2].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.416       3.104                          
 clock uncertainty                                       0.000       3.104                          

 Removal time                                           -0.047       3.057                          

 Data required time                                                  3.057                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.057                          
 Data arrival time                                                  -4.233                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.176                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[2].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.520
  Launch Clock Delay      :  3.092
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.283       3.092         ntclkbufg_1      
 CLMA_14_205/CLK                                                           r       u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_14_205/Y0                    tco                   0.281       3.373 f       u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.347       3.720         u_rst_ctrl/jtag_rst_r [4]
 CLMS_18_197/Y2                    td                    0.135       3.855 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=488)      0.454       4.309         gpio_0/N9        
 DRM_34_164/RSTB[0]                                                        f       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[2].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   4.309         Logic Levels: 1  
                                                                                   Logic: 0.416ns(34.182%), Route: 0.801ns(65.818%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.453       3.520         ntclkbufg_1      
 DRM_34_164/CLKB[0]                                                        r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[2].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.416       3.104                          
 clock uncertainty                                       0.000       3.104                          

 Removal time                                           -0.003       3.101                          

 Data required time                                                  3.101                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.101                          
 Data arrival time                                                  -4.309                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.208                          
====================================================================================================

====================================================================================================

Startpoint  : uart_0/tx_bit/opit_0_MUX4TO1Q/CLK
Endpoint    : uart_tx_pin (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.501       3.568         ntclkbufg_1      
 CLMA_26_136/CLK                                                           r       uart_0/tx_bit/opit_0_MUX4TO1Q/CLK

 CLMA_26_136/Q1                    tco                   0.206       3.774 f       uart_0/tx_bit/opit_0_MUX4TO1Q/Q
                                   net (fanout=2)        4.411       8.185         nt_uart_tx_pin   
 IOL_151_361/DO                    td                    0.081       8.266 f       uart_tx_pin_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.266         uart_tx_pin_obuf/ntO
 IOBS_152_361/PAD                  td                    2.049      10.315 f       uart_tx_pin_obuf/opit_0/O
                                   net (fanout=1)        0.084      10.399         uart_tx_pin      
 C10                                                                       f       uart_tx_pin (port)

 Data arrival time                                                  10.399         Logic Levels: 2  
                                                                                   Logic: 2.336ns(34.197%), Route: 4.495ns(65.803%)
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/CLK
Endpoint    : jtag_TDO (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                         0.000       0.000 f                        
 V17                                                     0.000       0.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959       1.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.281       3.409         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.409 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.472       4.881         ntclkbufg_0      
 CLMA_118_264/CLK                                                          f       u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/CLK

 CLMA_118_264/Q0                   tco                   0.192       5.073 f       u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/Q
                                   net (fanout=1)        2.822       7.895         nt_jtag_TDO      
 IOL_151_22/DO                     td                    0.081       7.976 f       jtag_TDO_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.976         jtag_TDO_obuf/ntO
 IOBD_152_22/PAD                   td                    2.049      10.025 f       jtag_TDO_obuf/opit_0/O
                                   net (fanout=1)        0.060      10.085         jtag_TDO         
 V16                                                                       f       jtag_TDO (port)  

 Data arrival time                                                  10.085         Logic Levels: 2  
                                                                                   Logic: 2.322ns(44.620%), Route: 2.882ns(55.380%)
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : halted_ind (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.517       3.584         ntclkbufg_1      
 CLMA_18_240/CLK                                                           r       u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/CLK

 CLMA_18_240/Q0                    tco                   0.206       3.790 f       u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       1.996       5.786         jtag_halt_req_o  
 CLMA_66_148/Y0                    td                    0.139       5.925 f       N4/gateop_perm/Z 
                                   net (fanout=1)        1.734       7.659         nt_halted_ind    
 IOL_151_114/DO                    td                    0.081       7.740 f       halted_ind_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.740         halted_ind_obuf/ntO
 IOBD_152_114/PAD                  td                    2.049       9.789 f       halted_ind_obuf/opit_0/O
                                   net (fanout=1)        0.161       9.950         halted_ind       
 U10                                                                       f       halted_ind (port)

 Data arrival time                                                   9.950         Logic Levels: 3  
                                                                                   Logic: 2.475ns(38.878%), Route: 3.891ns(61.122%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.473       1.470         nt_rst_ext_i     
 CLMA_130_85/RS                                                            r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.470         Logic Levels: 2  
                                                                                   Logic: 0.852ns(57.959%), Route: 0.618ns(42.041%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.473       1.470         nt_rst_ext_i     
 CLMA_130_85/RS                                                            r       u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.470         Logic Levels: 2  
                                                                                   Logic: 0.852ns(57.959%), Route: 0.618ns(42.041%)
====================================================================================================

====================================================================================================

Startpoint  : gpio[1] (port)
Endpoint    : gpio_0/gpio_data[1]/opit_0_L5Q_perm/L1
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K4                                                      0.000       0.000 r       gpio[1] (port)   
                                   net (fanout=1)        0.035       0.035         nt_gpio[1]       
 IOBD_0_146/DIN                    td                    0.781       0.816 r       gpio_tri[1]/opit_0/O
                                   net (fanout=1)        0.000       0.816         gpio_tri[1]/ntI  
 IOL_7_146/RX_DATA_DD              td                    0.071       0.887 r       gpio_tri[1]/opit_1/OUT
                                   net (fanout=1)        0.592       1.479         _N1              
 CLMA_38_136/Y2                    td                    0.261       1.740 f       gpio_0/gpio_data[1]_ce_mux[0]_2/gateop/F
                                   net (fanout=1)        0.139       1.879         gpio_0/_N16106   
 CLMA_38_136/A1                                                            f       gpio_0/gpio_data[1]/opit_0_L5Q_perm/L1

 Data arrival time                                                   1.879         Logic Levels: 3  
                                                                                   Logic: 1.113ns(59.234%), Route: 0.766ns(40.766%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 29.000 sec
Action report_timing: CPU time elapsed is 15.094 sec
Current time: Sun Oct 30 22:19:35 2022
Action report_timing: Peak memory pool usage is 517,427,200 bytes
Report timing is finished successfully.
