-makelib ies_lib/xil_defaultlib \
  "../../../../edge_detection.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1_sim_netlist.vhdl" \
-endlib

