

================================================================
== Vitis HLS Report for 'single_lin_process_1_Pipeline_VITIS_LOOP_176_1'
================================================================
* Date:           Fri Dec 16 14:07:26 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        clu
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|        ?|  0.110 us|         ?|   11|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_176_1  |        9|        ?|        10|          1|          1|  1 ~ ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      33|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|     166|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     166|     119|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln176_1_fu_115_p2      |         +|   0|  0|  12|           5|           1|
    |ap_block_state2_io         |       and|   0|  0|   2|           1|           1|
    |icmp_ln176_fu_109_p2       |      icmp|   0|  0|   9|           5|           5|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln179_fu_136_p2        |       xor|   0|  0|   6|           5|           6|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  33|          18|          16|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    5|         10|
    |clu_addr_blk_n_AR        |   9|          2|    1|          2|
    |clu_addr_blk_n_R         |   9|          2|    1|          2|
    |i_fu_56                  |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   14|         28|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |i_1_reg_158                       |   5|   0|    5|          0|
    |i_fu_56                           |   5|   0|    5|          0|
    |icmp_ln176_reg_163                |   1|   0|    1|          0|
    |reg_data_reg_173                  |   8|   0|    8|          0|
    |sext_ln81_2_cast_reg_153          |  64|   0|   64|          0|
    |i_1_reg_158                       |  64|  32|    5|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 166|  32|  107|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+-------------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  single_lin_process.1_Pipeline_VITIS_LOOP_176_1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  single_lin_process.1_Pipeline_VITIS_LOOP_176_1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  single_lin_process.1_Pipeline_VITIS_LOOP_176_1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  single_lin_process.1_Pipeline_VITIS_LOOP_176_1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  single_lin_process.1_Pipeline_VITIS_LOOP_176_1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  single_lin_process.1_Pipeline_VITIS_LOOP_176_1|  return value|
|m_axi_clu_addr_AWVALID   |  out|    1|       m_axi|                                        clu_addr|       pointer|
|m_axi_clu_addr_AWREADY   |   in|    1|       m_axi|                                        clu_addr|       pointer|
|m_axi_clu_addr_AWADDR    |  out|   64|       m_axi|                                        clu_addr|       pointer|
|m_axi_clu_addr_AWID      |  out|    1|       m_axi|                                        clu_addr|       pointer|
|m_axi_clu_addr_AWLEN     |  out|   32|       m_axi|                                        clu_addr|       pointer|
|m_axi_clu_addr_AWSIZE    |  out|    3|       m_axi|                                        clu_addr|       pointer|
|m_axi_clu_addr_AWBURST   |  out|    2|       m_axi|                                        clu_addr|       pointer|
|m_axi_clu_addr_AWLOCK    |  out|    2|       m_axi|                                        clu_addr|       pointer|
|m_axi_clu_addr_AWCACHE   |  out|    4|       m_axi|                                        clu_addr|       pointer|
|m_axi_clu_addr_AWPROT    |  out|    3|       m_axi|                                        clu_addr|       pointer|
|m_axi_clu_addr_AWQOS     |  out|    4|       m_axi|                                        clu_addr|       pointer|
|m_axi_clu_addr_AWREGION  |  out|    4|       m_axi|                                        clu_addr|       pointer|
|m_axi_clu_addr_AWUSER    |  out|    1|       m_axi|                                        clu_addr|       pointer|
|m_axi_clu_addr_WVALID    |  out|    1|       m_axi|                                        clu_addr|       pointer|
|m_axi_clu_addr_WREADY    |   in|    1|       m_axi|                                        clu_addr|       pointer|
|m_axi_clu_addr_WDATA     |  out|   32|       m_axi|                                        clu_addr|       pointer|
|m_axi_clu_addr_WSTRB     |  out|    4|       m_axi|                                        clu_addr|       pointer|
|m_axi_clu_addr_WLAST     |  out|    1|       m_axi|                                        clu_addr|       pointer|
|m_axi_clu_addr_WID       |  out|    1|       m_axi|                                        clu_addr|       pointer|
|m_axi_clu_addr_WUSER     |  out|    1|       m_axi|                                        clu_addr|       pointer|
|m_axi_clu_addr_ARVALID   |  out|    1|       m_axi|                                        clu_addr|       pointer|
|m_axi_clu_addr_ARREADY   |   in|    1|       m_axi|                                        clu_addr|       pointer|
|m_axi_clu_addr_ARADDR    |  out|   64|       m_axi|                                        clu_addr|       pointer|
|m_axi_clu_addr_ARID      |  out|    1|       m_axi|                                        clu_addr|       pointer|
|m_axi_clu_addr_ARLEN     |  out|   32|       m_axi|                                        clu_addr|       pointer|
|m_axi_clu_addr_ARSIZE    |  out|    3|       m_axi|                                        clu_addr|       pointer|
|m_axi_clu_addr_ARBURST   |  out|    2|       m_axi|                                        clu_addr|       pointer|
|m_axi_clu_addr_ARLOCK    |  out|    2|       m_axi|                                        clu_addr|       pointer|
|m_axi_clu_addr_ARCACHE   |  out|    4|       m_axi|                                        clu_addr|       pointer|
|m_axi_clu_addr_ARPROT    |  out|    3|       m_axi|                                        clu_addr|       pointer|
|m_axi_clu_addr_ARQOS     |  out|    4|       m_axi|                                        clu_addr|       pointer|
|m_axi_clu_addr_ARREGION  |  out|    4|       m_axi|                                        clu_addr|       pointer|
|m_axi_clu_addr_ARUSER    |  out|    1|       m_axi|                                        clu_addr|       pointer|
|m_axi_clu_addr_RVALID    |   in|    1|       m_axi|                                        clu_addr|       pointer|
|m_axi_clu_addr_RREADY    |  out|    1|       m_axi|                                        clu_addr|       pointer|
|m_axi_clu_addr_RDATA     |   in|   32|       m_axi|                                        clu_addr|       pointer|
|m_axi_clu_addr_RLAST     |   in|    1|       m_axi|                                        clu_addr|       pointer|
|m_axi_clu_addr_RID       |   in|    1|       m_axi|                                        clu_addr|       pointer|
|m_axi_clu_addr_RFIFONUM  |   in|    9|       m_axi|                                        clu_addr|       pointer|
|m_axi_clu_addr_RUSER     |   in|    1|       m_axi|                                        clu_addr|       pointer|
|m_axi_clu_addr_RRESP     |   in|    2|       m_axi|                                        clu_addr|       pointer|
|m_axi_clu_addr_BVALID    |   in|    1|       m_axi|                                        clu_addr|       pointer|
|m_axi_clu_addr_BREADY    |  out|    1|       m_axi|                                        clu_addr|       pointer|
|m_axi_clu_addr_BRESP     |   in|    2|       m_axi|                                        clu_addr|       pointer|
|m_axi_clu_addr_BID       |   in|    1|       m_axi|                                        clu_addr|       pointer|
|m_axi_clu_addr_BUSER     |   in|    1|       m_axi|                                        clu_addr|       pointer|
|sext_ln81_2              |   in|   62|     ap_none|                                     sext_ln81_2|        scalar|
|add_ln176                |   in|    5|     ap_none|                                       add_ln176|        scalar|
|lin_frame_address0       |  out|    5|   ap_memory|                                       lin_frame|         array|
|lin_frame_ce0            |  out|    1|   ap_memory|                                       lin_frame|         array|
|lin_frame_we0            |  out|    1|   ap_memory|                                       lin_frame|         array|
|lin_frame_d0             |  out|    8|   ap_memory|                                       lin_frame|         array|
+-------------------------+-----+-----+------------+------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%add_ln176_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %add_ln176"   --->   Operation 14 'read' 'add_ln176_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln81_2_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln81_2"   --->   Operation 15 'read' 'sext_ln81_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln81_2_cast = sext i62 %sext_ln81_2_read"   --->   Operation 16 'sext' 'sext_ln81_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %clu_addr, void @empty_23, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_25, void @empty_26, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [dlin.c:176]   --->   Operation 20 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.75ns)   --->   "%icmp_ln176 = icmp_eq  i5 %i_1, i5 %add_ln176_read" [dlin.c:176]   --->   Operation 21 'icmp' 'icmp_ln176' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.78ns)   --->   "%add_ln176_1 = add i5 %i_1, i5 1" [dlin.c:176]   --->   Operation 22 'add' 'add_ln176_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln176 = br i1 %icmp_ln176, void %for.inc, void %for.end.exitStub" [dlin.c:176]   --->   Operation 23 'br' 'br_ln176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln176 = store i5 %add_ln176_1, i5 %i" [dlin.c:176]   --->   Operation 24 'store' 'store_ln176' <Predicate = (!icmp_ln176)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%clu_addr_addr = getelementptr i32 %clu_addr, i64 %sext_ln81_2_cast" [dlin.c:81]   --->   Operation 25 'getelementptr' 'clu_addr_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [7/7] (7.30ns)   --->   "%clu_addr_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr, i32 1" [dlin.c:81]   --->   Operation 28 'readreq' 'clu_addr_load_3_req' <Predicate = (!icmp_ln176)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 29 [6/7] (7.30ns)   --->   "%clu_addr_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr, i32 1" [dlin.c:81]   --->   Operation 29 'readreq' 'clu_addr_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 30 [5/7] (7.30ns)   --->   "%clu_addr_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr, i32 1" [dlin.c:81]   --->   Operation 30 'readreq' 'clu_addr_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 31 [4/7] (7.30ns)   --->   "%clu_addr_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr, i32 1" [dlin.c:81]   --->   Operation 31 'readreq' 'clu_addr_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 32 [3/7] (7.30ns)   --->   "%clu_addr_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr, i32 1" [dlin.c:81]   --->   Operation 32 'readreq' 'clu_addr_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 33 [2/7] (7.30ns)   --->   "%clu_addr_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr, i32 1" [dlin.c:81]   --->   Operation 33 'readreq' 'clu_addr_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 34 [1/7] (7.30ns)   --->   "%clu_addr_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr, i32 1" [dlin.c:81]   --->   Operation 34 'readreq' 'clu_addr_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 35 [1/1] (7.30ns)   --->   "%clu_addr_addr_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i64 %clu_addr_addr" [dlin.c:81]   --->   Operation 35 'read' 'clu_addr_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 36 [1/1] (0.00ns)   --->   "%reg_data = trunc i32 %clu_addr_addr_read" [dlin.c:81]   --->   Operation 36 'trunc' 'reg_data' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = (icmp_ln176)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 0.87>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [dlin.c:79]   --->   Operation 37 'specloopname' 'specloopname_ln79' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.19ns)   --->   "%xor_ln179 = xor i5 %i_1, i5 16" [dlin.c:179]   --->   Operation 38 'xor' 'xor_ln179' <Predicate = true> <Delay = 0.19> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i5 %xor_ln179" [dlin.c:179]   --->   Operation 39 'zext' 'zext_ln179' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%lin_frame_addr = getelementptr i8 %lin_frame, i64 0, i64 %zext_ln179" [dlin.c:179]   --->   Operation 40 'getelementptr' 'lin_frame_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 41 [1/1] (0.67ns)   --->   "%store_ln179 = store i8 %reg_data, i5 %lin_frame_addr" [dlin.c:179]   --->   Operation 41 'store' 'store_ln179' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln176 = br void %for.cond" [dlin.c:176]   --->   Operation 42 'br' 'br_ln176' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ clu_addr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln81_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln176]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lin_frame]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                   (alloca           ) [ 01000000000]
add_ln176_read      (read             ) [ 00000000000]
sext_ln81_2_read    (read             ) [ 00000000000]
sext_ln81_2_cast    (sext             ) [ 01100000000]
specinterface_ln0   (specinterface    ) [ 00000000000]
store_ln0           (store            ) [ 00000000000]
br_ln0              (br               ) [ 00000000000]
i_1                 (load             ) [ 01111111111]
icmp_ln176          (icmp             ) [ 01111111110]
add_ln176_1         (add              ) [ 00000000000]
br_ln176            (br               ) [ 00000000000]
store_ln176         (store            ) [ 00000000000]
clu_addr_addr       (getelementptr    ) [ 01011111110]
specpipeline_ln0    (specpipeline     ) [ 00000000000]
empty               (speclooptripcount) [ 00000000000]
clu_addr_load_3_req (readreq          ) [ 00000000000]
clu_addr_addr_read  (read             ) [ 00000000000]
reg_data            (trunc            ) [ 01000000001]
specloopname_ln79   (specloopname     ) [ 00000000000]
xor_ln179           (xor              ) [ 00000000000]
zext_ln179          (zext             ) [ 00000000000]
lin_frame_addr      (getelementptr    ) [ 00000000000]
store_ln179         (store            ) [ 00000000000]
br_ln176            (br               ) [ 00000000000]
ret_ln0             (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="clu_addr">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clu_addr"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln81_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln81_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="add_ln176">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln176"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="lin_frame">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lin_frame"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.volatile.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="i_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="add_ln176_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="5" slack="0"/>
<pin id="62" dir="0" index="1" bw="5" slack="0"/>
<pin id="63" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln176_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="sext_ln81_2_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="62" slack="0"/>
<pin id="68" dir="0" index="1" bw="62" slack="0"/>
<pin id="69" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln81_2_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_readreq_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="0" index="2" bw="1" slack="0"/>
<pin id="76" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="clu_addr_load_3_req/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="clu_addr_addr_read_read_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="7"/>
<pin id="82" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="clu_addr_addr_read/9 "/>
</bind>
</comp>

<comp id="84" class="1004" name="lin_frame_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="5" slack="0"/>
<pin id="88" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lin_frame_addr/10 "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln179_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="5" slack="0"/>
<pin id="93" dir="0" index="1" bw="8" slack="1"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln179/10 "/>
</bind>
</comp>

<comp id="97" class="1004" name="sext_ln81_2_cast_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="62" slack="0"/>
<pin id="99" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln81_2_cast/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln0_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="5" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="i_1_load_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="5" slack="0"/>
<pin id="108" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="icmp_ln176_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="5" slack="0"/>
<pin id="111" dir="0" index="1" bw="5" slack="0"/>
<pin id="112" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln176/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="add_ln176_1_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="5" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln176_1/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln176_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="5" slack="0"/>
<pin id="123" dir="0" index="1" bw="5" slack="0"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln176/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="clu_addr_addr_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="1"/>
<pin id="129" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clu_addr_addr/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="reg_data_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="reg_data/9 "/>
</bind>
</comp>

<comp id="136" class="1004" name="xor_ln179_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="5" slack="9"/>
<pin id="138" dir="0" index="1" bw="5" slack="0"/>
<pin id="139" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln179/10 "/>
</bind>
</comp>

<comp id="141" class="1004" name="zext_ln179_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="5" slack="0"/>
<pin id="143" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179/10 "/>
</bind>
</comp>

<comp id="146" class="1005" name="i_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="5" slack="0"/>
<pin id="148" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="153" class="1005" name="sext_ln81_2_cast_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="64" slack="1"/>
<pin id="155" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln81_2_cast "/>
</bind>
</comp>

<comp id="158" class="1005" name="i_1_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="5" slack="9"/>
<pin id="160" dir="1" index="1" bw="5" slack="9"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="163" class="1005" name="icmp_ln176_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln176 "/>
</bind>
</comp>

<comp id="167" class="1005" name="clu_addr_addr_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="1"/>
<pin id="169" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="clu_addr_addr "/>
</bind>
</comp>

<comp id="173" class="1005" name="reg_data_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="1"/>
<pin id="175" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="reg_data "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="46" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="8" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="83"><net_src comp="48" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="44" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="100"><net_src comp="66" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="105"><net_src comp="30" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="113"><net_src comp="106" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="60" pin="2"/><net_sink comp="109" pin=1"/></net>

<net id="119"><net_src comp="106" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="32" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="115" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="130"><net_src comp="0" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="126" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="135"><net_src comp="79" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="54" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="144"><net_src comp="136" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="149"><net_src comp="56" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="151"><net_src comp="146" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="152"><net_src comp="146" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="156"><net_src comp="97" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="161"><net_src comp="106" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="166"><net_src comp="109" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="126" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="172"><net_src comp="167" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="176"><net_src comp="132" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="91" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: clu_addr | {}
	Port: lin_frame | {10 }
 - Input state : 
	Port: single_lin_process.1_Pipeline_VITIS_LOOP_176_1 : clu_addr | {2 3 4 5 6 7 8 9 }
	Port: single_lin_process.1_Pipeline_VITIS_LOOP_176_1 : sext_ln81_2 | {1 }
	Port: single_lin_process.1_Pipeline_VITIS_LOOP_176_1 : add_ln176 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln176 : 2
		add_ln176_1 : 2
		br_ln176 : 3
		store_ln176 : 3
	State 2
		clu_addr_load_3_req : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		lin_frame_addr : 1
		store_ln179 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|    add   |       add_ln176_1_fu_115      |    0    |    12   |
|----------|-------------------------------|---------|---------|
|   icmp   |       icmp_ln176_fu_109       |    0    |    9    |
|----------|-------------------------------|---------|---------|
|    xor   |        xor_ln179_fu_136       |    0    |    5    |
|----------|-------------------------------|---------|---------|
|          |   add_ln176_read_read_fu_60   |    0    |    0    |
|   read   |  sext_ln81_2_read_read_fu_66  |    0    |    0    |
|          | clu_addr_addr_read_read_fu_79 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|  readreq |       grp_readreq_fu_72       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   sext   |     sext_ln81_2_cast_fu_97    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |        reg_data_fu_132        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |       zext_ln179_fu_141       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    26   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  clu_addr_addr_reg_167 |   32   |
|       i_1_reg_158      |    5   |
|        i_reg_146       |    5   |
|   icmp_ln176_reg_163   |    1   |
|    reg_data_reg_173    |    8   |
|sext_ln81_2_cast_reg_153|   64   |
+------------------------+--------+
|          Total         |   115  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_72 |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   64   ||  0.427  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   26   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   115  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   115  |   35   |
+-----------+--------+--------+--------+
