
Robot3_F103RB_origin.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007304  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000320  08007410  08007410  00017410  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08007730  08007730  00017730  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08007734  08007734  00017734  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000000c  20000000  08007738  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000234  2000000c  08007744  0002000c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000240  08007744  00020240  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
  9 .debug_line   00009c32  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   00017fa8  00000000  00000000  00029c67  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000030b3  00000000  00000000  00041c0f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000e30  00000000  00000000  00044cc8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000cd8  00000000  00000000  00045af8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000041bc  00000000  00000000  000467d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0004a98c  2**0
                  CONTENTS, READONLY
 16 .debug_frame  0000387c  00000000  00000000  0004aa08  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	080073f8 	.word	0x080073f8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	080073f8 	.word	0x080073f8

0800014c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800014c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800014e:	e003      	b.n	8000158 <LoopCopyDataInit>

08000150 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000150:	4b0b      	ldr	r3, [pc, #44]	; (8000180 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000152:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000154:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000156:	3104      	adds	r1, #4

08000158 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000158:	480a      	ldr	r0, [pc, #40]	; (8000184 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800015a:	4b0b      	ldr	r3, [pc, #44]	; (8000188 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800015c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800015e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000160:	d3f6      	bcc.n	8000150 <CopyDataInit>
  ldr r2, =_sbss
 8000162:	4a0a      	ldr	r2, [pc, #40]	; (800018c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000164:	e002      	b.n	800016c <LoopFillZerobss>

08000166 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000166:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000168:	f842 3b04 	str.w	r3, [r2], #4

0800016c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800016c:	4b08      	ldr	r3, [pc, #32]	; (8000190 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800016e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000170:	d3f9      	bcc.n	8000166 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000172:	f001 ff8f 	bl	8002094 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000176:	f007 f91b 	bl	80073b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800017a:	f000 f9f5 	bl	8000568 <main>
  bx lr
 800017e:	4770      	bx	lr
  ldr r3, =_sidata
 8000180:	08007738 	.word	0x08007738
  ldr r0, =_sdata
 8000184:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000188:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 800018c:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 8000190:	20000240 	.word	0x20000240

08000194 <BusFault_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000194:	e7fe      	b.n	8000194 <BusFault_Handler>
	...

08000198 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000198:	b580      	push	{r7, lr}
 800019a:	b08a      	sub	sp, #40	; 0x28
 800019c:	af00      	add	r7, sp, #0
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig;
  ADC_ChannelConfTypeDef sConfig;

    /**Common config 
    */
  hadc1.Instance = ADC1;
 800019e:	4b48      	ldr	r3, [pc, #288]	; (80002c0 <MX_ADC1_Init+0x128>)
 80001a0:	4a48      	ldr	r2, [pc, #288]	; (80002c4 <MX_ADC1_Init+0x12c>)
 80001a2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80001a4:	4b46      	ldr	r3, [pc, #280]	; (80002c0 <MX_ADC1_Init+0x128>)
 80001a6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80001aa:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80001ac:	4b44      	ldr	r3, [pc, #272]	; (80002c0 <MX_ADC1_Init+0x128>)
 80001ae:	2200      	movs	r2, #0
 80001b0:	60da      	str	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80001b2:	4b43      	ldr	r3, [pc, #268]	; (80002c0 <MX_ADC1_Init+0x128>)
 80001b4:	2200      	movs	r2, #0
 80001b6:	615a      	str	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80001b8:	4b41      	ldr	r3, [pc, #260]	; (80002c0 <MX_ADC1_Init+0x128>)
 80001ba:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80001be:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80001c0:	4b3f      	ldr	r3, [pc, #252]	; (80002c0 <MX_ADC1_Init+0x128>)
 80001c2:	2200      	movs	r2, #0
 80001c4:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 5;
 80001c6:	4b3e      	ldr	r3, [pc, #248]	; (80002c0 <MX_ADC1_Init+0x128>)
 80001c8:	2205      	movs	r2, #5
 80001ca:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80001cc:	483c      	ldr	r0, [pc, #240]	; (80002c0 <MX_ADC1_Init+0x128>)
 80001ce:	f002 f805 	bl	80021dc <HAL_ADC_Init>
 80001d2:	4603      	mov	r3, r0
 80001d4:	2b00      	cmp	r3, #0
 80001d6:	d003      	beq.n	80001e0 <MX_ADC1_Init+0x48>
  {
    _Error_Handler(__FILE__, __LINE__);
 80001d8:	2146      	movs	r1, #70	; 0x46
 80001da:	483b      	ldr	r0, [pc, #236]	; (80002c8 <MX_ADC1_Init+0x130>)
 80001dc:	f001 fc66 	bl	8001aac <_Error_Handler>
  }

    /**Configure Analog WatchDog 1 
    */
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 80001e0:	4b3a      	ldr	r3, [pc, #232]	; (80002cc <MX_ADC1_Init+0x134>)
 80001e2:	613b      	str	r3, [r7, #16]
  AnalogWDGConfig.HighThreshold = 4095;
 80001e4:	f640 73ff 	movw	r3, #4095	; 0xfff
 80001e8:	61fb      	str	r3, [r7, #28]
  AnalogWDGConfig.LowThreshold = 2363;
 80001ea:	f640 133b 	movw	r3, #2363	; 0x93b
 80001ee:	623b      	str	r3, [r7, #32]
  AnalogWDGConfig.Channel = ADC_CHANNEL_15;
 80001f0:	230f      	movs	r3, #15
 80001f2:	617b      	str	r3, [r7, #20]
  AnalogWDGConfig.ITMode = ENABLE;
 80001f4:	2301      	movs	r3, #1
 80001f6:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 80001f8:	f107 0310 	add.w	r3, r7, #16
 80001fc:	4619      	mov	r1, r3
 80001fe:	4830      	ldr	r0, [pc, #192]	; (80002c0 <MX_ADC1_Init+0x128>)
 8000200:	f002 fe24 	bl	8002e4c <HAL_ADC_AnalogWDGConfig>
 8000204:	4603      	mov	r3, r0
 8000206:	2b00      	cmp	r3, #0
 8000208:	d003      	beq.n	8000212 <MX_ADC1_Init+0x7a>
  {
    _Error_Handler(__FILE__, __LINE__);
 800020a:	2152      	movs	r1, #82	; 0x52
 800020c:	482e      	ldr	r0, [pc, #184]	; (80002c8 <MX_ADC1_Init+0x130>)
 800020e:	f001 fc4d 	bl	8001aac <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_9;
 8000212:	2309      	movs	r3, #9
 8000214:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000216:	2301      	movs	r3, #1
 8000218:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 800021a:	2307      	movs	r3, #7
 800021c:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800021e:	1d3b      	adds	r3, r7, #4
 8000220:	4619      	mov	r1, r3
 8000222:	4827      	ldr	r0, [pc, #156]	; (80002c0 <MX_ADC1_Init+0x128>)
 8000224:	f002 fc4e 	bl	8002ac4 <HAL_ADC_ConfigChannel>
 8000228:	4603      	mov	r3, r0
 800022a:	2b00      	cmp	r3, #0
 800022c:	d003      	beq.n	8000236 <MX_ADC1_Init+0x9e>
  {
    _Error_Handler(__FILE__, __LINE__);
 800022e:	215c      	movs	r1, #92	; 0x5c
 8000230:	4825      	ldr	r0, [pc, #148]	; (80002c8 <MX_ADC1_Init+0x130>)
 8000232:	f001 fc3b 	bl	8001aac <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_12;
 8000236:	230c      	movs	r3, #12
 8000238:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800023a:	2302      	movs	r3, #2
 800023c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800023e:	1d3b      	adds	r3, r7, #4
 8000240:	4619      	mov	r1, r3
 8000242:	481f      	ldr	r0, [pc, #124]	; (80002c0 <MX_ADC1_Init+0x128>)
 8000244:	f002 fc3e 	bl	8002ac4 <HAL_ADC_ConfigChannel>
 8000248:	4603      	mov	r3, r0
 800024a:	2b00      	cmp	r3, #0
 800024c:	d003      	beq.n	8000256 <MX_ADC1_Init+0xbe>
  {
    _Error_Handler(__FILE__, __LINE__);
 800024e:	2165      	movs	r1, #101	; 0x65
 8000250:	481d      	ldr	r0, [pc, #116]	; (80002c8 <MX_ADC1_Init+0x130>)
 8000252:	f001 fc2b 	bl	8001aac <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_13;
 8000256:	230d      	movs	r3, #13
 8000258:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800025a:	2303      	movs	r3, #3
 800025c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800025e:	1d3b      	adds	r3, r7, #4
 8000260:	4619      	mov	r1, r3
 8000262:	4817      	ldr	r0, [pc, #92]	; (80002c0 <MX_ADC1_Init+0x128>)
 8000264:	f002 fc2e 	bl	8002ac4 <HAL_ADC_ConfigChannel>
 8000268:	4603      	mov	r3, r0
 800026a:	2b00      	cmp	r3, #0
 800026c:	d003      	beq.n	8000276 <MX_ADC1_Init+0xde>
  {
    _Error_Handler(__FILE__, __LINE__);
 800026e:	216e      	movs	r1, #110	; 0x6e
 8000270:	4815      	ldr	r0, [pc, #84]	; (80002c8 <MX_ADC1_Init+0x130>)
 8000272:	f001 fc1b 	bl	8001aac <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_14;
 8000276:	230e      	movs	r3, #14
 8000278:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800027a:	2304      	movs	r3, #4
 800027c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800027e:	1d3b      	adds	r3, r7, #4
 8000280:	4619      	mov	r1, r3
 8000282:	480f      	ldr	r0, [pc, #60]	; (80002c0 <MX_ADC1_Init+0x128>)
 8000284:	f002 fc1e 	bl	8002ac4 <HAL_ADC_ConfigChannel>
 8000288:	4603      	mov	r3, r0
 800028a:	2b00      	cmp	r3, #0
 800028c:	d003      	beq.n	8000296 <MX_ADC1_Init+0xfe>
  {
    _Error_Handler(__FILE__, __LINE__);
 800028e:	2177      	movs	r1, #119	; 0x77
 8000290:	480d      	ldr	r0, [pc, #52]	; (80002c8 <MX_ADC1_Init+0x130>)
 8000292:	f001 fc0b 	bl	8001aac <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_15;
 8000296:	230f      	movs	r3, #15
 8000298:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 800029a:	2305      	movs	r3, #5
 800029c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800029e:	1d3b      	adds	r3, r7, #4
 80002a0:	4619      	mov	r1, r3
 80002a2:	4807      	ldr	r0, [pc, #28]	; (80002c0 <MX_ADC1_Init+0x128>)
 80002a4:	f002 fc0e 	bl	8002ac4 <HAL_ADC_ConfigChannel>
 80002a8:	4603      	mov	r3, r0
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d003      	beq.n	80002b6 <MX_ADC1_Init+0x11e>
  {
    _Error_Handler(__FILE__, __LINE__);
 80002ae:	2180      	movs	r1, #128	; 0x80
 80002b0:	4805      	ldr	r0, [pc, #20]	; (80002c8 <MX_ADC1_Init+0x130>)
 80002b2:	f001 fbfb 	bl	8001aac <_Error_Handler>
  }

}
 80002b6:	bf00      	nop
 80002b8:	3728      	adds	r7, #40	; 0x28
 80002ba:	46bd      	mov	sp, r7
 80002bc:	bd80      	pop	{r7, pc}
 80002be:	bf00      	nop
 80002c0:	20000068 	.word	0x20000068
 80002c4:	40012400 	.word	0x40012400
 80002c8:	08007410 	.word	0x08007410
 80002cc:	00800200 	.word	0x00800200

080002d0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80002d0:	b580      	push	{r7, lr}
 80002d2:	b088      	sub	sp, #32
 80002d4:	af00      	add	r7, sp, #0
 80002d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(adcHandle->Instance==ADC1)
 80002d8:	687b      	ldr	r3, [r7, #4]
 80002da:	681b      	ldr	r3, [r3, #0]
 80002dc:	4a2c      	ldr	r2, [pc, #176]	; (8000390 <HAL_ADC_MspInit+0xc0>)
 80002de:	4293      	cmp	r3, r2
 80002e0:	d151      	bne.n	8000386 <HAL_ADC_MspInit+0xb6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80002e2:	4a2c      	ldr	r2, [pc, #176]	; (8000394 <HAL_ADC_MspInit+0xc4>)
 80002e4:	4b2b      	ldr	r3, [pc, #172]	; (8000394 <HAL_ADC_MspInit+0xc4>)
 80002e6:	699b      	ldr	r3, [r3, #24]
 80002e8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80002ec:	6193      	str	r3, [r2, #24]
 80002ee:	4b29      	ldr	r3, [pc, #164]	; (8000394 <HAL_ADC_MspInit+0xc4>)
 80002f0:	699b      	ldr	r3, [r3, #24]
 80002f2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80002f6:	60fb      	str	r3, [r7, #12]
 80002f8:	68fb      	ldr	r3, [r7, #12]
    PC3     ------> ADC1_IN13
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = IR1_in_Pin|IR2_in_Pin|IR4_in_Pin|GPIO_PIN_5;
 80002fa:	233c      	movs	r3, #60	; 0x3c
 80002fc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80002fe:	2303      	movs	r3, #3
 8000300:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000302:	f107 0310 	add.w	r3, r7, #16
 8000306:	4619      	mov	r1, r3
 8000308:	4823      	ldr	r0, [pc, #140]	; (8000398 <HAL_ADC_MspInit+0xc8>)
 800030a:	f003 fc6f 	bl	8003bec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = IR3_in_Pin;
 800030e:	2302      	movs	r3, #2
 8000310:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000312:	2303      	movs	r3, #3
 8000314:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(IR3_in_GPIO_Port, &GPIO_InitStruct);
 8000316:	f107 0310 	add.w	r3, r7, #16
 800031a:	4619      	mov	r1, r3
 800031c:	481f      	ldr	r0, [pc, #124]	; (800039c <HAL_ADC_MspInit+0xcc>)
 800031e:	f003 fc65 	bl	8003bec <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000322:	4b1f      	ldr	r3, [pc, #124]	; (80003a0 <HAL_ADC_MspInit+0xd0>)
 8000324:	4a1f      	ldr	r2, [pc, #124]	; (80003a4 <HAL_ADC_MspInit+0xd4>)
 8000326:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000328:	4b1d      	ldr	r3, [pc, #116]	; (80003a0 <HAL_ADC_MspInit+0xd0>)
 800032a:	2200      	movs	r2, #0
 800032c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800032e:	4b1c      	ldr	r3, [pc, #112]	; (80003a0 <HAL_ADC_MspInit+0xd0>)
 8000330:	2200      	movs	r2, #0
 8000332:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000334:	4b1a      	ldr	r3, [pc, #104]	; (80003a0 <HAL_ADC_MspInit+0xd0>)
 8000336:	2280      	movs	r2, #128	; 0x80
 8000338:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800033a:	4b19      	ldr	r3, [pc, #100]	; (80003a0 <HAL_ADC_MspInit+0xd0>)
 800033c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000340:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000342:	4b17      	ldr	r3, [pc, #92]	; (80003a0 <HAL_ADC_MspInit+0xd0>)
 8000344:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000348:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800034a:	4b15      	ldr	r3, [pc, #84]	; (80003a0 <HAL_ADC_MspInit+0xd0>)
 800034c:	2220      	movs	r2, #32
 800034e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000350:	4b13      	ldr	r3, [pc, #76]	; (80003a0 <HAL_ADC_MspInit+0xd0>)
 8000352:	2200      	movs	r2, #0
 8000354:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000356:	4812      	ldr	r0, [pc, #72]	; (80003a0 <HAL_ADC_MspInit+0xd0>)
 8000358:	f003 f8e6 	bl	8003528 <HAL_DMA_Init>
 800035c:	4603      	mov	r3, r0
 800035e:	2b00      	cmp	r3, #0
 8000360:	d003      	beq.n	800036a <HAL_ADC_MspInit+0x9a>
    {
      _Error_Handler(__FILE__, __LINE__);
 8000362:	21ac      	movs	r1, #172	; 0xac
 8000364:	4810      	ldr	r0, [pc, #64]	; (80003a8 <HAL_ADC_MspInit+0xd8>)
 8000366:	f001 fba1 	bl	8001aac <_Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800036a:	687b      	ldr	r3, [r7, #4]
 800036c:	4a0c      	ldr	r2, [pc, #48]	; (80003a0 <HAL_ADC_MspInit+0xd0>)
 800036e:	621a      	str	r2, [r3, #32]
 8000370:	4a0b      	ldr	r2, [pc, #44]	; (80003a0 <HAL_ADC_MspInit+0xd0>)
 8000372:	687b      	ldr	r3, [r7, #4]
 8000374:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8000376:	2200      	movs	r2, #0
 8000378:	2100      	movs	r1, #0
 800037a:	2012      	movs	r0, #18
 800037c:	f003 f850 	bl	8003420 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000380:	2012      	movs	r0, #18
 8000382:	f003 f879 	bl	8003478 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000386:	bf00      	nop
 8000388:	3720      	adds	r7, #32
 800038a:	46bd      	mov	sp, r7
 800038c:	bd80      	pop	{r7, pc}
 800038e:	bf00      	nop
 8000390:	40012400 	.word	0x40012400
 8000394:	40021000 	.word	0x40021000
 8000398:	40011000 	.word	0x40011000
 800039c:	40010c00 	.word	0x40010c00
 80003a0:	20000098 	.word	0x20000098
 80003a4:	40020008 	.word	0x40020008
 80003a8:	08007410 	.word	0x08007410

080003ac <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 80003ac:	b580      	push	{r7, lr}
 80003ae:	b082      	sub	sp, #8
 80003b0:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80003b2:	4a0c      	ldr	r2, [pc, #48]	; (80003e4 <MX_DMA_Init+0x38>)
 80003b4:	4b0b      	ldr	r3, [pc, #44]	; (80003e4 <MX_DMA_Init+0x38>)
 80003b6:	695b      	ldr	r3, [r3, #20]
 80003b8:	f043 0301 	orr.w	r3, r3, #1
 80003bc:	6153      	str	r3, [r2, #20]
 80003be:	4b09      	ldr	r3, [pc, #36]	; (80003e4 <MX_DMA_Init+0x38>)
 80003c0:	695b      	ldr	r3, [r3, #20]
 80003c2:	f003 0301 	and.w	r3, r3, #1
 80003c6:	607b      	str	r3, [r7, #4]
 80003c8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80003ca:	2200      	movs	r2, #0
 80003cc:	2100      	movs	r1, #0
 80003ce:	200b      	movs	r0, #11
 80003d0:	f003 f826 	bl	8003420 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80003d4:	200b      	movs	r0, #11
 80003d6:	f003 f84f 	bl	8003478 <HAL_NVIC_EnableIRQ>

}
 80003da:	bf00      	nop
 80003dc:	3708      	adds	r7, #8
 80003de:	46bd      	mov	sp, r7
 80003e0:	bd80      	pop	{r7, pc}
 80003e2:	bf00      	nop
 80003e4:	40021000 	.word	0x40021000

080003e8 <MX_GPIO_Init>:
        * the Code Generation settings)
     PA2   ------> USART2_TX
     PA3   ------> USART2_RX
*/
void MX_GPIO_Init(void)
{
 80003e8:	b580      	push	{r7, lr}
 80003ea:	b088      	sub	sp, #32
 80003ec:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003ee:	4a58      	ldr	r2, [pc, #352]	; (8000550 <MX_GPIO_Init+0x168>)
 80003f0:	4b57      	ldr	r3, [pc, #348]	; (8000550 <MX_GPIO_Init+0x168>)
 80003f2:	699b      	ldr	r3, [r3, #24]
 80003f4:	f043 0310 	orr.w	r3, r3, #16
 80003f8:	6193      	str	r3, [r2, #24]
 80003fa:	4b55      	ldr	r3, [pc, #340]	; (8000550 <MX_GPIO_Init+0x168>)
 80003fc:	699b      	ldr	r3, [r3, #24]
 80003fe:	f003 0310 	and.w	r3, r3, #16
 8000402:	60fb      	str	r3, [r7, #12]
 8000404:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000406:	4a52      	ldr	r2, [pc, #328]	; (8000550 <MX_GPIO_Init+0x168>)
 8000408:	4b51      	ldr	r3, [pc, #324]	; (8000550 <MX_GPIO_Init+0x168>)
 800040a:	699b      	ldr	r3, [r3, #24]
 800040c:	f043 0320 	orr.w	r3, r3, #32
 8000410:	6193      	str	r3, [r2, #24]
 8000412:	4b4f      	ldr	r3, [pc, #316]	; (8000550 <MX_GPIO_Init+0x168>)
 8000414:	699b      	ldr	r3, [r3, #24]
 8000416:	f003 0320 	and.w	r3, r3, #32
 800041a:	60bb      	str	r3, [r7, #8]
 800041c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800041e:	4a4c      	ldr	r2, [pc, #304]	; (8000550 <MX_GPIO_Init+0x168>)
 8000420:	4b4b      	ldr	r3, [pc, #300]	; (8000550 <MX_GPIO_Init+0x168>)
 8000422:	699b      	ldr	r3, [r3, #24]
 8000424:	f043 0304 	orr.w	r3, r3, #4
 8000428:	6193      	str	r3, [r2, #24]
 800042a:	4b49      	ldr	r3, [pc, #292]	; (8000550 <MX_GPIO_Init+0x168>)
 800042c:	699b      	ldr	r3, [r3, #24]
 800042e:	f003 0304 	and.w	r3, r3, #4
 8000432:	607b      	str	r3, [r7, #4]
 8000434:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000436:	4a46      	ldr	r2, [pc, #280]	; (8000550 <MX_GPIO_Init+0x168>)
 8000438:	4b45      	ldr	r3, [pc, #276]	; (8000550 <MX_GPIO_Init+0x168>)
 800043a:	699b      	ldr	r3, [r3, #24]
 800043c:	f043 0308 	orr.w	r3, r3, #8
 8000440:	6193      	str	r3, [r2, #24]
 8000442:	4b43      	ldr	r3, [pc, #268]	; (8000550 <MX_GPIO_Init+0x168>)
 8000444:	699b      	ldr	r3, [r3, #24]
 8000446:	f003 0308 	and.w	r3, r3, #8
 800044a:	603b      	str	r3, [r7, #0]
 800044c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|IR3_out_Pin, GPIO_PIN_RESET);
 800044e:	2200      	movs	r2, #0
 8000450:	f44f 5181 	mov.w	r1, #4128	; 0x1020
 8000454:	483f      	ldr	r0, [pc, #252]	; (8000554 <MX_GPIO_Init+0x16c>)
 8000456:	f003 fdfd 	bl	8004054 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DIR2_Pin|IR1_out_Pin|IR4_out_Pin|IR2_out_Pin, GPIO_PIN_RESET);
 800045a:	2200      	movs	r2, #0
 800045c:	f24d 0104 	movw	r1, #53252	; 0xd004
 8000460:	483d      	ldr	r0, [pc, #244]	; (8000558 <MX_GPIO_Init+0x170>)
 8000462:	f003 fdf7 	bl	8004054 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIR1_GPIO_Port, DIR1_Pin, GPIO_PIN_RESET);
 8000466:	2200      	movs	r2, #0
 8000468:	f44f 7180 	mov.w	r1, #256	; 0x100
 800046c:	483b      	ldr	r0, [pc, #236]	; (800055c <MX_GPIO_Init+0x174>)
 800046e:	f003 fdf1 	bl	8004054 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000472:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000476:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000478:	4b39      	ldr	r3, [pc, #228]	; (8000560 <MX_GPIO_Init+0x178>)
 800047a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800047c:	2300      	movs	r3, #0
 800047e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000480:	f107 0310 	add.w	r3, r7, #16
 8000484:	4619      	mov	r1, r3
 8000486:	4835      	ldr	r0, [pc, #212]	; (800055c <MX_GPIO_Init+0x174>)
 8000488:	f003 fbb0 	bl	8003bec <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC6 PC7 
                           PC9 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_7 
 800048c:	f241 23c3 	movw	r3, #4803	; 0x12c3
 8000490:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_9|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000492:	2303      	movs	r3, #3
 8000494:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000496:	f107 0310 	add.w	r3, r7, #16
 800049a:	4619      	mov	r1, r3
 800049c:	482f      	ldr	r0, [pc, #188]	; (800055c <MX_GPIO_Init+0x174>)
 800049e:	f003 fba5 	bl	8003bec <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA4 PA6 
                           PA7 PA8 PA9 PA10 
                           PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_6 
 80004a2:	f640 73d3 	movw	r3, #4051	; 0xfd3
 80004a6:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10 
                          |GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80004a8:	2303      	movs	r3, #3
 80004aa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004ac:	f107 0310 	add.w	r3, r7, #16
 80004b0:	4619      	mov	r1, r3
 80004b2:	4828      	ldr	r0, [pc, #160]	; (8000554 <MX_GPIO_Init+0x16c>)
 80004b4:	f003 fb9a 	bl	8003bec <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80004b8:	230c      	movs	r3, #12
 80004ba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80004bc:	2302      	movs	r3, #2
 80004be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004c0:	2302      	movs	r3, #2
 80004c2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004c4:	f107 0310 	add.w	r3, r7, #16
 80004c8:	4619      	mov	r1, r3
 80004ca:	4822      	ldr	r0, [pc, #136]	; (8000554 <MX_GPIO_Init+0x16c>)
 80004cc:	f003 fb8e 	bl	8003bec <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = LD2_Pin|IR3_out_Pin;
 80004d0:	f44f 5381 	mov.w	r3, #4128	; 0x1020
 80004d4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004d6:	2301      	movs	r3, #1
 80004d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004da:	2302      	movs	r3, #2
 80004dc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004de:	f107 0310 	add.w	r3, r7, #16
 80004e2:	4619      	mov	r1, r3
 80004e4:	481b      	ldr	r0, [pc, #108]	; (8000554 <MX_GPIO_Init+0x16c>)
 80004e6:	f003 fb81 	bl	8003bec <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB10 PB13 PB8 
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_10|GPIO_PIN_13|GPIO_PIN_8 
 80004ea:	f242 7301 	movw	r3, #9985	; 0x2701
 80004ee:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80004f0:	2303      	movs	r3, #3
 80004f2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004f4:	f107 0310 	add.w	r3, r7, #16
 80004f8:	4619      	mov	r1, r3
 80004fa:	4817      	ldr	r0, [pc, #92]	; (8000558 <MX_GPIO_Init+0x170>)
 80004fc:	f003 fb76 	bl	8003bec <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = DIR2_Pin|IR1_out_Pin|IR4_out_Pin|IR2_out_Pin;
 8000500:	f24d 0304 	movw	r3, #53252	; 0xd004
 8000504:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000506:	2301      	movs	r3, #1
 8000508:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800050a:	2302      	movs	r3, #2
 800050c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800050e:	f107 0310 	add.w	r3, r7, #16
 8000512:	4619      	mov	r1, r3
 8000514:	4810      	ldr	r0, [pc, #64]	; (8000558 <MX_GPIO_Init+0x170>)
 8000516:	f003 fb69 	bl	8003bec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DIR1_Pin;
 800051a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800051e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000520:	2301      	movs	r3, #1
 8000522:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000524:	2302      	movs	r3, #2
 8000526:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DIR1_GPIO_Port, &GPIO_InitStruct);
 8000528:	f107 0310 	add.w	r3, r7, #16
 800052c:	4619      	mov	r1, r3
 800052e:	480b      	ldr	r0, [pc, #44]	; (800055c <MX_GPIO_Init+0x174>)
 8000530:	f003 fb5c 	bl	8003bec <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000534:	2304      	movs	r3, #4
 8000536:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000538:	2303      	movs	r3, #3
 800053a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800053c:	f107 0310 	add.w	r3, r7, #16
 8000540:	4619      	mov	r1, r3
 8000542:	4808      	ldr	r0, [pc, #32]	; (8000564 <MX_GPIO_Init+0x17c>)
 8000544:	f003 fb52 	bl	8003bec <HAL_GPIO_Init>

}
 8000548:	bf00      	nop
 800054a:	3720      	adds	r7, #32
 800054c:	46bd      	mov	sp, r7
 800054e:	bd80      	pop	{r7, pc}
 8000550:	40021000 	.word	0x40021000
 8000554:	40010800 	.word	0x40010800
 8000558:	40010c00 	.word	0x40010c00
 800055c:	40011000 	.word	0x40011000
 8000560:	10210000 	.word	0x10210000
 8000564:	40011400 	.word	0x40011400

08000568 <main>:
  * @brief  The application entry point.
  *
  * @retval None
  */
int main(void)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800056c:	f001 fdc6 	bl	80020fc <HAL_Init>

  /* USER CODE BEGIN Init */
  Dist_Obst = 0;
 8000570:	4b1e      	ldr	r3, [pc, #120]	; (80005ec <main+0x84>)
 8000572:	2200      	movs	r2, #0
 8000574:	601a      	str	r2, [r3, #0]
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000576:	f000 f84b 	bl	8000610 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800057a:	f7ff ff35 	bl	80003e8 <MX_GPIO_Init>
  MX_DMA_Init();
 800057e:	f7ff ff15 	bl	80003ac <MX_DMA_Init>
  MX_ADC1_Init();
 8000582:	f7ff fe09 	bl	8000198 <MX_ADC1_Init>
  MX_TIM2_Init();
 8000586:	f001 fb2b 	bl	8001be0 <MX_TIM2_Init>
  MX_TIM3_Init();
 800058a:	f001 fba3 	bl	8001cd4 <MX_TIM3_Init>
  MX_TIM4_Init();
 800058e:	f001 fbf1 	bl	8001d74 <MX_TIM4_Init>
  MX_USART3_UART_Init();
 8000592:	f001 fd03 	bl	8001f9c <MX_USART3_UART_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8000596:	f000 f89b 	bl	80006d0 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  	HAL_SuspendTick(); // suppresion des Tick interrupt pour le mode sleep.
 800059a:	f001 fe11 	bl	80021c0 <HAL_SuspendTick>

  	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);  // Start PWM motor
 800059e:	210c      	movs	r1, #12
 80005a0:	4813      	ldr	r0, [pc, #76]	; (80005f0 <main+0x88>)
 80005a2:	f004 fdcf 	bl	8005144 <HAL_TIM_PWM_Start>
  	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80005a6:	2100      	movs	r1, #0
 80005a8:	4811      	ldr	r0, [pc, #68]	; (80005f0 <main+0x88>)
 80005aa:	f004 fdcb 	bl	8005144 <HAL_TIM_PWM_Start>
  	CMDE = STOP;
 80005ae:	4b11      	ldr	r3, [pc, #68]	; (80005f4 <main+0x8c>)
 80005b0:	2201      	movs	r2, #1
 80005b2:	701a      	strb	r2, [r3, #0]
  	New_CMDE = 1;
 80005b4:	4b10      	ldr	r3, [pc, #64]	; (80005f8 <main+0x90>)
 80005b6:	2201      	movs	r2, #1
 80005b8:	701a      	strb	r2, [r3, #0]
  	HAL_TIM_Base_Start_IT(&htim2);  // Start IT sur font montant PWM
 80005ba:	480d      	ldr	r0, [pc, #52]	; (80005f0 <main+0x88>)
 80005bc:	f004 fcf8 	bl	8004fb0 <HAL_TIM_Base_Start_IT>
  	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 80005c0:	2118      	movs	r1, #24
 80005c2:	480e      	ldr	r0, [pc, #56]	; (80005fc <main+0x94>)
 80005c4:	f005 f84e 	bl	8005664 <HAL_TIM_Encoder_Start>
  	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 80005c8:	2118      	movs	r1, #24
 80005ca:	480d      	ldr	r0, [pc, #52]	; (8000600 <main+0x98>)
 80005cc:	f005 f84a 	bl	8005664 <HAL_TIM_Encoder_Start>
  	HAL_UART_Receive_IT(&huart3, &BLUE_RX, 1);
 80005d0:	2201      	movs	r2, #1
 80005d2:	490c      	ldr	r1, [pc, #48]	; (8000604 <main+0x9c>)
 80005d4:	480c      	ldr	r0, [pc, #48]	; (8000608 <main+0xa0>)
 80005d6:	f006 fb15 	bl	8006c04 <HAL_UART_Receive_IT>

  	HAL_ADC_Start_IT(&hadc1);
 80005da:	480c      	ldr	r0, [pc, #48]	; (800060c <main+0xa4>)
 80005dc:	f001 ff68 	bl	80024b0 <HAL_ADC_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  Gestion_Commandes();
 80005e0:	f000 f88a 	bl	80006f8 <Gestion_Commandes>
	  controle();
 80005e4:	f000 fd90 	bl	8001108 <controle>
	  Gestion_Commandes();
 80005e8:	e7fa      	b.n	80005e0 <main+0x78>
 80005ea:	bf00      	nop
 80005ec:	200000e0 	.word	0x200000e0
 80005f0:	200001bc 	.word	0x200001bc
 80005f4:	200000dc 	.word	0x200000dc
 80005f8:	20000028 	.word	0x20000028
 80005fc:	2000017c 	.word	0x2000017c
 8000600:	2000013c 	.word	0x2000013c
 8000604:	2000012c 	.word	0x2000012c
 8000608:	200001fc 	.word	0x200001fc
 800060c:	20000068 	.word	0x20000068

08000610 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b094      	sub	sp, #80	; 0x50
 8000614:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000616:	2302      	movs	r3, #2
 8000618:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800061a:	2301      	movs	r3, #1
 800061c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = 16;
 800061e:	2310      	movs	r3, #16
 8000620:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000622:	2302      	movs	r3, #2
 8000624:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000626:	2300      	movs	r3, #0
 8000628:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800062a:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 800062e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000630:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000634:	4618      	mov	r0, r3
 8000636:	f003 fd7f 	bl	8004138 <HAL_RCC_OscConfig>
 800063a:	4603      	mov	r3, r0
 800063c:	2b00      	cmp	r3, #0
 800063e:	d003      	beq.n	8000648 <SystemClock_Config+0x38>
  {
    _Error_Handler(__FILE__, __LINE__);
 8000640:	21df      	movs	r1, #223	; 0xdf
 8000642:	4821      	ldr	r0, [pc, #132]	; (80006c8 <SystemClock_Config+0xb8>)
 8000644:	f001 fa32 	bl	8001aac <_Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000648:	230f      	movs	r3, #15
 800064a:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800064c:	2302      	movs	r3, #2
 800064e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000650:	2300      	movs	r3, #0
 8000652:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000654:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000658:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800065a:	2300      	movs	r3, #0
 800065c:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800065e:	f107 0314 	add.w	r3, r7, #20
 8000662:	2102      	movs	r1, #2
 8000664:	4618      	mov	r0, r3
 8000666:	f004 f8c3 	bl	80047f0 <HAL_RCC_ClockConfig>
 800066a:	4603      	mov	r3, r0
 800066c:	2b00      	cmp	r3, #0
 800066e:	d003      	beq.n	8000678 <SystemClock_Config+0x68>
  {
    _Error_Handler(__FILE__, __LINE__);
 8000670:	21ed      	movs	r1, #237	; 0xed
 8000672:	4815      	ldr	r0, [pc, #84]	; (80006c8 <SystemClock_Config+0xb8>)
 8000674:	f001 fa1a 	bl	8001aac <_Error_Handler>
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000678:	2302      	movs	r3, #2
 800067a:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 800067c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8000680:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000682:	1d3b      	adds	r3, r7, #4
 8000684:	4618      	mov	r0, r3
 8000686:	f004 fb07 	bl	8004c98 <HAL_RCCEx_PeriphCLKConfig>
 800068a:	4603      	mov	r3, r0
 800068c:	2b00      	cmp	r3, #0
 800068e:	d003      	beq.n	8000698 <SystemClock_Config+0x88>
  {
    _Error_Handler(__FILE__, __LINE__);
 8000690:	21f4      	movs	r1, #244	; 0xf4
 8000692:	480d      	ldr	r0, [pc, #52]	; (80006c8 <SystemClock_Config+0xb8>)
 8000694:	f001 fa0a 	bl	8001aac <_Error_Handler>
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8000698:	f004 faae 	bl	8004bf8 <HAL_RCC_GetHCLKFreq>
 800069c:	4602      	mov	r2, r0
 800069e:	4b0b      	ldr	r3, [pc, #44]	; (80006cc <SystemClock_Config+0xbc>)
 80006a0:	fba3 2302 	umull	r2, r3, r3, r2
 80006a4:	099b      	lsrs	r3, r3, #6
 80006a6:	4618      	mov	r0, r3
 80006a8:	f002 fefe 	bl	80034a8 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80006ac:	2004      	movs	r0, #4
 80006ae:	f002 ff07 	bl	80034c0 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80006b2:	2200      	movs	r2, #0
 80006b4:	2100      	movs	r1, #0
 80006b6:	f04f 30ff 	mov.w	r0, #4294967295
 80006ba:	f002 feb1 	bl	8003420 <HAL_NVIC_SetPriority>
}
 80006be:	bf00      	nop
 80006c0:	3750      	adds	r7, #80	; 0x50
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bd80      	pop	{r7, pc}
 80006c6:	bf00      	nop
 80006c8:	08007424 	.word	0x08007424
 80006cc:	10624dd3 	.word	0x10624dd3

080006d0 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	af00      	add	r7, sp, #0
  /* EXTI15_10_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80006d4:	2200      	movs	r2, #0
 80006d6:	2100      	movs	r1, #0
 80006d8:	2028      	movs	r0, #40	; 0x28
 80006da:	f002 fea1 	bl	8003420 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80006de:	2028      	movs	r0, #40	; 0x28
 80006e0:	f002 feca 	bl	8003478 <HAL_NVIC_EnableIRQ>
  /* USART3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80006e4:	2200      	movs	r2, #0
 80006e6:	2100      	movs	r1, #0
 80006e8:	2027      	movs	r0, #39	; 0x27
 80006ea:	f002 fe99 	bl	8003420 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART3_IRQn);
 80006ee:	2027      	movs	r0, #39	; 0x27
 80006f0:	f002 fec2 	bl	8003478 <HAL_NVIC_EnableIRQ>
}
 80006f4:	bf00      	nop
 80006f6:	bd80      	pop	{r7, pc}

080006f8 <Gestion_Commandes>:

/* USER CODE BEGIN 4 */
void Gestion_Commandes(void) {
 80006f8:	b480      	push	{r7}
 80006fa:	af00      	add	r7, sp, #0
		GV2,
		GV3
	};
	static enum ETAT Etat = VEILLE;

if (New_CMDE) {
 80006fc:	4ba2      	ldr	r3, [pc, #648]	; (8000988 <Gestion_Commandes+0x290>)
 80006fe:	781b      	ldrb	r3, [r3, #0]
 8000700:	b2db      	uxtb	r3, r3
 8000702:	2b00      	cmp	r3, #0
 8000704:	f000 84ef 	beq.w	80010e6 <Gestion_Commandes+0x9ee>
		New_CMDE = 0;
 8000708:	4b9f      	ldr	r3, [pc, #636]	; (8000988 <Gestion_Commandes+0x290>)
 800070a:	2200      	movs	r2, #0
 800070c:	701a      	strb	r2, [r3, #0]
	switch (CMDE) {
 800070e:	4b9f      	ldr	r3, [pc, #636]	; (800098c <Gestion_Commandes+0x294>)
 8000710:	781b      	ldrb	r3, [r3, #0]
 8000712:	b2db      	uxtb	r3, r3
 8000714:	2b05      	cmp	r3, #5
 8000716:	f200 84e6 	bhi.w	80010e6 <Gestion_Commandes+0x9ee>
 800071a:	a201      	add	r2, pc, #4	; (adr r2, 8000720 <Gestion_Commandes+0x28>)
 800071c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000720:	08000757 	.word	0x08000757
 8000724:	08000739 	.word	0x08000739
 8000728:	08000767 	.word	0x08000767
 800072c:	080009d1 	.word	0x080009d1
 8000730:	08000c31 	.word	0x08000c31
 8000734:	08000e77 	.word	0x08000e77
		case STOP: {
			_CVitD = _CVitG = 0;
 8000738:	4b95      	ldr	r3, [pc, #596]	; (8000990 <Gestion_Commandes+0x298>)
 800073a:	2200      	movs	r2, #0
 800073c:	801a      	strh	r2, [r3, #0]
 800073e:	4b94      	ldr	r3, [pc, #592]	; (8000990 <Gestion_Commandes+0x298>)
 8000740:	881a      	ldrh	r2, [r3, #0]
 8000742:	4b94      	ldr	r3, [pc, #592]	; (8000994 <Gestion_Commandes+0x29c>)
 8000744:	801a      	strh	r2, [r3, #0]
			// Mise en sommeil: STOP mode , réveil via IT BP1
			Etat = VEILLE;
 8000746:	4b94      	ldr	r3, [pc, #592]	; (8000998 <Gestion_Commandes+0x2a0>)
 8000748:	2200      	movs	r2, #0
 800074a:	701a      	strb	r2, [r3, #0]
			Mode = SLEEP;
 800074c:	4b93      	ldr	r3, [pc, #588]	; (800099c <Gestion_Commandes+0x2a4>)
 800074e:	2200      	movs	r2, #0
 8000750:	701a      	strb	r2, [r3, #0]

			break;
 8000752:	f000 bcc8 	b.w	80010e6 <Gestion_Commandes+0x9ee>
		}
		case START: {
			// réveil sytème grace à l'IT BP1
			Etat = ARRET;
 8000756:	4b90      	ldr	r3, [pc, #576]	; (8000998 <Gestion_Commandes+0x2a0>)
 8000758:	2201      	movs	r2, #1
 800075a:	701a      	strb	r2, [r3, #0]
			Mode = SLEEP;
 800075c:	4b8f      	ldr	r3, [pc, #572]	; (800099c <Gestion_Commandes+0x2a4>)
 800075e:	2200      	movs	r2, #0
 8000760:	701a      	strb	r2, [r3, #0]

			break;
 8000762:	f000 bcc0 	b.w	80010e6 <Gestion_Commandes+0x9ee>
		}
		case AVANT: {
			switch (Etat) {
 8000766:	4b8c      	ldr	r3, [pc, #560]	; (8000998 <Gestion_Commandes+0x2a0>)
 8000768:	781b      	ldrb	r3, [r3, #0]
 800076a:	2b0d      	cmp	r3, #13
 800076c:	f200 84b4 	bhi.w	80010d8 <Gestion_Commandes+0x9e0>
 8000770:	a201      	add	r2, pc, #4	; (adr r2, 8000778 <Gestion_Commandes+0x80>)
 8000772:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000776:	bf00      	nop
 8000778:	080007b1 	.word	0x080007b1
 800077c:	080007bf 	.word	0x080007bf
 8000780:	080007e5 	.word	0x080007e5
 8000784:	0800080b 	.word	0x0800080b
 8000788:	08000831 	.word	0x08000831
 800078c:	08000857 	.word	0x08000857
 8000790:	0800087d 	.word	0x0800087d
 8000794:	080008a3 	.word	0x080008a3
 8000798:	080008c9 	.word	0x080008c9
 800079c:	080008ef 	.word	0x080008ef
 80007a0:	08000915 	.word	0x08000915
 80007a4:	0800093b 	.word	0x0800093b
 80007a8:	08000961 	.word	0x08000961
 80007ac:	080009a9 	.word	0x080009a9
			case VEILLE: {
				Etat = VEILLE;
 80007b0:	4b79      	ldr	r3, [pc, #484]	; (8000998 <Gestion_Commandes+0x2a0>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	701a      	strb	r2, [r3, #0]
				Mode = SLEEP;
 80007b6:	4b79      	ldr	r3, [pc, #484]	; (800099c <Gestion_Commandes+0x2a4>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	701a      	strb	r2, [r3, #0]
				break;
 80007bc:	e107      	b.n	80009ce <Gestion_Commandes+0x2d6>
			}
			case ARRET: {
				_DirG = AVANCE;
 80007be:	4b78      	ldr	r3, [pc, #480]	; (80009a0 <Gestion_Commandes+0x2a8>)
 80007c0:	2201      	movs	r2, #1
 80007c2:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 80007c4:	4b77      	ldr	r3, [pc, #476]	; (80009a4 <Gestion_Commandes+0x2ac>)
 80007c6:	2201      	movs	r2, #1
 80007c8:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 80007ca:	4b71      	ldr	r3, [pc, #452]	; (8000990 <Gestion_Commandes+0x298>)
 80007cc:	2226      	movs	r2, #38	; 0x26
 80007ce:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 80007d0:	4b70      	ldr	r3, [pc, #448]	; (8000994 <Gestion_Commandes+0x29c>)
 80007d2:	2226      	movs	r2, #38	; 0x26
 80007d4:	801a      	strh	r2, [r3, #0]
				Etat = AV1;
 80007d6:	4b70      	ldr	r3, [pc, #448]	; (8000998 <Gestion_Commandes+0x2a0>)
 80007d8:	2202      	movs	r2, #2
 80007da:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 80007dc:	4b6f      	ldr	r3, [pc, #444]	; (800099c <Gestion_Commandes+0x2a4>)
 80007de:	2201      	movs	r2, #1
 80007e0:	701a      	strb	r2, [r3, #0]
				break;
 80007e2:	e0f4      	b.n	80009ce <Gestion_Commandes+0x2d6>
			}
			case AV1: {
				_DirG = AVANCE;
 80007e4:	4b6e      	ldr	r3, [pc, #440]	; (80009a0 <Gestion_Commandes+0x2a8>)
 80007e6:	2201      	movs	r2, #1
 80007e8:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 80007ea:	4b6e      	ldr	r3, [pc, #440]	; (80009a4 <Gestion_Commandes+0x2ac>)
 80007ec:	2201      	movs	r2, #1
 80007ee:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 80007f0:	4b67      	ldr	r3, [pc, #412]	; (8000990 <Gestion_Commandes+0x298>)
 80007f2:	2238      	movs	r2, #56	; 0x38
 80007f4:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 80007f6:	4b67      	ldr	r3, [pc, #412]	; (8000994 <Gestion_Commandes+0x29c>)
 80007f8:	2238      	movs	r2, #56	; 0x38
 80007fa:	801a      	strh	r2, [r3, #0]
				Etat = AV2;
 80007fc:	4b66      	ldr	r3, [pc, #408]	; (8000998 <Gestion_Commandes+0x2a0>)
 80007fe:	2203      	movs	r2, #3
 8000800:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000802:	4b66      	ldr	r3, [pc, #408]	; (800099c <Gestion_Commandes+0x2a4>)
 8000804:	2201      	movs	r2, #1
 8000806:	701a      	strb	r2, [r3, #0]
				break;
 8000808:	e0e1      	b.n	80009ce <Gestion_Commandes+0x2d6>
			}
			case AV2: {
				_DirG = AVANCE;
 800080a:	4b65      	ldr	r3, [pc, #404]	; (80009a0 <Gestion_Commandes+0x2a8>)
 800080c:	2201      	movs	r2, #1
 800080e:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000810:	4b64      	ldr	r3, [pc, #400]	; (80009a4 <Gestion_Commandes+0x2ac>)
 8000812:	2201      	movs	r2, #1
 8000814:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 8000816:	4b5e      	ldr	r3, [pc, #376]	; (8000990 <Gestion_Commandes+0x298>)
 8000818:	224c      	movs	r2, #76	; 0x4c
 800081a:	801a      	strh	r2, [r3, #0]
				_CVitD = V3 ;
 800081c:	4b5d      	ldr	r3, [pc, #372]	; (8000994 <Gestion_Commandes+0x29c>)
 800081e:	224c      	movs	r2, #76	; 0x4c
 8000820:	801a      	strh	r2, [r3, #0]
				Etat = AV3;
 8000822:	4b5d      	ldr	r3, [pc, #372]	; (8000998 <Gestion_Commandes+0x2a0>)
 8000824:	2204      	movs	r2, #4
 8000826:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000828:	4b5c      	ldr	r3, [pc, #368]	; (800099c <Gestion_Commandes+0x2a4>)
 800082a:	2201      	movs	r2, #1
 800082c:	701a      	strb	r2, [r3, #0]
				break;
 800082e:	e0ce      	b.n	80009ce <Gestion_Commandes+0x2d6>
			}
			case AV3: {
				_DirG = AVANCE;
 8000830:	4b5b      	ldr	r3, [pc, #364]	; (80009a0 <Gestion_Commandes+0x2a8>)
 8000832:	2201      	movs	r2, #1
 8000834:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000836:	4b5b      	ldr	r3, [pc, #364]	; (80009a4 <Gestion_Commandes+0x2ac>)
 8000838:	2201      	movs	r2, #1
 800083a:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 800083c:	4b54      	ldr	r3, [pc, #336]	; (8000990 <Gestion_Commandes+0x298>)
 800083e:	224c      	movs	r2, #76	; 0x4c
 8000840:	801a      	strh	r2, [r3, #0]
				_CVitD = V3 ;
 8000842:	4b54      	ldr	r3, [pc, #336]	; (8000994 <Gestion_Commandes+0x29c>)
 8000844:	224c      	movs	r2, #76	; 0x4c
 8000846:	801a      	strh	r2, [r3, #0]
				Etat = AV3;
 8000848:	4b53      	ldr	r3, [pc, #332]	; (8000998 <Gestion_Commandes+0x2a0>)
 800084a:	2204      	movs	r2, #4
 800084c:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 800084e:	4b53      	ldr	r3, [pc, #332]	; (800099c <Gestion_Commandes+0x2a4>)
 8000850:	2201      	movs	r2, #1
 8000852:	701a      	strb	r2, [r3, #0]
				break;
 8000854:	e0bb      	b.n	80009ce <Gestion_Commandes+0x2d6>
			}
			case RV1: {
				_DirG = RECULE;
 8000856:	4b52      	ldr	r3, [pc, #328]	; (80009a0 <Gestion_Commandes+0x2a8>)
 8000858:	2200      	movs	r2, #0
 800085a:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 800085c:	4b51      	ldr	r3, [pc, #324]	; (80009a4 <Gestion_Commandes+0x2ac>)
 800085e:	2200      	movs	r2, #0
 8000860:	801a      	strh	r2, [r3, #0]
				_CVitG = 0;
 8000862:	4b4b      	ldr	r3, [pc, #300]	; (8000990 <Gestion_Commandes+0x298>)
 8000864:	2200      	movs	r2, #0
 8000866:	801a      	strh	r2, [r3, #0]
				_CVitD = 0;
 8000868:	4b4a      	ldr	r3, [pc, #296]	; (8000994 <Gestion_Commandes+0x29c>)
 800086a:	2200      	movs	r2, #0
 800086c:	801a      	strh	r2, [r3, #0]
				Etat = ARRET;
 800086e:	4b4a      	ldr	r3, [pc, #296]	; (8000998 <Gestion_Commandes+0x2a0>)
 8000870:	2201      	movs	r2, #1
 8000872:	701a      	strb	r2, [r3, #0]
				Mode = SLEEP;
 8000874:	4b49      	ldr	r3, [pc, #292]	; (800099c <Gestion_Commandes+0x2a4>)
 8000876:	2200      	movs	r2, #0
 8000878:	701a      	strb	r2, [r3, #0]

				break;
 800087a:	e0a8      	b.n	80009ce <Gestion_Commandes+0x2d6>
			}
			case RV2: {
				_DirG = RECULE;
 800087c:	4b48      	ldr	r3, [pc, #288]	; (80009a0 <Gestion_Commandes+0x2a8>)
 800087e:	2200      	movs	r2, #0
 8000880:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000882:	4b48      	ldr	r3, [pc, #288]	; (80009a4 <Gestion_Commandes+0x2ac>)
 8000884:	2200      	movs	r2, #0
 8000886:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8000888:	4b41      	ldr	r3, [pc, #260]	; (8000990 <Gestion_Commandes+0x298>)
 800088a:	2226      	movs	r2, #38	; 0x26
 800088c:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 800088e:	4b41      	ldr	r3, [pc, #260]	; (8000994 <Gestion_Commandes+0x29c>)
 8000890:	2226      	movs	r2, #38	; 0x26
 8000892:	801a      	strh	r2, [r3, #0]
				Etat = RV1;
 8000894:	4b40      	ldr	r3, [pc, #256]	; (8000998 <Gestion_Commandes+0x2a0>)
 8000896:	2205      	movs	r2, #5
 8000898:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 800089a:	4b40      	ldr	r3, [pc, #256]	; (800099c <Gestion_Commandes+0x2a4>)
 800089c:	2201      	movs	r2, #1
 800089e:	701a      	strb	r2, [r3, #0]
				break;
 80008a0:	e095      	b.n	80009ce <Gestion_Commandes+0x2d6>
			}
			case RV3: {
				_DirG = RECULE;
 80008a2:	4b3f      	ldr	r3, [pc, #252]	; (80009a0 <Gestion_Commandes+0x2a8>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 80008a8:	4b3e      	ldr	r3, [pc, #248]	; (80009a4 <Gestion_Commandes+0x2ac>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 80008ae:	4b38      	ldr	r3, [pc, #224]	; (8000990 <Gestion_Commandes+0x298>)
 80008b0:	2238      	movs	r2, #56	; 0x38
 80008b2:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 80008b4:	4b37      	ldr	r3, [pc, #220]	; (8000994 <Gestion_Commandes+0x29c>)
 80008b6:	2238      	movs	r2, #56	; 0x38
 80008b8:	801a      	strh	r2, [r3, #0]
				Etat = RV2;
 80008ba:	4b37      	ldr	r3, [pc, #220]	; (8000998 <Gestion_Commandes+0x2a0>)
 80008bc:	2206      	movs	r2, #6
 80008be:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 80008c0:	4b36      	ldr	r3, [pc, #216]	; (800099c <Gestion_Commandes+0x2a4>)
 80008c2:	2201      	movs	r2, #1
 80008c4:	701a      	strb	r2, [r3, #0]
				break;
 80008c6:	e082      	b.n	80009ce <Gestion_Commandes+0x2d6>
			}
			case DV1: {
				_DirG = AVANCE;
 80008c8:	4b35      	ldr	r3, [pc, #212]	; (80009a0 <Gestion_Commandes+0x2a8>)
 80008ca:	2201      	movs	r2, #1
 80008cc:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 80008ce:	4b35      	ldr	r3, [pc, #212]	; (80009a4 <Gestion_Commandes+0x2ac>)
 80008d0:	2201      	movs	r2, #1
 80008d2:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 80008d4:	4b2e      	ldr	r3, [pc, #184]	; (8000990 <Gestion_Commandes+0x298>)
 80008d6:	2226      	movs	r2, #38	; 0x26
 80008d8:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 80008da:	4b2e      	ldr	r3, [pc, #184]	; (8000994 <Gestion_Commandes+0x29c>)
 80008dc:	2226      	movs	r2, #38	; 0x26
 80008de:	801a      	strh	r2, [r3, #0]
				Etat = AV1;
 80008e0:	4b2d      	ldr	r3, [pc, #180]	; (8000998 <Gestion_Commandes+0x2a0>)
 80008e2:	2202      	movs	r2, #2
 80008e4:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 80008e6:	4b2d      	ldr	r3, [pc, #180]	; (800099c <Gestion_Commandes+0x2a4>)
 80008e8:	2201      	movs	r2, #1
 80008ea:	701a      	strb	r2, [r3, #0]
				break;
 80008ec:	e06f      	b.n	80009ce <Gestion_Commandes+0x2d6>
			}
			case DV2: {
				_DirG = AVANCE;
 80008ee:	4b2c      	ldr	r3, [pc, #176]	; (80009a0 <Gestion_Commandes+0x2a8>)
 80008f0:	2201      	movs	r2, #1
 80008f2:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 80008f4:	4b2b      	ldr	r3, [pc, #172]	; (80009a4 <Gestion_Commandes+0x2ac>)
 80008f6:	2201      	movs	r2, #1
 80008f8:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 80008fa:	4b25      	ldr	r3, [pc, #148]	; (8000990 <Gestion_Commandes+0x298>)
 80008fc:	2238      	movs	r2, #56	; 0x38
 80008fe:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 8000900:	4b24      	ldr	r3, [pc, #144]	; (8000994 <Gestion_Commandes+0x29c>)
 8000902:	2238      	movs	r2, #56	; 0x38
 8000904:	801a      	strh	r2, [r3, #0]
				Etat = AV2;
 8000906:	4b24      	ldr	r3, [pc, #144]	; (8000998 <Gestion_Commandes+0x2a0>)
 8000908:	2203      	movs	r2, #3
 800090a:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 800090c:	4b23      	ldr	r3, [pc, #140]	; (800099c <Gestion_Commandes+0x2a4>)
 800090e:	2201      	movs	r2, #1
 8000910:	701a      	strb	r2, [r3, #0]
				break;
 8000912:	e05c      	b.n	80009ce <Gestion_Commandes+0x2d6>
			}
			case DV3: {
				_DirG = AVANCE;
 8000914:	4b22      	ldr	r3, [pc, #136]	; (80009a0 <Gestion_Commandes+0x2a8>)
 8000916:	2201      	movs	r2, #1
 8000918:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 800091a:	4b22      	ldr	r3, [pc, #136]	; (80009a4 <Gestion_Commandes+0x2ac>)
 800091c:	2201      	movs	r2, #1
 800091e:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 8000920:	4b1b      	ldr	r3, [pc, #108]	; (8000990 <Gestion_Commandes+0x298>)
 8000922:	224c      	movs	r2, #76	; 0x4c
 8000924:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 8000926:	4b1b      	ldr	r3, [pc, #108]	; (8000994 <Gestion_Commandes+0x29c>)
 8000928:	224c      	movs	r2, #76	; 0x4c
 800092a:	801a      	strh	r2, [r3, #0]
				Etat = AV3;
 800092c:	4b1a      	ldr	r3, [pc, #104]	; (8000998 <Gestion_Commandes+0x2a0>)
 800092e:	2204      	movs	r2, #4
 8000930:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000932:	4b1a      	ldr	r3, [pc, #104]	; (800099c <Gestion_Commandes+0x2a4>)
 8000934:	2201      	movs	r2, #1
 8000936:	701a      	strb	r2, [r3, #0]
				break;
 8000938:	e049      	b.n	80009ce <Gestion_Commandes+0x2d6>
			}
			case GV1: {
				_DirG = AVANCE;
 800093a:	4b19      	ldr	r3, [pc, #100]	; (80009a0 <Gestion_Commandes+0x2a8>)
 800093c:	2201      	movs	r2, #1
 800093e:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000940:	4b18      	ldr	r3, [pc, #96]	; (80009a4 <Gestion_Commandes+0x2ac>)
 8000942:	2201      	movs	r2, #1
 8000944:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8000946:	4b12      	ldr	r3, [pc, #72]	; (8000990 <Gestion_Commandes+0x298>)
 8000948:	2226      	movs	r2, #38	; 0x26
 800094a:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 800094c:	4b11      	ldr	r3, [pc, #68]	; (8000994 <Gestion_Commandes+0x29c>)
 800094e:	2226      	movs	r2, #38	; 0x26
 8000950:	801a      	strh	r2, [r3, #0]
				Etat = AV2;
 8000952:	4b11      	ldr	r3, [pc, #68]	; (8000998 <Gestion_Commandes+0x2a0>)
 8000954:	2203      	movs	r2, #3
 8000956:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000958:	4b10      	ldr	r3, [pc, #64]	; (800099c <Gestion_Commandes+0x2a4>)
 800095a:	2201      	movs	r2, #1
 800095c:	701a      	strb	r2, [r3, #0]
				break;
 800095e:	e036      	b.n	80009ce <Gestion_Commandes+0x2d6>
			}
			case GV2: {
				_DirG = AVANCE;
 8000960:	4b0f      	ldr	r3, [pc, #60]	; (80009a0 <Gestion_Commandes+0x2a8>)
 8000962:	2201      	movs	r2, #1
 8000964:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000966:	4b0f      	ldr	r3, [pc, #60]	; (80009a4 <Gestion_Commandes+0x2ac>)
 8000968:	2201      	movs	r2, #1
 800096a:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 800096c:	4b08      	ldr	r3, [pc, #32]	; (8000990 <Gestion_Commandes+0x298>)
 800096e:	2238      	movs	r2, #56	; 0x38
 8000970:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 8000972:	4b08      	ldr	r3, [pc, #32]	; (8000994 <Gestion_Commandes+0x29c>)
 8000974:	2238      	movs	r2, #56	; 0x38
 8000976:	801a      	strh	r2, [r3, #0]
				Etat = AV2;
 8000978:	4b07      	ldr	r3, [pc, #28]	; (8000998 <Gestion_Commandes+0x2a0>)
 800097a:	2203      	movs	r2, #3
 800097c:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 800097e:	4b07      	ldr	r3, [pc, #28]	; (800099c <Gestion_Commandes+0x2a4>)
 8000980:	2201      	movs	r2, #1
 8000982:	701a      	strb	r2, [r3, #0]
				break;
 8000984:	e023      	b.n	80009ce <Gestion_Commandes+0x2d6>
 8000986:	bf00      	nop
 8000988:	20000028 	.word	0x20000028
 800098c:	200000dc 	.word	0x200000dc
 8000990:	20000036 	.word	0x20000036
 8000994:	20000034 	.word	0x20000034
 8000998:	20000048 	.word	0x20000048
 800099c:	200000f2 	.word	0x200000f2
 80009a0:	20000100 	.word	0x20000100
 80009a4:	200000e4 	.word	0x200000e4
			}
			case GV3: {
				_DirG = AVANCE;
 80009a8:	4b9b      	ldr	r3, [pc, #620]	; (8000c18 <Gestion_Commandes+0x520>)
 80009aa:	2201      	movs	r2, #1
 80009ac:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 80009ae:	4b9b      	ldr	r3, [pc, #620]	; (8000c1c <Gestion_Commandes+0x524>)
 80009b0:	2201      	movs	r2, #1
 80009b2:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 80009b4:	4b9a      	ldr	r3, [pc, #616]	; (8000c20 <Gestion_Commandes+0x528>)
 80009b6:	224c      	movs	r2, #76	; 0x4c
 80009b8:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 80009ba:	4b9a      	ldr	r3, [pc, #616]	; (8000c24 <Gestion_Commandes+0x52c>)
 80009bc:	224c      	movs	r2, #76	; 0x4c
 80009be:	801a      	strh	r2, [r3, #0]
				Etat = AV3;
 80009c0:	4b99      	ldr	r3, [pc, #612]	; (8000c28 <Gestion_Commandes+0x530>)
 80009c2:	2204      	movs	r2, #4
 80009c4:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 80009c6:	4b99      	ldr	r3, [pc, #612]	; (8000c2c <Gestion_Commandes+0x534>)
 80009c8:	2201      	movs	r2, #1
 80009ca:	701a      	strb	r2, [r3, #0]
				break;
 80009cc:	bf00      	nop
			}
			}
			break;
 80009ce:	e383      	b.n	80010d8 <Gestion_Commandes+0x9e0>
		}
		case ARRIERE: {
			switch (Etat) {
 80009d0:	4b95      	ldr	r3, [pc, #596]	; (8000c28 <Gestion_Commandes+0x530>)
 80009d2:	781b      	ldrb	r3, [r3, #0]
 80009d4:	2b0d      	cmp	r3, #13
 80009d6:	f200 8381 	bhi.w	80010dc <Gestion_Commandes+0x9e4>
 80009da:	a201      	add	r2, pc, #4	; (adr r2, 80009e0 <Gestion_Commandes+0x2e8>)
 80009dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009e0:	08000a19 	.word	0x08000a19
 80009e4:	08000a27 	.word	0x08000a27
 80009e8:	08000a4d 	.word	0x08000a4d
 80009ec:	08000a73 	.word	0x08000a73
 80009f0:	08000a99 	.word	0x08000a99
 80009f4:	08000abf 	.word	0x08000abf
 80009f8:	08000ae5 	.word	0x08000ae5
 80009fc:	08000b0b 	.word	0x08000b0b
 8000a00:	08000b31 	.word	0x08000b31
 8000a04:	08000b57 	.word	0x08000b57
 8000a08:	08000b7d 	.word	0x08000b7d
 8000a0c:	08000ba3 	.word	0x08000ba3
 8000a10:	08000bc9 	.word	0x08000bc9
 8000a14:	08000bef 	.word	0x08000bef
			case VEILLE: {
				Etat = VEILLE;
 8000a18:	4b83      	ldr	r3, [pc, #524]	; (8000c28 <Gestion_Commandes+0x530>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	701a      	strb	r2, [r3, #0]
				Mode = SLEEP;
 8000a1e:	4b83      	ldr	r3, [pc, #524]	; (8000c2c <Gestion_Commandes+0x534>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	701a      	strb	r2, [r3, #0]
				break;
 8000a24:	e0f6      	b.n	8000c14 <Gestion_Commandes+0x51c>
			}
			case ARRET: {
				_DirG = RECULE;
 8000a26:	4b7c      	ldr	r3, [pc, #496]	; (8000c18 <Gestion_Commandes+0x520>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000a2c:	4b7b      	ldr	r3, [pc, #492]	; (8000c1c <Gestion_Commandes+0x524>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8000a32:	4b7b      	ldr	r3, [pc, #492]	; (8000c20 <Gestion_Commandes+0x528>)
 8000a34:	2226      	movs	r2, #38	; 0x26
 8000a36:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 8000a38:	4b7a      	ldr	r3, [pc, #488]	; (8000c24 <Gestion_Commandes+0x52c>)
 8000a3a:	2226      	movs	r2, #38	; 0x26
 8000a3c:	801a      	strh	r2, [r3, #0]
				Etat = RV1;
 8000a3e:	4b7a      	ldr	r3, [pc, #488]	; (8000c28 <Gestion_Commandes+0x530>)
 8000a40:	2205      	movs	r2, #5
 8000a42:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000a44:	4b79      	ldr	r3, [pc, #484]	; (8000c2c <Gestion_Commandes+0x534>)
 8000a46:	2201      	movs	r2, #1
 8000a48:	701a      	strb	r2, [r3, #0]
				break;
 8000a4a:	e0e3      	b.n	8000c14 <Gestion_Commandes+0x51c>
			}
			case AV1: {
				_DirG = AVANCE;
 8000a4c:	4b72      	ldr	r3, [pc, #456]	; (8000c18 <Gestion_Commandes+0x520>)
 8000a4e:	2201      	movs	r2, #1
 8000a50:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000a52:	4b72      	ldr	r3, [pc, #456]	; (8000c1c <Gestion_Commandes+0x524>)
 8000a54:	2201      	movs	r2, #1
 8000a56:	801a      	strh	r2, [r3, #0]
				_CVitG = 0;
 8000a58:	4b71      	ldr	r3, [pc, #452]	; (8000c20 <Gestion_Commandes+0x528>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	801a      	strh	r2, [r3, #0]
				_CVitD = 0;
 8000a5e:	4b71      	ldr	r3, [pc, #452]	; (8000c24 <Gestion_Commandes+0x52c>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	801a      	strh	r2, [r3, #0]
				Etat = ARRET;
 8000a64:	4b70      	ldr	r3, [pc, #448]	; (8000c28 <Gestion_Commandes+0x530>)
 8000a66:	2201      	movs	r2, #1
 8000a68:	701a      	strb	r2, [r3, #0]
				Mode = SLEEP;
 8000a6a:	4b70      	ldr	r3, [pc, #448]	; (8000c2c <Gestion_Commandes+0x534>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	701a      	strb	r2, [r3, #0]

				break;
 8000a70:	e0d0      	b.n	8000c14 <Gestion_Commandes+0x51c>
			}
			case AV2: {
				_DirG = AVANCE;
 8000a72:	4b69      	ldr	r3, [pc, #420]	; (8000c18 <Gestion_Commandes+0x520>)
 8000a74:	2201      	movs	r2, #1
 8000a76:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000a78:	4b68      	ldr	r3, [pc, #416]	; (8000c1c <Gestion_Commandes+0x524>)
 8000a7a:	2201      	movs	r2, #1
 8000a7c:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8000a7e:	4b68      	ldr	r3, [pc, #416]	; (8000c20 <Gestion_Commandes+0x528>)
 8000a80:	2226      	movs	r2, #38	; 0x26
 8000a82:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 8000a84:	4b67      	ldr	r3, [pc, #412]	; (8000c24 <Gestion_Commandes+0x52c>)
 8000a86:	2226      	movs	r2, #38	; 0x26
 8000a88:	801a      	strh	r2, [r3, #0]
				Etat = AV1;
 8000a8a:	4b67      	ldr	r3, [pc, #412]	; (8000c28 <Gestion_Commandes+0x530>)
 8000a8c:	2202      	movs	r2, #2
 8000a8e:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000a90:	4b66      	ldr	r3, [pc, #408]	; (8000c2c <Gestion_Commandes+0x534>)
 8000a92:	2201      	movs	r2, #1
 8000a94:	701a      	strb	r2, [r3, #0]
				break;
 8000a96:	e0bd      	b.n	8000c14 <Gestion_Commandes+0x51c>
			}
			case AV3: {
				_DirG = AVANCE;
 8000a98:	4b5f      	ldr	r3, [pc, #380]	; (8000c18 <Gestion_Commandes+0x520>)
 8000a9a:	2201      	movs	r2, #1
 8000a9c:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000a9e:	4b5f      	ldr	r3, [pc, #380]	; (8000c1c <Gestion_Commandes+0x524>)
 8000aa0:	2201      	movs	r2, #1
 8000aa2:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 8000aa4:	4b5e      	ldr	r3, [pc, #376]	; (8000c20 <Gestion_Commandes+0x528>)
 8000aa6:	2238      	movs	r2, #56	; 0x38
 8000aa8:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 8000aaa:	4b5e      	ldr	r3, [pc, #376]	; (8000c24 <Gestion_Commandes+0x52c>)
 8000aac:	2238      	movs	r2, #56	; 0x38
 8000aae:	801a      	strh	r2, [r3, #0]
				Etat = AV2;
 8000ab0:	4b5d      	ldr	r3, [pc, #372]	; (8000c28 <Gestion_Commandes+0x530>)
 8000ab2:	2203      	movs	r2, #3
 8000ab4:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000ab6:	4b5d      	ldr	r3, [pc, #372]	; (8000c2c <Gestion_Commandes+0x534>)
 8000ab8:	2201      	movs	r2, #1
 8000aba:	701a      	strb	r2, [r3, #0]
				break;
 8000abc:	e0aa      	b.n	8000c14 <Gestion_Commandes+0x51c>
			}
			case RV1: {
				_DirG = RECULE;
 8000abe:	4b56      	ldr	r3, [pc, #344]	; (8000c18 <Gestion_Commandes+0x520>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000ac4:	4b55      	ldr	r3, [pc, #340]	; (8000c1c <Gestion_Commandes+0x524>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 8000aca:	4b55      	ldr	r3, [pc, #340]	; (8000c20 <Gestion_Commandes+0x528>)
 8000acc:	2238      	movs	r2, #56	; 0x38
 8000ace:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 8000ad0:	4b54      	ldr	r3, [pc, #336]	; (8000c24 <Gestion_Commandes+0x52c>)
 8000ad2:	2238      	movs	r2, #56	; 0x38
 8000ad4:	801a      	strh	r2, [r3, #0]
				Etat = RV2;
 8000ad6:	4b54      	ldr	r3, [pc, #336]	; (8000c28 <Gestion_Commandes+0x530>)
 8000ad8:	2206      	movs	r2, #6
 8000ada:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000adc:	4b53      	ldr	r3, [pc, #332]	; (8000c2c <Gestion_Commandes+0x534>)
 8000ade:	2201      	movs	r2, #1
 8000ae0:	701a      	strb	r2, [r3, #0]
				break;
 8000ae2:	e097      	b.n	8000c14 <Gestion_Commandes+0x51c>
			}
			case RV2: {
				_DirG = RECULE;
 8000ae4:	4b4c      	ldr	r3, [pc, #304]	; (8000c18 <Gestion_Commandes+0x520>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000aea:	4b4c      	ldr	r3, [pc, #304]	; (8000c1c <Gestion_Commandes+0x524>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 8000af0:	4b4b      	ldr	r3, [pc, #300]	; (8000c20 <Gestion_Commandes+0x528>)
 8000af2:	224c      	movs	r2, #76	; 0x4c
 8000af4:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 8000af6:	4b4b      	ldr	r3, [pc, #300]	; (8000c24 <Gestion_Commandes+0x52c>)
 8000af8:	224c      	movs	r2, #76	; 0x4c
 8000afa:	801a      	strh	r2, [r3, #0]
				Etat = RV3;
 8000afc:	4b4a      	ldr	r3, [pc, #296]	; (8000c28 <Gestion_Commandes+0x530>)
 8000afe:	2207      	movs	r2, #7
 8000b00:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000b02:	4b4a      	ldr	r3, [pc, #296]	; (8000c2c <Gestion_Commandes+0x534>)
 8000b04:	2201      	movs	r2, #1
 8000b06:	701a      	strb	r2, [r3, #0]
				break;
 8000b08:	e084      	b.n	8000c14 <Gestion_Commandes+0x51c>
			}
			case RV3: {
				_DirG = RECULE;
 8000b0a:	4b43      	ldr	r3, [pc, #268]	; (8000c18 <Gestion_Commandes+0x520>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000b10:	4b42      	ldr	r3, [pc, #264]	; (8000c1c <Gestion_Commandes+0x524>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 8000b16:	4b42      	ldr	r3, [pc, #264]	; (8000c20 <Gestion_Commandes+0x528>)
 8000b18:	224c      	movs	r2, #76	; 0x4c
 8000b1a:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 8000b1c:	4b41      	ldr	r3, [pc, #260]	; (8000c24 <Gestion_Commandes+0x52c>)
 8000b1e:	224c      	movs	r2, #76	; 0x4c
 8000b20:	801a      	strh	r2, [r3, #0]
				Etat = RV3;
 8000b22:	4b41      	ldr	r3, [pc, #260]	; (8000c28 <Gestion_Commandes+0x530>)
 8000b24:	2207      	movs	r2, #7
 8000b26:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000b28:	4b40      	ldr	r3, [pc, #256]	; (8000c2c <Gestion_Commandes+0x534>)
 8000b2a:	2201      	movs	r2, #1
 8000b2c:	701a      	strb	r2, [r3, #0]
				break;
 8000b2e:	e071      	b.n	8000c14 <Gestion_Commandes+0x51c>
			}
			case DV1: {
				_DirG = RECULE;
 8000b30:	4b39      	ldr	r3, [pc, #228]	; (8000c18 <Gestion_Commandes+0x520>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000b36:	4b39      	ldr	r3, [pc, #228]	; (8000c1c <Gestion_Commandes+0x524>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8000b3c:	4b38      	ldr	r3, [pc, #224]	; (8000c20 <Gestion_Commandes+0x528>)
 8000b3e:	2226      	movs	r2, #38	; 0x26
 8000b40:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 8000b42:	4b38      	ldr	r3, [pc, #224]	; (8000c24 <Gestion_Commandes+0x52c>)
 8000b44:	2226      	movs	r2, #38	; 0x26
 8000b46:	801a      	strh	r2, [r3, #0]
				Etat = RV1;
 8000b48:	4b37      	ldr	r3, [pc, #220]	; (8000c28 <Gestion_Commandes+0x530>)
 8000b4a:	2205      	movs	r2, #5
 8000b4c:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000b4e:	4b37      	ldr	r3, [pc, #220]	; (8000c2c <Gestion_Commandes+0x534>)
 8000b50:	2201      	movs	r2, #1
 8000b52:	701a      	strb	r2, [r3, #0]
				break;
 8000b54:	e05e      	b.n	8000c14 <Gestion_Commandes+0x51c>
			}
			case DV2: {
				_DirG = RECULE;
 8000b56:	4b30      	ldr	r3, [pc, #192]	; (8000c18 <Gestion_Commandes+0x520>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000b5c:	4b2f      	ldr	r3, [pc, #188]	; (8000c1c <Gestion_Commandes+0x524>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 8000b62:	4b2f      	ldr	r3, [pc, #188]	; (8000c20 <Gestion_Commandes+0x528>)
 8000b64:	2238      	movs	r2, #56	; 0x38
 8000b66:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 8000b68:	4b2e      	ldr	r3, [pc, #184]	; (8000c24 <Gestion_Commandes+0x52c>)
 8000b6a:	2238      	movs	r2, #56	; 0x38
 8000b6c:	801a      	strh	r2, [r3, #0]
				Etat = RV2;
 8000b6e:	4b2e      	ldr	r3, [pc, #184]	; (8000c28 <Gestion_Commandes+0x530>)
 8000b70:	2206      	movs	r2, #6
 8000b72:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000b74:	4b2d      	ldr	r3, [pc, #180]	; (8000c2c <Gestion_Commandes+0x534>)
 8000b76:	2201      	movs	r2, #1
 8000b78:	701a      	strb	r2, [r3, #0]
				break;
 8000b7a:	e04b      	b.n	8000c14 <Gestion_Commandes+0x51c>
			}
			case DV3: {
				_DirG = RECULE;
 8000b7c:	4b26      	ldr	r3, [pc, #152]	; (8000c18 <Gestion_Commandes+0x520>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000b82:	4b26      	ldr	r3, [pc, #152]	; (8000c1c <Gestion_Commandes+0x524>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 8000b88:	4b25      	ldr	r3, [pc, #148]	; (8000c20 <Gestion_Commandes+0x528>)
 8000b8a:	224c      	movs	r2, #76	; 0x4c
 8000b8c:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 8000b8e:	4b25      	ldr	r3, [pc, #148]	; (8000c24 <Gestion_Commandes+0x52c>)
 8000b90:	224c      	movs	r2, #76	; 0x4c
 8000b92:	801a      	strh	r2, [r3, #0]
				Etat = RV3;
 8000b94:	4b24      	ldr	r3, [pc, #144]	; (8000c28 <Gestion_Commandes+0x530>)
 8000b96:	2207      	movs	r2, #7
 8000b98:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000b9a:	4b24      	ldr	r3, [pc, #144]	; (8000c2c <Gestion_Commandes+0x534>)
 8000b9c:	2201      	movs	r2, #1
 8000b9e:	701a      	strb	r2, [r3, #0]
				break;
 8000ba0:	e038      	b.n	8000c14 <Gestion_Commandes+0x51c>
			}
			case GV1: {
				_DirG = RECULE;
 8000ba2:	4b1d      	ldr	r3, [pc, #116]	; (8000c18 <Gestion_Commandes+0x520>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000ba8:	4b1c      	ldr	r3, [pc, #112]	; (8000c1c <Gestion_Commandes+0x524>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8000bae:	4b1c      	ldr	r3, [pc, #112]	; (8000c20 <Gestion_Commandes+0x528>)
 8000bb0:	2226      	movs	r2, #38	; 0x26
 8000bb2:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 8000bb4:	4b1b      	ldr	r3, [pc, #108]	; (8000c24 <Gestion_Commandes+0x52c>)
 8000bb6:	2226      	movs	r2, #38	; 0x26
 8000bb8:	801a      	strh	r2, [r3, #0]
				Etat = RV1;
 8000bba:	4b1b      	ldr	r3, [pc, #108]	; (8000c28 <Gestion_Commandes+0x530>)
 8000bbc:	2205      	movs	r2, #5
 8000bbe:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000bc0:	4b1a      	ldr	r3, [pc, #104]	; (8000c2c <Gestion_Commandes+0x534>)
 8000bc2:	2201      	movs	r2, #1
 8000bc4:	701a      	strb	r2, [r3, #0]
				break;
 8000bc6:	e025      	b.n	8000c14 <Gestion_Commandes+0x51c>
			}
			case GV2: {
				_DirG = RECULE;
 8000bc8:	4b13      	ldr	r3, [pc, #76]	; (8000c18 <Gestion_Commandes+0x520>)
 8000bca:	2200      	movs	r2, #0
 8000bcc:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000bce:	4b13      	ldr	r3, [pc, #76]	; (8000c1c <Gestion_Commandes+0x524>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 8000bd4:	4b12      	ldr	r3, [pc, #72]	; (8000c20 <Gestion_Commandes+0x528>)
 8000bd6:	2238      	movs	r2, #56	; 0x38
 8000bd8:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 8000bda:	4b12      	ldr	r3, [pc, #72]	; (8000c24 <Gestion_Commandes+0x52c>)
 8000bdc:	2238      	movs	r2, #56	; 0x38
 8000bde:	801a      	strh	r2, [r3, #0]
				Etat = RV2;
 8000be0:	4b11      	ldr	r3, [pc, #68]	; (8000c28 <Gestion_Commandes+0x530>)
 8000be2:	2206      	movs	r2, #6
 8000be4:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000be6:	4b11      	ldr	r3, [pc, #68]	; (8000c2c <Gestion_Commandes+0x534>)
 8000be8:	2201      	movs	r2, #1
 8000bea:	701a      	strb	r2, [r3, #0]
				break;
 8000bec:	e012      	b.n	8000c14 <Gestion_Commandes+0x51c>
			}
			case GV3: {
				_DirG = RECULE;
 8000bee:	4b0a      	ldr	r3, [pc, #40]	; (8000c18 <Gestion_Commandes+0x520>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000bf4:	4b09      	ldr	r3, [pc, #36]	; (8000c1c <Gestion_Commandes+0x524>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 8000bfa:	4b09      	ldr	r3, [pc, #36]	; (8000c20 <Gestion_Commandes+0x528>)
 8000bfc:	224c      	movs	r2, #76	; 0x4c
 8000bfe:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 8000c00:	4b08      	ldr	r3, [pc, #32]	; (8000c24 <Gestion_Commandes+0x52c>)
 8000c02:	224c      	movs	r2, #76	; 0x4c
 8000c04:	801a      	strh	r2, [r3, #0]
				Etat = RV3;
 8000c06:	4b08      	ldr	r3, [pc, #32]	; (8000c28 <Gestion_Commandes+0x530>)
 8000c08:	2207      	movs	r2, #7
 8000c0a:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000c0c:	4b07      	ldr	r3, [pc, #28]	; (8000c2c <Gestion_Commandes+0x534>)
 8000c0e:	2201      	movs	r2, #1
 8000c10:	701a      	strb	r2, [r3, #0]
				break;
 8000c12:	bf00      	nop
			}
			}
			break;
 8000c14:	e262      	b.n	80010dc <Gestion_Commandes+0x9e4>
 8000c16:	bf00      	nop
 8000c18:	20000100 	.word	0x20000100
 8000c1c:	200000e4 	.word	0x200000e4
 8000c20:	20000036 	.word	0x20000036
 8000c24:	20000034 	.word	0x20000034
 8000c28:	20000048 	.word	0x20000048
 8000c2c:	200000f2 	.word	0x200000f2
		}
		case DROITE: {
			switch (Etat) {
 8000c30:	4ba7      	ldr	r3, [pc, #668]	; (8000ed0 <Gestion_Commandes+0x7d8>)
 8000c32:	781b      	ldrb	r3, [r3, #0]
 8000c34:	2b0d      	cmp	r3, #13
 8000c36:	f200 8253 	bhi.w	80010e0 <Gestion_Commandes+0x9e8>
 8000c3a:	a201      	add	r2, pc, #4	; (adr r2, 8000c40 <Gestion_Commandes+0x548>)
 8000c3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c40:	08000c79 	.word	0x08000c79
 8000c44:	08000c87 	.word	0x08000c87
 8000c48:	08000cad 	.word	0x08000cad
 8000c4c:	08000cd3 	.word	0x08000cd3
 8000c50:	08000cf9 	.word	0x08000cf9
 8000c54:	08000d1f 	.word	0x08000d1f
 8000c58:	08000d45 	.word	0x08000d45
 8000c5c:	08000d6b 	.word	0x08000d6b
 8000c60:	08000d91 	.word	0x08000d91
 8000c64:	08000db7 	.word	0x08000db7
 8000c68:	08000ddd 	.word	0x08000ddd
 8000c6c:	08000e03 	.word	0x08000e03
 8000c70:	08000e29 	.word	0x08000e29
 8000c74:	08000e4f 	.word	0x08000e4f
			case VEILLE: {
				Etat = VEILLE;
 8000c78:	4b95      	ldr	r3, [pc, #596]	; (8000ed0 <Gestion_Commandes+0x7d8>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	701a      	strb	r2, [r3, #0]
				Mode = SLEEP;
 8000c7e:	4b95      	ldr	r3, [pc, #596]	; (8000ed4 <Gestion_Commandes+0x7dc>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	701a      	strb	r2, [r3, #0]
				break;
 8000c84:	e0f6      	b.n	8000e74 <Gestion_Commandes+0x77c>
			}
			case ARRET: {
				_DirG = AVANCE;
 8000c86:	4b94      	ldr	r3, [pc, #592]	; (8000ed8 <Gestion_Commandes+0x7e0>)
 8000c88:	2201      	movs	r2, #1
 8000c8a:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000c8c:	4b93      	ldr	r3, [pc, #588]	; (8000edc <Gestion_Commandes+0x7e4>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8000c92:	4b93      	ldr	r3, [pc, #588]	; (8000ee0 <Gestion_Commandes+0x7e8>)
 8000c94:	2226      	movs	r2, #38	; 0x26
 8000c96:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 8000c98:	4b92      	ldr	r3, [pc, #584]	; (8000ee4 <Gestion_Commandes+0x7ec>)
 8000c9a:	2226      	movs	r2, #38	; 0x26
 8000c9c:	801a      	strh	r2, [r3, #0]
				Etat = DV1;
 8000c9e:	4b8c      	ldr	r3, [pc, #560]	; (8000ed0 <Gestion_Commandes+0x7d8>)
 8000ca0:	2208      	movs	r2, #8
 8000ca2:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000ca4:	4b8b      	ldr	r3, [pc, #556]	; (8000ed4 <Gestion_Commandes+0x7dc>)
 8000ca6:	2201      	movs	r2, #1
 8000ca8:	701a      	strb	r2, [r3, #0]
				break;
 8000caa:	e0e3      	b.n	8000e74 <Gestion_Commandes+0x77c>
			}
			case AV1: {
				_DirG = AVANCE;
 8000cac:	4b8a      	ldr	r3, [pc, #552]	; (8000ed8 <Gestion_Commandes+0x7e0>)
 8000cae:	2201      	movs	r2, #1
 8000cb0:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000cb2:	4b8a      	ldr	r3, [pc, #552]	; (8000edc <Gestion_Commandes+0x7e4>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8000cb8:	4b89      	ldr	r3, [pc, #548]	; (8000ee0 <Gestion_Commandes+0x7e8>)
 8000cba:	2226      	movs	r2, #38	; 0x26
 8000cbc:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 8000cbe:	4b89      	ldr	r3, [pc, #548]	; (8000ee4 <Gestion_Commandes+0x7ec>)
 8000cc0:	2226      	movs	r2, #38	; 0x26
 8000cc2:	801a      	strh	r2, [r3, #0]
				Etat = DV1;
 8000cc4:	4b82      	ldr	r3, [pc, #520]	; (8000ed0 <Gestion_Commandes+0x7d8>)
 8000cc6:	2208      	movs	r2, #8
 8000cc8:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000cca:	4b82      	ldr	r3, [pc, #520]	; (8000ed4 <Gestion_Commandes+0x7dc>)
 8000ccc:	2201      	movs	r2, #1
 8000cce:	701a      	strb	r2, [r3, #0]
				break;
 8000cd0:	e0d0      	b.n	8000e74 <Gestion_Commandes+0x77c>
			}
			case AV2: {
				_DirG = AVANCE;
 8000cd2:	4b81      	ldr	r3, [pc, #516]	; (8000ed8 <Gestion_Commandes+0x7e0>)
 8000cd4:	2201      	movs	r2, #1
 8000cd6:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000cd8:	4b80      	ldr	r3, [pc, #512]	; (8000edc <Gestion_Commandes+0x7e4>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 8000cde:	4b80      	ldr	r3, [pc, #512]	; (8000ee0 <Gestion_Commandes+0x7e8>)
 8000ce0:	2238      	movs	r2, #56	; 0x38
 8000ce2:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 8000ce4:	4b7f      	ldr	r3, [pc, #508]	; (8000ee4 <Gestion_Commandes+0x7ec>)
 8000ce6:	2238      	movs	r2, #56	; 0x38
 8000ce8:	801a      	strh	r2, [r3, #0]
				Etat = DV2;
 8000cea:	4b79      	ldr	r3, [pc, #484]	; (8000ed0 <Gestion_Commandes+0x7d8>)
 8000cec:	2209      	movs	r2, #9
 8000cee:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000cf0:	4b78      	ldr	r3, [pc, #480]	; (8000ed4 <Gestion_Commandes+0x7dc>)
 8000cf2:	2201      	movs	r2, #1
 8000cf4:	701a      	strb	r2, [r3, #0]
				break;
 8000cf6:	e0bd      	b.n	8000e74 <Gestion_Commandes+0x77c>
			}
			case AV3: {
				_DirG = AVANCE;
 8000cf8:	4b77      	ldr	r3, [pc, #476]	; (8000ed8 <Gestion_Commandes+0x7e0>)
 8000cfa:	2201      	movs	r2, #1
 8000cfc:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000cfe:	4b77      	ldr	r3, [pc, #476]	; (8000edc <Gestion_Commandes+0x7e4>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 8000d04:	4b76      	ldr	r3, [pc, #472]	; (8000ee0 <Gestion_Commandes+0x7e8>)
 8000d06:	224c      	movs	r2, #76	; 0x4c
 8000d08:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 8000d0a:	4b76      	ldr	r3, [pc, #472]	; (8000ee4 <Gestion_Commandes+0x7ec>)
 8000d0c:	224c      	movs	r2, #76	; 0x4c
 8000d0e:	801a      	strh	r2, [r3, #0]
				Etat = DV3;
 8000d10:	4b6f      	ldr	r3, [pc, #444]	; (8000ed0 <Gestion_Commandes+0x7d8>)
 8000d12:	220a      	movs	r2, #10
 8000d14:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000d16:	4b6f      	ldr	r3, [pc, #444]	; (8000ed4 <Gestion_Commandes+0x7dc>)
 8000d18:	2201      	movs	r2, #1
 8000d1a:	701a      	strb	r2, [r3, #0]
				break;
 8000d1c:	e0aa      	b.n	8000e74 <Gestion_Commandes+0x77c>
			}
			case RV1: {
				_DirG = AVANCE;
 8000d1e:	4b6e      	ldr	r3, [pc, #440]	; (8000ed8 <Gestion_Commandes+0x7e0>)
 8000d20:	2201      	movs	r2, #1
 8000d22:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000d24:	4b6d      	ldr	r3, [pc, #436]	; (8000edc <Gestion_Commandes+0x7e4>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8000d2a:	4b6d      	ldr	r3, [pc, #436]	; (8000ee0 <Gestion_Commandes+0x7e8>)
 8000d2c:	2226      	movs	r2, #38	; 0x26
 8000d2e:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 8000d30:	4b6c      	ldr	r3, [pc, #432]	; (8000ee4 <Gestion_Commandes+0x7ec>)
 8000d32:	2226      	movs	r2, #38	; 0x26
 8000d34:	801a      	strh	r2, [r3, #0]
				Etat = DV1;
 8000d36:	4b66      	ldr	r3, [pc, #408]	; (8000ed0 <Gestion_Commandes+0x7d8>)
 8000d38:	2208      	movs	r2, #8
 8000d3a:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000d3c:	4b65      	ldr	r3, [pc, #404]	; (8000ed4 <Gestion_Commandes+0x7dc>)
 8000d3e:	2201      	movs	r2, #1
 8000d40:	701a      	strb	r2, [r3, #0]
				break;
 8000d42:	e097      	b.n	8000e74 <Gestion_Commandes+0x77c>
			}
			case RV2: {
				_DirG = AVANCE;
 8000d44:	4b64      	ldr	r3, [pc, #400]	; (8000ed8 <Gestion_Commandes+0x7e0>)
 8000d46:	2201      	movs	r2, #1
 8000d48:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000d4a:	4b64      	ldr	r3, [pc, #400]	; (8000edc <Gestion_Commandes+0x7e4>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 8000d50:	4b63      	ldr	r3, [pc, #396]	; (8000ee0 <Gestion_Commandes+0x7e8>)
 8000d52:	2238      	movs	r2, #56	; 0x38
 8000d54:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 8000d56:	4b63      	ldr	r3, [pc, #396]	; (8000ee4 <Gestion_Commandes+0x7ec>)
 8000d58:	2238      	movs	r2, #56	; 0x38
 8000d5a:	801a      	strh	r2, [r3, #0]
				Etat = DV2;
 8000d5c:	4b5c      	ldr	r3, [pc, #368]	; (8000ed0 <Gestion_Commandes+0x7d8>)
 8000d5e:	2209      	movs	r2, #9
 8000d60:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000d62:	4b5c      	ldr	r3, [pc, #368]	; (8000ed4 <Gestion_Commandes+0x7dc>)
 8000d64:	2201      	movs	r2, #1
 8000d66:	701a      	strb	r2, [r3, #0]
				break;
 8000d68:	e084      	b.n	8000e74 <Gestion_Commandes+0x77c>
			}
			case RV3: {
				_DirG = AVANCE;
 8000d6a:	4b5b      	ldr	r3, [pc, #364]	; (8000ed8 <Gestion_Commandes+0x7e0>)
 8000d6c:	2201      	movs	r2, #1
 8000d6e:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000d70:	4b5a      	ldr	r3, [pc, #360]	; (8000edc <Gestion_Commandes+0x7e4>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 8000d76:	4b5a      	ldr	r3, [pc, #360]	; (8000ee0 <Gestion_Commandes+0x7e8>)
 8000d78:	224c      	movs	r2, #76	; 0x4c
 8000d7a:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 8000d7c:	4b59      	ldr	r3, [pc, #356]	; (8000ee4 <Gestion_Commandes+0x7ec>)
 8000d7e:	224c      	movs	r2, #76	; 0x4c
 8000d80:	801a      	strh	r2, [r3, #0]
				Etat = DV3;
 8000d82:	4b53      	ldr	r3, [pc, #332]	; (8000ed0 <Gestion_Commandes+0x7d8>)
 8000d84:	220a      	movs	r2, #10
 8000d86:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000d88:	4b52      	ldr	r3, [pc, #328]	; (8000ed4 <Gestion_Commandes+0x7dc>)
 8000d8a:	2201      	movs	r2, #1
 8000d8c:	701a      	strb	r2, [r3, #0]
				break;
 8000d8e:	e071      	b.n	8000e74 <Gestion_Commandes+0x77c>
			}
			case DV1: {
				_DirG = AVANCE;
 8000d90:	4b51      	ldr	r3, [pc, #324]	; (8000ed8 <Gestion_Commandes+0x7e0>)
 8000d92:	2201      	movs	r2, #1
 8000d94:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000d96:	4b51      	ldr	r3, [pc, #324]	; (8000edc <Gestion_Commandes+0x7e4>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 8000d9c:	4b50      	ldr	r3, [pc, #320]	; (8000ee0 <Gestion_Commandes+0x7e8>)
 8000d9e:	2238      	movs	r2, #56	; 0x38
 8000da0:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 8000da2:	4b50      	ldr	r3, [pc, #320]	; (8000ee4 <Gestion_Commandes+0x7ec>)
 8000da4:	2238      	movs	r2, #56	; 0x38
 8000da6:	801a      	strh	r2, [r3, #0]
				Etat = DV2;
 8000da8:	4b49      	ldr	r3, [pc, #292]	; (8000ed0 <Gestion_Commandes+0x7d8>)
 8000daa:	2209      	movs	r2, #9
 8000dac:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000dae:	4b49      	ldr	r3, [pc, #292]	; (8000ed4 <Gestion_Commandes+0x7dc>)
 8000db0:	2201      	movs	r2, #1
 8000db2:	701a      	strb	r2, [r3, #0]
				break;
 8000db4:	e05e      	b.n	8000e74 <Gestion_Commandes+0x77c>
			}
			case DV2: {
				_DirG = AVANCE;
 8000db6:	4b48      	ldr	r3, [pc, #288]	; (8000ed8 <Gestion_Commandes+0x7e0>)
 8000db8:	2201      	movs	r2, #1
 8000dba:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000dbc:	4b47      	ldr	r3, [pc, #284]	; (8000edc <Gestion_Commandes+0x7e4>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 8000dc2:	4b47      	ldr	r3, [pc, #284]	; (8000ee0 <Gestion_Commandes+0x7e8>)
 8000dc4:	224c      	movs	r2, #76	; 0x4c
 8000dc6:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 8000dc8:	4b46      	ldr	r3, [pc, #280]	; (8000ee4 <Gestion_Commandes+0x7ec>)
 8000dca:	224c      	movs	r2, #76	; 0x4c
 8000dcc:	801a      	strh	r2, [r3, #0]
				Etat = DV3;
 8000dce:	4b40      	ldr	r3, [pc, #256]	; (8000ed0 <Gestion_Commandes+0x7d8>)
 8000dd0:	220a      	movs	r2, #10
 8000dd2:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000dd4:	4b3f      	ldr	r3, [pc, #252]	; (8000ed4 <Gestion_Commandes+0x7dc>)
 8000dd6:	2201      	movs	r2, #1
 8000dd8:	701a      	strb	r2, [r3, #0]
				break;
 8000dda:	e04b      	b.n	8000e74 <Gestion_Commandes+0x77c>
			}
			case DV3: {
				_DirG = AVANCE;
 8000ddc:	4b3e      	ldr	r3, [pc, #248]	; (8000ed8 <Gestion_Commandes+0x7e0>)
 8000dde:	2201      	movs	r2, #1
 8000de0:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000de2:	4b3e      	ldr	r3, [pc, #248]	; (8000edc <Gestion_Commandes+0x7e4>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 8000de8:	4b3d      	ldr	r3, [pc, #244]	; (8000ee0 <Gestion_Commandes+0x7e8>)
 8000dea:	224c      	movs	r2, #76	; 0x4c
 8000dec:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 8000dee:	4b3d      	ldr	r3, [pc, #244]	; (8000ee4 <Gestion_Commandes+0x7ec>)
 8000df0:	224c      	movs	r2, #76	; 0x4c
 8000df2:	801a      	strh	r2, [r3, #0]
				Etat = DV3;
 8000df4:	4b36      	ldr	r3, [pc, #216]	; (8000ed0 <Gestion_Commandes+0x7d8>)
 8000df6:	220a      	movs	r2, #10
 8000df8:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000dfa:	4b36      	ldr	r3, [pc, #216]	; (8000ed4 <Gestion_Commandes+0x7dc>)
 8000dfc:	2201      	movs	r2, #1
 8000dfe:	701a      	strb	r2, [r3, #0]
				break;
 8000e00:	e038      	b.n	8000e74 <Gestion_Commandes+0x77c>
			}
			case GV1: {
				_DirG = RECULE;
 8000e02:	4b35      	ldr	r3, [pc, #212]	; (8000ed8 <Gestion_Commandes+0x7e0>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000e08:	4b34      	ldr	r3, [pc, #208]	; (8000edc <Gestion_Commandes+0x7e4>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	801a      	strh	r2, [r3, #0]
				_CVitG = 0;
 8000e0e:	4b34      	ldr	r3, [pc, #208]	; (8000ee0 <Gestion_Commandes+0x7e8>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	801a      	strh	r2, [r3, #0]
				_CVitD = 0;
 8000e14:	4b33      	ldr	r3, [pc, #204]	; (8000ee4 <Gestion_Commandes+0x7ec>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	801a      	strh	r2, [r3, #0]
				Etat = ARRET;
 8000e1a:	4b2d      	ldr	r3, [pc, #180]	; (8000ed0 <Gestion_Commandes+0x7d8>)
 8000e1c:	2201      	movs	r2, #1
 8000e1e:	701a      	strb	r2, [r3, #0]
				Mode = SLEEP;
 8000e20:	4b2c      	ldr	r3, [pc, #176]	; (8000ed4 <Gestion_Commandes+0x7dc>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	701a      	strb	r2, [r3, #0]

				break;
 8000e26:	e025      	b.n	8000e74 <Gestion_Commandes+0x77c>
			}
			case GV2: {
				_DirG = RECULE;
 8000e28:	4b2b      	ldr	r3, [pc, #172]	; (8000ed8 <Gestion_Commandes+0x7e0>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000e2e:	4b2b      	ldr	r3, [pc, #172]	; (8000edc <Gestion_Commandes+0x7e4>)
 8000e30:	2201      	movs	r2, #1
 8000e32:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8000e34:	4b2a      	ldr	r3, [pc, #168]	; (8000ee0 <Gestion_Commandes+0x7e8>)
 8000e36:	2226      	movs	r2, #38	; 0x26
 8000e38:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 8000e3a:	4b2a      	ldr	r3, [pc, #168]	; (8000ee4 <Gestion_Commandes+0x7ec>)
 8000e3c:	2226      	movs	r2, #38	; 0x26
 8000e3e:	801a      	strh	r2, [r3, #0]
				Etat = GV1;
 8000e40:	4b23      	ldr	r3, [pc, #140]	; (8000ed0 <Gestion_Commandes+0x7d8>)
 8000e42:	220b      	movs	r2, #11
 8000e44:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000e46:	4b23      	ldr	r3, [pc, #140]	; (8000ed4 <Gestion_Commandes+0x7dc>)
 8000e48:	2201      	movs	r2, #1
 8000e4a:	701a      	strb	r2, [r3, #0]
				break;
 8000e4c:	e012      	b.n	8000e74 <Gestion_Commandes+0x77c>
			}
			case GV3: {
				_DirG = RECULE;
 8000e4e:	4b22      	ldr	r3, [pc, #136]	; (8000ed8 <Gestion_Commandes+0x7e0>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000e54:	4b21      	ldr	r3, [pc, #132]	; (8000edc <Gestion_Commandes+0x7e4>)
 8000e56:	2201      	movs	r2, #1
 8000e58:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 8000e5a:	4b21      	ldr	r3, [pc, #132]	; (8000ee0 <Gestion_Commandes+0x7e8>)
 8000e5c:	2238      	movs	r2, #56	; 0x38
 8000e5e:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 8000e60:	4b20      	ldr	r3, [pc, #128]	; (8000ee4 <Gestion_Commandes+0x7ec>)
 8000e62:	2238      	movs	r2, #56	; 0x38
 8000e64:	801a      	strh	r2, [r3, #0]
				Etat = GV2;
 8000e66:	4b1a      	ldr	r3, [pc, #104]	; (8000ed0 <Gestion_Commandes+0x7d8>)
 8000e68:	220c      	movs	r2, #12
 8000e6a:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000e6c:	4b19      	ldr	r3, [pc, #100]	; (8000ed4 <Gestion_Commandes+0x7dc>)
 8000e6e:	2201      	movs	r2, #1
 8000e70:	701a      	strb	r2, [r3, #0]
				break;
 8000e72:	bf00      	nop
			}
			}
			break;
 8000e74:	e134      	b.n	80010e0 <Gestion_Commandes+0x9e8>
		}
		case GAUCHE: {
			switch (Etat) {
 8000e76:	4b16      	ldr	r3, [pc, #88]	; (8000ed0 <Gestion_Commandes+0x7d8>)
 8000e78:	781b      	ldrb	r3, [r3, #0]
 8000e7a:	2b0d      	cmp	r3, #13
 8000e7c:	f200 8132 	bhi.w	80010e4 <Gestion_Commandes+0x9ec>
 8000e80:	a201      	add	r2, pc, #4	; (adr r2, 8000e88 <Gestion_Commandes+0x790>)
 8000e82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e86:	bf00      	nop
 8000e88:	08000ec1 	.word	0x08000ec1
 8000e8c:	08000ee9 	.word	0x08000ee9
 8000e90:	08000f0f 	.word	0x08000f0f
 8000e94:	08000f35 	.word	0x08000f35
 8000e98:	08000f5b 	.word	0x08000f5b
 8000e9c:	08000f81 	.word	0x08000f81
 8000ea0:	08000fa7 	.word	0x08000fa7
 8000ea4:	08000fcd 	.word	0x08000fcd
 8000ea8:	08000ff3 	.word	0x08000ff3
 8000eac:	08001019 	.word	0x08001019
 8000eb0:	0800103f 	.word	0x0800103f
 8000eb4:	08001065 	.word	0x08001065
 8000eb8:	0800108b 	.word	0x0800108b
 8000ebc:	080010b1 	.word	0x080010b1
			case VEILLE: {
				Etat = VEILLE;
 8000ec0:	4b03      	ldr	r3, [pc, #12]	; (8000ed0 <Gestion_Commandes+0x7d8>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	701a      	strb	r2, [r3, #0]
				Mode = SLEEP;
 8000ec6:	4b03      	ldr	r3, [pc, #12]	; (8000ed4 <Gestion_Commandes+0x7dc>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	701a      	strb	r2, [r3, #0]
				break;
 8000ecc:	e103      	b.n	80010d6 <Gestion_Commandes+0x9de>
 8000ece:	bf00      	nop
 8000ed0:	20000048 	.word	0x20000048
 8000ed4:	200000f2 	.word	0x200000f2
 8000ed8:	20000100 	.word	0x20000100
 8000edc:	200000e4 	.word	0x200000e4
 8000ee0:	20000036 	.word	0x20000036
 8000ee4:	20000034 	.word	0x20000034
			}
			case ARRET: {
				_DirG = RECULE;
 8000ee8:	4b81      	ldr	r3, [pc, #516]	; (80010f0 <Gestion_Commandes+0x9f8>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000eee:	4b81      	ldr	r3, [pc, #516]	; (80010f4 <Gestion_Commandes+0x9fc>)
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8000ef4:	4b80      	ldr	r3, [pc, #512]	; (80010f8 <Gestion_Commandes+0xa00>)
 8000ef6:	2226      	movs	r2, #38	; 0x26
 8000ef8:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 8000efa:	4b80      	ldr	r3, [pc, #512]	; (80010fc <Gestion_Commandes+0xa04>)
 8000efc:	2226      	movs	r2, #38	; 0x26
 8000efe:	801a      	strh	r2, [r3, #0]
				Etat = GV1;
 8000f00:	4b7f      	ldr	r3, [pc, #508]	; (8001100 <Gestion_Commandes+0xa08>)
 8000f02:	220b      	movs	r2, #11
 8000f04:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000f06:	4b7f      	ldr	r3, [pc, #508]	; (8001104 <Gestion_Commandes+0xa0c>)
 8000f08:	2201      	movs	r2, #1
 8000f0a:	701a      	strb	r2, [r3, #0]
				break;
 8000f0c:	e0e3      	b.n	80010d6 <Gestion_Commandes+0x9de>
			}
			case AV1: {
				_DirG = RECULE;
 8000f0e:	4b78      	ldr	r3, [pc, #480]	; (80010f0 <Gestion_Commandes+0x9f8>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000f14:	4b77      	ldr	r3, [pc, #476]	; (80010f4 <Gestion_Commandes+0x9fc>)
 8000f16:	2201      	movs	r2, #1
 8000f18:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8000f1a:	4b77      	ldr	r3, [pc, #476]	; (80010f8 <Gestion_Commandes+0xa00>)
 8000f1c:	2226      	movs	r2, #38	; 0x26
 8000f1e:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 8000f20:	4b76      	ldr	r3, [pc, #472]	; (80010fc <Gestion_Commandes+0xa04>)
 8000f22:	2226      	movs	r2, #38	; 0x26
 8000f24:	801a      	strh	r2, [r3, #0]
				Etat = GV1;
 8000f26:	4b76      	ldr	r3, [pc, #472]	; (8001100 <Gestion_Commandes+0xa08>)
 8000f28:	220b      	movs	r2, #11
 8000f2a:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000f2c:	4b75      	ldr	r3, [pc, #468]	; (8001104 <Gestion_Commandes+0xa0c>)
 8000f2e:	2201      	movs	r2, #1
 8000f30:	701a      	strb	r2, [r3, #0]
				break;
 8000f32:	e0d0      	b.n	80010d6 <Gestion_Commandes+0x9de>
			}
			case AV2: {
				_DirG = RECULE;
 8000f34:	4b6e      	ldr	r3, [pc, #440]	; (80010f0 <Gestion_Commandes+0x9f8>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000f3a:	4b6e      	ldr	r3, [pc, #440]	; (80010f4 <Gestion_Commandes+0x9fc>)
 8000f3c:	2201      	movs	r2, #1
 8000f3e:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 8000f40:	4b6d      	ldr	r3, [pc, #436]	; (80010f8 <Gestion_Commandes+0xa00>)
 8000f42:	2238      	movs	r2, #56	; 0x38
 8000f44:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 8000f46:	4b6d      	ldr	r3, [pc, #436]	; (80010fc <Gestion_Commandes+0xa04>)
 8000f48:	2238      	movs	r2, #56	; 0x38
 8000f4a:	801a      	strh	r2, [r3, #0]
				Etat = GV2;
 8000f4c:	4b6c      	ldr	r3, [pc, #432]	; (8001100 <Gestion_Commandes+0xa08>)
 8000f4e:	220c      	movs	r2, #12
 8000f50:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000f52:	4b6c      	ldr	r3, [pc, #432]	; (8001104 <Gestion_Commandes+0xa0c>)
 8000f54:	2201      	movs	r2, #1
 8000f56:	701a      	strb	r2, [r3, #0]
				break;
 8000f58:	e0bd      	b.n	80010d6 <Gestion_Commandes+0x9de>
			}
			case AV3: {
				_DirG = RECULE;
 8000f5a:	4b65      	ldr	r3, [pc, #404]	; (80010f0 <Gestion_Commandes+0x9f8>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000f60:	4b64      	ldr	r3, [pc, #400]	; (80010f4 <Gestion_Commandes+0x9fc>)
 8000f62:	2201      	movs	r2, #1
 8000f64:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 8000f66:	4b64      	ldr	r3, [pc, #400]	; (80010f8 <Gestion_Commandes+0xa00>)
 8000f68:	224c      	movs	r2, #76	; 0x4c
 8000f6a:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 8000f6c:	4b63      	ldr	r3, [pc, #396]	; (80010fc <Gestion_Commandes+0xa04>)
 8000f6e:	224c      	movs	r2, #76	; 0x4c
 8000f70:	801a      	strh	r2, [r3, #0]
				Etat = GV3;
 8000f72:	4b63      	ldr	r3, [pc, #396]	; (8001100 <Gestion_Commandes+0xa08>)
 8000f74:	220d      	movs	r2, #13
 8000f76:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000f78:	4b62      	ldr	r3, [pc, #392]	; (8001104 <Gestion_Commandes+0xa0c>)
 8000f7a:	2201      	movs	r2, #1
 8000f7c:	701a      	strb	r2, [r3, #0]
				break;
 8000f7e:	e0aa      	b.n	80010d6 <Gestion_Commandes+0x9de>
			}
			case RV1: {
				_DirG = RECULE;
 8000f80:	4b5b      	ldr	r3, [pc, #364]	; (80010f0 <Gestion_Commandes+0x9f8>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000f86:	4b5b      	ldr	r3, [pc, #364]	; (80010f4 <Gestion_Commandes+0x9fc>)
 8000f88:	2201      	movs	r2, #1
 8000f8a:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8000f8c:	4b5a      	ldr	r3, [pc, #360]	; (80010f8 <Gestion_Commandes+0xa00>)
 8000f8e:	2226      	movs	r2, #38	; 0x26
 8000f90:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 8000f92:	4b5a      	ldr	r3, [pc, #360]	; (80010fc <Gestion_Commandes+0xa04>)
 8000f94:	2226      	movs	r2, #38	; 0x26
 8000f96:	801a      	strh	r2, [r3, #0]
				Etat = GV1;
 8000f98:	4b59      	ldr	r3, [pc, #356]	; (8001100 <Gestion_Commandes+0xa08>)
 8000f9a:	220b      	movs	r2, #11
 8000f9c:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000f9e:	4b59      	ldr	r3, [pc, #356]	; (8001104 <Gestion_Commandes+0xa0c>)
 8000fa0:	2201      	movs	r2, #1
 8000fa2:	701a      	strb	r2, [r3, #0]
				break;
 8000fa4:	e097      	b.n	80010d6 <Gestion_Commandes+0x9de>
			}
			case RV2: {
				_DirG = RECULE;
 8000fa6:	4b52      	ldr	r3, [pc, #328]	; (80010f0 <Gestion_Commandes+0x9f8>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000fac:	4b51      	ldr	r3, [pc, #324]	; (80010f4 <Gestion_Commandes+0x9fc>)
 8000fae:	2201      	movs	r2, #1
 8000fb0:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 8000fb2:	4b51      	ldr	r3, [pc, #324]	; (80010f8 <Gestion_Commandes+0xa00>)
 8000fb4:	2238      	movs	r2, #56	; 0x38
 8000fb6:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 8000fb8:	4b50      	ldr	r3, [pc, #320]	; (80010fc <Gestion_Commandes+0xa04>)
 8000fba:	2238      	movs	r2, #56	; 0x38
 8000fbc:	801a      	strh	r2, [r3, #0]
				Etat = GV2;
 8000fbe:	4b50      	ldr	r3, [pc, #320]	; (8001100 <Gestion_Commandes+0xa08>)
 8000fc0:	220c      	movs	r2, #12
 8000fc2:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000fc4:	4b4f      	ldr	r3, [pc, #316]	; (8001104 <Gestion_Commandes+0xa0c>)
 8000fc6:	2201      	movs	r2, #1
 8000fc8:	701a      	strb	r2, [r3, #0]
				break;
 8000fca:	e084      	b.n	80010d6 <Gestion_Commandes+0x9de>
			}
			case RV3: {
				_DirG = RECULE;
 8000fcc:	4b48      	ldr	r3, [pc, #288]	; (80010f0 <Gestion_Commandes+0x9f8>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000fd2:	4b48      	ldr	r3, [pc, #288]	; (80010f4 <Gestion_Commandes+0x9fc>)
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 8000fd8:	4b47      	ldr	r3, [pc, #284]	; (80010f8 <Gestion_Commandes+0xa00>)
 8000fda:	224c      	movs	r2, #76	; 0x4c
 8000fdc:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 8000fde:	4b47      	ldr	r3, [pc, #284]	; (80010fc <Gestion_Commandes+0xa04>)
 8000fe0:	224c      	movs	r2, #76	; 0x4c
 8000fe2:	801a      	strh	r2, [r3, #0]
				Etat = GV3;
 8000fe4:	4b46      	ldr	r3, [pc, #280]	; (8001100 <Gestion_Commandes+0xa08>)
 8000fe6:	220d      	movs	r2, #13
 8000fe8:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8000fea:	4b46      	ldr	r3, [pc, #280]	; (8001104 <Gestion_Commandes+0xa0c>)
 8000fec:	2201      	movs	r2, #1
 8000fee:	701a      	strb	r2, [r3, #0]
				break;
 8000ff0:	e071      	b.n	80010d6 <Gestion_Commandes+0x9de>
			}
			case DV1: {
				_DirG = RECULE;
 8000ff2:	4b3f      	ldr	r3, [pc, #252]	; (80010f0 <Gestion_Commandes+0x9f8>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000ff8:	4b3e      	ldr	r3, [pc, #248]	; (80010f4 <Gestion_Commandes+0x9fc>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	801a      	strh	r2, [r3, #0]
				_CVitG = 0;
 8000ffe:	4b3e      	ldr	r3, [pc, #248]	; (80010f8 <Gestion_Commandes+0xa00>)
 8001000:	2200      	movs	r2, #0
 8001002:	801a      	strh	r2, [r3, #0]
				_CVitD = 0;
 8001004:	4b3d      	ldr	r3, [pc, #244]	; (80010fc <Gestion_Commandes+0xa04>)
 8001006:	2200      	movs	r2, #0
 8001008:	801a      	strh	r2, [r3, #0]
				Etat = ARRET;
 800100a:	4b3d      	ldr	r3, [pc, #244]	; (8001100 <Gestion_Commandes+0xa08>)
 800100c:	2201      	movs	r2, #1
 800100e:	701a      	strb	r2, [r3, #0]
				Mode = SLEEP;
 8001010:	4b3c      	ldr	r3, [pc, #240]	; (8001104 <Gestion_Commandes+0xa0c>)
 8001012:	2200      	movs	r2, #0
 8001014:	701a      	strb	r2, [r3, #0]

				break;
 8001016:	e05e      	b.n	80010d6 <Gestion_Commandes+0x9de>
			}
			case DV2: {
				_DirG = AVANCE;
 8001018:	4b35      	ldr	r3, [pc, #212]	; (80010f0 <Gestion_Commandes+0x9f8>)
 800101a:	2201      	movs	r2, #1
 800101c:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 800101e:	4b35      	ldr	r3, [pc, #212]	; (80010f4 <Gestion_Commandes+0x9fc>)
 8001020:	2200      	movs	r2, #0
 8001022:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8001024:	4b34      	ldr	r3, [pc, #208]	; (80010f8 <Gestion_Commandes+0xa00>)
 8001026:	2226      	movs	r2, #38	; 0x26
 8001028:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 800102a:	4b34      	ldr	r3, [pc, #208]	; (80010fc <Gestion_Commandes+0xa04>)
 800102c:	2226      	movs	r2, #38	; 0x26
 800102e:	801a      	strh	r2, [r3, #0]
				Etat = DV1;
 8001030:	4b33      	ldr	r3, [pc, #204]	; (8001100 <Gestion_Commandes+0xa08>)
 8001032:	2208      	movs	r2, #8
 8001034:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8001036:	4b33      	ldr	r3, [pc, #204]	; (8001104 <Gestion_Commandes+0xa0c>)
 8001038:	2201      	movs	r2, #1
 800103a:	701a      	strb	r2, [r3, #0]
				break;
 800103c:	e04b      	b.n	80010d6 <Gestion_Commandes+0x9de>
			}
			case DV3: {
				_DirG = AVANCE;
 800103e:	4b2c      	ldr	r3, [pc, #176]	; (80010f0 <Gestion_Commandes+0x9f8>)
 8001040:	2201      	movs	r2, #1
 8001042:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8001044:	4b2b      	ldr	r3, [pc, #172]	; (80010f4 <Gestion_Commandes+0x9fc>)
 8001046:	2200      	movs	r2, #0
 8001048:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 800104a:	4b2b      	ldr	r3, [pc, #172]	; (80010f8 <Gestion_Commandes+0xa00>)
 800104c:	2238      	movs	r2, #56	; 0x38
 800104e:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 8001050:	4b2a      	ldr	r3, [pc, #168]	; (80010fc <Gestion_Commandes+0xa04>)
 8001052:	2238      	movs	r2, #56	; 0x38
 8001054:	801a      	strh	r2, [r3, #0]
				Etat = DV2;
 8001056:	4b2a      	ldr	r3, [pc, #168]	; (8001100 <Gestion_Commandes+0xa08>)
 8001058:	2209      	movs	r2, #9
 800105a:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 800105c:	4b29      	ldr	r3, [pc, #164]	; (8001104 <Gestion_Commandes+0xa0c>)
 800105e:	2201      	movs	r2, #1
 8001060:	701a      	strb	r2, [r3, #0]
				break;
 8001062:	e038      	b.n	80010d6 <Gestion_Commandes+0x9de>
			}
			case GV1: {
				_DirG = RECULE;
 8001064:	4b22      	ldr	r3, [pc, #136]	; (80010f0 <Gestion_Commandes+0x9f8>)
 8001066:	2200      	movs	r2, #0
 8001068:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 800106a:	4b22      	ldr	r3, [pc, #136]	; (80010f4 <Gestion_Commandes+0x9fc>)
 800106c:	2201      	movs	r2, #1
 800106e:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 8001070:	4b21      	ldr	r3, [pc, #132]	; (80010f8 <Gestion_Commandes+0xa00>)
 8001072:	2238      	movs	r2, #56	; 0x38
 8001074:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 8001076:	4b21      	ldr	r3, [pc, #132]	; (80010fc <Gestion_Commandes+0xa04>)
 8001078:	2238      	movs	r2, #56	; 0x38
 800107a:	801a      	strh	r2, [r3, #0]
				Etat = GV2;
 800107c:	4b20      	ldr	r3, [pc, #128]	; (8001100 <Gestion_Commandes+0xa08>)
 800107e:	220c      	movs	r2, #12
 8001080:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 8001082:	4b20      	ldr	r3, [pc, #128]	; (8001104 <Gestion_Commandes+0xa0c>)
 8001084:	2201      	movs	r2, #1
 8001086:	701a      	strb	r2, [r3, #0]
				break;
 8001088:	e025      	b.n	80010d6 <Gestion_Commandes+0x9de>
			}
			case GV2: {
				_DirG = RECULE;
 800108a:	4b19      	ldr	r3, [pc, #100]	; (80010f0 <Gestion_Commandes+0x9f8>)
 800108c:	2200      	movs	r2, #0
 800108e:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8001090:	4b18      	ldr	r3, [pc, #96]	; (80010f4 <Gestion_Commandes+0x9fc>)
 8001092:	2201      	movs	r2, #1
 8001094:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 8001096:	4b18      	ldr	r3, [pc, #96]	; (80010f8 <Gestion_Commandes+0xa00>)
 8001098:	224c      	movs	r2, #76	; 0x4c
 800109a:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 800109c:	4b17      	ldr	r3, [pc, #92]	; (80010fc <Gestion_Commandes+0xa04>)
 800109e:	224c      	movs	r2, #76	; 0x4c
 80010a0:	801a      	strh	r2, [r3, #0]
				Etat = GV3;
 80010a2:	4b17      	ldr	r3, [pc, #92]	; (8001100 <Gestion_Commandes+0xa08>)
 80010a4:	220d      	movs	r2, #13
 80010a6:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 80010a8:	4b16      	ldr	r3, [pc, #88]	; (8001104 <Gestion_Commandes+0xa0c>)
 80010aa:	2201      	movs	r2, #1
 80010ac:	701a      	strb	r2, [r3, #0]
				break;
 80010ae:	e012      	b.n	80010d6 <Gestion_Commandes+0x9de>
			}
			case GV3: {
				_DirG = RECULE;
 80010b0:	4b0f      	ldr	r3, [pc, #60]	; (80010f0 <Gestion_Commandes+0x9f8>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 80010b6:	4b0f      	ldr	r3, [pc, #60]	; (80010f4 <Gestion_Commandes+0x9fc>)
 80010b8:	2201      	movs	r2, #1
 80010ba:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 80010bc:	4b0e      	ldr	r3, [pc, #56]	; (80010f8 <Gestion_Commandes+0xa00>)
 80010be:	224c      	movs	r2, #76	; 0x4c
 80010c0:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 80010c2:	4b0e      	ldr	r3, [pc, #56]	; (80010fc <Gestion_Commandes+0xa04>)
 80010c4:	224c      	movs	r2, #76	; 0x4c
 80010c6:	801a      	strh	r2, [r3, #0]
				Etat = GV3;
 80010c8:	4b0d      	ldr	r3, [pc, #52]	; (8001100 <Gestion_Commandes+0xa08>)
 80010ca:	220d      	movs	r2, #13
 80010cc:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF;
 80010ce:	4b0d      	ldr	r3, [pc, #52]	; (8001104 <Gestion_Commandes+0xa0c>)
 80010d0:	2201      	movs	r2, #1
 80010d2:	701a      	strb	r2, [r3, #0]
				break;
 80010d4:	bf00      	nop
			}
			}
			break;
 80010d6:	e005      	b.n	80010e4 <Gestion_Commandes+0x9ec>
			break;
 80010d8:	bf00      	nop
 80010da:	e004      	b.n	80010e6 <Gestion_Commandes+0x9ee>
			break;
 80010dc:	bf00      	nop
 80010de:	e002      	b.n	80010e6 <Gestion_Commandes+0x9ee>
			break;
 80010e0:	bf00      	nop
 80010e2:	e000      	b.n	80010e6 <Gestion_Commandes+0x9ee>
			break;
 80010e4:	bf00      	nop

		}
	}
}
}
 80010e6:	bf00      	nop
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bc80      	pop	{r7}
 80010ec:	4770      	bx	lr
 80010ee:	bf00      	nop
 80010f0:	20000100 	.word	0x20000100
 80010f4:	200000e4 	.word	0x200000e4
 80010f8:	20000036 	.word	0x20000036
 80010fc:	20000034 	.word	0x20000034
 8001100:	20000048 	.word	0x20000048
 8001104:	200000f2 	.word	0x200000f2

08001108 <controle>:
void controle(void) {
 8001108:	b580      	push	{r7, lr}
 800110a:	af00      	add	r7, sp, #0

	if (Tech >= T_200_MS) {
 800110c:	4b07      	ldr	r3, [pc, #28]	; (800112c <controle+0x24>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	2b63      	cmp	r3, #99	; 0x63
 8001112:	d908      	bls.n	8001126 <controle+0x1e>
		Tech = 0;
 8001114:	4b05      	ldr	r3, [pc, #20]	; (800112c <controle+0x24>)
 8001116:	2200      	movs	r2, #0
 8001118:	601a      	str	r2, [r3, #0]
		ACS();
 800111a:	f000 f809 	bl	8001130 <ACS>
		Calcul_Vit();
 800111e:	f000 f9a3 	bl	8001468 <Calcul_Vit>
		regulateur();
 8001122:	f000 f9fd 	bl	8001520 <regulateur>
	}

}
 8001126:	bf00      	nop
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	20000030 	.word	0x20000030

08001130 <ACS>:

void ACS(void) {
 8001130:	b480      	push	{r7}
 8001132:	af00      	add	r7, sp, #0
	static uint16_t Delta1 = 0;
	static uint16_t Delta2 = 0;
	static uint16_t Delta3 = 0;
	static uint16_t Delta4 = 0;

	switch (Etat) {
 8001134:	4b95      	ldr	r3, [pc, #596]	; (800138c <ACS+0x25c>)
 8001136:	781b      	ldrb	r3, [r3, #0]
 8001138:	2b00      	cmp	r3, #0
 800113a:	d002      	beq.n	8001142 <ACS+0x12>
 800113c:	2b01      	cmp	r3, #1
 800113e:	d01a      	beq.n	8001176 <ACS+0x46>
			DirG = _DirG;
		}
		break;
	}
	}
}
 8001140:	e179      	b.n	8001436 <ACS+0x306>
		if (Mode == ACTIF )
 8001142:	4b93      	ldr	r3, [pc, #588]	; (8001390 <ACS+0x260>)
 8001144:	781b      	ldrb	r3, [r3, #0]
 8001146:	b2db      	uxtb	r3, r3
 8001148:	2b01      	cmp	r3, #1
 800114a:	d103      	bne.n	8001154 <ACS+0x24>
			Etat = ACTIF;
 800114c:	4b8f      	ldr	r3, [pc, #572]	; (800138c <ACS+0x25c>)
 800114e:	2201      	movs	r2, #1
 8001150:	701a      	strb	r2, [r3, #0]
		break;
 8001152:	e170      	b.n	8001436 <ACS+0x306>
			CVitD = _CVitD;
 8001154:	4b8f      	ldr	r3, [pc, #572]	; (8001394 <ACS+0x264>)
 8001156:	881a      	ldrh	r2, [r3, #0]
 8001158:	4b8f      	ldr	r3, [pc, #572]	; (8001398 <ACS+0x268>)
 800115a:	801a      	strh	r2, [r3, #0]
			CVitG = _CVitG;
 800115c:	4b8f      	ldr	r3, [pc, #572]	; (800139c <ACS+0x26c>)
 800115e:	881a      	ldrh	r2, [r3, #0]
 8001160:	4b8f      	ldr	r3, [pc, #572]	; (80013a0 <ACS+0x270>)
 8001162:	801a      	strh	r2, [r3, #0]
			DirD = _DirD;
 8001164:	4b8f      	ldr	r3, [pc, #572]	; (80013a4 <ACS+0x274>)
 8001166:	881a      	ldrh	r2, [r3, #0]
 8001168:	4b8f      	ldr	r3, [pc, #572]	; (80013a8 <ACS+0x278>)
 800116a:	801a      	strh	r2, [r3, #0]
			DirG = _DirG;
 800116c:	4b8f      	ldr	r3, [pc, #572]	; (80013ac <ACS+0x27c>)
 800116e:	881a      	ldrh	r2, [r3, #0]
 8001170:	4b8f      	ldr	r3, [pc, #572]	; (80013b0 <ACS+0x280>)
 8001172:	801a      	strh	r2, [r3, #0]
		break;
 8001174:	e15f      	b.n	8001436 <ACS+0x306>
		if (Mode == SLEEP)
 8001176:	4b86      	ldr	r3, [pc, #536]	; (8001390 <ACS+0x260>)
 8001178:	781b      	ldrb	r3, [r3, #0]
 800117a:	b2db      	uxtb	r3, r3
 800117c:	2b00      	cmp	r3, #0
 800117e:	d102      	bne.n	8001186 <ACS+0x56>
			Etat = ARRET;
 8001180:	4b82      	ldr	r3, [pc, #520]	; (800138c <ACS+0x25c>)
 8001182:	2200      	movs	r2, #0
 8001184:	701a      	strb	r2, [r3, #0]
		if (_DirD == AVANCE && _DirG == AVANCE) {
 8001186:	4b87      	ldr	r3, [pc, #540]	; (80013a4 <ACS+0x274>)
 8001188:	881b      	ldrh	r3, [r3, #0]
 800118a:	2b01      	cmp	r3, #1
 800118c:	f040 808b 	bne.w	80012a6 <ACS+0x176>
 8001190:	4b86      	ldr	r3, [pc, #536]	; (80013ac <ACS+0x27c>)
 8001192:	881b      	ldrh	r3, [r3, #0]
 8001194:	2b01      	cmp	r3, #1
 8001196:	f040 8086 	bne.w	80012a6 <ACS+0x176>
			if ((Dist_ACS_1 < Seuil_Dist_1 - Delta1)
 800119a:	4b86      	ldr	r3, [pc, #536]	; (80013b4 <ACS+0x284>)
 800119c:	881b      	ldrh	r3, [r3, #0]
 800119e:	b29b      	uxth	r3, r3
 80011a0:	461a      	mov	r2, r3
 80011a2:	4b85      	ldr	r3, [pc, #532]	; (80013b8 <ACS+0x288>)
 80011a4:	881b      	ldrh	r3, [r3, #0]
 80011a6:	f5c3 737a 	rsb	r3, r3, #1000	; 0x3e8
 80011aa:	3303      	adds	r3, #3
 80011ac:	429a      	cmp	r2, r3
 80011ae:	da22      	bge.n	80011f6 <ACS+0xc6>
					&& (Dist_ACS_2 < Seuil_Dist_2 - Delta2)) {
 80011b0:	4b82      	ldr	r3, [pc, #520]	; (80013bc <ACS+0x28c>)
 80011b2:	881b      	ldrh	r3, [r3, #0]
 80011b4:	b29b      	uxth	r3, r3
 80011b6:	461a      	mov	r2, r3
 80011b8:	4b81      	ldr	r3, [pc, #516]	; (80013c0 <ACS+0x290>)
 80011ba:	881b      	ldrh	r3, [r3, #0]
 80011bc:	f5c3 638e 	rsb	r3, r3, #1136	; 0x470
 80011c0:	3306      	adds	r3, #6
 80011c2:	429a      	cmp	r2, r3
 80011c4:	da17      	bge.n	80011f6 <ACS+0xc6>
				CVitD = _CVitD;
 80011c6:	4b73      	ldr	r3, [pc, #460]	; (8001394 <ACS+0x264>)
 80011c8:	881a      	ldrh	r2, [r3, #0]
 80011ca:	4b73      	ldr	r3, [pc, #460]	; (8001398 <ACS+0x268>)
 80011cc:	801a      	strh	r2, [r3, #0]
				CVitG = _CVitG;
 80011ce:	4b73      	ldr	r3, [pc, #460]	; (800139c <ACS+0x26c>)
 80011d0:	881a      	ldrh	r2, [r3, #0]
 80011d2:	4b73      	ldr	r3, [pc, #460]	; (80013a0 <ACS+0x270>)
 80011d4:	801a      	strh	r2, [r3, #0]
				DirD = _DirD;
 80011d6:	4b73      	ldr	r3, [pc, #460]	; (80013a4 <ACS+0x274>)
 80011d8:	881a      	ldrh	r2, [r3, #0]
 80011da:	4b73      	ldr	r3, [pc, #460]	; (80013a8 <ACS+0x278>)
 80011dc:	801a      	strh	r2, [r3, #0]
				DirG = _DirG;
 80011de:	4b73      	ldr	r3, [pc, #460]	; (80013ac <ACS+0x27c>)
 80011e0:	881a      	ldrh	r2, [r3, #0]
 80011e2:	4b73      	ldr	r3, [pc, #460]	; (80013b0 <ACS+0x280>)
 80011e4:	801a      	strh	r2, [r3, #0]
				Delta1 = Delta2 = 0;
 80011e6:	4b76      	ldr	r3, [pc, #472]	; (80013c0 <ACS+0x290>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	801a      	strh	r2, [r3, #0]
 80011ec:	4b74      	ldr	r3, [pc, #464]	; (80013c0 <ACS+0x290>)
 80011ee:	881a      	ldrh	r2, [r3, #0]
 80011f0:	4b71      	ldr	r3, [pc, #452]	; (80013b8 <ACS+0x288>)
 80011f2:	801a      	strh	r2, [r3, #0]
 80011f4:	e056      	b.n	80012a4 <ACS+0x174>
			} else if ((Dist_ACS_1 < Seuil_Dist_1)
 80011f6:	4b6f      	ldr	r3, [pc, #444]	; (80013b4 <ACS+0x284>)
 80011f8:	881b      	ldrh	r3, [r3, #0]
 80011fa:	b29b      	uxth	r3, r3
 80011fc:	f240 32ea 	movw	r2, #1002	; 0x3ea
 8001200:	4293      	cmp	r3, r2
 8001202:	d816      	bhi.n	8001232 <ACS+0x102>
					&& (Dist_ACS_2 > Seuil_Dist_2)) {
 8001204:	4b6d      	ldr	r3, [pc, #436]	; (80013bc <ACS+0x28c>)
 8001206:	881b      	ldrh	r3, [r3, #0]
 8001208:	b29b      	uxth	r3, r3
 800120a:	f240 4276 	movw	r2, #1142	; 0x476
 800120e:	4293      	cmp	r3, r2
 8001210:	d90f      	bls.n	8001232 <ACS+0x102>
				CVitD = V1;
 8001212:	4b61      	ldr	r3, [pc, #388]	; (8001398 <ACS+0x268>)
 8001214:	2226      	movs	r2, #38	; 0x26
 8001216:	801a      	strh	r2, [r3, #0]
				CVitG = V1;
 8001218:	4b61      	ldr	r3, [pc, #388]	; (80013a0 <ACS+0x270>)
 800121a:	2226      	movs	r2, #38	; 0x26
 800121c:	801a      	strh	r2, [r3, #0]
				DirG = AVANCE;
 800121e:	4b64      	ldr	r3, [pc, #400]	; (80013b0 <ACS+0x280>)
 8001220:	2201      	movs	r2, #1
 8001222:	801a      	strh	r2, [r3, #0]
				DirD = RECULE;
 8001224:	4b60      	ldr	r3, [pc, #384]	; (80013a8 <ACS+0x278>)
 8001226:	2200      	movs	r2, #0
 8001228:	801a      	strh	r2, [r3, #0]
				Delta2 = DELTA;
 800122a:	4b65      	ldr	r3, [pc, #404]	; (80013c0 <ACS+0x290>)
 800122c:	2250      	movs	r2, #80	; 0x50
 800122e:	801a      	strh	r2, [r3, #0]
 8001230:	e038      	b.n	80012a4 <ACS+0x174>
			} else if ((Dist_ACS_1 > Seuil_Dist_1)
 8001232:	4b60      	ldr	r3, [pc, #384]	; (80013b4 <ACS+0x284>)
 8001234:	881b      	ldrh	r3, [r3, #0]
 8001236:	b29b      	uxth	r3, r3
 8001238:	f5b3 7f7b 	cmp.w	r3, #1004	; 0x3ec
 800123c:	d316      	bcc.n	800126c <ACS+0x13c>
					&& (Dist_ACS_2 < Seuil_Dist_2)) {
 800123e:	4b5f      	ldr	r3, [pc, #380]	; (80013bc <ACS+0x28c>)
 8001240:	881b      	ldrh	r3, [r3, #0]
 8001242:	b29b      	uxth	r3, r3
 8001244:	f240 4275 	movw	r2, #1141	; 0x475
 8001248:	4293      	cmp	r3, r2
 800124a:	d80f      	bhi.n	800126c <ACS+0x13c>
				CVitD = V1;
 800124c:	4b52      	ldr	r3, [pc, #328]	; (8001398 <ACS+0x268>)
 800124e:	2226      	movs	r2, #38	; 0x26
 8001250:	801a      	strh	r2, [r3, #0]
				CVitG = V1;
 8001252:	4b53      	ldr	r3, [pc, #332]	; (80013a0 <ACS+0x270>)
 8001254:	2226      	movs	r2, #38	; 0x26
 8001256:	801a      	strh	r2, [r3, #0]
				DirD = AVANCE;
 8001258:	4b53      	ldr	r3, [pc, #332]	; (80013a8 <ACS+0x278>)
 800125a:	2201      	movs	r2, #1
 800125c:	801a      	strh	r2, [r3, #0]
				DirG = RECULE;
 800125e:	4b54      	ldr	r3, [pc, #336]	; (80013b0 <ACS+0x280>)
 8001260:	2200      	movs	r2, #0
 8001262:	801a      	strh	r2, [r3, #0]
				Delta1 = DELTA;
 8001264:	4b54      	ldr	r3, [pc, #336]	; (80013b8 <ACS+0x288>)
 8001266:	2250      	movs	r2, #80	; 0x50
 8001268:	801a      	strh	r2, [r3, #0]
 800126a:	e01b      	b.n	80012a4 <ACS+0x174>
			} else if ((Dist_ACS_1 > Seuil_Dist_1)
 800126c:	4b51      	ldr	r3, [pc, #324]	; (80013b4 <ACS+0x284>)
 800126e:	881b      	ldrh	r3, [r3, #0]
 8001270:	b29b      	uxth	r3, r3
 8001272:	f5b3 7f7b 	cmp.w	r3, #1004	; 0x3ec
 8001276:	f0c0 80da 	bcc.w	800142e <ACS+0x2fe>
					&& (Dist_ACS_2 > Seuil_Dist_2)) {
 800127a:	4b50      	ldr	r3, [pc, #320]	; (80013bc <ACS+0x28c>)
 800127c:	881b      	ldrh	r3, [r3, #0]
 800127e:	b29b      	uxth	r3, r3
 8001280:	f240 4276 	movw	r2, #1142	; 0x476
 8001284:	4293      	cmp	r3, r2
 8001286:	f240 80d2 	bls.w	800142e <ACS+0x2fe>
				CVitD = 0;
 800128a:	4b43      	ldr	r3, [pc, #268]	; (8001398 <ACS+0x268>)
 800128c:	2200      	movs	r2, #0
 800128e:	801a      	strh	r2, [r3, #0]
				CVitG = 0;
 8001290:	4b43      	ldr	r3, [pc, #268]	; (80013a0 <ACS+0x270>)
 8001292:	2200      	movs	r2, #0
 8001294:	801a      	strh	r2, [r3, #0]
				DirD = RECULE;
 8001296:	4b44      	ldr	r3, [pc, #272]	; (80013a8 <ACS+0x278>)
 8001298:	2200      	movs	r2, #0
 800129a:	801a      	strh	r2, [r3, #0]
				DirG = RECULE;
 800129c:	4b44      	ldr	r3, [pc, #272]	; (80013b0 <ACS+0x280>)
 800129e:	2200      	movs	r2, #0
 80012a0:	801a      	strh	r2, [r3, #0]
			if ((Dist_ACS_1 < Seuil_Dist_1 - Delta1)
 80012a2:	e0c4      	b.n	800142e <ACS+0x2fe>
 80012a4:	e0c3      	b.n	800142e <ACS+0x2fe>
		} else if (_DirD == RECULE && _DirG == RECULE) {
 80012a6:	4b3f      	ldr	r3, [pc, #252]	; (80013a4 <ACS+0x274>)
 80012a8:	881b      	ldrh	r3, [r3, #0]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	f040 80ae 	bne.w	800140c <ACS+0x2dc>
 80012b0:	4b3e      	ldr	r3, [pc, #248]	; (80013ac <ACS+0x27c>)
 80012b2:	881b      	ldrh	r3, [r3, #0]
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	f040 80a9 	bne.w	800140c <ACS+0x2dc>
			if ((Dist_ACS_3 < Seuil_Dist_3 - Delta3)
 80012ba:	4b42      	ldr	r3, [pc, #264]	; (80013c4 <ACS+0x294>)
 80012bc:	881b      	ldrh	r3, [r3, #0]
 80012be:	b29b      	uxth	r3, r3
 80012c0:	461a      	mov	r2, r3
 80012c2:	4b41      	ldr	r3, [pc, #260]	; (80013c8 <ACS+0x298>)
 80012c4:	881b      	ldrh	r3, [r3, #0]
 80012c6:	f5c3 6388 	rsb	r3, r3, #1088	; 0x440
 80012ca:	3305      	adds	r3, #5
 80012cc:	429a      	cmp	r2, r3
 80012ce:	da22      	bge.n	8001316 <ACS+0x1e6>
					&& (Dist_ACS_4 < Seuil_Dist_4 - Delta4)) {
 80012d0:	4b3e      	ldr	r3, [pc, #248]	; (80013cc <ACS+0x29c>)
 80012d2:	881b      	ldrh	r3, [r3, #0]
 80012d4:	b29b      	uxth	r3, r3
 80012d6:	461a      	mov	r2, r3
 80012d8:	4b3d      	ldr	r3, [pc, #244]	; (80013d0 <ACS+0x2a0>)
 80012da:	881b      	ldrh	r3, [r3, #0]
 80012dc:	f5c3 63a1 	rsb	r3, r3, #1288	; 0x508
 80012e0:	3301      	adds	r3, #1
 80012e2:	429a      	cmp	r2, r3
 80012e4:	da17      	bge.n	8001316 <ACS+0x1e6>
				CVitD = _CVitD;
 80012e6:	4b2b      	ldr	r3, [pc, #172]	; (8001394 <ACS+0x264>)
 80012e8:	881a      	ldrh	r2, [r3, #0]
 80012ea:	4b2b      	ldr	r3, [pc, #172]	; (8001398 <ACS+0x268>)
 80012ec:	801a      	strh	r2, [r3, #0]
				CVitG = _CVitG;
 80012ee:	4b2b      	ldr	r3, [pc, #172]	; (800139c <ACS+0x26c>)
 80012f0:	881a      	ldrh	r2, [r3, #0]
 80012f2:	4b2b      	ldr	r3, [pc, #172]	; (80013a0 <ACS+0x270>)
 80012f4:	801a      	strh	r2, [r3, #0]
				DirD = _DirD;
 80012f6:	4b2b      	ldr	r3, [pc, #172]	; (80013a4 <ACS+0x274>)
 80012f8:	881a      	ldrh	r2, [r3, #0]
 80012fa:	4b2b      	ldr	r3, [pc, #172]	; (80013a8 <ACS+0x278>)
 80012fc:	801a      	strh	r2, [r3, #0]
				DirG = _DirG;
 80012fe:	4b2b      	ldr	r3, [pc, #172]	; (80013ac <ACS+0x27c>)
 8001300:	881a      	ldrh	r2, [r3, #0]
 8001302:	4b2b      	ldr	r3, [pc, #172]	; (80013b0 <ACS+0x280>)
 8001304:	801a      	strh	r2, [r3, #0]
				Delta3 = Delta4 = 0;
 8001306:	4b32      	ldr	r3, [pc, #200]	; (80013d0 <ACS+0x2a0>)
 8001308:	2200      	movs	r2, #0
 800130a:	801a      	strh	r2, [r3, #0]
 800130c:	4b30      	ldr	r3, [pc, #192]	; (80013d0 <ACS+0x2a0>)
 800130e:	881a      	ldrh	r2, [r3, #0]
 8001310:	4b2d      	ldr	r3, [pc, #180]	; (80013c8 <ACS+0x298>)
 8001312:	801a      	strh	r2, [r3, #0]
 8001314:	e079      	b.n	800140a <ACS+0x2da>
			} else if ((Dist_ACS_3 > Seuil_Dist_3)
 8001316:	4b2b      	ldr	r3, [pc, #172]	; (80013c4 <ACS+0x294>)
 8001318:	881b      	ldrh	r3, [r3, #0]
 800131a:	b29b      	uxth	r3, r3
 800131c:	f240 4245 	movw	r2, #1093	; 0x445
 8001320:	4293      	cmp	r3, r2
 8001322:	d915      	bls.n	8001350 <ACS+0x220>
					&& (Dist_ACS_4 < Seuil_Dist_4)) {
 8001324:	4b29      	ldr	r3, [pc, #164]	; (80013cc <ACS+0x29c>)
 8001326:	881b      	ldrh	r3, [r3, #0]
 8001328:	b29b      	uxth	r3, r3
 800132a:	f5b3 6fa1 	cmp.w	r3, #1288	; 0x508
 800132e:	d80f      	bhi.n	8001350 <ACS+0x220>
				CVitD = V1;
 8001330:	4b19      	ldr	r3, [pc, #100]	; (8001398 <ACS+0x268>)
 8001332:	2226      	movs	r2, #38	; 0x26
 8001334:	801a      	strh	r2, [r3, #0]
				CVitG = V1;
 8001336:	4b1a      	ldr	r3, [pc, #104]	; (80013a0 <ACS+0x270>)
 8001338:	2226      	movs	r2, #38	; 0x26
 800133a:	801a      	strh	r2, [r3, #0]
				DirD = AVANCE;
 800133c:	4b1a      	ldr	r3, [pc, #104]	; (80013a8 <ACS+0x278>)
 800133e:	2201      	movs	r2, #1
 8001340:	801a      	strh	r2, [r3, #0]
				DirG = RECULE;
 8001342:	4b1b      	ldr	r3, [pc, #108]	; (80013b0 <ACS+0x280>)
 8001344:	2200      	movs	r2, #0
 8001346:	801a      	strh	r2, [r3, #0]
				Delta3 = DELTA;
 8001348:	4b1f      	ldr	r3, [pc, #124]	; (80013c8 <ACS+0x298>)
 800134a:	2250      	movs	r2, #80	; 0x50
 800134c:	801a      	strh	r2, [r3, #0]
 800134e:	e05c      	b.n	800140a <ACS+0x2da>
			} else if ((Dist_ACS_3 < Seuil_Dist_3)
 8001350:	4b1c      	ldr	r3, [pc, #112]	; (80013c4 <ACS+0x294>)
 8001352:	881b      	ldrh	r3, [r3, #0]
 8001354:	b29b      	uxth	r3, r3
 8001356:	f240 4244 	movw	r2, #1092	; 0x444
 800135a:	4293      	cmp	r3, r2
 800135c:	d83a      	bhi.n	80013d4 <ACS+0x2a4>
					&& (Dist_ACS_4 > Seuil_Dist_4)) {
 800135e:	4b1b      	ldr	r3, [pc, #108]	; (80013cc <ACS+0x29c>)
 8001360:	881b      	ldrh	r3, [r3, #0]
 8001362:	b29b      	uxth	r3, r3
 8001364:	f240 5209 	movw	r2, #1289	; 0x509
 8001368:	4293      	cmp	r3, r2
 800136a:	d933      	bls.n	80013d4 <ACS+0x2a4>
				CVitD = V1;
 800136c:	4b0a      	ldr	r3, [pc, #40]	; (8001398 <ACS+0x268>)
 800136e:	2226      	movs	r2, #38	; 0x26
 8001370:	801a      	strh	r2, [r3, #0]
				CVitG = V1;
 8001372:	4b0b      	ldr	r3, [pc, #44]	; (80013a0 <ACS+0x270>)
 8001374:	2226      	movs	r2, #38	; 0x26
 8001376:	801a      	strh	r2, [r3, #0]
				DirG = AVANCE;
 8001378:	4b0d      	ldr	r3, [pc, #52]	; (80013b0 <ACS+0x280>)
 800137a:	2201      	movs	r2, #1
 800137c:	801a      	strh	r2, [r3, #0]
				DirD = RECULE;
 800137e:	4b0a      	ldr	r3, [pc, #40]	; (80013a8 <ACS+0x278>)
 8001380:	2200      	movs	r2, #0
 8001382:	801a      	strh	r2, [r3, #0]
				Delta4 = DELTA;
 8001384:	4b12      	ldr	r3, [pc, #72]	; (80013d0 <ACS+0x2a0>)
 8001386:	2250      	movs	r2, #80	; 0x50
 8001388:	801a      	strh	r2, [r3, #0]
 800138a:	e03e      	b.n	800140a <ACS+0x2da>
 800138c:	20000049 	.word	0x20000049
 8001390:	200000f2 	.word	0x200000f2
 8001394:	20000034 	.word	0x20000034
 8001398:	2000012e 	.word	0x2000012e
 800139c:	20000036 	.word	0x20000036
 80013a0:	200000e6 	.word	0x200000e6
 80013a4:	200000e4 	.word	0x200000e4
 80013a8:	200000de 	.word	0x200000de
 80013ac:	20000100 	.word	0x20000100
 80013b0:	2000012a 	.word	0x2000012a
 80013b4:	20000138 	.word	0x20000138
 80013b8:	2000004a 	.word	0x2000004a
 80013bc:	200000ee 	.word	0x200000ee
 80013c0:	2000004c 	.word	0x2000004c
 80013c4:	200000ea 	.word	0x200000ea
 80013c8:	2000004e 	.word	0x2000004e
 80013cc:	20000130 	.word	0x20000130
 80013d0:	20000050 	.word	0x20000050
			} else if ((Dist_ACS_3 > Seuil_Dist_3)
 80013d4:	4b1a      	ldr	r3, [pc, #104]	; (8001440 <ACS+0x310>)
 80013d6:	881b      	ldrh	r3, [r3, #0]
 80013d8:	b29b      	uxth	r3, r3
 80013da:	f240 4245 	movw	r2, #1093	; 0x445
 80013de:	4293      	cmp	r3, r2
 80013e0:	d927      	bls.n	8001432 <ACS+0x302>
					&& (Dist_ACS_4 > Seuil_Dist_4)) {
 80013e2:	4b18      	ldr	r3, [pc, #96]	; (8001444 <ACS+0x314>)
 80013e4:	881b      	ldrh	r3, [r3, #0]
 80013e6:	b29b      	uxth	r3, r3
 80013e8:	f240 5209 	movw	r2, #1289	; 0x509
 80013ec:	4293      	cmp	r3, r2
 80013ee:	d920      	bls.n	8001432 <ACS+0x302>
				CVitD = 0;
 80013f0:	4b15      	ldr	r3, [pc, #84]	; (8001448 <ACS+0x318>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	801a      	strh	r2, [r3, #0]
				CVitG = 0;
 80013f6:	4b15      	ldr	r3, [pc, #84]	; (800144c <ACS+0x31c>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	801a      	strh	r2, [r3, #0]
				DirD = RECULE;
 80013fc:	4b14      	ldr	r3, [pc, #80]	; (8001450 <ACS+0x320>)
 80013fe:	2200      	movs	r2, #0
 8001400:	801a      	strh	r2, [r3, #0]
				DirG = RECULE;
 8001402:	4b14      	ldr	r3, [pc, #80]	; (8001454 <ACS+0x324>)
 8001404:	2200      	movs	r2, #0
 8001406:	801a      	strh	r2, [r3, #0]
			if ((Dist_ACS_3 < Seuil_Dist_3 - Delta3)
 8001408:	e013      	b.n	8001432 <ACS+0x302>
 800140a:	e012      	b.n	8001432 <ACS+0x302>
			CVitD = _CVitD;
 800140c:	4b12      	ldr	r3, [pc, #72]	; (8001458 <ACS+0x328>)
 800140e:	881a      	ldrh	r2, [r3, #0]
 8001410:	4b0d      	ldr	r3, [pc, #52]	; (8001448 <ACS+0x318>)
 8001412:	801a      	strh	r2, [r3, #0]
			CVitG = _CVitG;
 8001414:	4b11      	ldr	r3, [pc, #68]	; (800145c <ACS+0x32c>)
 8001416:	881a      	ldrh	r2, [r3, #0]
 8001418:	4b0c      	ldr	r3, [pc, #48]	; (800144c <ACS+0x31c>)
 800141a:	801a      	strh	r2, [r3, #0]
			DirD = _DirD;
 800141c:	4b10      	ldr	r3, [pc, #64]	; (8001460 <ACS+0x330>)
 800141e:	881a      	ldrh	r2, [r3, #0]
 8001420:	4b0b      	ldr	r3, [pc, #44]	; (8001450 <ACS+0x320>)
 8001422:	801a      	strh	r2, [r3, #0]
			DirG = _DirG;
 8001424:	4b0f      	ldr	r3, [pc, #60]	; (8001464 <ACS+0x334>)
 8001426:	881a      	ldrh	r2, [r3, #0]
 8001428:	4b0a      	ldr	r3, [pc, #40]	; (8001454 <ACS+0x324>)
 800142a:	801a      	strh	r2, [r3, #0]
		break;
 800142c:	e002      	b.n	8001434 <ACS+0x304>
			if ((Dist_ACS_1 < Seuil_Dist_1 - Delta1)
 800142e:	bf00      	nop
 8001430:	e000      	b.n	8001434 <ACS+0x304>
			if ((Dist_ACS_3 < Seuil_Dist_3 - Delta3)
 8001432:	bf00      	nop
		break;
 8001434:	bf00      	nop
}
 8001436:	bf00      	nop
 8001438:	46bd      	mov	sp, r7
 800143a:	bc80      	pop	{r7}
 800143c:	4770      	bx	lr
 800143e:	bf00      	nop
 8001440:	200000ea 	.word	0x200000ea
 8001444:	20000130 	.word	0x20000130
 8001448:	2000012e 	.word	0x2000012e
 800144c:	200000e6 	.word	0x200000e6
 8001450:	200000de 	.word	0x200000de
 8001454:	2000012a 	.word	0x2000012a
 8001458:	20000034 	.word	0x20000034
 800145c:	20000036 	.word	0x20000036
 8001460:	200000e4 	.word	0x200000e4
 8001464:	20000100 	.word	0x20000100

08001468 <Calcul_Vit>:

void Calcul_Vit(void) {
 8001468:	b480      	push	{r7}
 800146a:	af00      	add	r7, sp, #0

	DistD = __HAL_TIM_GET_COUNTER(&htim3);
 800146c:	4b21      	ldr	r3, [pc, #132]	; (80014f4 <Calcul_Vit+0x8c>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001472:	b29a      	uxth	r2, r3
 8001474:	4b20      	ldr	r3, [pc, #128]	; (80014f8 <Calcul_Vit+0x90>)
 8001476:	801a      	strh	r2, [r3, #0]
	DistG = __HAL_TIM_GET_COUNTER(&htim4);
 8001478:	4b20      	ldr	r3, [pc, #128]	; (80014fc <Calcul_Vit+0x94>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800147e:	b29a      	uxth	r2, r3
 8001480:	4b1f      	ldr	r3, [pc, #124]	; (8001500 <Calcul_Vit+0x98>)
 8001482:	801a      	strh	r2, [r3, #0]
	VitD = abs(DistD - DistD_old);
 8001484:	4b1c      	ldr	r3, [pc, #112]	; (80014f8 <Calcul_Vit+0x90>)
 8001486:	881b      	ldrh	r3, [r3, #0]
 8001488:	461a      	mov	r2, r3
 800148a:	4b1e      	ldr	r3, [pc, #120]	; (8001504 <Calcul_Vit+0x9c>)
 800148c:	881b      	ldrh	r3, [r3, #0]
 800148e:	1ad3      	subs	r3, r2, r3
 8001490:	2b00      	cmp	r3, #0
 8001492:	bfb8      	it	lt
 8001494:	425b      	neglt	r3, r3
 8001496:	b29a      	uxth	r2, r3
 8001498:	4b1b      	ldr	r3, [pc, #108]	; (8001508 <Calcul_Vit+0xa0>)
 800149a:	801a      	strh	r2, [r3, #0]
	VitG = abs(DistG - DistG_old);
 800149c:	4b18      	ldr	r3, [pc, #96]	; (8001500 <Calcul_Vit+0x98>)
 800149e:	881b      	ldrh	r3, [r3, #0]
 80014a0:	461a      	mov	r2, r3
 80014a2:	4b1a      	ldr	r3, [pc, #104]	; (800150c <Calcul_Vit+0xa4>)
 80014a4:	881b      	ldrh	r3, [r3, #0]
 80014a6:	1ad3      	subs	r3, r2, r3
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	bfb8      	it	lt
 80014ac:	425b      	neglt	r3, r3
 80014ae:	b29a      	uxth	r2, r3
 80014b0:	4b17      	ldr	r3, [pc, #92]	; (8001510 <Calcul_Vit+0xa8>)
 80014b2:	801a      	strh	r2, [r3, #0]
	DistD_old = DistD;
 80014b4:	4b10      	ldr	r3, [pc, #64]	; (80014f8 <Calcul_Vit+0x90>)
 80014b6:	881a      	ldrh	r2, [r3, #0]
 80014b8:	4b12      	ldr	r3, [pc, #72]	; (8001504 <Calcul_Vit+0x9c>)
 80014ba:	801a      	strh	r2, [r3, #0]
	DistG_old = DistG;
 80014bc:	4b10      	ldr	r3, [pc, #64]	; (8001500 <Calcul_Vit+0x98>)
 80014be:	881a      	ldrh	r2, [r3, #0]
 80014c0:	4b12      	ldr	r3, [pc, #72]	; (800150c <Calcul_Vit+0xa4>)
 80014c2:	801a      	strh	r2, [r3, #0]
	if (DirD == DirG) {
 80014c4:	4b13      	ldr	r3, [pc, #76]	; (8001514 <Calcul_Vit+0xac>)
 80014c6:	881a      	ldrh	r2, [r3, #0]
 80014c8:	4b13      	ldr	r3, [pc, #76]	; (8001518 <Calcul_Vit+0xb0>)
 80014ca:	881b      	ldrh	r3, [r3, #0]
 80014cc:	429a      	cmp	r2, r3
 80014ce:	d10c      	bne.n	80014ea <Calcul_Vit+0x82>
		Dist_parcours = Dist_parcours + ((VitD + VitG) >> 1);
 80014d0:	4b0d      	ldr	r3, [pc, #52]	; (8001508 <Calcul_Vit+0xa0>)
 80014d2:	881b      	ldrh	r3, [r3, #0]
 80014d4:	461a      	mov	r2, r3
 80014d6:	4b0e      	ldr	r3, [pc, #56]	; (8001510 <Calcul_Vit+0xa8>)
 80014d8:	881b      	ldrh	r3, [r3, #0]
 80014da:	4413      	add	r3, r2
 80014dc:	105b      	asrs	r3, r3, #1
 80014de:	461a      	mov	r2, r3
 80014e0:	4b0e      	ldr	r3, [pc, #56]	; (800151c <Calcul_Vit+0xb4>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	4413      	add	r3, r2
 80014e6:	4a0d      	ldr	r2, [pc, #52]	; (800151c <Calcul_Vit+0xb4>)
 80014e8:	6013      	str	r3, [r2, #0]
	}
}
 80014ea:	bf00      	nop
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bc80      	pop	{r7}
 80014f0:	4770      	bx	lr
 80014f2:	bf00      	nop
 80014f4:	2000017c 	.word	0x2000017c
 80014f8:	200000f8 	.word	0x200000f8
 80014fc:	2000013c 	.word	0x2000013c
 8001500:	200000ec 	.word	0x200000ec
 8001504:	20000038 	.word	0x20000038
 8001508:	20000128 	.word	0x20000128
 800150c:	2000003a 	.word	0x2000003a
 8001510:	200000e8 	.word	0x200000e8
 8001514:	200000de 	.word	0x200000de
 8001518:	2000012a 	.word	0x2000012a
 800151c:	20000044 	.word	0x20000044

08001520 <regulateur>:

void regulateur(void) {
 8001520:	b580      	push	{r7, lr}
 8001522:	b084      	sub	sp, #16
 8001524:	af00      	add	r7, sp, #0
	enum ETAT {
		ARRET, ACTIF
	};
	static enum ETAT Etat = ARRET;
	uint16_t Kp_D = CKp_D;
 8001526:	2364      	movs	r3, #100	; 0x64
 8001528:	81fb      	strh	r3, [r7, #14]
	uint16_t Kp_G = CKp_G;
 800152a:	2364      	movs	r3, #100	; 0x64
 800152c:	81bb      	strh	r3, [r7, #12]
	uint16_t Ki_D = CKi_D;
 800152e:	2350      	movs	r3, #80	; 0x50
 8001530:	817b      	strh	r3, [r7, #10]
	uint16_t Ki_G = CKi_G;
 8001532:	2350      	movs	r3, #80	; 0x50
 8001534:	813b      	strh	r3, [r7, #8]
	uint16_t Kd_D = CKd_D;
 8001536:	2300      	movs	r3, #0
 8001538:	80fb      	strh	r3, [r7, #6]
	uint16_t Kd_G = CKd_G;
 800153a:	2300      	movs	r3, #0
 800153c:	80bb      	strh	r3, [r7, #4]
	static int16_t S_erreursD = 0;
	static int16_t S_erreursG = 0;
	static int16_t V_erreurD = 0;
	static int16_t V_erreurG = 0;

	switch (Etat) {
 800153e:	4b9b      	ldr	r3, [pc, #620]	; (80017ac <regulateur+0x28c>)
 8001540:	781b      	ldrb	r3, [r3, #0]
 8001542:	2b00      	cmp	r3, #0
 8001544:	d002      	beq.n	800154c <regulateur+0x2c>
 8001546:	2b01      	cmp	r3, #1
 8001548:	d04d      	beq.n	80015e6 <regulateur+0xc6>

		}
		break;
	}
	}
}
 800154a:	e12b      	b.n	80017a4 <regulateur+0x284>
		if (Mode == ACTIF)
 800154c:	4b98      	ldr	r3, [pc, #608]	; (80017b0 <regulateur+0x290>)
 800154e:	781b      	ldrb	r3, [r3, #0]
 8001550:	b2db      	uxtb	r3, r3
 8001552:	2b01      	cmp	r3, #1
 8001554:	d103      	bne.n	800155e <regulateur+0x3e>
			Etat = ACTIF;
 8001556:	4b95      	ldr	r3, [pc, #596]	; (80017ac <regulateur+0x28c>)
 8001558:	2201      	movs	r2, #1
 800155a:	701a      	strb	r2, [r3, #0]
		break;
 800155c:	e122      	b.n	80017a4 <regulateur+0x284>
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 800155e:	4b95      	ldr	r3, [pc, #596]	; (80017b4 <regulateur+0x294>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	3334      	adds	r3, #52	; 0x34
 8001564:	330c      	adds	r3, #12
 8001566:	2200      	movs	r2, #0
 8001568:	601a      	str	r2, [r3, #0]
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 800156a:	4b92      	ldr	r3, [pc, #584]	; (80017b4 <regulateur+0x294>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	2200      	movs	r2, #0
 8001570:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);
 8001572:	210c      	movs	r1, #12
 8001574:	488f      	ldr	r0, [pc, #572]	; (80017b4 <regulateur+0x294>)
 8001576:	f003 fe5d 	bl	8005234 <HAL_TIM_PWM_Stop>
			HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 800157a:	2100      	movs	r1, #0
 800157c:	488d      	ldr	r0, [pc, #564]	; (80017b4 <regulateur+0x294>)
 800157e:	f003 fe59 	bl	8005234 <HAL_TIM_PWM_Stop>
			HAL_GPIO_WritePin(IR3_out_GPIO_Port, IR3_out_Pin, GPIO_PIN_RESET);
 8001582:	2200      	movs	r2, #0
 8001584:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001588:	488b      	ldr	r0, [pc, #556]	; (80017b8 <regulateur+0x298>)
 800158a:	f002 fd63 	bl	8004054 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(IR4_out_GPIO_Port, IR4_out_Pin, GPIO_PIN_RESET);
 800158e:	2200      	movs	r2, #0
 8001590:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001594:	4889      	ldr	r0, [pc, #548]	; (80017bc <regulateur+0x29c>)
 8001596:	f002 fd5d 	bl	8004054 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(IR1_out_GPIO_Port, IR1_out_Pin, GPIO_PIN_RESET);
 800159a:	2200      	movs	r2, #0
 800159c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80015a0:	4886      	ldr	r0, [pc, #536]	; (80017bc <regulateur+0x29c>)
 80015a2:	f002 fd57 	bl	8004054 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(IR2_out_GPIO_Port, IR2_out_Pin, GPIO_PIN_RESET);
 80015a6:	2200      	movs	r2, #0
 80015a8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80015ac:	4883      	ldr	r0, [pc, #524]	; (80017bc <regulateur+0x29c>)
 80015ae:	f002 fd51 	bl	8004054 <HAL_GPIO_WritePin>
			HAL_PWR_EnterSLEEPMode(PWR_LOWPOWERREGULATOR_ON,
 80015b2:	2101      	movs	r1, #1
 80015b4:	2001      	movs	r0, #1
 80015b6:	f002 fd97 	bl	80040e8 <HAL_PWR_EnterSLEEPMode>
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 80015ba:	4b7e      	ldr	r3, [pc, #504]	; (80017b4 <regulateur+0x294>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	3334      	adds	r3, #52	; 0x34
 80015c0:	330c      	adds	r3, #12
 80015c2:	2200      	movs	r2, #0
 80015c4:	601a      	str	r2, [r3, #0]
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 80015c6:	4b7b      	ldr	r3, [pc, #492]	; (80017b4 <regulateur+0x294>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	2200      	movs	r2, #0
 80015cc:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 80015ce:	210c      	movs	r1, #12
 80015d0:	4878      	ldr	r0, [pc, #480]	; (80017b4 <regulateur+0x294>)
 80015d2:	f003 fdb7 	bl	8005144 <HAL_TIM_PWM_Start>
			HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80015d6:	2100      	movs	r1, #0
 80015d8:	4876      	ldr	r0, [pc, #472]	; (80017b4 <regulateur+0x294>)
 80015da:	f003 fdb3 	bl	8005144 <HAL_TIM_PWM_Start>
			Time = 0;
 80015de:	4b78      	ldr	r3, [pc, #480]	; (80017c0 <regulateur+0x2a0>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	601a      	str	r2, [r3, #0]
		break;
 80015e4:	e0de      	b.n	80017a4 <regulateur+0x284>
		if ((CVitD != 0) && (CVitG != 0))
 80015e6:	4b77      	ldr	r3, [pc, #476]	; (80017c4 <regulateur+0x2a4>)
 80015e8:	881b      	ldrh	r3, [r3, #0]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d006      	beq.n	80015fc <regulateur+0xdc>
 80015ee:	4b76      	ldr	r3, [pc, #472]	; (80017c8 <regulateur+0x2a8>)
 80015f0:	881b      	ldrh	r3, [r3, #0]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d002      	beq.n	80015fc <regulateur+0xdc>
			Time = 0;
 80015f6:	4b72      	ldr	r3, [pc, #456]	; (80017c0 <regulateur+0x2a0>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	601a      	str	r2, [r3, #0]
		if ((Mode == SLEEP) && (VitD == 0) && (VitG == 0) && Time > T_2_S)
 80015fc:	4b6c      	ldr	r3, [pc, #432]	; (80017b0 <regulateur+0x290>)
 80015fe:	781b      	ldrb	r3, [r3, #0]
 8001600:	b2db      	uxtb	r3, r3
 8001602:	2b00      	cmp	r3, #0
 8001604:	d110      	bne.n	8001628 <regulateur+0x108>
 8001606:	4b71      	ldr	r3, [pc, #452]	; (80017cc <regulateur+0x2ac>)
 8001608:	881b      	ldrh	r3, [r3, #0]
 800160a:	2b00      	cmp	r3, #0
 800160c:	d10c      	bne.n	8001628 <regulateur+0x108>
 800160e:	4b70      	ldr	r3, [pc, #448]	; (80017d0 <regulateur+0x2b0>)
 8001610:	881b      	ldrh	r3, [r3, #0]
 8001612:	2b00      	cmp	r3, #0
 8001614:	d108      	bne.n	8001628 <regulateur+0x108>
 8001616:	4b6a      	ldr	r3, [pc, #424]	; (80017c0 <regulateur+0x2a0>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800161e:	d903      	bls.n	8001628 <regulateur+0x108>
			Etat = ARRET;
 8001620:	4b62      	ldr	r3, [pc, #392]	; (80017ac <regulateur+0x28c>)
 8001622:	2200      	movs	r2, #0
 8001624:	701a      	strb	r2, [r3, #0]
		break;
 8001626:	e0bc      	b.n	80017a2 <regulateur+0x282>
			ErreurD = CVitD - VitD;
 8001628:	4b66      	ldr	r3, [pc, #408]	; (80017c4 <regulateur+0x2a4>)
 800162a:	881a      	ldrh	r2, [r3, #0]
 800162c:	4b67      	ldr	r3, [pc, #412]	; (80017cc <regulateur+0x2ac>)
 800162e:	881b      	ldrh	r3, [r3, #0]
 8001630:	1ad3      	subs	r3, r2, r3
 8001632:	b29b      	uxth	r3, r3
 8001634:	b21a      	sxth	r2, r3
 8001636:	4b67      	ldr	r3, [pc, #412]	; (80017d4 <regulateur+0x2b4>)
 8001638:	801a      	strh	r2, [r3, #0]
			ErreurG = CVitG - VitG;
 800163a:	4b63      	ldr	r3, [pc, #396]	; (80017c8 <regulateur+0x2a8>)
 800163c:	881a      	ldrh	r2, [r3, #0]
 800163e:	4b64      	ldr	r3, [pc, #400]	; (80017d0 <regulateur+0x2b0>)
 8001640:	881b      	ldrh	r3, [r3, #0]
 8001642:	1ad3      	subs	r3, r2, r3
 8001644:	b29b      	uxth	r3, r3
 8001646:	b21a      	sxth	r2, r3
 8001648:	4b63      	ldr	r3, [pc, #396]	; (80017d8 <regulateur+0x2b8>)
 800164a:	801a      	strh	r2, [r3, #0]
			S_erreursD += ErreurD;
 800164c:	4b63      	ldr	r3, [pc, #396]	; (80017dc <regulateur+0x2bc>)
 800164e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001652:	b29a      	uxth	r2, r3
 8001654:	4b5f      	ldr	r3, [pc, #380]	; (80017d4 <regulateur+0x2b4>)
 8001656:	f9b3 3000 	ldrsh.w	r3, [r3]
 800165a:	b29b      	uxth	r3, r3
 800165c:	4413      	add	r3, r2
 800165e:	b29b      	uxth	r3, r3
 8001660:	b21a      	sxth	r2, r3
 8001662:	4b5e      	ldr	r3, [pc, #376]	; (80017dc <regulateur+0x2bc>)
 8001664:	801a      	strh	r2, [r3, #0]
			S_erreursG += ErreurG;
 8001666:	4b5e      	ldr	r3, [pc, #376]	; (80017e0 <regulateur+0x2c0>)
 8001668:	f9b3 3000 	ldrsh.w	r3, [r3]
 800166c:	b29a      	uxth	r2, r3
 800166e:	4b5a      	ldr	r3, [pc, #360]	; (80017d8 <regulateur+0x2b8>)
 8001670:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001674:	b29b      	uxth	r3, r3
 8001676:	4413      	add	r3, r2
 8001678:	b29b      	uxth	r3, r3
 800167a:	b21a      	sxth	r2, r3
 800167c:	4b58      	ldr	r3, [pc, #352]	; (80017e0 <regulateur+0x2c0>)
 800167e:	801a      	strh	r2, [r3, #0]
			V_erreurD = ErreurD - ErreurD_old;
 8001680:	4b54      	ldr	r3, [pc, #336]	; (80017d4 <regulateur+0x2b4>)
 8001682:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001686:	b29a      	uxth	r2, r3
 8001688:	4b56      	ldr	r3, [pc, #344]	; (80017e4 <regulateur+0x2c4>)
 800168a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800168e:	b29b      	uxth	r3, r3
 8001690:	1ad3      	subs	r3, r2, r3
 8001692:	b29b      	uxth	r3, r3
 8001694:	b21a      	sxth	r2, r3
 8001696:	4b54      	ldr	r3, [pc, #336]	; (80017e8 <regulateur+0x2c8>)
 8001698:	801a      	strh	r2, [r3, #0]
			V_erreurG = ErreurG - ErreurG_old;
 800169a:	4b4f      	ldr	r3, [pc, #316]	; (80017d8 <regulateur+0x2b8>)
 800169c:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016a0:	b29a      	uxth	r2, r3
 80016a2:	4b52      	ldr	r3, [pc, #328]	; (80017ec <regulateur+0x2cc>)
 80016a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016a8:	b29b      	uxth	r3, r3
 80016aa:	1ad3      	subs	r3, r2, r3
 80016ac:	b29b      	uxth	r3, r3
 80016ae:	b21a      	sxth	r2, r3
 80016b0:	4b4f      	ldr	r3, [pc, #316]	; (80017f0 <regulateur+0x2d0>)
 80016b2:	801a      	strh	r2, [r3, #0]
			ErreurD_old = ErreurD;
 80016b4:	4b47      	ldr	r3, [pc, #284]	; (80017d4 <regulateur+0x2b4>)
 80016b6:	f9b3 2000 	ldrsh.w	r2, [r3]
 80016ba:	4b4a      	ldr	r3, [pc, #296]	; (80017e4 <regulateur+0x2c4>)
 80016bc:	801a      	strh	r2, [r3, #0]
			ErreurG_old = ErreurG;
 80016be:	4b46      	ldr	r3, [pc, #280]	; (80017d8 <regulateur+0x2b8>)
 80016c0:	f9b3 2000 	ldrsh.w	r2, [r3]
 80016c4:	4b49      	ldr	r3, [pc, #292]	; (80017ec <regulateur+0x2cc>)
 80016c6:	801a      	strh	r2, [r3, #0]
			Cmde_VitD = (unsigned int) Kp_D * (int) (ErreurD)
 80016c8:	89fb      	ldrh	r3, [r7, #14]
 80016ca:	4a42      	ldr	r2, [pc, #264]	; (80017d4 <regulateur+0x2b4>)
 80016cc:	f9b2 2000 	ldrsh.w	r2, [r2]
 80016d0:	fb02 f203 	mul.w	r2, r2, r3
					+ (unsigned int) Ki_D * ((int) S_erreursD)
 80016d4:	897b      	ldrh	r3, [r7, #10]
 80016d6:	4941      	ldr	r1, [pc, #260]	; (80017dc <regulateur+0x2bc>)
 80016d8:	f9b1 1000 	ldrsh.w	r1, [r1]
 80016dc:	fb01 f303 	mul.w	r3, r1, r3
 80016e0:	441a      	add	r2, r3
					+ (unsigned int) Kd_D * (int) V_erreurD;
 80016e2:	88fb      	ldrh	r3, [r7, #6]
 80016e4:	4940      	ldr	r1, [pc, #256]	; (80017e8 <regulateur+0x2c8>)
 80016e6:	f9b1 1000 	ldrsh.w	r1, [r1]
 80016ea:	fb01 f303 	mul.w	r3, r1, r3
 80016ee:	4413      	add	r3, r2
 80016f0:	461a      	mov	r2, r3
			Cmde_VitD = (unsigned int) Kp_D * (int) (ErreurD)
 80016f2:	4b40      	ldr	r3, [pc, #256]	; (80017f4 <regulateur+0x2d4>)
 80016f4:	601a      	str	r2, [r3, #0]
			Cmde_VitG = (unsigned int) Kp_G * (int) (ErreurG)
 80016f6:	89bb      	ldrh	r3, [r7, #12]
 80016f8:	4a37      	ldr	r2, [pc, #220]	; (80017d8 <regulateur+0x2b8>)
 80016fa:	f9b2 2000 	ldrsh.w	r2, [r2]
 80016fe:	fb02 f203 	mul.w	r2, r2, r3
					+ (unsigned int) Ki_G * ((int) S_erreursG)
 8001702:	893b      	ldrh	r3, [r7, #8]
 8001704:	4936      	ldr	r1, [pc, #216]	; (80017e0 <regulateur+0x2c0>)
 8001706:	f9b1 1000 	ldrsh.w	r1, [r1]
 800170a:	fb01 f303 	mul.w	r3, r1, r3
 800170e:	441a      	add	r2, r3
					+ (unsigned int) Kd_G * (int) V_erreurG;
 8001710:	88bb      	ldrh	r3, [r7, #4]
 8001712:	4937      	ldr	r1, [pc, #220]	; (80017f0 <regulateur+0x2d0>)
 8001714:	f9b1 1000 	ldrsh.w	r1, [r1]
 8001718:	fb01 f303 	mul.w	r3, r1, r3
 800171c:	4413      	add	r3, r2
 800171e:	461a      	mov	r2, r3
			Cmde_VitG = (unsigned int) Kp_G * (int) (ErreurG)
 8001720:	4b35      	ldr	r3, [pc, #212]	; (80017f8 <regulateur+0x2d8>)
 8001722:	601a      	str	r2, [r3, #0]
			if (Cmde_VitD < 0)
 8001724:	4b33      	ldr	r3, [pc, #204]	; (80017f4 <regulateur+0x2d4>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	2b00      	cmp	r3, #0
 800172a:	da02      	bge.n	8001732 <regulateur+0x212>
				Cmde_VitD = 0;
 800172c:	4b31      	ldr	r3, [pc, #196]	; (80017f4 <regulateur+0x2d4>)
 800172e:	2200      	movs	r2, #0
 8001730:	601a      	str	r2, [r3, #0]
			if (Cmde_VitG < 0)
 8001732:	4b31      	ldr	r3, [pc, #196]	; (80017f8 <regulateur+0x2d8>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	2b00      	cmp	r3, #0
 8001738:	da02      	bge.n	8001740 <regulateur+0x220>
				Cmde_VitG = 0;
 800173a:	4b2f      	ldr	r3, [pc, #188]	; (80017f8 <regulateur+0x2d8>)
 800173c:	2200      	movs	r2, #0
 800173e:	601a      	str	r2, [r3, #0]
			if (Cmde_VitD > 100 * POURCENT)
 8001740:	4b2c      	ldr	r3, [pc, #176]	; (80017f4 <regulateur+0x2d4>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	f5b3 4f7a 	cmp.w	r3, #64000	; 0xfa00
 8001748:	dd03      	ble.n	8001752 <regulateur+0x232>
				Cmde_VitD = 100 * POURCENT;
 800174a:	4b2a      	ldr	r3, [pc, #168]	; (80017f4 <regulateur+0x2d4>)
 800174c:	f44f 427a 	mov.w	r2, #64000	; 0xfa00
 8001750:	601a      	str	r2, [r3, #0]
			if (Cmde_VitG > 100 * POURCENT)
 8001752:	4b29      	ldr	r3, [pc, #164]	; (80017f8 <regulateur+0x2d8>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f5b3 4f7a 	cmp.w	r3, #64000	; 0xfa00
 800175a:	dd03      	ble.n	8001764 <regulateur+0x244>
				Cmde_VitG = 100 * POURCENT;
 800175c:	4b26      	ldr	r3, [pc, #152]	; (80017f8 <regulateur+0x2d8>)
 800175e:	f44f 427a 	mov.w	r2, #64000	; 0xfa00
 8001762:	601a      	str	r2, [r3, #0]
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, (uint16_t ) Cmde_VitG);
 8001764:	4b13      	ldr	r3, [pc, #76]	; (80017b4 <regulateur+0x294>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	4a23      	ldr	r2, [pc, #140]	; (80017f8 <regulateur+0x2d8>)
 800176a:	6812      	ldr	r2, [r2, #0]
 800176c:	b292      	uxth	r2, r2
 800176e:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, (uint16_t ) Cmde_VitD);
 8001770:	4b10      	ldr	r3, [pc, #64]	; (80017b4 <regulateur+0x294>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	3334      	adds	r3, #52	; 0x34
 8001776:	330c      	adds	r3, #12
 8001778:	4a1e      	ldr	r2, [pc, #120]	; (80017f4 <regulateur+0x2d4>)
 800177a:	6812      	ldr	r2, [r2, #0]
 800177c:	b292      	uxth	r2, r2
 800177e:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(DIR1_GPIO_Port, DIR1_Pin, (GPIO_PinState) DirD);
 8001780:	4b1e      	ldr	r3, [pc, #120]	; (80017fc <regulateur+0x2dc>)
 8001782:	881b      	ldrh	r3, [r3, #0]
 8001784:	b2db      	uxtb	r3, r3
 8001786:	461a      	mov	r2, r3
 8001788:	f44f 7180 	mov.w	r1, #256	; 0x100
 800178c:	481c      	ldr	r0, [pc, #112]	; (8001800 <regulateur+0x2e0>)
 800178e:	f002 fc61 	bl	8004054 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(DIR2_GPIO_Port, DIR2_Pin, (GPIO_PinState) DirG);
 8001792:	4b1c      	ldr	r3, [pc, #112]	; (8001804 <regulateur+0x2e4>)
 8001794:	881b      	ldrh	r3, [r3, #0]
 8001796:	b2db      	uxtb	r3, r3
 8001798:	461a      	mov	r2, r3
 800179a:	2104      	movs	r1, #4
 800179c:	4807      	ldr	r0, [pc, #28]	; (80017bc <regulateur+0x29c>)
 800179e:	f002 fc59 	bl	8004054 <HAL_GPIO_WritePin>
		break;
 80017a2:	bf00      	nop
}
 80017a4:	bf00      	nop
 80017a6:	3710      	adds	r7, #16
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}
 80017ac:	20000052 	.word	0x20000052
 80017b0:	200000f2 	.word	0x200000f2
 80017b4:	200001bc 	.word	0x200001bc
 80017b8:	40010800 	.word	0x40010800
 80017bc:	40010c00 	.word	0x40010c00
 80017c0:	2000002c 	.word	0x2000002c
 80017c4:	2000012e 	.word	0x2000012e
 80017c8:	200000e6 	.word	0x200000e6
 80017cc:	20000128 	.word	0x20000128
 80017d0:	200000e8 	.word	0x200000e8
 80017d4:	20000054 	.word	0x20000054
 80017d8:	20000056 	.word	0x20000056
 80017dc:	20000058 	.word	0x20000058
 80017e0:	2000005a 	.word	0x2000005a
 80017e4:	2000005c 	.word	0x2000005c
 80017e8:	2000005e 	.word	0x2000005e
 80017ec:	20000060 	.word	0x20000060
 80017f0:	20000062 	.word	0x20000062
 80017f4:	2000003c 	.word	0x2000003c
 80017f8:	20000040 	.word	0x20000040
 80017fc:	200000de 	.word	0x200000de
 8001800:	40011000 	.word	0x40011000
 8001804:	2000012a 	.word	0x2000012a

08001808 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001808:	b580      	push	{r7, lr}
 800180a:	b082      	sub	sp, #8
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3) {
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	4a25      	ldr	r2, [pc, #148]	; (80018ac <HAL_UART_RxCpltCallback+0xa4>)
 8001816:	4293      	cmp	r3, r2
 8001818:	d144      	bne.n	80018a4 <HAL_UART_RxCpltCallback+0x9c>

		switch (BLUE_RX) {
 800181a:	4b25      	ldr	r3, [pc, #148]	; (80018b0 <HAL_UART_RxCpltCallback+0xa8>)
 800181c:	781b      	ldrb	r3, [r3, #0]
 800181e:	3b42      	subs	r3, #66	; 0x42
 8001820:	2b10      	cmp	r3, #16
 8001822:	d835      	bhi.n	8001890 <HAL_UART_RxCpltCallback+0x88>
 8001824:	a201      	add	r2, pc, #4	; (adr r2, 800182c <HAL_UART_RxCpltCallback+0x24>)
 8001826:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800182a:	bf00      	nop
 800182c:	08001879 	.word	0x08001879
 8001830:	08001891 	.word	0x08001891
 8001834:	08001899 	.word	0x08001899
 8001838:	08001891 	.word	0x08001891
 800183c:	08001871 	.word	0x08001871
 8001840:	08001891 	.word	0x08001891
 8001844:	08001891 	.word	0x08001891
 8001848:	08001891 	.word	0x08001891
 800184c:	08001891 	.word	0x08001891
 8001850:	08001891 	.word	0x08001891
 8001854:	08001881 	.word	0x08001881
 8001858:	08001891 	.word	0x08001891
 800185c:	08001891 	.word	0x08001891
 8001860:	08001891 	.word	0x08001891
 8001864:	08001891 	.word	0x08001891
 8001868:	08001891 	.word	0x08001891
 800186c:	08001889 	.word	0x08001889
		case 'F': {
			CMDE = AVANT;
 8001870:	4b10      	ldr	r3, [pc, #64]	; (80018b4 <HAL_UART_RxCpltCallback+0xac>)
 8001872:	2202      	movs	r2, #2
 8001874:	701a      	strb	r2, [r3, #0]
			//New_CMDE = 1;
			break;
 8001876:	e010      	b.n	800189a <HAL_UART_RxCpltCallback+0x92>
		}

		case 'B': {
			CMDE = ARRIERE;
 8001878:	4b0e      	ldr	r3, [pc, #56]	; (80018b4 <HAL_UART_RxCpltCallback+0xac>)
 800187a:	2203      	movs	r2, #3
 800187c:	701a      	strb	r2, [r3, #0]
			//New_CMDE = 1;
			break;
 800187e:	e00c      	b.n	800189a <HAL_UART_RxCpltCallback+0x92>
		}

		case 'L': {
			CMDE = GAUCHE;
 8001880:	4b0c      	ldr	r3, [pc, #48]	; (80018b4 <HAL_UART_RxCpltCallback+0xac>)
 8001882:	2205      	movs	r2, #5
 8001884:	701a      	strb	r2, [r3, #0]
			//New_CMDE = 1;
			break;
 8001886:	e008      	b.n	800189a <HAL_UART_RxCpltCallback+0x92>
		}

		case 'R': {
			CMDE = DROITE;
 8001888:	4b0a      	ldr	r3, [pc, #40]	; (80018b4 <HAL_UART_RxCpltCallback+0xac>)
 800188a:	2204      	movs	r2, #4
 800188c:	701a      	strb	r2, [r3, #0]
			//New_CMDE = 1;
			break;
 800188e:	e004      	b.n	800189a <HAL_UART_RxCpltCallback+0x92>
		case 'D':{
			// disconnect bluetooth
			break;
		}
		default:
			New_CMDE = 1;
 8001890:	4b09      	ldr	r3, [pc, #36]	; (80018b8 <HAL_UART_RxCpltCallback+0xb0>)
 8001892:	2201      	movs	r2, #1
 8001894:	701a      	strb	r2, [r3, #0]
 8001896:	e000      	b.n	800189a <HAL_UART_RxCpltCallback+0x92>
			break;
 8001898:	bf00      	nop
		}

		HAL_UART_Receive_IT(&huart3, &BLUE_RX, 1);
 800189a:	2201      	movs	r2, #1
 800189c:	4904      	ldr	r1, [pc, #16]	; (80018b0 <HAL_UART_RxCpltCallback+0xa8>)
 800189e:	4807      	ldr	r0, [pc, #28]	; (80018bc <HAL_UART_RxCpltCallback+0xb4>)
 80018a0:	f005 f9b0 	bl	8006c04 <HAL_UART_Receive_IT>

	}
}
 80018a4:	bf00      	nop
 80018a6:	3708      	adds	r7, #8
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bd80      	pop	{r7, pc}
 80018ac:	40004800 	.word	0x40004800
 80018b0:	2000012c 	.word	0x2000012c
 80018b4:	200000dc 	.word	0x200000dc
 80018b8:	20000028 	.word	0x20000028
 80018bc:	200001fc 	.word	0x200001fc

080018c0 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b082      	sub	sp, #8
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]

	Dist_ACS_3 = adc_buffer[0] - adc_buffer[5];
 80018c8:	4b19      	ldr	r3, [pc, #100]	; (8001930 <HAL_ADC_ConvCpltCallback+0x70>)
 80018ca:	881a      	ldrh	r2, [r3, #0]
 80018cc:	4b18      	ldr	r3, [pc, #96]	; (8001930 <HAL_ADC_ConvCpltCallback+0x70>)
 80018ce:	895b      	ldrh	r3, [r3, #10]
 80018d0:	1ad3      	subs	r3, r2, r3
 80018d2:	b29a      	uxth	r2, r3
 80018d4:	4b17      	ldr	r3, [pc, #92]	; (8001934 <HAL_ADC_ConvCpltCallback+0x74>)
 80018d6:	801a      	strh	r2, [r3, #0]
	Dist_ACS_4 = adc_buffer[3] - adc_buffer[8];
 80018d8:	4b15      	ldr	r3, [pc, #84]	; (8001930 <HAL_ADC_ConvCpltCallback+0x70>)
 80018da:	88da      	ldrh	r2, [r3, #6]
 80018dc:	4b14      	ldr	r3, [pc, #80]	; (8001930 <HAL_ADC_ConvCpltCallback+0x70>)
 80018de:	8a1b      	ldrh	r3, [r3, #16]
 80018e0:	1ad3      	subs	r3, r2, r3
 80018e2:	b29a      	uxth	r2, r3
 80018e4:	4b14      	ldr	r3, [pc, #80]	; (8001938 <HAL_ADC_ConvCpltCallback+0x78>)
 80018e6:	801a      	strh	r2, [r3, #0]
	Dist_ACS_1 = adc_buffer[1] - adc_buffer[6];
 80018e8:	4b11      	ldr	r3, [pc, #68]	; (8001930 <HAL_ADC_ConvCpltCallback+0x70>)
 80018ea:	885a      	ldrh	r2, [r3, #2]
 80018ec:	4b10      	ldr	r3, [pc, #64]	; (8001930 <HAL_ADC_ConvCpltCallback+0x70>)
 80018ee:	899b      	ldrh	r3, [r3, #12]
 80018f0:	1ad3      	subs	r3, r2, r3
 80018f2:	b29a      	uxth	r2, r3
 80018f4:	4b11      	ldr	r3, [pc, #68]	; (800193c <HAL_ADC_ConvCpltCallback+0x7c>)
 80018f6:	801a      	strh	r2, [r3, #0]
	Dist_ACS_2 = adc_buffer[2] - adc_buffer[7];
 80018f8:	4b0d      	ldr	r3, [pc, #52]	; (8001930 <HAL_ADC_ConvCpltCallback+0x70>)
 80018fa:	889a      	ldrh	r2, [r3, #4]
 80018fc:	4b0c      	ldr	r3, [pc, #48]	; (8001930 <HAL_ADC_ConvCpltCallback+0x70>)
 80018fe:	89db      	ldrh	r3, [r3, #14]
 8001900:	1ad3      	subs	r3, r2, r3
 8001902:	b29a      	uxth	r2, r3
 8001904:	4b0e      	ldr	r3, [pc, #56]	; (8001940 <HAL_ADC_ConvCpltCallback+0x80>)
 8001906:	801a      	strh	r2, [r3, #0]
	VBat = (adc_buffer[4]+adc_buffer[9])/2;
 8001908:	4b09      	ldr	r3, [pc, #36]	; (8001930 <HAL_ADC_ConvCpltCallback+0x70>)
 800190a:	891b      	ldrh	r3, [r3, #8]
 800190c:	461a      	mov	r2, r3
 800190e:	4b08      	ldr	r3, [pc, #32]	; (8001930 <HAL_ADC_ConvCpltCallback+0x70>)
 8001910:	8a5b      	ldrh	r3, [r3, #18]
 8001912:	4413      	add	r3, r2
 8001914:	0fda      	lsrs	r2, r3, #31
 8001916:	4413      	add	r3, r2
 8001918:	105b      	asrs	r3, r3, #1
 800191a:	b29a      	uxth	r2, r3
 800191c:	4b09      	ldr	r3, [pc, #36]	; (8001944 <HAL_ADC_ConvCpltCallback+0x84>)
 800191e:	801a      	strh	r2, [r3, #0]
	HAL_ADC_Stop_DMA(hadc);
 8001920:	6878      	ldr	r0, [r7, #4]
 8001922:	f000 ff77 	bl	8002814 <HAL_ADC_Stop_DMA>
}
 8001926:	bf00      	nop
 8001928:	3708      	adds	r7, #8
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop
 8001930:	20000114 	.word	0x20000114
 8001934:	200000ea 	.word	0x200000ea
 8001938:	20000130 	.word	0x20000130
 800193c:	20000138 	.word	0x20000138
 8001940:	200000ee 	.word	0x200000ee
 8001944:	200000f0 	.word	0x200000f0

08001948 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef * htim) {
 8001948:	b580      	push	{r7, lr}
 800194a:	b082      	sub	sp, #8
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
	static unsigned char cpt = 0;

	if ( htim->Instance == TIM2) {
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001958:	d162      	bne.n	8001a20 <HAL_TIM_PeriodElapsedCallback+0xd8>
		cpt++;
 800195a:	4b33      	ldr	r3, [pc, #204]	; (8001a28 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 800195c:	781b      	ldrb	r3, [r3, #0]
 800195e:	3301      	adds	r3, #1
 8001960:	b2da      	uxtb	r2, r3
 8001962:	4b31      	ldr	r3, [pc, #196]	; (8001a28 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001964:	701a      	strb	r2, [r3, #0]
		Time++;
 8001966:	4b31      	ldr	r3, [pc, #196]	; (8001a2c <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	3301      	adds	r3, #1
 800196c:	4a2f      	ldr	r2, [pc, #188]	; (8001a2c <HAL_TIM_PeriodElapsedCallback+0xe4>)
 800196e:	6013      	str	r3, [r2, #0]
		Tech++;
 8001970:	4b2f      	ldr	r3, [pc, #188]	; (8001a30 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	3301      	adds	r3, #1
 8001976:	4a2e      	ldr	r2, [pc, #184]	; (8001a30 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001978:	6013      	str	r3, [r2, #0]

		switch (cpt) {
 800197a:	4b2b      	ldr	r3, [pc, #172]	; (8001a28 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 800197c:	781b      	ldrb	r3, [r3, #0]
 800197e:	3b01      	subs	r3, #1
 8001980:	2b03      	cmp	r3, #3
 8001982:	d849      	bhi.n	8001a18 <HAL_TIM_PeriodElapsedCallback+0xd0>
 8001984:	a201      	add	r2, pc, #4	; (adr r2, 800198c <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001986:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800198a:	bf00      	nop
 800198c:	0800199d 	.word	0x0800199d
 8001990:	080019cf 	.word	0x080019cf
 8001994:	080019db 	.word	0x080019db
 8001998:	08001a0d 	.word	0x08001a0d
		case 1: {
			HAL_GPIO_WritePin(IR3_out_GPIO_Port, IR3_out_Pin, GPIO_PIN_SET);
 800199c:	2201      	movs	r2, #1
 800199e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019a2:	4824      	ldr	r0, [pc, #144]	; (8001a34 <HAL_TIM_PeriodElapsedCallback+0xec>)
 80019a4:	f002 fb56 	bl	8004054 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(IR4_out_GPIO_Port, IR4_out_Pin, GPIO_PIN_SET);
 80019a8:	2201      	movs	r2, #1
 80019aa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80019ae:	4822      	ldr	r0, [pc, #136]	; (8001a38 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 80019b0:	f002 fb50 	bl	8004054 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(IR1_out_GPIO_Port, IR1_out_Pin, GPIO_PIN_SET);
 80019b4:	2201      	movs	r2, #1
 80019b6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019ba:	481f      	ldr	r0, [pc, #124]	; (8001a38 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 80019bc:	f002 fb4a 	bl	8004054 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(IR2_out_GPIO_Port, IR2_out_Pin, GPIO_PIN_SET);
 80019c0:	2201      	movs	r2, #1
 80019c2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80019c6:	481c      	ldr	r0, [pc, #112]	; (8001a38 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 80019c8:	f002 fb44 	bl	8004054 <HAL_GPIO_WritePin>
			break;
 80019cc:	e028      	b.n	8001a20 <HAL_TIM_PeriodElapsedCallback+0xd8>
		}
		case 2: {
			HAL_ADC_Start_DMA(&hadc1, (uint32_t *) adc_buffer, 10);
 80019ce:	220a      	movs	r2, #10
 80019d0:	491a      	ldr	r1, [pc, #104]	; (8001a3c <HAL_TIM_PeriodElapsedCallback+0xf4>)
 80019d2:	481b      	ldr	r0, [pc, #108]	; (8001a40 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 80019d4:	f000 fe34 	bl	8002640 <HAL_ADC_Start_DMA>
			break;
 80019d8:	e022      	b.n	8001a20 <HAL_TIM_PeriodElapsedCallback+0xd8>
		}
		case 3: {
			HAL_GPIO_WritePin(IR3_out_GPIO_Port, IR3_out_Pin, GPIO_PIN_RESET);
 80019da:	2200      	movs	r2, #0
 80019dc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019e0:	4814      	ldr	r0, [pc, #80]	; (8001a34 <HAL_TIM_PeriodElapsedCallback+0xec>)
 80019e2:	f002 fb37 	bl	8004054 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(IR4_out_GPIO_Port, IR4_out_Pin, GPIO_PIN_RESET);
 80019e6:	2200      	movs	r2, #0
 80019e8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80019ec:	4812      	ldr	r0, [pc, #72]	; (8001a38 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 80019ee:	f002 fb31 	bl	8004054 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(IR1_out_GPIO_Port, IR1_out_Pin, GPIO_PIN_RESET);
 80019f2:	2200      	movs	r2, #0
 80019f4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019f8:	480f      	ldr	r0, [pc, #60]	; (8001a38 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 80019fa:	f002 fb2b 	bl	8004054 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(IR2_out_GPIO_Port, IR2_out_Pin, GPIO_PIN_RESET);
 80019fe:	2200      	movs	r2, #0
 8001a00:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001a04:	480c      	ldr	r0, [pc, #48]	; (8001a38 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001a06:	f002 fb25 	bl	8004054 <HAL_GPIO_WritePin>
			break;
 8001a0a:	e009      	b.n	8001a20 <HAL_TIM_PeriodElapsedCallback+0xd8>
		}
		case 4: {
			HAL_ADC_Start_DMA(&hadc1, (uint32_t *) adc_buffer, 10);
 8001a0c:	220a      	movs	r2, #10
 8001a0e:	490b      	ldr	r1, [pc, #44]	; (8001a3c <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001a10:	480b      	ldr	r0, [pc, #44]	; (8001a40 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001a12:	f000 fe15 	bl	8002640 <HAL_ADC_Start_DMA>
			break;
 8001a16:	e003      	b.n	8001a20 <HAL_TIM_PeriodElapsedCallback+0xd8>
		}
		default:
			cpt = 0;
 8001a18:	4b03      	ldr	r3, [pc, #12]	; (8001a28 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8001a1e:	e7ff      	b.n	8001a20 <HAL_TIM_PeriodElapsedCallback+0xd8>
 8001a20:	bf00      	nop
 8001a22:	3708      	adds	r7, #8
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bd80      	pop	{r7, pc}
 8001a28:	20000064 	.word	0x20000064
 8001a2c:	2000002c 	.word	0x2000002c
 8001a30:	20000030 	.word	0x20000030
 8001a34:	40010800 	.word	0x40010800
 8001a38:	40010c00 	.word	0x40010c00
 8001a3c:	20000114 	.word	0x20000114
 8001a40:	20000068 	.word	0x20000068

08001a44 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001a44:	b480      	push	{r7}
 8001a46:	b083      	sub	sp, #12
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	80fb      	strh	r3, [r7, #6]

	static unsigned char TOGGLE = 0;

	if (TOGGLE)
 8001a4e:	4b0c      	ldr	r3, [pc, #48]	; (8001a80 <HAL_GPIO_EXTI_Callback+0x3c>)
 8001a50:	781b      	ldrb	r3, [r3, #0]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d003      	beq.n	8001a5e <HAL_GPIO_EXTI_Callback+0x1a>
		CMDE = STOP;
 8001a56:	4b0b      	ldr	r3, [pc, #44]	; (8001a84 <HAL_GPIO_EXTI_Callback+0x40>)
 8001a58:	2201      	movs	r2, #1
 8001a5a:	701a      	strb	r2, [r3, #0]
 8001a5c:	e002      	b.n	8001a64 <HAL_GPIO_EXTI_Callback+0x20>
	else
		CMDE = START;
 8001a5e:	4b09      	ldr	r3, [pc, #36]	; (8001a84 <HAL_GPIO_EXTI_Callback+0x40>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	701a      	strb	r2, [r3, #0]
	TOGGLE = ~TOGGLE;
 8001a64:	4b06      	ldr	r3, [pc, #24]	; (8001a80 <HAL_GPIO_EXTI_Callback+0x3c>)
 8001a66:	781b      	ldrb	r3, [r3, #0]
 8001a68:	43db      	mvns	r3, r3
 8001a6a:	b2da      	uxtb	r2, r3
 8001a6c:	4b04      	ldr	r3, [pc, #16]	; (8001a80 <HAL_GPIO_EXTI_Callback+0x3c>)
 8001a6e:	701a      	strb	r2, [r3, #0]
	New_CMDE = 1;
 8001a70:	4b05      	ldr	r3, [pc, #20]	; (8001a88 <HAL_GPIO_EXTI_Callback+0x44>)
 8001a72:	2201      	movs	r2, #1
 8001a74:	701a      	strb	r2, [r3, #0]

}
 8001a76:	bf00      	nop
 8001a78:	370c      	adds	r7, #12
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bc80      	pop	{r7}
 8001a7e:	4770      	bx	lr
 8001a80:	20000065 	.word	0x20000065
 8001a84:	200000dc 	.word	0x200000dc
 8001a88:	20000028 	.word	0x20000028

08001a8c <HAL_ADC_LevelOutOfWindowCallback>:

void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef * hadc) {
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b082      	sub	sp, #8
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8001a94:	2201      	movs	r2, #1
 8001a96:	2120      	movs	r1, #32
 8001a98:	4803      	ldr	r0, [pc, #12]	; (8001aa8 <HAL_ADC_LevelOutOfWindowCallback+0x1c>)
 8001a9a:	f002 fadb 	bl	8004054 <HAL_GPIO_WritePin>
}
 8001a9e:	bf00      	nop
 8001aa0:	3708      	adds	r7, #8
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bd80      	pop	{r7, pc}
 8001aa6:	bf00      	nop
 8001aa8:	40010800 	.word	0x40010800

08001aac <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 8001aac:	b480      	push	{r7}
 8001aae:	b083      	sub	sp, #12
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
 8001ab4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
 8001ab6:	e7fe      	b.n	8001ab6 <_Error_Handler+0xa>

08001ab8 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t* file, uint32_t line)
{ 
 8001ab8:	b480      	push	{r7}
 8001aba:	b083      	sub	sp, #12
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
 8001ac0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     tex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8001ac2:	bf00      	nop
 8001ac4:	370c      	adds	r7, #12
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bc80      	pop	{r7}
 8001aca:	4770      	bx	lr

08001acc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b082      	sub	sp, #8
 8001ad0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001ad2:	4a25      	ldr	r2, [pc, #148]	; (8001b68 <HAL_MspInit+0x9c>)
 8001ad4:	4b24      	ldr	r3, [pc, #144]	; (8001b68 <HAL_MspInit+0x9c>)
 8001ad6:	699b      	ldr	r3, [r3, #24]
 8001ad8:	f043 0301 	orr.w	r3, r3, #1
 8001adc:	6193      	str	r3, [r2, #24]
 8001ade:	4b22      	ldr	r3, [pc, #136]	; (8001b68 <HAL_MspInit+0x9c>)
 8001ae0:	699b      	ldr	r3, [r3, #24]
 8001ae2:	f003 0301 	and.w	r3, r3, #1
 8001ae6:	603b      	str	r3, [r7, #0]
 8001ae8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001aea:	2003      	movs	r0, #3
 8001aec:	f001 fc78 	bl	80033e0 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8001af0:	2200      	movs	r2, #0
 8001af2:	2100      	movs	r1, #0
 8001af4:	f06f 000b 	mvn.w	r0, #11
 8001af8:	f001 fc92 	bl	8003420 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8001afc:	2200      	movs	r2, #0
 8001afe:	2100      	movs	r1, #0
 8001b00:	f06f 000a 	mvn.w	r0, #10
 8001b04:	f001 fc8c 	bl	8003420 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8001b08:	2200      	movs	r2, #0
 8001b0a:	2100      	movs	r1, #0
 8001b0c:	f06f 0009 	mvn.w	r0, #9
 8001b10:	f001 fc86 	bl	8003420 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8001b14:	2200      	movs	r2, #0
 8001b16:	2100      	movs	r1, #0
 8001b18:	f06f 0004 	mvn.w	r0, #4
 8001b1c:	f001 fc80 	bl	8003420 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8001b20:	2200      	movs	r2, #0
 8001b22:	2100      	movs	r1, #0
 8001b24:	f06f 0003 	mvn.w	r0, #3
 8001b28:	f001 fc7a 	bl	8003420 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	2100      	movs	r1, #0
 8001b30:	f06f 0001 	mvn.w	r0, #1
 8001b34:	f001 fc74 	bl	8003420 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001b38:	2200      	movs	r2, #0
 8001b3a:	2100      	movs	r1, #0
 8001b3c:	f04f 30ff 	mov.w	r0, #4294967295
 8001b40:	f001 fc6e 	bl	8003420 <HAL_NVIC_SetPriority>

    /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
    */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001b44:	4b09      	ldr	r3, [pc, #36]	; (8001b6c <HAL_MspInit+0xa0>)
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	607b      	str	r3, [r7, #4]
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001b50:	607b      	str	r3, [r7, #4]
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001b58:	607b      	str	r3, [r7, #4]
 8001b5a:	4a04      	ldr	r2, [pc, #16]	; (8001b6c <HAL_MspInit+0xa0>)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b60:	bf00      	nop
 8001b62:	3708      	adds	r7, #8
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bd80      	pop	{r7, pc}
 8001b68:	40021000 	.word	0x40021000
 8001b6c:	40010000 	.word	0x40010000

08001b70 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b74:	f000 fb08 	bl	8002188 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8001b78:	f001 fcca 	bl	8003510 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b7c:	bf00      	nop
 8001b7e:	bd80      	pop	{r7, pc}

08001b80 <DMA1_Channel1_IRQHandler>:

/**
* @brief This function handles DMA1 channel1 global interrupt.
*/
void DMA1_Channel1_IRQHandler(void)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001b84:	4802      	ldr	r0, [pc, #8]	; (8001b90 <DMA1_Channel1_IRQHandler+0x10>)
 8001b86:	f001 fef1 	bl	800396c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001b8a:	bf00      	nop
 8001b8c:	bd80      	pop	{r7, pc}
 8001b8e:	bf00      	nop
 8001b90:	20000098 	.word	0x20000098

08001b94 <ADC1_2_IRQHandler>:

/**
* @brief This function handles ADC1 and ADC2 global interrupts.
*/
void ADC1_2_IRQHandler(void)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001b98:	4802      	ldr	r0, [pc, #8]	; (8001ba4 <ADC1_2_IRQHandler+0x10>)
 8001b9a:	f000 fe8f 	bl	80028bc <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001b9e:	bf00      	nop
 8001ba0:	bd80      	pop	{r7, pc}
 8001ba2:	bf00      	nop
 8001ba4:	20000068 	.word	0x20000068

08001ba8 <TIM2_IRQHandler>:

/**
* @brief This function handles TIM2 global interrupt.
*/
void TIM2_IRQHandler(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001bac:	4802      	ldr	r0, [pc, #8]	; (8001bb8 <TIM2_IRQHandler+0x10>)
 8001bae:	f003 fdb1 	bl	8005714 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001bb2:	bf00      	nop
 8001bb4:	bd80      	pop	{r7, pc}
 8001bb6:	bf00      	nop
 8001bb8:	200001bc 	.word	0x200001bc

08001bbc <USART3_IRQHandler>:

/**
* @brief This function handles USART3 global interrupt.
*/
void USART3_IRQHandler(void)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001bc0:	4802      	ldr	r0, [pc, #8]	; (8001bcc <USART3_IRQHandler+0x10>)
 8001bc2:	f005 f873 	bl	8006cac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001bc6:	bf00      	nop
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	200001fc 	.word	0x200001fc

08001bd0 <EXTI15_10_IRQHandler>:

/**
* @brief This function handles EXTI line[15:10] interrupts.
*/
void EXTI15_10_IRQHandler(void)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001bd4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001bd8:	f002 fa6e 	bl	80040b8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001bdc:	bf00      	nop
 8001bde:	bd80      	pop	{r7, pc}

08001be0 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b08e      	sub	sp, #56	; 0x38
 8001be4:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;

  htim2.Instance = TIM2;
 8001be6:	4b39      	ldr	r3, [pc, #228]	; (8001ccc <MX_TIM2_Init+0xec>)
 8001be8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001bec:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1;
 8001bee:	4b37      	ldr	r3, [pc, #220]	; (8001ccc <MX_TIM2_Init+0xec>)
 8001bf0:	2201      	movs	r2, #1
 8001bf2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bf4:	4b35      	ldr	r3, [pc, #212]	; (8001ccc <MX_TIM2_Init+0xec>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 64000;
 8001bfa:	4b34      	ldr	r3, [pc, #208]	; (8001ccc <MX_TIM2_Init+0xec>)
 8001bfc:	f44f 427a 	mov.w	r2, #64000	; 0xfa00
 8001c00:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c02:	4b32      	ldr	r3, [pc, #200]	; (8001ccc <MX_TIM2_Init+0xec>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c08:	4b30      	ldr	r3, [pc, #192]	; (8001ccc <MX_TIM2_Init+0xec>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001c0e:	482f      	ldr	r0, [pc, #188]	; (8001ccc <MX_TIM2_Init+0xec>)
 8001c10:	f003 f94c 	bl	8004eac <HAL_TIM_Base_Init>
 8001c14:	4603      	mov	r3, r0
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d003      	beq.n	8001c22 <MX_TIM2_Init+0x42>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001c1a:	2144      	movs	r1, #68	; 0x44
 8001c1c:	482c      	ldr	r0, [pc, #176]	; (8001cd0 <MX_TIM2_Init+0xf0>)
 8001c1e:	f7ff ff45 	bl	8001aac <_Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c22:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c26:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001c28:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001c2c:	4619      	mov	r1, r3
 8001c2e:	4827      	ldr	r0, [pc, #156]	; (8001ccc <MX_TIM2_Init+0xec>)
 8001c30:	f003 ffe6 	bl	8005c00 <HAL_TIM_ConfigClockSource>
 8001c34:	4603      	mov	r3, r0
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d003      	beq.n	8001c42 <MX_TIM2_Init+0x62>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001c3a:	214a      	movs	r1, #74	; 0x4a
 8001c3c:	4824      	ldr	r0, [pc, #144]	; (8001cd0 <MX_TIM2_Init+0xf0>)
 8001c3e:	f7ff ff35 	bl	8001aac <_Error_Handler>
  }

  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001c42:	4822      	ldr	r0, [pc, #136]	; (8001ccc <MX_TIM2_Init+0xec>)
 8001c44:	f003 f9ee 	bl	8005024 <HAL_TIM_PWM_Init>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d003      	beq.n	8001c56 <MX_TIM2_Init+0x76>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001c4e:	214f      	movs	r1, #79	; 0x4f
 8001c50:	481f      	ldr	r0, [pc, #124]	; (8001cd0 <MX_TIM2_Init+0xf0>)
 8001c52:	f7ff ff2b 	bl	8001aac <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c56:	2300      	movs	r3, #0
 8001c58:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001c5e:	f107 0320 	add.w	r3, r7, #32
 8001c62:	4619      	mov	r1, r3
 8001c64:	4819      	ldr	r0, [pc, #100]	; (8001ccc <MX_TIM2_Init+0xec>)
 8001c66:	f004 fe7d 	bl	8006964 <HAL_TIMEx_MasterConfigSynchronization>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d003      	beq.n	8001c78 <MX_TIM2_Init+0x98>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001c70:	2156      	movs	r1, #86	; 0x56
 8001c72:	4817      	ldr	r0, [pc, #92]	; (8001cd0 <MX_TIM2_Init+0xf0>)
 8001c74:	f7ff ff1a 	bl	8001aac <_Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c78:	2360      	movs	r3, #96	; 0x60
 8001c7a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c80:	2300      	movs	r3, #0
 8001c82:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c84:	2300      	movs	r3, #0
 8001c86:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c88:	1d3b      	adds	r3, r7, #4
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	4619      	mov	r1, r3
 8001c8e:	480f      	ldr	r0, [pc, #60]	; (8001ccc <MX_TIM2_Init+0xec>)
 8001c90:	f003 fe48 	bl	8005924 <HAL_TIM_PWM_ConfigChannel>
 8001c94:	4603      	mov	r3, r0
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d003      	beq.n	8001ca2 <MX_TIM2_Init+0xc2>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001c9a:	215f      	movs	r1, #95	; 0x5f
 8001c9c:	480c      	ldr	r0, [pc, #48]	; (8001cd0 <MX_TIM2_Init+0xf0>)
 8001c9e:	f7ff ff05 	bl	8001aac <_Error_Handler>
  }

  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001ca2:	1d3b      	adds	r3, r7, #4
 8001ca4:	220c      	movs	r2, #12
 8001ca6:	4619      	mov	r1, r3
 8001ca8:	4808      	ldr	r0, [pc, #32]	; (8001ccc <MX_TIM2_Init+0xec>)
 8001caa:	f003 fe3b 	bl	8005924 <HAL_TIM_PWM_ConfigChannel>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d003      	beq.n	8001cbc <MX_TIM2_Init+0xdc>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001cb4:	2164      	movs	r1, #100	; 0x64
 8001cb6:	4806      	ldr	r0, [pc, #24]	; (8001cd0 <MX_TIM2_Init+0xf0>)
 8001cb8:	f7ff fef8 	bl	8001aac <_Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim2);
 8001cbc:	4803      	ldr	r0, [pc, #12]	; (8001ccc <MX_TIM2_Init+0xec>)
 8001cbe:	f000 f92d 	bl	8001f1c <HAL_TIM_MspPostInit>

}
 8001cc2:	bf00      	nop
 8001cc4:	3738      	adds	r7, #56	; 0x38
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	200001bc 	.word	0x200001bc
 8001cd0:	08007438 	.word	0x08007438

08001cd4 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b08c      	sub	sp, #48	; 0x30
 8001cd8:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim3.Instance = TIM3;
 8001cda:	4b23      	ldr	r3, [pc, #140]	; (8001d68 <MX_TIM3_Init+0x94>)
 8001cdc:	4a23      	ldr	r2, [pc, #140]	; (8001d6c <MX_TIM3_Init+0x98>)
 8001cde:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001ce0:	4b21      	ldr	r3, [pc, #132]	; (8001d68 <MX_TIM3_Init+0x94>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ce6:	4b20      	ldr	r3, [pc, #128]	; (8001d68 <MX_TIM3_Init+0x94>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0xFFFF;
 8001cec:	4b1e      	ldr	r3, [pc, #120]	; (8001d68 <MX_TIM3_Init+0x94>)
 8001cee:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001cf2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cf4:	4b1c      	ldr	r3, [pc, #112]	; (8001d68 <MX_TIM3_Init+0x94>)
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001cfa:	4b1b      	ldr	r3, [pc, #108]	; (8001d68 <MX_TIM3_Init+0x94>)
 8001cfc:	2280      	movs	r2, #128	; 0x80
 8001cfe:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001d00:	2303      	movs	r3, #3
 8001d02:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001d04:	2300      	movs	r3, #0
 8001d06:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001d08:	2301      	movs	r3, #1
 8001d0a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 8;
 8001d10:	2308      	movs	r3, #8
 8001d12:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001d14:	2300      	movs	r3, #0
 8001d16:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001d18:	2301      	movs	r3, #1
 8001d1a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 8;
 8001d20:	2308      	movs	r3, #8
 8001d22:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001d24:	f107 030c 	add.w	r3, r7, #12
 8001d28:	4619      	mov	r1, r3
 8001d2a:	480f      	ldr	r0, [pc, #60]	; (8001d68 <MX_TIM3_Init+0x94>)
 8001d2c:	f003 fb1e 	bl	800536c <HAL_TIM_Encoder_Init>
 8001d30:	4603      	mov	r3, r0
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d003      	beq.n	8001d3e <MX_TIM3_Init+0x6a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001d36:	2181      	movs	r1, #129	; 0x81
 8001d38:	480d      	ldr	r0, [pc, #52]	; (8001d70 <MX_TIM3_Init+0x9c>)
 8001d3a:	f7ff feb7 	bl	8001aac <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d42:	2300      	movs	r3, #0
 8001d44:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001d46:	1d3b      	adds	r3, r7, #4
 8001d48:	4619      	mov	r1, r3
 8001d4a:	4807      	ldr	r0, [pc, #28]	; (8001d68 <MX_TIM3_Init+0x94>)
 8001d4c:	f004 fe0a 	bl	8006964 <HAL_TIMEx_MasterConfigSynchronization>
 8001d50:	4603      	mov	r3, r0
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d003      	beq.n	8001d5e <MX_TIM3_Init+0x8a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001d56:	2188      	movs	r1, #136	; 0x88
 8001d58:	4805      	ldr	r0, [pc, #20]	; (8001d70 <MX_TIM3_Init+0x9c>)
 8001d5a:	f7ff fea7 	bl	8001aac <_Error_Handler>
  }

}
 8001d5e:	bf00      	nop
 8001d60:	3730      	adds	r7, #48	; 0x30
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	2000017c 	.word	0x2000017c
 8001d6c:	40000400 	.word	0x40000400
 8001d70:	08007438 	.word	0x08007438

08001d74 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b08c      	sub	sp, #48	; 0x30
 8001d78:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim4.Instance = TIM4;
 8001d7a:	4b23      	ldr	r3, [pc, #140]	; (8001e08 <MX_TIM4_Init+0x94>)
 8001d7c:	4a23      	ldr	r2, [pc, #140]	; (8001e0c <MX_TIM4_Init+0x98>)
 8001d7e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001d80:	4b21      	ldr	r3, [pc, #132]	; (8001e08 <MX_TIM4_Init+0x94>)
 8001d82:	2200      	movs	r2, #0
 8001d84:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d86:	4b20      	ldr	r3, [pc, #128]	; (8001e08 <MX_TIM4_Init+0x94>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 0xFFFF;
 8001d8c:	4b1e      	ldr	r3, [pc, #120]	; (8001e08 <MX_TIM4_Init+0x94>)
 8001d8e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001d92:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d94:	4b1c      	ldr	r3, [pc, #112]	; (8001e08 <MX_TIM4_Init+0x94>)
 8001d96:	2200      	movs	r2, #0
 8001d98:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001d9a:	4b1b      	ldr	r3, [pc, #108]	; (8001e08 <MX_TIM4_Init+0x94>)
 8001d9c:	2280      	movs	r2, #128	; 0x80
 8001d9e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001da0:	2303      	movs	r3, #3
 8001da2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001da4:	2300      	movs	r3, #0
 8001da6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001da8:	2301      	movs	r3, #1
 8001daa:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001dac:	2300      	movs	r3, #0
 8001dae:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 8;
 8001db0:	2308      	movs	r3, #8
 8001db2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001db4:	2300      	movs	r3, #0
 8001db6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001db8:	2301      	movs	r3, #1
 8001dba:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 8;
 8001dc0:	2308      	movs	r3, #8
 8001dc2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001dc4:	f107 030c 	add.w	r3, r7, #12
 8001dc8:	4619      	mov	r1, r3
 8001dca:	480f      	ldr	r0, [pc, #60]	; (8001e08 <MX_TIM4_Init+0x94>)
 8001dcc:	f003 face 	bl	800536c <HAL_TIM_Encoder_Init>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d003      	beq.n	8001dde <MX_TIM4_Init+0x6a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001dd6:	21a3      	movs	r1, #163	; 0xa3
 8001dd8:	480d      	ldr	r0, [pc, #52]	; (8001e10 <MX_TIM4_Init+0x9c>)
 8001dda:	f7ff fe67 	bl	8001aac <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001dde:	2300      	movs	r3, #0
 8001de0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001de2:	2300      	movs	r3, #0
 8001de4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001de6:	1d3b      	adds	r3, r7, #4
 8001de8:	4619      	mov	r1, r3
 8001dea:	4807      	ldr	r0, [pc, #28]	; (8001e08 <MX_TIM4_Init+0x94>)
 8001dec:	f004 fdba 	bl	8006964 <HAL_TIMEx_MasterConfigSynchronization>
 8001df0:	4603      	mov	r3, r0
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d003      	beq.n	8001dfe <MX_TIM4_Init+0x8a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001df6:	21aa      	movs	r1, #170	; 0xaa
 8001df8:	4805      	ldr	r0, [pc, #20]	; (8001e10 <MX_TIM4_Init+0x9c>)
 8001dfa:	f7ff fe57 	bl	8001aac <_Error_Handler>
  }

}
 8001dfe:	bf00      	nop
 8001e00:	3730      	adds	r7, #48	; 0x30
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	2000013c 	.word	0x2000013c
 8001e0c:	40000800 	.word	0x40000800
 8001e10:	08007438 	.word	0x08007438

08001e14 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b084      	sub	sp, #16
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e24:	d113      	bne.n	8001e4e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001e26:	4a0c      	ldr	r2, [pc, #48]	; (8001e58 <HAL_TIM_Base_MspInit+0x44>)
 8001e28:	4b0b      	ldr	r3, [pc, #44]	; (8001e58 <HAL_TIM_Base_MspInit+0x44>)
 8001e2a:	69db      	ldr	r3, [r3, #28]
 8001e2c:	f043 0301 	orr.w	r3, r3, #1
 8001e30:	61d3      	str	r3, [r2, #28]
 8001e32:	4b09      	ldr	r3, [pc, #36]	; (8001e58 <HAL_TIM_Base_MspInit+0x44>)
 8001e34:	69db      	ldr	r3, [r3, #28]
 8001e36:	f003 0301 	and.w	r3, r3, #1
 8001e3a:	60fb      	str	r3, [r7, #12]
 8001e3c:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001e3e:	2200      	movs	r2, #0
 8001e40:	2100      	movs	r1, #0
 8001e42:	201c      	movs	r0, #28
 8001e44:	f001 faec 	bl	8003420 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001e48:	201c      	movs	r0, #28
 8001e4a:	f001 fb15 	bl	8003478 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001e4e:	bf00      	nop
 8001e50:	3710      	adds	r7, #16
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	bf00      	nop
 8001e58:	40021000 	.word	0x40021000

08001e5c <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b08a      	sub	sp, #40	; 0x28
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(tim_encoderHandle->Instance==TIM3)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	4a27      	ldr	r2, [pc, #156]	; (8001f08 <HAL_TIM_Encoder_MspInit+0xac>)
 8001e6a:	4293      	cmp	r3, r2
 8001e6c:	d12a      	bne.n	8001ec4 <HAL_TIM_Encoder_MspInit+0x68>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001e6e:	4a27      	ldr	r2, [pc, #156]	; (8001f0c <HAL_TIM_Encoder_MspInit+0xb0>)
 8001e70:	4b26      	ldr	r3, [pc, #152]	; (8001f0c <HAL_TIM_Encoder_MspInit+0xb0>)
 8001e72:	69db      	ldr	r3, [r3, #28]
 8001e74:	f043 0302 	orr.w	r3, r3, #2
 8001e78:	61d3      	str	r3, [r2, #28]
 8001e7a:	4b24      	ldr	r3, [pc, #144]	; (8001f0c <HAL_TIM_Encoder_MspInit+0xb0>)
 8001e7c:	69db      	ldr	r3, [r3, #28]
 8001e7e:	f003 0302 	and.w	r3, r3, #2
 8001e82:	613b      	str	r3, [r7, #16]
 8001e84:	693b      	ldr	r3, [r7, #16]
  
    /**TIM3 GPIO Configuration    
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2 
    */
    GPIO_InitStruct.Pin = ENC1A_Pin|ENC1B_Pin;
 8001e86:	2330      	movs	r3, #48	; 0x30
 8001e88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e92:	f107 0314 	add.w	r3, r7, #20
 8001e96:	4619      	mov	r1, r3
 8001e98:	481d      	ldr	r0, [pc, #116]	; (8001f10 <HAL_TIM_Encoder_MspInit+0xb4>)
 8001e9a:	f001 fea7 	bl	8003bec <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 8001e9e:	4b1d      	ldr	r3, [pc, #116]	; (8001f14 <HAL_TIM_Encoder_MspInit+0xb8>)
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	627b      	str	r3, [r7, #36]	; 0x24
 8001ea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ea6:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8001eaa:	627b      	str	r3, [r7, #36]	; 0x24
 8001eac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eae:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001eb2:	627b      	str	r3, [r7, #36]	; 0x24
 8001eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eb6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001eba:	627b      	str	r3, [r7, #36]	; 0x24
 8001ebc:	4a15      	ldr	r2, [pc, #84]	; (8001f14 <HAL_TIM_Encoder_MspInit+0xb8>)
 8001ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ec0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001ec2:	e01c      	b.n	8001efe <HAL_TIM_Encoder_MspInit+0xa2>
  else if(tim_encoderHandle->Instance==TIM4)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4a13      	ldr	r2, [pc, #76]	; (8001f18 <HAL_TIM_Encoder_MspInit+0xbc>)
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	d117      	bne.n	8001efe <HAL_TIM_Encoder_MspInit+0xa2>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001ece:	4a0f      	ldr	r2, [pc, #60]	; (8001f0c <HAL_TIM_Encoder_MspInit+0xb0>)
 8001ed0:	4b0e      	ldr	r3, [pc, #56]	; (8001f0c <HAL_TIM_Encoder_MspInit+0xb0>)
 8001ed2:	69db      	ldr	r3, [r3, #28]
 8001ed4:	f043 0304 	orr.w	r3, r3, #4
 8001ed8:	61d3      	str	r3, [r2, #28]
 8001eda:	4b0c      	ldr	r3, [pc, #48]	; (8001f0c <HAL_TIM_Encoder_MspInit+0xb0>)
 8001edc:	69db      	ldr	r3, [r3, #28]
 8001ede:	f003 0304 	and.w	r3, r3, #4
 8001ee2:	60fb      	str	r3, [r7, #12]
 8001ee4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENC2A_Pin|ENC2B_Pin;
 8001ee6:	23c0      	movs	r3, #192	; 0xc0
 8001ee8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001eea:	2300      	movs	r3, #0
 8001eec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ef2:	f107 0314 	add.w	r3, r7, #20
 8001ef6:	4619      	mov	r1, r3
 8001ef8:	4805      	ldr	r0, [pc, #20]	; (8001f10 <HAL_TIM_Encoder_MspInit+0xb4>)
 8001efa:	f001 fe77 	bl	8003bec <HAL_GPIO_Init>
}
 8001efe:	bf00      	nop
 8001f00:	3728      	adds	r7, #40	; 0x28
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}
 8001f06:	bf00      	nop
 8001f08:	40000400 	.word	0x40000400
 8001f0c:	40021000 	.word	0x40021000
 8001f10:	40010c00 	.word	0x40010c00
 8001f14:	40010000 	.word	0x40010000
 8001f18:	40000800 	.word	0x40000800

08001f1c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b088      	sub	sp, #32
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(timHandle->Instance==TIM2)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f2c:	d12b      	bne.n	8001f86 <HAL_TIM_MspPostInit+0x6a>
  
    /**TIM2 GPIO Configuration    
    PB11     ------> TIM2_CH4
    PA15     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = PWMD_Pin;
 8001f2e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001f32:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f34:	2302      	movs	r3, #2
 8001f36:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f38:	2302      	movs	r3, #2
 8001f3a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(PWMD_GPIO_Port, &GPIO_InitStruct);
 8001f3c:	f107 030c 	add.w	r3, r7, #12
 8001f40:	4619      	mov	r1, r3
 8001f42:	4813      	ldr	r0, [pc, #76]	; (8001f90 <HAL_TIM_MspPostInit+0x74>)
 8001f44:	f001 fe52 	bl	8003bec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PWMG_Pin;
 8001f48:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001f4c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f4e:	2302      	movs	r3, #2
 8001f50:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f52:	2302      	movs	r3, #2
 8001f54:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(PWMG_GPIO_Port, &GPIO_InitStruct);
 8001f56:	f107 030c 	add.w	r3, r7, #12
 8001f5a:	4619      	mov	r1, r3
 8001f5c:	480d      	ldr	r0, [pc, #52]	; (8001f94 <HAL_TIM_MspPostInit+0x78>)
 8001f5e:	f001 fe45 	bl	8003bec <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_ENABLE();
 8001f62:	4b0d      	ldr	r3, [pc, #52]	; (8001f98 <HAL_TIM_MspPostInit+0x7c>)
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	61fb      	str	r3, [r7, #28]
 8001f68:	69fb      	ldr	r3, [r7, #28]
 8001f6a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f6e:	61fb      	str	r3, [r7, #28]
 8001f70:	69fb      	ldr	r3, [r7, #28]
 8001f72:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001f76:	61fb      	str	r3, [r7, #28]
 8001f78:	69fb      	ldr	r3, [r7, #28]
 8001f7a:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8001f7e:	61fb      	str	r3, [r7, #28]
 8001f80:	4a05      	ldr	r2, [pc, #20]	; (8001f98 <HAL_TIM_MspPostInit+0x7c>)
 8001f82:	69fb      	ldr	r3, [r7, #28]
 8001f84:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001f86:	bf00      	nop
 8001f88:	3720      	adds	r7, #32
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	40010c00 	.word	0x40010c00
 8001f94:	40010800 	.word	0x40010800
 8001f98:	40010000 	.word	0x40010000

08001f9c <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8001fa0:	4b12      	ldr	r3, [pc, #72]	; (8001fec <MX_USART3_UART_Init+0x50>)
 8001fa2:	4a13      	ldr	r2, [pc, #76]	; (8001ff0 <MX_USART3_UART_Init+0x54>)
 8001fa4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001fa6:	4b11      	ldr	r3, [pc, #68]	; (8001fec <MX_USART3_UART_Init+0x50>)
 8001fa8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001fac:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001fae:	4b0f      	ldr	r3, [pc, #60]	; (8001fec <MX_USART3_UART_Init+0x50>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001fb4:	4b0d      	ldr	r3, [pc, #52]	; (8001fec <MX_USART3_UART_Init+0x50>)
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001fba:	4b0c      	ldr	r3, [pc, #48]	; (8001fec <MX_USART3_UART_Init+0x50>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001fc0:	4b0a      	ldr	r3, [pc, #40]	; (8001fec <MX_USART3_UART_Init+0x50>)
 8001fc2:	220c      	movs	r2, #12
 8001fc4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fc6:	4b09      	ldr	r3, [pc, #36]	; (8001fec <MX_USART3_UART_Init+0x50>)
 8001fc8:	2200      	movs	r2, #0
 8001fca:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fcc:	4b07      	ldr	r3, [pc, #28]	; (8001fec <MX_USART3_UART_Init+0x50>)
 8001fce:	2200      	movs	r2, #0
 8001fd0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001fd2:	4806      	ldr	r0, [pc, #24]	; (8001fec <MX_USART3_UART_Init+0x50>)
 8001fd4:	f004 fd6e 	bl	8006ab4 <HAL_UART_Init>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d003      	beq.n	8001fe6 <MX_USART3_UART_Init+0x4a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001fde:	2142      	movs	r1, #66	; 0x42
 8001fe0:	4804      	ldr	r0, [pc, #16]	; (8001ff4 <MX_USART3_UART_Init+0x58>)
 8001fe2:	f7ff fd63 	bl	8001aac <_Error_Handler>
  }

}
 8001fe6:	bf00      	nop
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	bf00      	nop
 8001fec:	200001fc 	.word	0x200001fc
 8001ff0:	40004800 	.word	0x40004800
 8001ff4:	0800744c 	.word	0x0800744c

08001ff8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b088      	sub	sp, #32
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(uartHandle->Instance==USART3)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a1f      	ldr	r2, [pc, #124]	; (8002084 <HAL_UART_MspInit+0x8c>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d137      	bne.n	800207a <HAL_UART_MspInit+0x82>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800200a:	4a1f      	ldr	r2, [pc, #124]	; (8002088 <HAL_UART_MspInit+0x90>)
 800200c:	4b1e      	ldr	r3, [pc, #120]	; (8002088 <HAL_UART_MspInit+0x90>)
 800200e:	69db      	ldr	r3, [r3, #28]
 8002010:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002014:	61d3      	str	r3, [r2, #28]
 8002016:	4b1c      	ldr	r3, [pc, #112]	; (8002088 <HAL_UART_MspInit+0x90>)
 8002018:	69db      	ldr	r3, [r3, #28]
 800201a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800201e:	60bb      	str	r3, [r7, #8]
 8002020:	68bb      	ldr	r3, [r7, #8]
  
    /**USART3 GPIO Configuration    
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX 
    */
    GPIO_InitStruct.Pin = BLE_RX_Pin;
 8002022:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002026:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002028:	2302      	movs	r3, #2
 800202a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800202c:	2303      	movs	r3, #3
 800202e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(BLE_RX_GPIO_Port, &GPIO_InitStruct);
 8002030:	f107 030c 	add.w	r3, r7, #12
 8002034:	4619      	mov	r1, r3
 8002036:	4815      	ldr	r0, [pc, #84]	; (800208c <HAL_UART_MspInit+0x94>)
 8002038:	f001 fdd8 	bl	8003bec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BLE_TX_Pin;
 800203c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002040:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002042:	2300      	movs	r3, #0
 8002044:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002046:	2300      	movs	r3, #0
 8002048:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(BLE_TX_GPIO_Port, &GPIO_InitStruct);
 800204a:	f107 030c 	add.w	r3, r7, #12
 800204e:	4619      	mov	r1, r3
 8002050:	480e      	ldr	r0, [pc, #56]	; (800208c <HAL_UART_MspInit+0x94>)
 8002052:	f001 fdcb 	bl	8003bec <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART3_PARTIAL();
 8002056:	4b0e      	ldr	r3, [pc, #56]	; (8002090 <HAL_UART_MspInit+0x98>)
 8002058:	685b      	ldr	r3, [r3, #4]
 800205a:	61fb      	str	r3, [r7, #28]
 800205c:	69fb      	ldr	r3, [r7, #28]
 800205e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002062:	61fb      	str	r3, [r7, #28]
 8002064:	69fb      	ldr	r3, [r7, #28]
 8002066:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800206a:	61fb      	str	r3, [r7, #28]
 800206c:	69fb      	ldr	r3, [r7, #28]
 800206e:	f043 0310 	orr.w	r3, r3, #16
 8002072:	61fb      	str	r3, [r7, #28]
 8002074:	4a06      	ldr	r2, [pc, #24]	; (8002090 <HAL_UART_MspInit+0x98>)
 8002076:	69fb      	ldr	r3, [r7, #28]
 8002078:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800207a:	bf00      	nop
 800207c:	3720      	adds	r7, #32
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}
 8002082:	bf00      	nop
 8002084:	40004800 	.word	0x40004800
 8002088:	40021000 	.word	0x40021000
 800208c:	40011000 	.word	0x40011000
 8002090:	40010000 	.word	0x40010000

08002094 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002094:	b480      	push	{r7}
 8002096:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8002098:	4a15      	ldr	r2, [pc, #84]	; (80020f0 <SystemInit+0x5c>)
 800209a:	4b15      	ldr	r3, [pc, #84]	; (80020f0 <SystemInit+0x5c>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f043 0301 	orr.w	r3, r3, #1
 80020a2:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80020a4:	4912      	ldr	r1, [pc, #72]	; (80020f0 <SystemInit+0x5c>)
 80020a6:	4b12      	ldr	r3, [pc, #72]	; (80020f0 <SystemInit+0x5c>)
 80020a8:	685a      	ldr	r2, [r3, #4]
 80020aa:	4b12      	ldr	r3, [pc, #72]	; (80020f4 <SystemInit+0x60>)
 80020ac:	4013      	ands	r3, r2
 80020ae:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80020b0:	4a0f      	ldr	r2, [pc, #60]	; (80020f0 <SystemInit+0x5c>)
 80020b2:	4b0f      	ldr	r3, [pc, #60]	; (80020f0 <SystemInit+0x5c>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80020ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80020be:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80020c0:	4a0b      	ldr	r2, [pc, #44]	; (80020f0 <SystemInit+0x5c>)
 80020c2:	4b0b      	ldr	r3, [pc, #44]	; (80020f0 <SystemInit+0x5c>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80020ca:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80020cc:	4a08      	ldr	r2, [pc, #32]	; (80020f0 <SystemInit+0x5c>)
 80020ce:	4b08      	ldr	r3, [pc, #32]	; (80020f0 <SystemInit+0x5c>)
 80020d0:	685b      	ldr	r3, [r3, #4]
 80020d2:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80020d6:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80020d8:	4b05      	ldr	r3, [pc, #20]	; (80020f0 <SystemInit+0x5c>)
 80020da:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80020de:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80020e0:	4b05      	ldr	r3, [pc, #20]	; (80020f8 <SystemInit+0x64>)
 80020e2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80020e6:	609a      	str	r2, [r3, #8]
#endif 
}
 80020e8:	bf00      	nop
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bc80      	pop	{r7}
 80020ee:	4770      	bx	lr
 80020f0:	40021000 	.word	0x40021000
 80020f4:	f8ff0000 	.word	0xf8ff0000
 80020f8:	e000ed00 	.word	0xe000ed00

080020fc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002100:	4a08      	ldr	r2, [pc, #32]	; (8002124 <HAL_Init+0x28>)
 8002102:	4b08      	ldr	r3, [pc, #32]	; (8002124 <HAL_Init+0x28>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f043 0310 	orr.w	r3, r3, #16
 800210a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800210c:	2003      	movs	r0, #3
 800210e:	f001 f967 	bl	80033e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002112:	2000      	movs	r0, #0
 8002114:	f000 f808 	bl	8002128 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002118:	f7ff fcd8 	bl	8001acc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800211c:	2300      	movs	r3, #0
}
 800211e:	4618      	mov	r0, r3
 8002120:	bd80      	pop	{r7, pc}
 8002122:	bf00      	nop
 8002124:	40022000 	.word	0x40022000

08002128 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b082      	sub	sp, #8
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002130:	4b12      	ldr	r3, [pc, #72]	; (800217c <HAL_InitTick+0x54>)
 8002132:	681a      	ldr	r2, [r3, #0]
 8002134:	4b12      	ldr	r3, [pc, #72]	; (8002180 <HAL_InitTick+0x58>)
 8002136:	781b      	ldrb	r3, [r3, #0]
 8002138:	4619      	mov	r1, r3
 800213a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800213e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002142:	fbb2 f3f3 	udiv	r3, r2, r3
 8002146:	4618      	mov	r0, r3
 8002148:	f001 f9ae 	bl	80034a8 <HAL_SYSTICK_Config>
 800214c:	4603      	mov	r3, r0
 800214e:	2b00      	cmp	r3, #0
 8002150:	d001      	beq.n	8002156 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002152:	2301      	movs	r3, #1
 8002154:	e00e      	b.n	8002174 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2b0f      	cmp	r3, #15
 800215a:	d80a      	bhi.n	8002172 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800215c:	2200      	movs	r2, #0
 800215e:	6879      	ldr	r1, [r7, #4]
 8002160:	f04f 30ff 	mov.w	r0, #4294967295
 8002164:	f001 f95c 	bl	8003420 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002168:	4a06      	ldr	r2, [pc, #24]	; (8002184 <HAL_InitTick+0x5c>)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800216e:	2300      	movs	r3, #0
 8002170:	e000      	b.n	8002174 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002172:	2301      	movs	r3, #1
}
 8002174:	4618      	mov	r0, r3
 8002176:	3708      	adds	r7, #8
 8002178:	46bd      	mov	sp, r7
 800217a:	bd80      	pop	{r7, pc}
 800217c:	20000000 	.word	0x20000000
 8002180:	20000008 	.word	0x20000008
 8002184:	20000004 	.word	0x20000004

08002188 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002188:	b480      	push	{r7}
 800218a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800218c:	4b05      	ldr	r3, [pc, #20]	; (80021a4 <HAL_IncTick+0x1c>)
 800218e:	781b      	ldrb	r3, [r3, #0]
 8002190:	461a      	mov	r2, r3
 8002192:	4b05      	ldr	r3, [pc, #20]	; (80021a8 <HAL_IncTick+0x20>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	4413      	add	r3, r2
 8002198:	4a03      	ldr	r2, [pc, #12]	; (80021a8 <HAL_IncTick+0x20>)
 800219a:	6013      	str	r3, [r2, #0]
}
 800219c:	bf00      	nop
 800219e:	46bd      	mov	sp, r7
 80021a0:	bc80      	pop	{r7}
 80021a2:	4770      	bx	lr
 80021a4:	20000008 	.word	0x20000008
 80021a8:	2000023c 	.word	0x2000023c

080021ac <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021ac:	b480      	push	{r7}
 80021ae:	af00      	add	r7, sp, #0
  return uwTick;
 80021b0:	4b02      	ldr	r3, [pc, #8]	; (80021bc <HAL_GetTick+0x10>)
 80021b2:	681b      	ldr	r3, [r3, #0]
}
 80021b4:	4618      	mov	r0, r3
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bc80      	pop	{r7}
 80021ba:	4770      	bx	lr
 80021bc:	2000023c 	.word	0x2000023c

080021c0 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 80021c0:	b480      	push	{r7}
 80021c2:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 80021c4:	4a04      	ldr	r2, [pc, #16]	; (80021d8 <HAL_SuspendTick+0x18>)
 80021c6:	4b04      	ldr	r3, [pc, #16]	; (80021d8 <HAL_SuspendTick+0x18>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f023 0302 	bic.w	r3, r3, #2
 80021ce:	6013      	str	r3, [r2, #0]
}
 80021d0:	bf00      	nop
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bc80      	pop	{r7}
 80021d6:	4770      	bx	lr
 80021d8:	e000e010 	.word	0xe000e010

080021dc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b086      	sub	sp, #24
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021e4:	2300      	movs	r3, #0
 80021e6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80021e8:	2300      	movs	r3, #0
 80021ea:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80021ec:	2300      	movs	r3, #0
 80021ee:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80021f0:	2300      	movs	r3, #0
 80021f2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d101      	bne.n	80021fe <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80021fa:	2301      	movs	r3, #1
 80021fc:	e153      	b.n	80024a6 <HAL_ADC_Init+0x2ca>
  }
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4a9f      	ldr	r2, [pc, #636]	; (8002480 <HAL_ADC_Init+0x2a4>)
 8002204:	4293      	cmp	r3, r2
 8002206:	d009      	beq.n	800221c <HAL_ADC_Init+0x40>
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4a9d      	ldr	r2, [pc, #628]	; (8002484 <HAL_ADC_Init+0x2a8>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d004      	beq.n	800221c <HAL_ADC_Init+0x40>
 8002212:	f44f 71c1 	mov.w	r1, #386	; 0x182
 8002216:	489c      	ldr	r0, [pc, #624]	; (8002488 <HAL_ADC_Init+0x2ac>)
 8002218:	f7ff fc4e 	bl	8001ab8 <assert_failed>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	685b      	ldr	r3, [r3, #4]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d009      	beq.n	8002238 <HAL_ADC_Init+0x5c>
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800222c:	d004      	beq.n	8002238 <HAL_ADC_Init+0x5c>
 800222e:	f240 1183 	movw	r1, #387	; 0x183
 8002232:	4895      	ldr	r0, [pc, #596]	; (8002488 <HAL_ADC_Init+0x2ac>)
 8002234:	f7ff fc40 	bl	8001ab8 <assert_failed>
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	689b      	ldr	r3, [r3, #8]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d009      	beq.n	8002254 <HAL_ADC_Init+0x78>
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	689b      	ldr	r3, [r3, #8]
 8002244:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002248:	d004      	beq.n	8002254 <HAL_ADC_Init+0x78>
 800224a:	f44f 71c2 	mov.w	r1, #388	; 0x184
 800224e:	488e      	ldr	r0, [pc, #568]	; (8002488 <HAL_ADC_Init+0x2ac>)
 8002250:	f7ff fc32 	bl	8001ab8 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	68db      	ldr	r3, [r3, #12]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d008      	beq.n	800226e <HAL_ADC_Init+0x92>
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	68db      	ldr	r3, [r3, #12]
 8002260:	2b01      	cmp	r3, #1
 8002262:	d004      	beq.n	800226e <HAL_ADC_Init+0x92>
 8002264:	f240 1185 	movw	r1, #389	; 0x185
 8002268:	4887      	ldr	r0, [pc, #540]	; (8002488 <HAL_ADC_Init+0x2ac>)
 800226a:	f7ff fc25 	bl	8001ab8 <assert_failed>
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	69db      	ldr	r3, [r3, #28]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d022      	beq.n	80022bc <HAL_ADC_Init+0xe0>
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	69db      	ldr	r3, [r3, #28]
 800227a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800227e:	d01d      	beq.n	80022bc <HAL_ADC_Init+0xe0>
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	69db      	ldr	r3, [r3, #28]
 8002284:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8002288:	d018      	beq.n	80022bc <HAL_ADC_Init+0xe0>
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	69db      	ldr	r3, [r3, #28]
 800228e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002292:	d013      	beq.n	80022bc <HAL_ADC_Init+0xe0>
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	69db      	ldr	r3, [r3, #28]
 8002298:	f5b3 2f20 	cmp.w	r3, #655360	; 0xa0000
 800229c:	d00e      	beq.n	80022bc <HAL_ADC_Init+0xe0>
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	69db      	ldr	r3, [r3, #28]
 80022a2:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80022a6:	d009      	beq.n	80022bc <HAL_ADC_Init+0xe0>
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	69db      	ldr	r3, [r3, #28]
 80022ac:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80022b0:	d004      	beq.n	80022bc <HAL_ADC_Init+0xe0>
 80022b2:	f44f 71c3 	mov.w	r1, #390	; 0x186
 80022b6:	4874      	ldr	r0, [pc, #464]	; (8002488 <HAL_ADC_Init+0x2ac>)
 80022b8:	f7ff fbfe 	bl	8001ab8 <assert_failed>
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	689b      	ldr	r3, [r3, #8]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d02a      	beq.n	800231a <HAL_ADC_Init+0x13e>
  {
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	691b      	ldr	r3, [r3, #16]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d003      	beq.n	80022d4 <HAL_ADC_Init+0xf8>
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	691b      	ldr	r3, [r3, #16]
 80022d0:	2b10      	cmp	r3, #16
 80022d2:	d904      	bls.n	80022de <HAL_ADC_Init+0x102>
 80022d4:	f44f 71c5 	mov.w	r1, #394	; 0x18a
 80022d8:	486b      	ldr	r0, [pc, #428]	; (8002488 <HAL_ADC_Init+0x2ac>)
 80022da:	f7ff fbed 	bl	8001ab8 <assert_failed>
    assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	695b      	ldr	r3, [r3, #20]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d008      	beq.n	80022f8 <HAL_ADC_Init+0x11c>
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	695b      	ldr	r3, [r3, #20]
 80022ea:	2b01      	cmp	r3, #1
 80022ec:	d004      	beq.n	80022f8 <HAL_ADC_Init+0x11c>
 80022ee:	f240 118b 	movw	r1, #395	; 0x18b
 80022f2:	4865      	ldr	r0, [pc, #404]	; (8002488 <HAL_ADC_Init+0x2ac>)
 80022f4:	f7ff fbe0 	bl	8001ab8 <assert_failed>
    if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	695b      	ldr	r3, [r3, #20]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d00c      	beq.n	800231a <HAL_ADC_Init+0x13e>
    {
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	699b      	ldr	r3, [r3, #24]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d003      	beq.n	8002310 <HAL_ADC_Init+0x134>
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	699b      	ldr	r3, [r3, #24]
 800230c:	2b08      	cmp	r3, #8
 800230e:	d904      	bls.n	800231a <HAL_ADC_Init+0x13e>
 8002310:	f44f 71c7 	mov.w	r1, #398	; 0x18e
 8002314:	485c      	ldr	r0, [pc, #368]	; (8002488 <HAL_ADC_Init+0x2ac>)
 8002316:	f7ff fbcf 	bl	8001ab8 <assert_failed>
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800231e:	2b00      	cmp	r3, #0
 8002320:	d109      	bne.n	8002336 <HAL_ADC_Init+0x15a>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	2200      	movs	r2, #0
 8002326:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2200      	movs	r2, #0
 800232c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002330:	6878      	ldr	r0, [r7, #4]
 8002332:	f7fd ffcd 	bl	80002d0 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002336:	6878      	ldr	r0, [r7, #4]
 8002338:	f000 fee2 	bl	8003100 <ADC_ConversionStop_Disable>
 800233c:	4603      	mov	r3, r0
 800233e:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002344:	f003 0310 	and.w	r3, r3, #16
 8002348:	2b00      	cmp	r3, #0
 800234a:	f040 80a3 	bne.w	8002494 <HAL_ADC_Init+0x2b8>
 800234e:	7dfb      	ldrb	r3, [r7, #23]
 8002350:	2b00      	cmp	r3, #0
 8002352:	f040 809f 	bne.w	8002494 <HAL_ADC_Init+0x2b8>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800235a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800235e:	f023 0302 	bic.w	r3, r3, #2
 8002362:	f043 0202 	orr.w	r2, r3, #2
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8002372:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	68db      	ldr	r3, [r3, #12]
 8002378:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 800237a:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 800237c:	68ba      	ldr	r2, [r7, #8]
 800237e:	4313      	orrs	r3, r2
 8002380:	60bb      	str	r3, [r7, #8]
    
    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	689b      	ldr	r3, [r3, #8]
 8002386:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800238a:	d003      	beq.n	8002394 <HAL_ADC_Init+0x1b8>
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	689b      	ldr	r3, [r3, #8]
 8002390:	2b01      	cmp	r3, #1
 8002392:	d102      	bne.n	800239a <HAL_ADC_Init+0x1be>
 8002394:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002398:	e000      	b.n	800239c <HAL_ADC_Init+0x1c0>
 800239a:	2300      	movs	r3, #0
 800239c:	693a      	ldr	r2, [r7, #16]
 800239e:	4313      	orrs	r3, r2
 80023a0:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	695b      	ldr	r3, [r3, #20]
 80023a6:	2b01      	cmp	r3, #1
 80023a8:	d119      	bne.n	80023de <HAL_ADC_Init+0x202>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	68db      	ldr	r3, [r3, #12]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d109      	bne.n	80023c6 <HAL_ADC_Init+0x1ea>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	699b      	ldr	r3, [r3, #24]
 80023b6:	3b01      	subs	r3, #1
 80023b8:	035a      	lsls	r2, r3, #13
 80023ba:	693b      	ldr	r3, [r7, #16]
 80023bc:	4313      	orrs	r3, r2
 80023be:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80023c2:	613b      	str	r3, [r7, #16]
 80023c4:	e00b      	b.n	80023de <HAL_ADC_Init+0x202>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023ca:	f043 0220 	orr.w	r2, r3, #32
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023d6:	f043 0201 	orr.w	r2, r3, #1
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	687a      	ldr	r2, [r7, #4]
 80023e4:	6812      	ldr	r2, [r2, #0]
 80023e6:	6852      	ldr	r2, [r2, #4]
 80023e8:	f422 4169 	bic.w	r1, r2, #59648	; 0xe900
 80023ec:	693a      	ldr	r2, [r7, #16]
 80023ee:	430a      	orrs	r2, r1
 80023f0:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681a      	ldr	r2, [r3, #0]
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	6899      	ldr	r1, [r3, #8]
 80023fc:	4b23      	ldr	r3, [pc, #140]	; (800248c <HAL_ADC_Init+0x2b0>)
 80023fe:	400b      	ands	r3, r1
 8002400:	68b9      	ldr	r1, [r7, #8]
 8002402:	430b      	orrs	r3, r1
 8002404:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	689b      	ldr	r3, [r3, #8]
 800240a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800240e:	d003      	beq.n	8002418 <HAL_ADC_Init+0x23c>
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	689b      	ldr	r3, [r3, #8]
 8002414:	2b01      	cmp	r3, #1
 8002416:	d104      	bne.n	8002422 <HAL_ADC_Init+0x246>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	691b      	ldr	r3, [r3, #16]
 800241c:	3b01      	subs	r3, #1
 800241e:	051b      	lsls	r3, r3, #20
 8002420:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	687a      	ldr	r2, [r7, #4]
 8002428:	6812      	ldr	r2, [r2, #0]
 800242a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800242c:	f422 0170 	bic.w	r1, r2, #15728640	; 0xf00000
 8002430:	68fa      	ldr	r2, [r7, #12]
 8002432:	430a      	orrs	r2, r1
 8002434:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	689a      	ldr	r2, [r3, #8]
 800243c:	4b14      	ldr	r3, [pc, #80]	; (8002490 <HAL_ADC_Init+0x2b4>)
 800243e:	4013      	ands	r3, r2
 8002440:	68ba      	ldr	r2, [r7, #8]
 8002442:	4293      	cmp	r3, r2
 8002444:	d10b      	bne.n	800245e <HAL_ADC_Init+0x282>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	2200      	movs	r2, #0
 800244a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002450:	f023 0303 	bic.w	r3, r3, #3
 8002454:	f043 0201 	orr.w	r2, r3, #1
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800245c:	e022      	b.n	80024a4 <HAL_ADC_Init+0x2c8>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002462:	f023 0312 	bic.w	r3, r3, #18
 8002466:	f043 0210 	orr.w	r2, r3, #16
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002472:	f043 0201 	orr.w	r2, r3, #1
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800247a:	2301      	movs	r3, #1
 800247c:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800247e:	e011      	b.n	80024a4 <HAL_ADC_Init+0x2c8>
 8002480:	40012400 	.word	0x40012400
 8002484:	40012800 	.word	0x40012800
 8002488:	08007464 	.word	0x08007464
 800248c:	ffe1f7fd 	.word	0xffe1f7fd
 8002490:	ff1f0efe 	.word	0xff1f0efe
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002498:	f043 0210 	orr.w	r2, r3, #16
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80024a0:	2301      	movs	r3, #1
 80024a2:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80024a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80024a6:	4618      	mov	r0, r3
 80024a8:	3718      	adds	r7, #24
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd80      	pop	{r7, pc}
 80024ae:	bf00      	nop

080024b0 <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b084      	sub	sp, #16
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024b8:	2300      	movs	r3, #0
 80024ba:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4a5c      	ldr	r2, [pc, #368]	; (8002634 <HAL_ADC_Start_IT+0x184>)
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d009      	beq.n	80024da <HAL_ADC_Start_IT+0x2a>
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	4a5b      	ldr	r2, [pc, #364]	; (8002638 <HAL_ADC_Start_IT+0x188>)
 80024cc:	4293      	cmp	r3, r2
 80024ce:	d004      	beq.n	80024da <HAL_ADC_Start_IT+0x2a>
 80024d0:	f240 4154 	movw	r1, #1108	; 0x454
 80024d4:	4859      	ldr	r0, [pc, #356]	; (800263c <HAL_ADC_Start_IT+0x18c>)
 80024d6:	f7ff faef 	bl	8001ab8 <assert_failed>
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80024e0:	2b01      	cmp	r3, #1
 80024e2:	d101      	bne.n	80024e8 <HAL_ADC_Start_IT+0x38>
 80024e4:	2302      	movs	r3, #2
 80024e6:	e0a0      	b.n	800262a <HAL_ADC_Start_IT+0x17a>
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2201      	movs	r2, #1
 80024ec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80024f0:	6878      	ldr	r0, [r7, #4]
 80024f2:	f000 fdb3 	bl	800305c <ADC_Enable>
 80024f6:	4603      	mov	r3, r0
 80024f8:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80024fa:	7bfb      	ldrb	r3, [r7, #15]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	f040 808f 	bne.w	8002620 <HAL_ADC_Start_IT+0x170>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002506:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800250a:	f023 0301 	bic.w	r3, r3, #1
 800250e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	4a47      	ldr	r2, [pc, #284]	; (8002638 <HAL_ADC_Start_IT+0x188>)
 800251c:	4293      	cmp	r3, r2
 800251e:	d105      	bne.n	800252c <HAL_ADC_Start_IT+0x7c>
 8002520:	4b44      	ldr	r3, [pc, #272]	; (8002634 <HAL_ADC_Start_IT+0x184>)
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002528:	2b00      	cmp	r3, #0
 800252a:	d115      	bne.n	8002558 <HAL_ADC_Start_IT+0xa8>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002530:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	685b      	ldr	r3, [r3, #4]
 800253e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002542:	2b00      	cmp	r3, #0
 8002544:	d026      	beq.n	8002594 <HAL_ADC_Start_IT+0xe4>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800254a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800254e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002556:	e01d      	b.n	8002594 <HAL_ADC_Start_IT+0xe4>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800255c:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a32      	ldr	r2, [pc, #200]	; (8002634 <HAL_ADC_Start_IT+0x184>)
 800256a:	4293      	cmp	r3, r2
 800256c:	d004      	beq.n	8002578 <HAL_ADC_Start_IT+0xc8>
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4a31      	ldr	r2, [pc, #196]	; (8002638 <HAL_ADC_Start_IT+0x188>)
 8002574:	4293      	cmp	r3, r2
 8002576:	d10d      	bne.n	8002594 <HAL_ADC_Start_IT+0xe4>
 8002578:	4b2e      	ldr	r3, [pc, #184]	; (8002634 <HAL_ADC_Start_IT+0x184>)
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002580:	2b00      	cmp	r3, #0
 8002582:	d007      	beq.n	8002594 <HAL_ADC_Start_IT+0xe4>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002588:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800258c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002598:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800259c:	2b00      	cmp	r3, #0
 800259e:	d006      	beq.n	80025ae <HAL_ADC_Start_IT+0xfe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025a4:	f023 0206 	bic.w	r2, r3, #6
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	62da      	str	r2, [r3, #44]	; 0x2c
 80025ac:	e002      	b.n	80025b4 <HAL_ADC_Start_IT+0x104>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	2200      	movs	r2, #0
 80025b2:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2200      	movs	r2, #0
 80025b8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f06f 0202 	mvn.w	r2, #2
 80025c4:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	687a      	ldr	r2, [r7, #4]
 80025cc:	6812      	ldr	r2, [r2, #0]
 80025ce:	6852      	ldr	r2, [r2, #4]
 80025d0:	f042 0220 	orr.w	r2, r2, #32
 80025d4:	605a      	str	r2, [r3, #4]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled:                                             */ 
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	689b      	ldr	r3, [r3, #8]
 80025dc:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80025e0:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80025e4:	d113      	bne.n	800260e <HAL_ADC_Start_IT+0x15e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80025ea:	4a13      	ldr	r2, [pc, #76]	; (8002638 <HAL_ADC_Start_IT+0x188>)
 80025ec:	4293      	cmp	r3, r2
 80025ee:	d105      	bne.n	80025fc <HAL_ADC_Start_IT+0x14c>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80025f0:	4b10      	ldr	r3, [pc, #64]	; (8002634 <HAL_ADC_Start_IT+0x184>)
 80025f2:	685b      	ldr	r3, [r3, #4]
 80025f4:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d108      	bne.n	800260e <HAL_ADC_Start_IT+0x15e>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	687a      	ldr	r2, [r7, #4]
 8002602:	6812      	ldr	r2, [r2, #0]
 8002604:	6892      	ldr	r2, [r2, #8]
 8002606:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 800260a:	609a      	str	r2, [r3, #8]
 800260c:	e00c      	b.n	8002628 <HAL_ADC_Start_IT+0x178>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	687a      	ldr	r2, [r7, #4]
 8002614:	6812      	ldr	r2, [r2, #0]
 8002616:	6892      	ldr	r2, [r2, #8]
 8002618:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800261c:	609a      	str	r2, [r3, #8]
 800261e:	e003      	b.n	8002628 <HAL_ADC_Start_IT+0x178>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2200      	movs	r2, #0
 8002624:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002628:	7bfb      	ldrb	r3, [r7, #15]
}
 800262a:	4618      	mov	r0, r3
 800262c:	3710      	adds	r7, #16
 800262e:	46bd      	mov	sp, r7
 8002630:	bd80      	pop	{r7, pc}
 8002632:	bf00      	nop
 8002634:	40012400 	.word	0x40012400
 8002638:	40012800 	.word	0x40012800
 800263c:	08007464 	.word	0x08007464

08002640 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b086      	sub	sp, #24
 8002644:	af00      	add	r7, sp, #0
 8002646:	60f8      	str	r0, [r7, #12]
 8002648:	60b9      	str	r1, [r7, #8]
 800264a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800264c:	2300      	movs	r3, #0
 800264e:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	4a69      	ldr	r2, [pc, #420]	; (80027fc <HAL_ADC_Start_DMA+0x1bc>)
 8002656:	4293      	cmp	r3, r2
 8002658:	d004      	beq.n	8002664 <HAL_ADC_Start_DMA+0x24>
 800265a:	f240 41fc 	movw	r1, #1276	; 0x4fc
 800265e:	4868      	ldr	r0, [pc, #416]	; (8002800 <HAL_ADC_Start_DMA+0x1c0>)
 8002660:	f7ff fa2a 	bl	8001ab8 <assert_failed>
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4a64      	ldr	r2, [pc, #400]	; (80027fc <HAL_ADC_Start_DMA+0x1bc>)
 800266a:	4293      	cmp	r3, r2
 800266c:	d004      	beq.n	8002678 <HAL_ADC_Start_DMA+0x38>
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	4a64      	ldr	r2, [pc, #400]	; (8002804 <HAL_ADC_Start_DMA+0x1c4>)
 8002674:	4293      	cmp	r3, r2
 8002676:	d106      	bne.n	8002686 <HAL_ADC_Start_DMA+0x46>
 8002678:	4b60      	ldr	r3, [pc, #384]	; (80027fc <HAL_ADC_Start_DMA+0x1bc>)
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002680:	2b00      	cmp	r3, #0
 8002682:	f040 80b3 	bne.w	80027ec <HAL_ADC_Start_DMA+0x1ac>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800268c:	2b01      	cmp	r3, #1
 800268e:	d101      	bne.n	8002694 <HAL_ADC_Start_DMA+0x54>
 8002690:	2302      	movs	r3, #2
 8002692:	e0ae      	b.n	80027f2 <HAL_ADC_Start_DMA+0x1b2>
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	2201      	movs	r2, #1
 8002698:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800269c:	68f8      	ldr	r0, [r7, #12]
 800269e:	f000 fcdd 	bl	800305c <ADC_Enable>
 80026a2:	4603      	mov	r3, r0
 80026a4:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80026a6:	7dfb      	ldrb	r3, [r7, #23]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	f040 809a 	bne.w	80027e2 <HAL_ADC_Start_DMA+0x1a2>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026b2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80026b6:	f023 0301 	bic.w	r3, r3, #1
 80026ba:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	4a4f      	ldr	r2, [pc, #316]	; (8002804 <HAL_ADC_Start_DMA+0x1c4>)
 80026c8:	4293      	cmp	r3, r2
 80026ca:	d105      	bne.n	80026d8 <HAL_ADC_Start_DMA+0x98>
 80026cc:	4b4b      	ldr	r3, [pc, #300]	; (80027fc <HAL_ADC_Start_DMA+0x1bc>)
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d115      	bne.n	8002704 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026dc:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d026      	beq.n	8002740 <HAL_ADC_Start_DMA+0x100>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026f6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80026fa:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002702:	e01d      	b.n	8002740 <HAL_ADC_Start_DMA+0x100>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002708:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	4a39      	ldr	r2, [pc, #228]	; (80027fc <HAL_ADC_Start_DMA+0x1bc>)
 8002716:	4293      	cmp	r3, r2
 8002718:	d004      	beq.n	8002724 <HAL_ADC_Start_DMA+0xe4>
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	4a39      	ldr	r2, [pc, #228]	; (8002804 <HAL_ADC_Start_DMA+0x1c4>)
 8002720:	4293      	cmp	r3, r2
 8002722:	d10d      	bne.n	8002740 <HAL_ADC_Start_DMA+0x100>
 8002724:	4b35      	ldr	r3, [pc, #212]	; (80027fc <HAL_ADC_Start_DMA+0x1bc>)
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800272c:	2b00      	cmp	r3, #0
 800272e:	d007      	beq.n	8002740 <HAL_ADC_Start_DMA+0x100>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002734:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002738:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002744:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002748:	2b00      	cmp	r3, #0
 800274a:	d006      	beq.n	800275a <HAL_ADC_Start_DMA+0x11a>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002750:	f023 0206 	bic.w	r2, r3, #6
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	62da      	str	r2, [r3, #44]	; 0x2c
 8002758:	e002      	b.n	8002760 <HAL_ADC_Start_DMA+0x120>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	2200      	movs	r2, #0
 800275e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	2200      	movs	r2, #0
 8002764:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	6a1b      	ldr	r3, [r3, #32]
 800276c:	4a26      	ldr	r2, [pc, #152]	; (8002808 <HAL_ADC_Start_DMA+0x1c8>)
 800276e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	6a1b      	ldr	r3, [r3, #32]
 8002774:	4a25      	ldr	r2, [pc, #148]	; (800280c <HAL_ADC_Start_DMA+0x1cc>)
 8002776:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	6a1b      	ldr	r3, [r3, #32]
 800277c:	4a24      	ldr	r2, [pc, #144]	; (8002810 <HAL_ADC_Start_DMA+0x1d0>)
 800277e:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f06f 0202 	mvn.w	r2, #2
 8002788:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	68fa      	ldr	r2, [r7, #12]
 8002790:	6812      	ldr	r2, [r2, #0]
 8002792:	6892      	ldr	r2, [r2, #8]
 8002794:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002798:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	6a18      	ldr	r0, [r3, #32]
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	334c      	adds	r3, #76	; 0x4c
 80027a4:	4619      	mov	r1, r3
 80027a6:	68ba      	ldr	r2, [r7, #8]
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	f000 ffc9 	bl	8003740 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	689b      	ldr	r3, [r3, #8]
 80027b4:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80027b8:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80027bc:	d108      	bne.n	80027d0 <HAL_ADC_Start_DMA+0x190>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	68fa      	ldr	r2, [r7, #12]
 80027c4:	6812      	ldr	r2, [r2, #0]
 80027c6:	6892      	ldr	r2, [r2, #8]
 80027c8:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80027cc:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80027ce:	e00f      	b.n	80027f0 <HAL_ADC_Start_DMA+0x1b0>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	68fa      	ldr	r2, [r7, #12]
 80027d6:	6812      	ldr	r2, [r2, #0]
 80027d8:	6892      	ldr	r2, [r2, #8]
 80027da:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80027de:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80027e0:	e006      	b.n	80027f0 <HAL_ADC_Start_DMA+0x1b0>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	2200      	movs	r2, #0
 80027e6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 80027ea:	e001      	b.n	80027f0 <HAL_ADC_Start_DMA+0x1b0>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80027ec:	2301      	movs	r3, #1
 80027ee:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80027f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80027f2:	4618      	mov	r0, r3
 80027f4:	3718      	adds	r7, #24
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bd80      	pop	{r7, pc}
 80027fa:	bf00      	nop
 80027fc:	40012400 	.word	0x40012400
 8002800:	08007464 	.word	0x08007464
 8002804:	40012800 	.word	0x40012800
 8002808:	08003175 	.word	0x08003175
 800280c:	080031f1 	.word	0x080031f1
 8002810:	0800320d 	.word	0x0800320d

08002814 <HAL_ADC_Stop_DMA>:
  *         on devices) have DMA capability.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b084      	sub	sp, #16
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800281c:	2300      	movs	r3, #0
 800281e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4a23      	ldr	r2, [pc, #140]	; (80028b4 <HAL_ADC_Stop_DMA+0xa0>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d004      	beq.n	8002834 <HAL_ADC_Stop_DMA+0x20>
 800282a:	f240 5189 	movw	r1, #1417	; 0x589
 800282e:	4822      	ldr	r0, [pc, #136]	; (80028b8 <HAL_ADC_Stop_DMA+0xa4>)
 8002830:	f7ff f942 	bl	8001ab8 <assert_failed>
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800283a:	2b01      	cmp	r3, #1
 800283c:	d101      	bne.n	8002842 <HAL_ADC_Stop_DMA+0x2e>
 800283e:	2302      	movs	r3, #2
 8002840:	e033      	b.n	80028aa <HAL_ADC_Stop_DMA+0x96>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2201      	movs	r2, #1
 8002846:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800284a:	6878      	ldr	r0, [r7, #4]
 800284c:	f000 fc58 	bl	8003100 <ADC_ConversionStop_Disable>
 8002850:	4603      	mov	r3, r0
 8002852:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002854:	7bfb      	ldrb	r3, [r7, #15]
 8002856:	2b00      	cmp	r3, #0
 8002858:	d122      	bne.n	80028a0 <HAL_ADC_Stop_DMA+0x8c>
  {
    /* Disable ADC DMA mode */
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	687a      	ldr	r2, [r7, #4]
 8002860:	6812      	ldr	r2, [r2, #0]
 8002862:	6892      	ldr	r2, [r2, #8]
 8002864:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002868:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6a1b      	ldr	r3, [r3, #32]
 800286e:	4618      	mov	r0, r3
 8002870:	f000 ffd4 	bl	800381c <HAL_DMA_Abort>
 8002874:	4603      	mov	r3, r0
 8002876:	73fb      	strb	r3, [r7, #15]
    
    /* Check if DMA channel effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002878:	7bfb      	ldrb	r3, [r7, #15]
 800287a:	2b00      	cmp	r3, #0
 800287c:	d10a      	bne.n	8002894 <HAL_ADC_Stop_DMA+0x80>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002882:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002886:	f023 0301 	bic.w	r3, r3, #1
 800288a:	f043 0201 	orr.w	r2, r3, #1
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	629a      	str	r2, [r3, #40]	; 0x28
 8002892:	e005      	b.n	80028a0 <HAL_ADC_Stop_DMA+0x8c>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002898:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	2200      	movs	r2, #0
 80028a4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Return function status */
  return tmp_hal_status;
 80028a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80028aa:	4618      	mov	r0, r3
 80028ac:	3710      	adds	r7, #16
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd80      	pop	{r7, pc}
 80028b2:	bf00      	nop
 80028b4:	40012400 	.word	0x40012400
 80028b8:	08007464 	.word	0x08007464

080028bc <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b082      	sub	sp, #8
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a72      	ldr	r2, [pc, #456]	; (8002a94 <HAL_ADC_IRQHandler+0x1d8>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d009      	beq.n	80028e2 <HAL_ADC_IRQHandler+0x26>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4a71      	ldr	r2, [pc, #452]	; (8002a98 <HAL_ADC_IRQHandler+0x1dc>)
 80028d4:	4293      	cmp	r3, r2
 80028d6:	d004      	beq.n	80028e2 <HAL_ADC_IRQHandler+0x26>
 80028d8:	f240 51d9 	movw	r1, #1497	; 0x5d9
 80028dc:	486f      	ldr	r0, [pc, #444]	; (8002a9c <HAL_ADC_IRQHandler+0x1e0>)
 80028de:	f7ff f8eb 	bl	8001ab8 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	68db      	ldr	r3, [r3, #12]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d008      	beq.n	80028fc <HAL_ADC_IRQHandler+0x40>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	68db      	ldr	r3, [r3, #12]
 80028ee:	2b01      	cmp	r3, #1
 80028f0:	d004      	beq.n	80028fc <HAL_ADC_IRQHandler+0x40>
 80028f2:	f240 51da 	movw	r1, #1498	; 0x5da
 80028f6:	4869      	ldr	r0, [pc, #420]	; (8002a9c <HAL_ADC_IRQHandler+0x1e0>)
 80028f8:	f7ff f8de 	bl	8001ab8 <assert_failed>
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	691b      	ldr	r3, [r3, #16]
 8002900:	2b00      	cmp	r3, #0
 8002902:	d003      	beq.n	800290c <HAL_ADC_IRQHandler+0x50>
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	691b      	ldr	r3, [r3, #16]
 8002908:	2b10      	cmp	r3, #16
 800290a:	d904      	bls.n	8002916 <HAL_ADC_IRQHandler+0x5a>
 800290c:	f240 51db 	movw	r1, #1499	; 0x5db
 8002910:	4862      	ldr	r0, [pc, #392]	; (8002a9c <HAL_ADC_IRQHandler+0x1e0>)
 8002912:	f7ff f8d1 	bl	8001ab8 <assert_failed>
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	f003 0320 	and.w	r3, r3, #32
 8002920:	2b20      	cmp	r3, #32
 8002922:	d140      	bne.n	80029a6 <HAL_ADC_IRQHandler+0xea>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f003 0302 	and.w	r3, r3, #2
 800292e:	2b02      	cmp	r3, #2
 8002930:	d139      	bne.n	80029a6 <HAL_ADC_IRQHandler+0xea>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002936:	f003 0310 	and.w	r3, r3, #16
 800293a:	2b00      	cmp	r3, #0
 800293c:	d105      	bne.n	800294a <HAL_ADC_IRQHandler+0x8e>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002942:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002954:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002958:	d11d      	bne.n	8002996 <HAL_ADC_IRQHandler+0xda>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	68db      	ldr	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800295e:	2b00      	cmp	r3, #0
 8002960:	d119      	bne.n	8002996 <HAL_ADC_IRQHandler+0xda>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	687a      	ldr	r2, [r7, #4]
 8002968:	6812      	ldr	r2, [r2, #0]
 800296a:	6852      	ldr	r2, [r2, #4]
 800296c:	f022 0220 	bic.w	r2, r2, #32
 8002970:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002976:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002982:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002986:	2b00      	cmp	r3, #0
 8002988:	d105      	bne.n	8002996 <HAL_ADC_IRQHandler+0xda>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800298e:	f043 0201 	orr.w	r2, r3, #1
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	629a      	str	r2, [r3, #40]	; 0x28
        }
      }

      /* Conversion complete callback */
      HAL_ADC_ConvCpltCallback(hadc);
 8002996:	6878      	ldr	r0, [r7, #4]
 8002998:	f7fe ff92 	bl	80018c0 <HAL_ADC_ConvCpltCallback>
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f06f 0212 	mvn.w	r2, #18
 80029a4:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029b0:	2b80      	cmp	r3, #128	; 0x80
 80029b2:	d14f      	bne.n	8002a54 <HAL_ADC_IRQHandler+0x198>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f003 0304 	and.w	r3, r3, #4
 80029be:	2b04      	cmp	r3, #4
 80029c0:	d148      	bne.n	8002a54 <HAL_ADC_IRQHandler+0x198>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029c6:	f003 0310 	and.w	r3, r3, #16
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d105      	bne.n	80029da <HAL_ADC_IRQHandler+0x11e>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029d2:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	689b      	ldr	r3, [r3, #8]
 80029e0:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 80029e4:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 80029e8:	d012      	beq.n	8002a10 <HAL_ADC_IRQHandler+0x154>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d125      	bne.n	8002a44 <HAL_ADC_IRQHandler+0x188>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	689b      	ldr	r3, [r3, #8]
 80029fe:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8002a02:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002a06:	d11d      	bne.n	8002a44 <HAL_ADC_IRQHandler+0x188>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	68db      	ldr	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d119      	bne.n	8002a44 <HAL_ADC_IRQHandler+0x188>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	687a      	ldr	r2, [r7, #4]
 8002a16:	6812      	ldr	r2, [r2, #0]
 8002a18:	6852      	ldr	r2, [r2, #4]
 8002a1a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002a1e:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a24:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d105      	bne.n	8002a44 <HAL_ADC_IRQHandler+0x188>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a3c:	f043 0201 	orr.w	r2, r3, #1
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	629a      	str	r2, [r3, #40]	; 0x28
        }
      }

      /* Conversion complete callback */ 
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002a44:	6878      	ldr	r0, [r7, #4]
 8002a46:	f000 fbfb 	bl	8003240 <HAL_ADCEx_InjectedConvCpltCallback>
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f06f 020c 	mvn.w	r2, #12
 8002a52:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a5e:	2b40      	cmp	r3, #64	; 0x40
 8002a60:	d114      	bne.n	8002a8c <HAL_ADC_IRQHandler+0x1d0>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f003 0301 	and.w	r3, r3, #1
 8002a6c:	2b01      	cmp	r3, #1
 8002a6e:	d10d      	bne.n	8002a8c <HAL_ADC_IRQHandler+0x1d0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a74:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002a7c:	6878      	ldr	r0, [r7, #4]
 8002a7e:	f7ff f805 	bl	8001a8c <HAL_ADC_LevelOutOfWindowCallback>
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f06f 0201 	mvn.w	r2, #1
 8002a8a:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8002a8c:	bf00      	nop
 8002a8e:	3708      	adds	r7, #8
 8002a90:	46bd      	mov	sp, r7
 8002a92:	bd80      	pop	{r7, pc}
 8002a94:	40012400 	.word	0x40012400
 8002a98:	40012800 	.word	0x40012800
 8002a9c:	08007464 	.word	0x08007464

08002aa0 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	b083      	sub	sp, #12
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002aa8:	bf00      	nop
 8002aaa:	370c      	adds	r7, #12
 8002aac:	46bd      	mov	sp, r7
 8002aae:	bc80      	pop	{r7}
 8002ab0:	4770      	bx	lr

08002ab2 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002ab2:	b480      	push	{r7}
 8002ab4:	b083      	sub	sp, #12
 8002ab6:	af00      	add	r7, sp, #0
 8002ab8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002aba:	bf00      	nop
 8002abc:	370c      	adds	r7, #12
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bc80      	pop	{r7}
 8002ac2:	4770      	bx	lr

08002ac4 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002ac4:	b590      	push	{r4, r7, lr}
 8002ac6:	b085      	sub	sp, #20
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
 8002acc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ace:	2300      	movs	r3, #0
 8002ad0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	4a88      	ldr	r2, [pc, #544]	; (8002cfc <HAL_ADC_ConfigChannel+0x238>)
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d009      	beq.n	8002af4 <HAL_ADC_ConfigChannel+0x30>
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a86      	ldr	r2, [pc, #536]	; (8002d00 <HAL_ADC_ConfigChannel+0x23c>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d004      	beq.n	8002af4 <HAL_ADC_ConfigChannel+0x30>
 8002aea:	f240 61aa 	movw	r1, #1706	; 0x6aa
 8002aee:	4885      	ldr	r0, [pc, #532]	; (8002d04 <HAL_ADC_ConfigChannel+0x240>)
 8002af0:	f7fe ffe2 	bl	8001ab8 <assert_failed>
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d048      	beq.n	8002b8e <HAL_ADC_ConfigChannel+0xca>
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	2b01      	cmp	r3, #1
 8002b02:	d044      	beq.n	8002b8e <HAL_ADC_ConfigChannel+0xca>
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	2b02      	cmp	r3, #2
 8002b0a:	d040      	beq.n	8002b8e <HAL_ADC_ConfigChannel+0xca>
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	2b03      	cmp	r3, #3
 8002b12:	d03c      	beq.n	8002b8e <HAL_ADC_ConfigChannel+0xca>
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	2b04      	cmp	r3, #4
 8002b1a:	d038      	beq.n	8002b8e <HAL_ADC_ConfigChannel+0xca>
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	2b05      	cmp	r3, #5
 8002b22:	d034      	beq.n	8002b8e <HAL_ADC_ConfigChannel+0xca>
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	2b06      	cmp	r3, #6
 8002b2a:	d030      	beq.n	8002b8e <HAL_ADC_ConfigChannel+0xca>
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	2b07      	cmp	r3, #7
 8002b32:	d02c      	beq.n	8002b8e <HAL_ADC_ConfigChannel+0xca>
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	2b08      	cmp	r3, #8
 8002b3a:	d028      	beq.n	8002b8e <HAL_ADC_ConfigChannel+0xca>
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	2b09      	cmp	r3, #9
 8002b42:	d024      	beq.n	8002b8e <HAL_ADC_ConfigChannel+0xca>
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	2b0a      	cmp	r3, #10
 8002b4a:	d020      	beq.n	8002b8e <HAL_ADC_ConfigChannel+0xca>
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	2b0b      	cmp	r3, #11
 8002b52:	d01c      	beq.n	8002b8e <HAL_ADC_ConfigChannel+0xca>
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	2b0c      	cmp	r3, #12
 8002b5a:	d018      	beq.n	8002b8e <HAL_ADC_ConfigChannel+0xca>
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	2b0d      	cmp	r3, #13
 8002b62:	d014      	beq.n	8002b8e <HAL_ADC_ConfigChannel+0xca>
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	2b0e      	cmp	r3, #14
 8002b6a:	d010      	beq.n	8002b8e <HAL_ADC_ConfigChannel+0xca>
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	2b0f      	cmp	r3, #15
 8002b72:	d00c      	beq.n	8002b8e <HAL_ADC_ConfigChannel+0xca>
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	2b10      	cmp	r3, #16
 8002b7a:	d008      	beq.n	8002b8e <HAL_ADC_ConfigChannel+0xca>
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	2b11      	cmp	r3, #17
 8002b82:	d004      	beq.n	8002b8e <HAL_ADC_ConfigChannel+0xca>
 8002b84:	f240 61ab 	movw	r1, #1707	; 0x6ab
 8002b88:	485e      	ldr	r0, [pc, #376]	; (8002d04 <HAL_ADC_ConfigChannel+0x240>)
 8002b8a:	f7fe ff95 	bl	8001ab8 <assert_failed>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	2b01      	cmp	r3, #1
 8002b94:	d040      	beq.n	8002c18 <HAL_ADC_ConfigChannel+0x154>
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	685b      	ldr	r3, [r3, #4]
 8002b9a:	2b02      	cmp	r3, #2
 8002b9c:	d03c      	beq.n	8002c18 <HAL_ADC_ConfigChannel+0x154>
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	2b03      	cmp	r3, #3
 8002ba4:	d038      	beq.n	8002c18 <HAL_ADC_ConfigChannel+0x154>
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	685b      	ldr	r3, [r3, #4]
 8002baa:	2b04      	cmp	r3, #4
 8002bac:	d034      	beq.n	8002c18 <HAL_ADC_ConfigChannel+0x154>
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	2b05      	cmp	r3, #5
 8002bb4:	d030      	beq.n	8002c18 <HAL_ADC_ConfigChannel+0x154>
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	685b      	ldr	r3, [r3, #4]
 8002bba:	2b06      	cmp	r3, #6
 8002bbc:	d02c      	beq.n	8002c18 <HAL_ADC_ConfigChannel+0x154>
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	685b      	ldr	r3, [r3, #4]
 8002bc2:	2b07      	cmp	r3, #7
 8002bc4:	d028      	beq.n	8002c18 <HAL_ADC_ConfigChannel+0x154>
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	685b      	ldr	r3, [r3, #4]
 8002bca:	2b08      	cmp	r3, #8
 8002bcc:	d024      	beq.n	8002c18 <HAL_ADC_ConfigChannel+0x154>
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	2b09      	cmp	r3, #9
 8002bd4:	d020      	beq.n	8002c18 <HAL_ADC_ConfigChannel+0x154>
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	2b0a      	cmp	r3, #10
 8002bdc:	d01c      	beq.n	8002c18 <HAL_ADC_ConfigChannel+0x154>
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	685b      	ldr	r3, [r3, #4]
 8002be2:	2b0b      	cmp	r3, #11
 8002be4:	d018      	beq.n	8002c18 <HAL_ADC_ConfigChannel+0x154>
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	685b      	ldr	r3, [r3, #4]
 8002bea:	2b0c      	cmp	r3, #12
 8002bec:	d014      	beq.n	8002c18 <HAL_ADC_ConfigChannel+0x154>
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	2b0d      	cmp	r3, #13
 8002bf4:	d010      	beq.n	8002c18 <HAL_ADC_ConfigChannel+0x154>
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	2b0e      	cmp	r3, #14
 8002bfc:	d00c      	beq.n	8002c18 <HAL_ADC_ConfigChannel+0x154>
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	2b0f      	cmp	r3, #15
 8002c04:	d008      	beq.n	8002c18 <HAL_ADC_ConfigChannel+0x154>
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	2b10      	cmp	r3, #16
 8002c0c:	d004      	beq.n	8002c18 <HAL_ADC_ConfigChannel+0x154>
 8002c0e:	f240 61ac 	movw	r1, #1708	; 0x6ac
 8002c12:	483c      	ldr	r0, [pc, #240]	; (8002d04 <HAL_ADC_ConfigChannel+0x240>)
 8002c14:	f7fe ff50 	bl	8001ab8 <assert_failed>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	689b      	ldr	r3, [r3, #8]
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d020      	beq.n	8002c62 <HAL_ADC_ConfigChannel+0x19e>
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	689b      	ldr	r3, [r3, #8]
 8002c24:	2b01      	cmp	r3, #1
 8002c26:	d01c      	beq.n	8002c62 <HAL_ADC_ConfigChannel+0x19e>
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	689b      	ldr	r3, [r3, #8]
 8002c2c:	2b02      	cmp	r3, #2
 8002c2e:	d018      	beq.n	8002c62 <HAL_ADC_ConfigChannel+0x19e>
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	689b      	ldr	r3, [r3, #8]
 8002c34:	2b03      	cmp	r3, #3
 8002c36:	d014      	beq.n	8002c62 <HAL_ADC_ConfigChannel+0x19e>
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	689b      	ldr	r3, [r3, #8]
 8002c3c:	2b04      	cmp	r3, #4
 8002c3e:	d010      	beq.n	8002c62 <HAL_ADC_ConfigChannel+0x19e>
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	689b      	ldr	r3, [r3, #8]
 8002c44:	2b05      	cmp	r3, #5
 8002c46:	d00c      	beq.n	8002c62 <HAL_ADC_ConfigChannel+0x19e>
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	689b      	ldr	r3, [r3, #8]
 8002c4c:	2b06      	cmp	r3, #6
 8002c4e:	d008      	beq.n	8002c62 <HAL_ADC_ConfigChannel+0x19e>
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	689b      	ldr	r3, [r3, #8]
 8002c54:	2b07      	cmp	r3, #7
 8002c56:	d004      	beq.n	8002c62 <HAL_ADC_ConfigChannel+0x19e>
 8002c58:	f240 61ad 	movw	r1, #1709	; 0x6ad
 8002c5c:	4829      	ldr	r0, [pc, #164]	; (8002d04 <HAL_ADC_ConfigChannel+0x240>)
 8002c5e:	f7fe ff2b 	bl	8001ab8 <assert_failed>
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002c68:	2b01      	cmp	r3, #1
 8002c6a:	d101      	bne.n	8002c70 <HAL_ADC_ConfigChannel+0x1ac>
 8002c6c:	2302      	movs	r3, #2
 8002c6e:	e0e2      	b.n	8002e36 <HAL_ADC_ConfigChannel+0x372>
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2201      	movs	r2, #1
 8002c74:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	2b06      	cmp	r3, #6
 8002c7e:	d81c      	bhi.n	8002cba <HAL_ADC_ConfigChannel+0x1f6>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6819      	ldr	r1, [r3, #0]
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	685a      	ldr	r2, [r3, #4]
 8002c8e:	4613      	mov	r3, r2
 8002c90:	009b      	lsls	r3, r3, #2
 8002c92:	4413      	add	r3, r2
 8002c94:	3b05      	subs	r3, #5
 8002c96:	221f      	movs	r2, #31
 8002c98:	fa02 f303 	lsl.w	r3, r2, r3
 8002c9c:	43db      	mvns	r3, r3
 8002c9e:	4018      	ands	r0, r3
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	681c      	ldr	r4, [r3, #0]
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	685a      	ldr	r2, [r3, #4]
 8002ca8:	4613      	mov	r3, r2
 8002caa:	009b      	lsls	r3, r3, #2
 8002cac:	4413      	add	r3, r2
 8002cae:	3b05      	subs	r3, #5
 8002cb0:	fa04 f303 	lsl.w	r3, r4, r3
 8002cb4:	4303      	orrs	r3, r0
 8002cb6:	634b      	str	r3, [r1, #52]	; 0x34
 8002cb8:	e042      	b.n	8002d40 <HAL_ADC_ConfigChannel+0x27c>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	2b0c      	cmp	r3, #12
 8002cc0:	d822      	bhi.n	8002d08 <HAL_ADC_ConfigChannel+0x244>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6819      	ldr	r1, [r3, #0]
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	685a      	ldr	r2, [r3, #4]
 8002cd0:	4613      	mov	r3, r2
 8002cd2:	009b      	lsls	r3, r3, #2
 8002cd4:	4413      	add	r3, r2
 8002cd6:	3b23      	subs	r3, #35	; 0x23
 8002cd8:	221f      	movs	r2, #31
 8002cda:	fa02 f303 	lsl.w	r3, r2, r3
 8002cde:	43db      	mvns	r3, r3
 8002ce0:	4018      	ands	r0, r3
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	681c      	ldr	r4, [r3, #0]
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	685a      	ldr	r2, [r3, #4]
 8002cea:	4613      	mov	r3, r2
 8002cec:	009b      	lsls	r3, r3, #2
 8002cee:	4413      	add	r3, r2
 8002cf0:	3b23      	subs	r3, #35	; 0x23
 8002cf2:	fa04 f303 	lsl.w	r3, r4, r3
 8002cf6:	4303      	orrs	r3, r0
 8002cf8:	630b      	str	r3, [r1, #48]	; 0x30
 8002cfa:	e021      	b.n	8002d40 <HAL_ADC_ConfigChannel+0x27c>
 8002cfc:	40012400 	.word	0x40012400
 8002d00:	40012800 	.word	0x40012800
 8002d04:	08007464 	.word	0x08007464
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6819      	ldr	r1, [r3, #0]
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8002d12:	683b      	ldr	r3, [r7, #0]
 8002d14:	685a      	ldr	r2, [r3, #4]
 8002d16:	4613      	mov	r3, r2
 8002d18:	009b      	lsls	r3, r3, #2
 8002d1a:	4413      	add	r3, r2
 8002d1c:	3b41      	subs	r3, #65	; 0x41
 8002d1e:	221f      	movs	r2, #31
 8002d20:	fa02 f303 	lsl.w	r3, r2, r3
 8002d24:	43db      	mvns	r3, r3
 8002d26:	4018      	ands	r0, r3
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	681c      	ldr	r4, [r3, #0]
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	685a      	ldr	r2, [r3, #4]
 8002d30:	4613      	mov	r3, r2
 8002d32:	009b      	lsls	r3, r3, #2
 8002d34:	4413      	add	r3, r2
 8002d36:	3b41      	subs	r3, #65	; 0x41
 8002d38:	fa04 f303 	lsl.w	r3, r4, r3
 8002d3c:	4303      	orrs	r3, r0
 8002d3e:	62cb      	str	r3, [r1, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	2b09      	cmp	r3, #9
 8002d46:	d91c      	bls.n	8002d82 <HAL_ADC_ConfigChannel+0x2be>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6819      	ldr	r1, [r3, #0]
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	68d8      	ldr	r0, [r3, #12]
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	681a      	ldr	r2, [r3, #0]
 8002d56:	4613      	mov	r3, r2
 8002d58:	005b      	lsls	r3, r3, #1
 8002d5a:	4413      	add	r3, r2
 8002d5c:	3b1e      	subs	r3, #30
 8002d5e:	2207      	movs	r2, #7
 8002d60:	fa02 f303 	lsl.w	r3, r2, r3
 8002d64:	43db      	mvns	r3, r3
 8002d66:	4018      	ands	r0, r3
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	689c      	ldr	r4, [r3, #8]
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	681a      	ldr	r2, [r3, #0]
 8002d70:	4613      	mov	r3, r2
 8002d72:	005b      	lsls	r3, r3, #1
 8002d74:	4413      	add	r3, r2
 8002d76:	3b1e      	subs	r3, #30
 8002d78:	fa04 f303 	lsl.w	r3, r4, r3
 8002d7c:	4303      	orrs	r3, r0
 8002d7e:	60cb      	str	r3, [r1, #12]
 8002d80:	e019      	b.n	8002db6 <HAL_ADC_ConfigChannel+0x2f2>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6819      	ldr	r1, [r3, #0]
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	6918      	ldr	r0, [r3, #16]
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	681a      	ldr	r2, [r3, #0]
 8002d90:	4613      	mov	r3, r2
 8002d92:	005b      	lsls	r3, r3, #1
 8002d94:	4413      	add	r3, r2
 8002d96:	2207      	movs	r2, #7
 8002d98:	fa02 f303 	lsl.w	r3, r2, r3
 8002d9c:	43db      	mvns	r3, r3
 8002d9e:	4018      	ands	r0, r3
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	689c      	ldr	r4, [r3, #8]
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	681a      	ldr	r2, [r3, #0]
 8002da8:	4613      	mov	r3, r2
 8002daa:	005b      	lsls	r3, r3, #1
 8002dac:	4413      	add	r3, r2
 8002dae:	fa04 f303 	lsl.w	r3, r4, r3
 8002db2:	4303      	orrs	r3, r0
 8002db4:	610b      	str	r3, [r1, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	2b10      	cmp	r3, #16
 8002dbc:	d003      	beq.n	8002dc6 <HAL_ADC_ConfigChannel+0x302>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002dc2:	2b11      	cmp	r3, #17
 8002dc4:	d132      	bne.n	8002e2c <HAL_ADC_ConfigChannel+0x368>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4a1d      	ldr	r2, [pc, #116]	; (8002e40 <HAL_ADC_ConfigChannel+0x37c>)
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d125      	bne.n	8002e1c <HAL_ADC_ConfigChannel+0x358>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	689b      	ldr	r3, [r3, #8]
 8002dd6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d126      	bne.n	8002e2c <HAL_ADC_ConfigChannel+0x368>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	687a      	ldr	r2, [r7, #4]
 8002de4:	6812      	ldr	r2, [r2, #0]
 8002de6:	6892      	ldr	r2, [r2, #8]
 8002de8:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002dec:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	2b10      	cmp	r3, #16
 8002df4:	d11a      	bne.n	8002e2c <HAL_ADC_ConfigChannel+0x368>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002df6:	4b13      	ldr	r3, [pc, #76]	; (8002e44 <HAL_ADC_ConfigChannel+0x380>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4a13      	ldr	r2, [pc, #76]	; (8002e48 <HAL_ADC_ConfigChannel+0x384>)
 8002dfc:	fba2 2303 	umull	r2, r3, r2, r3
 8002e00:	0c9a      	lsrs	r2, r3, #18
 8002e02:	4613      	mov	r3, r2
 8002e04:	009b      	lsls	r3, r3, #2
 8002e06:	4413      	add	r3, r2
 8002e08:	005b      	lsls	r3, r3, #1
 8002e0a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002e0c:	e002      	b.n	8002e14 <HAL_ADC_ConfigChannel+0x350>
          {
            wait_loop_index--;
 8002e0e:	68bb      	ldr	r3, [r7, #8]
 8002e10:	3b01      	subs	r3, #1
 8002e12:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002e14:	68bb      	ldr	r3, [r7, #8]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d1f9      	bne.n	8002e0e <HAL_ADC_ConfigChannel+0x34a>
 8002e1a:	e007      	b.n	8002e2c <HAL_ADC_ConfigChannel+0x368>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e20:	f043 0220 	orr.w	r2, r3, #32
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002e28:	2301      	movs	r3, #1
 8002e2a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2200      	movs	r2, #0
 8002e30:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002e34:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e36:	4618      	mov	r0, r3
 8002e38:	3714      	adds	r7, #20
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd90      	pop	{r4, r7, pc}
 8002e3e:	bf00      	nop
 8002e40:	40012400 	.word	0x40012400
 8002e44:	20000000 	.word	0x20000000
 8002e48:	431bde83 	.word	0x431bde83

08002e4c <HAL_ADC_AnalogWDGConfig>:
  * @param  hadc: ADC handle
  * @param  AnalogWDGConfig: Structure of ADC analog watchdog configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef* hadc, ADC_AnalogWDGConfTypeDef* AnalogWDGConfig)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b082      	sub	sp, #8
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
 8002e54:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4a79      	ldr	r2, [pc, #484]	; (8003040 <HAL_ADC_AnalogWDGConfig+0x1f4>)
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d009      	beq.n	8002e74 <HAL_ADC_AnalogWDGConfig+0x28>
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	4a77      	ldr	r2, [pc, #476]	; (8003044 <HAL_ADC_AnalogWDGConfig+0x1f8>)
 8002e66:	4293      	cmp	r3, r2
 8002e68:	d004      	beq.n	8002e74 <HAL_ADC_AnalogWDGConfig+0x28>
 8002e6a:	f240 7115 	movw	r1, #1813	; 0x715
 8002e6e:	4876      	ldr	r0, [pc, #472]	; (8003048 <HAL_ADC_AnalogWDGConfig+0x1fc>)
 8002e70:	f7fe fe22 	bl	8001ab8 <assert_failed>
  assert_param(IS_ADC_ANALOG_WATCHDOG_MODE(AnalogWDGConfig->WatchdogMode));
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d022      	beq.n	8002ec2 <HAL_ADC_AnalogWDGConfig+0x76>
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	4a72      	ldr	r2, [pc, #456]	; (800304c <HAL_ADC_AnalogWDGConfig+0x200>)
 8002e82:	4293      	cmp	r3, r2
 8002e84:	d01d      	beq.n	8002ec2 <HAL_ADC_AnalogWDGConfig+0x76>
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4a71      	ldr	r2, [pc, #452]	; (8003050 <HAL_ADC_AnalogWDGConfig+0x204>)
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	d018      	beq.n	8002ec2 <HAL_ADC_AnalogWDGConfig+0x76>
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4a6f      	ldr	r2, [pc, #444]	; (8003054 <HAL_ADC_AnalogWDGConfig+0x208>)
 8002e96:	4293      	cmp	r3, r2
 8002e98:	d013      	beq.n	8002ec2 <HAL_ADC_AnalogWDGConfig+0x76>
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002ea2:	d00e      	beq.n	8002ec2 <HAL_ADC_AnalogWDGConfig+0x76>
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002eac:	d009      	beq.n	8002ec2 <HAL_ADC_AnalogWDGConfig+0x76>
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002eb6:	d004      	beq.n	8002ec2 <HAL_ADC_AnalogWDGConfig+0x76>
 8002eb8:	f240 7116 	movw	r1, #1814	; 0x716
 8002ebc:	4862      	ldr	r0, [pc, #392]	; (8003048 <HAL_ADC_AnalogWDGConfig+0x1fc>)
 8002ebe:	f7fe fdfb 	bl	8001ab8 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(AnalogWDGConfig->ITMode));
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	689b      	ldr	r3, [r3, #8]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d008      	beq.n	8002edc <HAL_ADC_AnalogWDGConfig+0x90>
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	689b      	ldr	r3, [r3, #8]
 8002ece:	2b01      	cmp	r3, #1
 8002ed0:	d004      	beq.n	8002edc <HAL_ADC_AnalogWDGConfig+0x90>
 8002ed2:	f240 7117 	movw	r1, #1815	; 0x717
 8002ed6:	485c      	ldr	r0, [pc, #368]	; (8003048 <HAL_ADC_AnalogWDGConfig+0x1fc>)
 8002ed8:	f7fe fdee 	bl	8001ab8 <assert_failed>
  assert_param(IS_ADC_RANGE(AnalogWDGConfig->HighThreshold));
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	68db      	ldr	r3, [r3, #12]
 8002ee0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ee4:	d304      	bcc.n	8002ef0 <HAL_ADC_AnalogWDGConfig+0xa4>
 8002ee6:	f44f 61e3 	mov.w	r1, #1816	; 0x718
 8002eea:	4857      	ldr	r0, [pc, #348]	; (8003048 <HAL_ADC_AnalogWDGConfig+0x1fc>)
 8002eec:	f7fe fde4 	bl	8001ab8 <assert_failed>
  assert_param(IS_ADC_RANGE(AnalogWDGConfig->LowThreshold));
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	691b      	ldr	r3, [r3, #16]
 8002ef4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ef8:	d304      	bcc.n	8002f04 <HAL_ADC_AnalogWDGConfig+0xb8>
 8002efa:	f240 7119 	movw	r1, #1817	; 0x719
 8002efe:	4852      	ldr	r0, [pc, #328]	; (8003048 <HAL_ADC_AnalogWDGConfig+0x1fc>)
 8002f00:	f7fe fdda 	bl	8001ab8 <assert_failed>
  
  if((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a50      	ldr	r2, [pc, #320]	; (800304c <HAL_ADC_AnalogWDGConfig+0x200>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d009      	beq.n	8002f22 <HAL_ADC_AnalogWDGConfig+0xd6>
     (AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_INJEC)   ||
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	681b      	ldr	r3, [r3, #0]
  if((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 8002f12:	4a4f      	ldr	r2, [pc, #316]	; (8003050 <HAL_ADC_AnalogWDGConfig+0x204>)
 8002f14:	4293      	cmp	r3, r2
 8002f16:	d004      	beq.n	8002f22 <HAL_ADC_AnalogWDGConfig+0xd6>
     (AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REGINJEC)  )
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	681b      	ldr	r3, [r3, #0]
     (AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_INJEC)   ||
 8002f1c:	4a4d      	ldr	r2, [pc, #308]	; (8003054 <HAL_ADC_AnalogWDGConfig+0x208>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d14c      	bne.n	8002fbc <HAL_ADC_AnalogWDGConfig+0x170>
  {
    assert_param(IS_ADC_CHANNEL(AnalogWDGConfig->Channel));
 8002f22:	683b      	ldr	r3, [r7, #0]
 8002f24:	685b      	ldr	r3, [r3, #4]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d048      	beq.n	8002fbc <HAL_ADC_AnalogWDGConfig+0x170>
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	685b      	ldr	r3, [r3, #4]
 8002f2e:	2b01      	cmp	r3, #1
 8002f30:	d044      	beq.n	8002fbc <HAL_ADC_AnalogWDGConfig+0x170>
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	2b02      	cmp	r3, #2
 8002f38:	d040      	beq.n	8002fbc <HAL_ADC_AnalogWDGConfig+0x170>
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	2b03      	cmp	r3, #3
 8002f40:	d03c      	beq.n	8002fbc <HAL_ADC_AnalogWDGConfig+0x170>
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	685b      	ldr	r3, [r3, #4]
 8002f46:	2b04      	cmp	r3, #4
 8002f48:	d038      	beq.n	8002fbc <HAL_ADC_AnalogWDGConfig+0x170>
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	685b      	ldr	r3, [r3, #4]
 8002f4e:	2b05      	cmp	r3, #5
 8002f50:	d034      	beq.n	8002fbc <HAL_ADC_AnalogWDGConfig+0x170>
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	685b      	ldr	r3, [r3, #4]
 8002f56:	2b06      	cmp	r3, #6
 8002f58:	d030      	beq.n	8002fbc <HAL_ADC_AnalogWDGConfig+0x170>
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	685b      	ldr	r3, [r3, #4]
 8002f5e:	2b07      	cmp	r3, #7
 8002f60:	d02c      	beq.n	8002fbc <HAL_ADC_AnalogWDGConfig+0x170>
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	2b08      	cmp	r3, #8
 8002f68:	d028      	beq.n	8002fbc <HAL_ADC_AnalogWDGConfig+0x170>
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	2b09      	cmp	r3, #9
 8002f70:	d024      	beq.n	8002fbc <HAL_ADC_AnalogWDGConfig+0x170>
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	685b      	ldr	r3, [r3, #4]
 8002f76:	2b0a      	cmp	r3, #10
 8002f78:	d020      	beq.n	8002fbc <HAL_ADC_AnalogWDGConfig+0x170>
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	2b0b      	cmp	r3, #11
 8002f80:	d01c      	beq.n	8002fbc <HAL_ADC_AnalogWDGConfig+0x170>
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	685b      	ldr	r3, [r3, #4]
 8002f86:	2b0c      	cmp	r3, #12
 8002f88:	d018      	beq.n	8002fbc <HAL_ADC_AnalogWDGConfig+0x170>
 8002f8a:	683b      	ldr	r3, [r7, #0]
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	2b0d      	cmp	r3, #13
 8002f90:	d014      	beq.n	8002fbc <HAL_ADC_AnalogWDGConfig+0x170>
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	2b0e      	cmp	r3, #14
 8002f98:	d010      	beq.n	8002fbc <HAL_ADC_AnalogWDGConfig+0x170>
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	2b0f      	cmp	r3, #15
 8002fa0:	d00c      	beq.n	8002fbc <HAL_ADC_AnalogWDGConfig+0x170>
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	2b10      	cmp	r3, #16
 8002fa8:	d008      	beq.n	8002fbc <HAL_ADC_AnalogWDGConfig+0x170>
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	2b11      	cmp	r3, #17
 8002fb0:	d004      	beq.n	8002fbc <HAL_ADC_AnalogWDGConfig+0x170>
 8002fb2:	f240 711f 	movw	r1, #1823	; 0x71f
 8002fb6:	4824      	ldr	r0, [pc, #144]	; (8003048 <HAL_ADC_AnalogWDGConfig+0x1fc>)
 8002fb8:	f7fe fd7e 	bl	8001ab8 <assert_failed>
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002fc2:	2b01      	cmp	r3, #1
 8002fc4:	d101      	bne.n	8002fca <HAL_ADC_AnalogWDGConfig+0x17e>
 8002fc6:	2302      	movs	r3, #2
 8002fc8:	e035      	b.n	8003036 <HAL_ADC_AnalogWDGConfig+0x1ea>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2201      	movs	r2, #1
 8002fce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Analog watchdog configuration */

  /* Configure ADC Analog watchdog interrupt */
  if(AnalogWDGConfig->ITMode == ENABLE)
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	689b      	ldr	r3, [r3, #8]
 8002fd6:	2b01      	cmp	r3, #1
 8002fd8:	d108      	bne.n	8002fec <HAL_ADC_AnalogWDGConfig+0x1a0>
  {
    /* Enable the ADC Analog watchdog interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_AWD);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	687a      	ldr	r2, [r7, #4]
 8002fe0:	6812      	ldr	r2, [r2, #0]
 8002fe2:	6852      	ldr	r2, [r2, #4]
 8002fe4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002fe8:	605a      	str	r2, [r3, #4]
 8002fea:	e007      	b.n	8002ffc <HAL_ADC_AnalogWDGConfig+0x1b0>
  }
  else
  {
    /* Disable the ADC Analog watchdog interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_AWD);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	687a      	ldr	r2, [r7, #4]
 8002ff2:	6812      	ldr	r2, [r2, #0]
 8002ff4:	6852      	ldr	r2, [r2, #4]
 8002ff6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002ffa:	605a      	str	r2, [r3, #4]
  /* Configuration of analog watchdog:                                        */
  /*  - Set the analog watchdog enable mode: regular and/or injected groups,  */
  /*    one or all channels.                                                  */
  /*  - Set the Analog watchdog channel (is not used if watchdog              */
  /*    mode "all channels": ADC_CFGR_AWD1SGL=0).                             */
  MODIFY_REG(hadc->Instance->CR1            ,
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681a      	ldr	r2, [r3, #0]
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	6859      	ldr	r1, [r3, #4]
 8003006:	4b14      	ldr	r3, [pc, #80]	; (8003058 <HAL_ADC_AnalogWDGConfig+0x20c>)
 8003008:	400b      	ands	r3, r1
 800300a:	6839      	ldr	r1, [r7, #0]
 800300c:	6808      	ldr	r0, [r1, #0]
 800300e:	6839      	ldr	r1, [r7, #0]
 8003010:	6849      	ldr	r1, [r1, #4]
 8003012:	4301      	orrs	r1, r0
 8003014:	430b      	orrs	r3, r1
 8003016:	6053      	str	r3, [r2, #4]
             ADC_CR1_AWDCH                  ,
             AnalogWDGConfig->WatchdogMode |
             AnalogWDGConfig->Channel        );
  
  /* Set the high threshold */
  WRITE_REG(hadc->Instance->HTR, AnalogWDGConfig->HighThreshold);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	683a      	ldr	r2, [r7, #0]
 800301e:	68d2      	ldr	r2, [r2, #12]
 8003020:	625a      	str	r2, [r3, #36]	; 0x24
  
  /* Set the low threshold */
  WRITE_REG(hadc->Instance->LTR, AnalogWDGConfig->LowThreshold);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	683a      	ldr	r2, [r7, #0]
 8003028:	6912      	ldr	r2, [r2, #16]
 800302a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2200      	movs	r2, #0
 8003030:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return HAL_OK;
 8003034:	2300      	movs	r3, #0
}
 8003036:	4618      	mov	r0, r3
 8003038:	3708      	adds	r7, #8
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}
 800303e:	bf00      	nop
 8003040:	40012400 	.word	0x40012400
 8003044:	40012800 	.word	0x40012800
 8003048:	08007464 	.word	0x08007464
 800304c:	00800200 	.word	0x00800200
 8003050:	00400200 	.word	0x00400200
 8003054:	00c00200 	.word	0x00c00200
 8003058:	ff3ffde0 	.word	0xff3ffde0

0800305c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b084      	sub	sp, #16
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003064:	2300      	movs	r3, #0
 8003066:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003068:	2300      	movs	r3, #0
 800306a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	689b      	ldr	r3, [r3, #8]
 8003072:	f003 0301 	and.w	r3, r3, #1
 8003076:	2b01      	cmp	r3, #1
 8003078:	d039      	beq.n	80030ee <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	687a      	ldr	r2, [r7, #4]
 8003080:	6812      	ldr	r2, [r2, #0]
 8003082:	6892      	ldr	r2, [r2, #8]
 8003084:	f042 0201 	orr.w	r2, r2, #1
 8003088:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800308a:	4b1b      	ldr	r3, [pc, #108]	; (80030f8 <ADC_Enable+0x9c>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	4a1b      	ldr	r2, [pc, #108]	; (80030fc <ADC_Enable+0xa0>)
 8003090:	fba2 2303 	umull	r2, r3, r2, r3
 8003094:	0c9b      	lsrs	r3, r3, #18
 8003096:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003098:	e002      	b.n	80030a0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800309a:	68bb      	ldr	r3, [r7, #8]
 800309c:	3b01      	subs	r3, #1
 800309e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d1f9      	bne.n	800309a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80030a6:	f7ff f881 	bl	80021ac <HAL_GetTick>
 80030aa:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80030ac:	e018      	b.n	80030e0 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80030ae:	f7ff f87d 	bl	80021ac <HAL_GetTick>
 80030b2:	4602      	mov	r2, r0
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	1ad3      	subs	r3, r2, r3
 80030b8:	2b02      	cmp	r3, #2
 80030ba:	d911      	bls.n	80030e0 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030c0:	f043 0210 	orr.w	r2, r3, #16
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030cc:	f043 0201 	orr.w	r2, r3, #1
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2200      	movs	r2, #0
 80030d8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 80030dc:	2301      	movs	r3, #1
 80030de:	e007      	b.n	80030f0 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	689b      	ldr	r3, [r3, #8]
 80030e6:	f003 0301 	and.w	r3, r3, #1
 80030ea:	2b01      	cmp	r3, #1
 80030ec:	d1df      	bne.n	80030ae <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80030ee:	2300      	movs	r3, #0
}
 80030f0:	4618      	mov	r0, r3
 80030f2:	3710      	adds	r7, #16
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bd80      	pop	{r7, pc}
 80030f8:	20000000 	.word	0x20000000
 80030fc:	431bde83 	.word	0x431bde83

08003100 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b084      	sub	sp, #16
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003108:	2300      	movs	r3, #0
 800310a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	689b      	ldr	r3, [r3, #8]
 8003112:	f003 0301 	and.w	r3, r3, #1
 8003116:	2b01      	cmp	r3, #1
 8003118:	d127      	bne.n	800316a <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	687a      	ldr	r2, [r7, #4]
 8003120:	6812      	ldr	r2, [r2, #0]
 8003122:	6892      	ldr	r2, [r2, #8]
 8003124:	f022 0201 	bic.w	r2, r2, #1
 8003128:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800312a:	f7ff f83f 	bl	80021ac <HAL_GetTick>
 800312e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003130:	e014      	b.n	800315c <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003132:	f7ff f83b 	bl	80021ac <HAL_GetTick>
 8003136:	4602      	mov	r2, r0
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	1ad3      	subs	r3, r2, r3
 800313c:	2b02      	cmp	r3, #2
 800313e:	d90d      	bls.n	800315c <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003144:	f043 0210 	orr.w	r2, r3, #16
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003150:	f043 0201 	orr.w	r2, r3, #1
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8003158:	2301      	movs	r3, #1
 800315a:	e007      	b.n	800316c <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	689b      	ldr	r3, [r3, #8]
 8003162:	f003 0301 	and.w	r3, r3, #1
 8003166:	2b01      	cmp	r3, #1
 8003168:	d0e3      	beq.n	8003132 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800316a:	2300      	movs	r3, #0
}
 800316c:	4618      	mov	r0, r3
 800316e:	3710      	adds	r7, #16
 8003170:	46bd      	mov	sp, r7
 8003172:	bd80      	pop	{r7, pc}

08003174 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b084      	sub	sp, #16
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003180:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003186:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800318a:	2b00      	cmp	r3, #0
 800318c:	d127      	bne.n	80031de <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003192:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	689b      	ldr	r3, [r3, #8]
 80031a0:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80031a4:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80031a8:	d115      	bne.n	80031d6 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	68db      	ldr	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d111      	bne.n	80031d6 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031b6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031c2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d105      	bne.n	80031d6 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031ce:	f043 0201 	orr.w	r2, r3, #1
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 80031d6:	68f8      	ldr	r0, [r7, #12]
 80031d8:	f7fe fb72 	bl	80018c0 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80031dc:	e004      	b.n	80031e8 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	6a1b      	ldr	r3, [r3, #32]
 80031e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031e4:	6878      	ldr	r0, [r7, #4]
 80031e6:	4798      	blx	r3
}
 80031e8:	bf00      	nop
 80031ea:	3710      	adds	r7, #16
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bd80      	pop	{r7, pc}

080031f0 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b084      	sub	sp, #16
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031fc:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 80031fe:	68f8      	ldr	r0, [r7, #12]
 8003200:	f7ff fc4e 	bl	8002aa0 <HAL_ADC_ConvHalfCpltCallback>
}
 8003204:	bf00      	nop
 8003206:	3710      	adds	r7, #16
 8003208:	46bd      	mov	sp, r7
 800320a:	bd80      	pop	{r7, pc}

0800320c <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b084      	sub	sp, #16
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003218:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800321e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800322a:	f043 0204 	orr.w	r2, r3, #4
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 8003232:	68f8      	ldr	r0, [r7, #12]
 8003234:	f7ff fc3d 	bl	8002ab2 <HAL_ADC_ErrorCallback>
}
 8003238:	bf00      	nop
 800323a:	3710      	adds	r7, #16
 800323c:	46bd      	mov	sp, r7
 800323e:	bd80      	pop	{r7, pc}

08003240 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003240:	b480      	push	{r7}
 8003242:	b083      	sub	sp, #12
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8003248:	bf00      	nop
 800324a:	370c      	adds	r7, #12
 800324c:	46bd      	mov	sp, r7
 800324e:	bc80      	pop	{r7}
 8003250:	4770      	bx	lr
	...

08003254 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003254:	b480      	push	{r7}
 8003256:	b085      	sub	sp, #20
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	f003 0307 	and.w	r3, r3, #7
 8003262:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003264:	4b0c      	ldr	r3, [pc, #48]	; (8003298 <NVIC_SetPriorityGrouping+0x44>)
 8003266:	68db      	ldr	r3, [r3, #12]
 8003268:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800326a:	68ba      	ldr	r2, [r7, #8]
 800326c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003270:	4013      	ands	r3, r2
 8003272:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003278:	68bb      	ldr	r3, [r7, #8]
 800327a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800327c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003280:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003284:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003286:	4a04      	ldr	r2, [pc, #16]	; (8003298 <NVIC_SetPriorityGrouping+0x44>)
 8003288:	68bb      	ldr	r3, [r7, #8]
 800328a:	60d3      	str	r3, [r2, #12]
}
 800328c:	bf00      	nop
 800328e:	3714      	adds	r7, #20
 8003290:	46bd      	mov	sp, r7
 8003292:	bc80      	pop	{r7}
 8003294:	4770      	bx	lr
 8003296:	bf00      	nop
 8003298:	e000ed00 	.word	0xe000ed00

0800329c <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 800329c:	b480      	push	{r7}
 800329e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80032a0:	4b04      	ldr	r3, [pc, #16]	; (80032b4 <NVIC_GetPriorityGrouping+0x18>)
 80032a2:	68db      	ldr	r3, [r3, #12]
 80032a4:	0a1b      	lsrs	r3, r3, #8
 80032a6:	f003 0307 	and.w	r3, r3, #7
}
 80032aa:	4618      	mov	r0, r3
 80032ac:	46bd      	mov	sp, r7
 80032ae:	bc80      	pop	{r7}
 80032b0:	4770      	bx	lr
 80032b2:	bf00      	nop
 80032b4:	e000ed00 	.word	0xe000ed00

080032b8 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032b8:	b480      	push	{r7}
 80032ba:	b083      	sub	sp, #12
 80032bc:	af00      	add	r7, sp, #0
 80032be:	4603      	mov	r3, r0
 80032c0:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80032c2:	4908      	ldr	r1, [pc, #32]	; (80032e4 <NVIC_EnableIRQ+0x2c>)
 80032c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032c8:	095b      	lsrs	r3, r3, #5
 80032ca:	79fa      	ldrb	r2, [r7, #7]
 80032cc:	f002 021f 	and.w	r2, r2, #31
 80032d0:	2001      	movs	r0, #1
 80032d2:	fa00 f202 	lsl.w	r2, r0, r2
 80032d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80032da:	bf00      	nop
 80032dc:	370c      	adds	r7, #12
 80032de:	46bd      	mov	sp, r7
 80032e0:	bc80      	pop	{r7}
 80032e2:	4770      	bx	lr
 80032e4:	e000e100 	.word	0xe000e100

080032e8 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80032e8:	b480      	push	{r7}
 80032ea:	b083      	sub	sp, #12
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	4603      	mov	r3, r0
 80032f0:	6039      	str	r1, [r7, #0]
 80032f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80032f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	da0b      	bge.n	8003314 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032fc:	490d      	ldr	r1, [pc, #52]	; (8003334 <NVIC_SetPriority+0x4c>)
 80032fe:	79fb      	ldrb	r3, [r7, #7]
 8003300:	f003 030f 	and.w	r3, r3, #15
 8003304:	3b04      	subs	r3, #4
 8003306:	683a      	ldr	r2, [r7, #0]
 8003308:	b2d2      	uxtb	r2, r2
 800330a:	0112      	lsls	r2, r2, #4
 800330c:	b2d2      	uxtb	r2, r2
 800330e:	440b      	add	r3, r1
 8003310:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003312:	e009      	b.n	8003328 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003314:	4908      	ldr	r1, [pc, #32]	; (8003338 <NVIC_SetPriority+0x50>)
 8003316:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800331a:	683a      	ldr	r2, [r7, #0]
 800331c:	b2d2      	uxtb	r2, r2
 800331e:	0112      	lsls	r2, r2, #4
 8003320:	b2d2      	uxtb	r2, r2
 8003322:	440b      	add	r3, r1
 8003324:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003328:	bf00      	nop
 800332a:	370c      	adds	r7, #12
 800332c:	46bd      	mov	sp, r7
 800332e:	bc80      	pop	{r7}
 8003330:	4770      	bx	lr
 8003332:	bf00      	nop
 8003334:	e000ed00 	.word	0xe000ed00
 8003338:	e000e100 	.word	0xe000e100

0800333c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800333c:	b480      	push	{r7}
 800333e:	b089      	sub	sp, #36	; 0x24
 8003340:	af00      	add	r7, sp, #0
 8003342:	60f8      	str	r0, [r7, #12]
 8003344:	60b9      	str	r1, [r7, #8]
 8003346:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	f003 0307 	and.w	r3, r3, #7
 800334e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003350:	69fb      	ldr	r3, [r7, #28]
 8003352:	f1c3 0307 	rsb	r3, r3, #7
 8003356:	2b04      	cmp	r3, #4
 8003358:	bf28      	it	cs
 800335a:	2304      	movcs	r3, #4
 800335c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800335e:	69fb      	ldr	r3, [r7, #28]
 8003360:	3304      	adds	r3, #4
 8003362:	2b06      	cmp	r3, #6
 8003364:	d902      	bls.n	800336c <NVIC_EncodePriority+0x30>
 8003366:	69fb      	ldr	r3, [r7, #28]
 8003368:	3b03      	subs	r3, #3
 800336a:	e000      	b.n	800336e <NVIC_EncodePriority+0x32>
 800336c:	2300      	movs	r3, #0
 800336e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003370:	2201      	movs	r2, #1
 8003372:	69bb      	ldr	r3, [r7, #24]
 8003374:	fa02 f303 	lsl.w	r3, r2, r3
 8003378:	1e5a      	subs	r2, r3, #1
 800337a:	68bb      	ldr	r3, [r7, #8]
 800337c:	401a      	ands	r2, r3
 800337e:	697b      	ldr	r3, [r7, #20]
 8003380:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003382:	2101      	movs	r1, #1
 8003384:	697b      	ldr	r3, [r7, #20]
 8003386:	fa01 f303 	lsl.w	r3, r1, r3
 800338a:	1e59      	subs	r1, r3, #1
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003390:	4313      	orrs	r3, r2
         );
}
 8003392:	4618      	mov	r0, r3
 8003394:	3724      	adds	r7, #36	; 0x24
 8003396:	46bd      	mov	sp, r7
 8003398:	bc80      	pop	{r7}
 800339a:	4770      	bx	lr

0800339c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b082      	sub	sp, #8
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	3b01      	subs	r3, #1
 80033a8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80033ac:	d301      	bcc.n	80033b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80033ae:	2301      	movs	r3, #1
 80033b0:	e00f      	b.n	80033d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80033b2:	4a0a      	ldr	r2, [pc, #40]	; (80033dc <SysTick_Config+0x40>)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	3b01      	subs	r3, #1
 80033b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80033ba:	210f      	movs	r1, #15
 80033bc:	f04f 30ff 	mov.w	r0, #4294967295
 80033c0:	f7ff ff92 	bl	80032e8 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80033c4:	4b05      	ldr	r3, [pc, #20]	; (80033dc <SysTick_Config+0x40>)
 80033c6:	2200      	movs	r2, #0
 80033c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80033ca:	4b04      	ldr	r3, [pc, #16]	; (80033dc <SysTick_Config+0x40>)
 80033cc:	2207      	movs	r2, #7
 80033ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80033d0:	2300      	movs	r3, #0
}
 80033d2:	4618      	mov	r0, r3
 80033d4:	3708      	adds	r7, #8
 80033d6:	46bd      	mov	sp, r7
 80033d8:	bd80      	pop	{r7, pc}
 80033da:	bf00      	nop
 80033dc:	e000e010 	.word	0xe000e010

080033e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b082      	sub	sp, #8
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2b07      	cmp	r3, #7
 80033ec:	d00f      	beq.n	800340e <HAL_NVIC_SetPriorityGrouping+0x2e>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	2b06      	cmp	r3, #6
 80033f2:	d00c      	beq.n	800340e <HAL_NVIC_SetPriorityGrouping+0x2e>
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2b05      	cmp	r3, #5
 80033f8:	d009      	beq.n	800340e <HAL_NVIC_SetPriorityGrouping+0x2e>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2b04      	cmp	r3, #4
 80033fe:	d006      	beq.n	800340e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2b03      	cmp	r3, #3
 8003404:	d003      	beq.n	800340e <HAL_NVIC_SetPriorityGrouping+0x2e>
 8003406:	21a2      	movs	r1, #162	; 0xa2
 8003408:	4804      	ldr	r0, [pc, #16]	; (800341c <HAL_NVIC_SetPriorityGrouping+0x3c>)
 800340a:	f7fe fb55 	bl	8001ab8 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800340e:	6878      	ldr	r0, [r7, #4]
 8003410:	f7ff ff20 	bl	8003254 <NVIC_SetPriorityGrouping>
}
 8003414:	bf00      	nop
 8003416:	3708      	adds	r7, #8
 8003418:	46bd      	mov	sp, r7
 800341a:	bd80      	pop	{r7, pc}
 800341c:	080074a4 	.word	0x080074a4

08003420 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003420:	b580      	push	{r7, lr}
 8003422:	b086      	sub	sp, #24
 8003424:	af00      	add	r7, sp, #0
 8003426:	4603      	mov	r3, r0
 8003428:	60b9      	str	r1, [r7, #8]
 800342a:	607a      	str	r2, [r7, #4]
 800342c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800342e:	2300      	movs	r3, #0
 8003430:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	2b0f      	cmp	r3, #15
 8003436:	d903      	bls.n	8003440 <HAL_NVIC_SetPriority+0x20>
 8003438:	21ba      	movs	r1, #186	; 0xba
 800343a:	480e      	ldr	r0, [pc, #56]	; (8003474 <HAL_NVIC_SetPriority+0x54>)
 800343c:	f7fe fb3c 	bl	8001ab8 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8003440:	68bb      	ldr	r3, [r7, #8]
 8003442:	2b0f      	cmp	r3, #15
 8003444:	d903      	bls.n	800344e <HAL_NVIC_SetPriority+0x2e>
 8003446:	21bb      	movs	r1, #187	; 0xbb
 8003448:	480a      	ldr	r0, [pc, #40]	; (8003474 <HAL_NVIC_SetPriority+0x54>)
 800344a:	f7fe fb35 	bl	8001ab8 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800344e:	f7ff ff25 	bl	800329c <NVIC_GetPriorityGrouping>
 8003452:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003454:	687a      	ldr	r2, [r7, #4]
 8003456:	68b9      	ldr	r1, [r7, #8]
 8003458:	6978      	ldr	r0, [r7, #20]
 800345a:	f7ff ff6f 	bl	800333c <NVIC_EncodePriority>
 800345e:	4602      	mov	r2, r0
 8003460:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003464:	4611      	mov	r1, r2
 8003466:	4618      	mov	r0, r3
 8003468:	f7ff ff3e 	bl	80032e8 <NVIC_SetPriority>
}
 800346c:	bf00      	nop
 800346e:	3718      	adds	r7, #24
 8003470:	46bd      	mov	sp, r7
 8003472:	bd80      	pop	{r7, pc}
 8003474:	080074a4 	.word	0x080074a4

08003478 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b082      	sub	sp, #8
 800347c:	af00      	add	r7, sp, #0
 800347e:	4603      	mov	r3, r0
 8003480:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8003482:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003486:	2b00      	cmp	r3, #0
 8003488:	da03      	bge.n	8003492 <HAL_NVIC_EnableIRQ+0x1a>
 800348a:	21ce      	movs	r1, #206	; 0xce
 800348c:	4805      	ldr	r0, [pc, #20]	; (80034a4 <HAL_NVIC_EnableIRQ+0x2c>)
 800348e:	f7fe fb13 	bl	8001ab8 <assert_failed>

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003492:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003496:	4618      	mov	r0, r3
 8003498:	f7ff ff0e 	bl	80032b8 <NVIC_EnableIRQ>
}
 800349c:	bf00      	nop
 800349e:	3708      	adds	r7, #8
 80034a0:	46bd      	mov	sp, r7
 80034a2:	bd80      	pop	{r7, pc}
 80034a4:	080074a4 	.word	0x080074a4

080034a8 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b082      	sub	sp, #8
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80034b0:	6878      	ldr	r0, [r7, #4]
 80034b2:	f7ff ff73 	bl	800339c <SysTick_Config>
 80034b6:	4603      	mov	r3, r0
}
 80034b8:	4618      	mov	r0, r3
 80034ba:	3708      	adds	r7, #8
 80034bc:	46bd      	mov	sp, r7
 80034be:	bd80      	pop	{r7, pc}

080034c0 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b082      	sub	sp, #8
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2b04      	cmp	r3, #4
 80034cc:	d007      	beq.n	80034de <HAL_SYSTICK_CLKSourceConfig+0x1e>
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d004      	beq.n	80034de <HAL_SYSTICK_CLKSourceConfig+0x1e>
 80034d4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80034d8:	480b      	ldr	r0, [pc, #44]	; (8003508 <HAL_SYSTICK_CLKSourceConfig+0x48>)
 80034da:	f7fe faed 	bl	8001ab8 <assert_failed>
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2b04      	cmp	r3, #4
 80034e2:	d106      	bne.n	80034f2 <HAL_SYSTICK_CLKSourceConfig+0x32>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80034e4:	4a09      	ldr	r2, [pc, #36]	; (800350c <HAL_SYSTICK_CLKSourceConfig+0x4c>)
 80034e6:	4b09      	ldr	r3, [pc, #36]	; (800350c <HAL_SYSTICK_CLKSourceConfig+0x4c>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f043 0304 	orr.w	r3, r3, #4
 80034ee:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 80034f0:	e005      	b.n	80034fe <HAL_SYSTICK_CLKSourceConfig+0x3e>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80034f2:	4a06      	ldr	r2, [pc, #24]	; (800350c <HAL_SYSTICK_CLKSourceConfig+0x4c>)
 80034f4:	4b05      	ldr	r3, [pc, #20]	; (800350c <HAL_SYSTICK_CLKSourceConfig+0x4c>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f023 0304 	bic.w	r3, r3, #4
 80034fc:	6013      	str	r3, [r2, #0]
}
 80034fe:	bf00      	nop
 8003500:	3708      	adds	r7, #8
 8003502:	46bd      	mov	sp, r7
 8003504:	bd80      	pop	{r7, pc}
 8003506:	bf00      	nop
 8003508:	080074a4 	.word	0x080074a4
 800350c:	e000e010 	.word	0xe000e010

08003510 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8003514:	f000 f802 	bl	800351c <HAL_SYSTICK_Callback>
}
 8003518:	bf00      	nop
 800351a:	bd80      	pop	{r7, pc}

0800351c <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 800351c:	b480      	push	{r7}
 800351e:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8003520:	bf00      	nop
 8003522:	46bd      	mov	sp, r7
 8003524:	bc80      	pop	{r7}
 8003526:	4770      	bx	lr

08003528 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b084      	sub	sp, #16
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003530:	2300      	movs	r3, #0
 8003532:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d101      	bne.n	800353e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800353a:	2301      	movs	r3, #1
 800353c:	e0e6      	b.n	800370c <HAL_DMA_Init+0x1e4>
  }

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4a74      	ldr	r2, [pc, #464]	; (8003714 <HAL_DMA_Init+0x1ec>)
 8003544:	4293      	cmp	r3, r2
 8003546:	d021      	beq.n	800358c <HAL_DMA_Init+0x64>
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4a72      	ldr	r2, [pc, #456]	; (8003718 <HAL_DMA_Init+0x1f0>)
 800354e:	4293      	cmp	r3, r2
 8003550:	d01c      	beq.n	800358c <HAL_DMA_Init+0x64>
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4a71      	ldr	r2, [pc, #452]	; (800371c <HAL_DMA_Init+0x1f4>)
 8003558:	4293      	cmp	r3, r2
 800355a:	d017      	beq.n	800358c <HAL_DMA_Init+0x64>
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4a6f      	ldr	r2, [pc, #444]	; (8003720 <HAL_DMA_Init+0x1f8>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d012      	beq.n	800358c <HAL_DMA_Init+0x64>
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4a6e      	ldr	r2, [pc, #440]	; (8003724 <HAL_DMA_Init+0x1fc>)
 800356c:	4293      	cmp	r3, r2
 800356e:	d00d      	beq.n	800358c <HAL_DMA_Init+0x64>
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	4a6c      	ldr	r2, [pc, #432]	; (8003728 <HAL_DMA_Init+0x200>)
 8003576:	4293      	cmp	r3, r2
 8003578:	d008      	beq.n	800358c <HAL_DMA_Init+0x64>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	4a6b      	ldr	r2, [pc, #428]	; (800372c <HAL_DMA_Init+0x204>)
 8003580:	4293      	cmp	r3, r2
 8003582:	d003      	beq.n	800358c <HAL_DMA_Init+0x64>
 8003584:	21aa      	movs	r1, #170	; 0xaa
 8003586:	486a      	ldr	r0, [pc, #424]	; (8003730 <HAL_DMA_Init+0x208>)
 8003588:	f7fe fa96 	bl	8001ab8 <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d00c      	beq.n	80035ae <HAL_DMA_Init+0x86>
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	2b10      	cmp	r3, #16
 800359a:	d008      	beq.n	80035ae <HAL_DMA_Init+0x86>
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80035a4:	d003      	beq.n	80035ae <HAL_DMA_Init+0x86>
 80035a6:	21ab      	movs	r1, #171	; 0xab
 80035a8:	4861      	ldr	r0, [pc, #388]	; (8003730 <HAL_DMA_Init+0x208>)
 80035aa:	f7fe fa85 	bl	8001ab8 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	689b      	ldr	r3, [r3, #8]
 80035b2:	2b40      	cmp	r3, #64	; 0x40
 80035b4:	d007      	beq.n	80035c6 <HAL_DMA_Init+0x9e>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	689b      	ldr	r3, [r3, #8]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d003      	beq.n	80035c6 <HAL_DMA_Init+0x9e>
 80035be:	21ac      	movs	r1, #172	; 0xac
 80035c0:	485b      	ldr	r0, [pc, #364]	; (8003730 <HAL_DMA_Init+0x208>)
 80035c2:	f7fe fa79 	bl	8001ab8 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	68db      	ldr	r3, [r3, #12]
 80035ca:	2b80      	cmp	r3, #128	; 0x80
 80035cc:	d007      	beq.n	80035de <HAL_DMA_Init+0xb6>
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	68db      	ldr	r3, [r3, #12]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d003      	beq.n	80035de <HAL_DMA_Init+0xb6>
 80035d6:	21ad      	movs	r1, #173	; 0xad
 80035d8:	4855      	ldr	r0, [pc, #340]	; (8003730 <HAL_DMA_Init+0x208>)
 80035da:	f7fe fa6d 	bl	8001ab8 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	691b      	ldr	r3, [r3, #16]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d00d      	beq.n	8003602 <HAL_DMA_Init+0xda>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	691b      	ldr	r3, [r3, #16]
 80035ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80035ee:	d008      	beq.n	8003602 <HAL_DMA_Init+0xda>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	691b      	ldr	r3, [r3, #16]
 80035f4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80035f8:	d003      	beq.n	8003602 <HAL_DMA_Init+0xda>
 80035fa:	21ae      	movs	r1, #174	; 0xae
 80035fc:	484c      	ldr	r0, [pc, #304]	; (8003730 <HAL_DMA_Init+0x208>)
 80035fe:	f7fe fa5b 	bl	8001ab8 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	695b      	ldr	r3, [r3, #20]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d00d      	beq.n	8003626 <HAL_DMA_Init+0xfe>
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	695b      	ldr	r3, [r3, #20]
 800360e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003612:	d008      	beq.n	8003626 <HAL_DMA_Init+0xfe>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	695b      	ldr	r3, [r3, #20]
 8003618:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800361c:	d003      	beq.n	8003626 <HAL_DMA_Init+0xfe>
 800361e:	21af      	movs	r1, #175	; 0xaf
 8003620:	4843      	ldr	r0, [pc, #268]	; (8003730 <HAL_DMA_Init+0x208>)
 8003622:	f7fe fa49 	bl	8001ab8 <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	699b      	ldr	r3, [r3, #24]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d007      	beq.n	800363e <HAL_DMA_Init+0x116>
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	699b      	ldr	r3, [r3, #24]
 8003632:	2b20      	cmp	r3, #32
 8003634:	d003      	beq.n	800363e <HAL_DMA_Init+0x116>
 8003636:	21b0      	movs	r1, #176	; 0xb0
 8003638:	483d      	ldr	r0, [pc, #244]	; (8003730 <HAL_DMA_Init+0x208>)
 800363a:	f7fe fa3d 	bl	8001ab8 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	69db      	ldr	r3, [r3, #28]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d012      	beq.n	800366c <HAL_DMA_Init+0x144>
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	69db      	ldr	r3, [r3, #28]
 800364a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800364e:	d00d      	beq.n	800366c <HAL_DMA_Init+0x144>
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	69db      	ldr	r3, [r3, #28]
 8003654:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003658:	d008      	beq.n	800366c <HAL_DMA_Init+0x144>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	69db      	ldr	r3, [r3, #28]
 800365e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003662:	d003      	beq.n	800366c <HAL_DMA_Init+0x144>
 8003664:	21b1      	movs	r1, #177	; 0xb1
 8003666:	4832      	ldr	r0, [pc, #200]	; (8003730 <HAL_DMA_Init+0x208>)
 8003668:	f7fe fa26 	bl	8001ab8 <assert_failed>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	461a      	mov	r2, r3
 8003672:	4b30      	ldr	r3, [pc, #192]	; (8003734 <HAL_DMA_Init+0x20c>)
 8003674:	4413      	add	r3, r2
 8003676:	4a30      	ldr	r2, [pc, #192]	; (8003738 <HAL_DMA_Init+0x210>)
 8003678:	fba2 2303 	umull	r2, r3, r2, r3
 800367c:	091b      	lsrs	r3, r3, #4
 800367e:	009a      	lsls	r2, r3, #2
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	4a2d      	ldr	r2, [pc, #180]	; (800373c <HAL_DMA_Init+0x214>)
 8003688:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* STM32F101xE || STM32F101xG || STM32F103xE || STM32F103xG || STM32F100xE || STM32F105xC || STM32F107xC */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2202      	movs	r2, #2
 800368e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80036a0:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80036a4:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80036ae:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	68db      	ldr	r3, [r3, #12]
 80036b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036ba:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	695b      	ldr	r3, [r3, #20]
 80036c0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036c6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	69db      	ldr	r3, [r3, #28]
 80036cc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80036ce:	68fa      	ldr	r2, [r7, #12]
 80036d0:	4313      	orrs	r3, r2
 80036d2:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	68fa      	ldr	r2, [r7, #12]
 80036da:	601a      	str	r2, [r3, #0]


  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2200      	movs	r2, #0
 80036e0:	629a      	str	r2, [r3, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2200      	movs	r2, #0
 80036e6:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2200      	movs	r2, #0
 80036ec:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2200      	movs	r2, #0
 80036f2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2200      	movs	r2, #0
 80036f8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2201      	movs	r2, #1
 80036fe:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2200      	movs	r2, #0
 8003706:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 800370a:	2300      	movs	r3, #0
}
 800370c:	4618      	mov	r0, r3
 800370e:	3710      	adds	r7, #16
 8003710:	46bd      	mov	sp, r7
 8003712:	bd80      	pop	{r7, pc}
 8003714:	40020008 	.word	0x40020008
 8003718:	4002001c 	.word	0x4002001c
 800371c:	40020030 	.word	0x40020030
 8003720:	40020044 	.word	0x40020044
 8003724:	40020058 	.word	0x40020058
 8003728:	4002006c 	.word	0x4002006c
 800372c:	40020080 	.word	0x40020080
 8003730:	080074e8 	.word	0x080074e8
 8003734:	bffdfff8 	.word	0xbffdfff8
 8003738:	cccccccd 	.word	0xcccccccd
 800373c:	40020000 	.word	0x40020000

08003740 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b086      	sub	sp, #24
 8003744:	af00      	add	r7, sp, #0
 8003746:	60f8      	str	r0, [r7, #12]
 8003748:	60b9      	str	r1, [r7, #8]
 800374a:	607a      	str	r2, [r7, #4]
 800374c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800374e:	2300      	movs	r3, #0
 8003750:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	2b00      	cmp	r3, #0
 8003756:	d003      	beq.n	8003760 <HAL_DMA_Start_IT+0x20>
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800375e:	d304      	bcc.n	800376a <HAL_DMA_Start_IT+0x2a>
 8003760:	f44f 71c0 	mov.w	r1, #384	; 0x180
 8003764:	482c      	ldr	r0, [pc, #176]	; (8003818 <HAL_DMA_Start_IT+0xd8>)
 8003766:	f7fe f9a7 	bl	8001ab8 <assert_failed>

  /* Process locked */
  __HAL_LOCK(hdma);
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003770:	2b01      	cmp	r3, #1
 8003772:	d101      	bne.n	8003778 <HAL_DMA_Start_IT+0x38>
 8003774:	2302      	movs	r3, #2
 8003776:	e04a      	b.n	800380e <HAL_DMA_Start_IT+0xce>
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	2201      	movs	r2, #1
 800377c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003786:	2b01      	cmp	r3, #1
 8003788:	d13a      	bne.n	8003800 <HAL_DMA_Start_IT+0xc0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	2202      	movs	r2, #2
 800378e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	2200      	movs	r2, #0
 8003796:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	68fa      	ldr	r2, [r7, #12]
 800379e:	6812      	ldr	r2, [r2, #0]
 80037a0:	6812      	ldr	r2, [r2, #0]
 80037a2:	f022 0201 	bic.w	r2, r2, #1
 80037a6:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	687a      	ldr	r2, [r7, #4]
 80037ac:	68b9      	ldr	r1, [r7, #8]
 80037ae:	68f8      	ldr	r0, [r7, #12]
 80037b0:	f000 f9ee 	bl	8003b90 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d008      	beq.n	80037ce <HAL_DMA_Start_IT+0x8e>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	68fa      	ldr	r2, [r7, #12]
 80037c2:	6812      	ldr	r2, [r2, #0]
 80037c4:	6812      	ldr	r2, [r2, #0]
 80037c6:	f042 020e 	orr.w	r2, r2, #14
 80037ca:	601a      	str	r2, [r3, #0]
 80037cc:	e00f      	b.n	80037ee <HAL_DMA_Start_IT+0xae>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	68fa      	ldr	r2, [r7, #12]
 80037d4:	6812      	ldr	r2, [r2, #0]
 80037d6:	6812      	ldr	r2, [r2, #0]
 80037d8:	f022 0204 	bic.w	r2, r2, #4
 80037dc:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	68fa      	ldr	r2, [r7, #12]
 80037e4:	6812      	ldr	r2, [r2, #0]
 80037e6:	6812      	ldr	r2, [r2, #0]
 80037e8:	f042 020a 	orr.w	r2, r2, #10
 80037ec:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	68fa      	ldr	r2, [r7, #12]
 80037f4:	6812      	ldr	r2, [r2, #0]
 80037f6:	6812      	ldr	r2, [r2, #0]
 80037f8:	f042 0201 	orr.w	r2, r2, #1
 80037fc:	601a      	str	r2, [r3, #0]
 80037fe:	e005      	b.n	800380c <HAL_DMA_Start_IT+0xcc>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	2200      	movs	r2, #0
 8003804:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003808:	2302      	movs	r3, #2
 800380a:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800380c:	7dfb      	ldrb	r3, [r7, #23]
}
 800380e:	4618      	mov	r0, r3
 8003810:	3718      	adds	r7, #24
 8003812:	46bd      	mov	sp, r7
 8003814:	bd80      	pop	{r7, pc}
 8003816:	bf00      	nop
 8003818:	080074e8 	.word	0x080074e8

0800381c <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800381c:	b480      	push	{r7}
 800381e:	b085      	sub	sp, #20
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003824:	2300      	movs	r3, #0
 8003826:	73fb      	strb	r3, [r7, #15]

  /* Disable DMA IT */
  __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	687a      	ldr	r2, [r7, #4]
 800382e:	6812      	ldr	r2, [r2, #0]
 8003830:	6812      	ldr	r2, [r2, #0]
 8003832:	f022 020e 	bic.w	r2, r2, #14
 8003836:	601a      	str	r2, [r3, #0]
    
  /* Disable the channel */
  __HAL_DMA_DISABLE(hdma);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	687a      	ldr	r2, [r7, #4]
 800383e:	6812      	ldr	r2, [r2, #0]
 8003840:	6812      	ldr	r2, [r2, #0]
 8003842:	f022 0201 	bic.w	r2, r2, #1
 8003846:	601a      	str	r2, [r3, #0]
    
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800384c:	687a      	ldr	r2, [r7, #4]
 800384e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003850:	2101      	movs	r1, #1
 8003852:	fa01 f202 	lsl.w	r2, r1, r2
 8003856:	605a      	str	r2, [r3, #4]

  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2201      	movs	r2, #1
 800385c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2200      	movs	r2, #0
 8003864:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8003868:	7bfb      	ldrb	r3, [r7, #15]
}
 800386a:	4618      	mov	r0, r3
 800386c:	3714      	adds	r7, #20
 800386e:	46bd      	mov	sp, r7
 8003870:	bc80      	pop	{r7}
 8003872:	4770      	bx	lr

08003874 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003874:	b580      	push	{r7, lr}
 8003876:	b084      	sub	sp, #16
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800387c:	2300      	movs	r3, #0
 800387e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003886:	2b02      	cmp	r3, #2
 8003888:	d005      	beq.n	8003896 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2204      	movs	r2, #4
 800388e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003890:	2301      	movs	r3, #1
 8003892:	73fb      	strb	r3, [r7, #15]
 8003894:	e057      	b.n	8003946 <HAL_DMA_Abort_IT+0xd2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	687a      	ldr	r2, [r7, #4]
 800389c:	6812      	ldr	r2, [r2, #0]
 800389e:	6812      	ldr	r2, [r2, #0]
 80038a0:	f022 020e 	bic.w	r2, r2, #14
 80038a4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	687a      	ldr	r2, [r7, #4]
 80038ac:	6812      	ldr	r2, [r2, #0]
 80038ae:	6812      	ldr	r2, [r2, #0]
 80038b0:	f022 0201 	bic.w	r2, r2, #1
 80038b4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80038b6:	4a26      	ldr	r2, [pc, #152]	; (8003950 <HAL_DMA_Abort_IT+0xdc>)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	4619      	mov	r1, r3
 80038be:	4b25      	ldr	r3, [pc, #148]	; (8003954 <HAL_DMA_Abort_IT+0xe0>)
 80038c0:	4299      	cmp	r1, r3
 80038c2:	d02e      	beq.n	8003922 <HAL_DMA_Abort_IT+0xae>
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4619      	mov	r1, r3
 80038ca:	4b23      	ldr	r3, [pc, #140]	; (8003958 <HAL_DMA_Abort_IT+0xe4>)
 80038cc:	4299      	cmp	r1, r3
 80038ce:	d026      	beq.n	800391e <HAL_DMA_Abort_IT+0xaa>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	4619      	mov	r1, r3
 80038d6:	4b21      	ldr	r3, [pc, #132]	; (800395c <HAL_DMA_Abort_IT+0xe8>)
 80038d8:	4299      	cmp	r1, r3
 80038da:	d01d      	beq.n	8003918 <HAL_DMA_Abort_IT+0xa4>
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	4619      	mov	r1, r3
 80038e2:	4b1f      	ldr	r3, [pc, #124]	; (8003960 <HAL_DMA_Abort_IT+0xec>)
 80038e4:	4299      	cmp	r1, r3
 80038e6:	d014      	beq.n	8003912 <HAL_DMA_Abort_IT+0x9e>
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4619      	mov	r1, r3
 80038ee:	4b1d      	ldr	r3, [pc, #116]	; (8003964 <HAL_DMA_Abort_IT+0xf0>)
 80038f0:	4299      	cmp	r1, r3
 80038f2:	d00b      	beq.n	800390c <HAL_DMA_Abort_IT+0x98>
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4619      	mov	r1, r3
 80038fa:	4b1b      	ldr	r3, [pc, #108]	; (8003968 <HAL_DMA_Abort_IT+0xf4>)
 80038fc:	4299      	cmp	r1, r3
 80038fe:	d102      	bne.n	8003906 <HAL_DMA_Abort_IT+0x92>
 8003900:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003904:	e00e      	b.n	8003924 <HAL_DMA_Abort_IT+0xb0>
 8003906:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800390a:	e00b      	b.n	8003924 <HAL_DMA_Abort_IT+0xb0>
 800390c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003910:	e008      	b.n	8003924 <HAL_DMA_Abort_IT+0xb0>
 8003912:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003916:	e005      	b.n	8003924 <HAL_DMA_Abort_IT+0xb0>
 8003918:	f44f 7380 	mov.w	r3, #256	; 0x100
 800391c:	e002      	b.n	8003924 <HAL_DMA_Abort_IT+0xb0>
 800391e:	2310      	movs	r3, #16
 8003920:	e000      	b.n	8003924 <HAL_DMA_Abort_IT+0xb0>
 8003922:	2301      	movs	r3, #1
 8003924:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2201      	movs	r2, #1
 800392a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2200      	movs	r2, #0
 8003932:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800393a:	2b00      	cmp	r3, #0
 800393c:	d003      	beq.n	8003946 <HAL_DMA_Abort_IT+0xd2>
    {
      hdma->XferAbortCallback(hdma);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003942:	6878      	ldr	r0, [r7, #4]
 8003944:	4798      	blx	r3
    } 
  }
  return status;
 8003946:	7bfb      	ldrb	r3, [r7, #15]
}
 8003948:	4618      	mov	r0, r3
 800394a:	3710      	adds	r7, #16
 800394c:	46bd      	mov	sp, r7
 800394e:	bd80      	pop	{r7, pc}
 8003950:	40020000 	.word	0x40020000
 8003954:	40020008 	.word	0x40020008
 8003958:	4002001c 	.word	0x4002001c
 800395c:	40020030 	.word	0x40020030
 8003960:	40020044 	.word	0x40020044
 8003964:	40020058 	.word	0x40020058
 8003968:	4002006c 	.word	0x4002006c

0800396c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b084      	sub	sp, #16
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003988:	2204      	movs	r2, #4
 800398a:	409a      	lsls	r2, r3
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	4013      	ands	r3, r2
 8003990:	2b00      	cmp	r3, #0
 8003992:	d055      	beq.n	8003a40 <HAL_DMA_IRQHandler+0xd4>
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	f003 0304 	and.w	r3, r3, #4
 800399a:	2b00      	cmp	r3, #0
 800399c:	d050      	beq.n	8003a40 <HAL_DMA_IRQHandler+0xd4>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f003 0320 	and.w	r3, r3, #32
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d107      	bne.n	80039bc <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	687a      	ldr	r2, [r7, #4]
 80039b2:	6812      	ldr	r2, [r2, #0]
 80039b4:	6812      	ldr	r2, [r2, #0]
 80039b6:	f022 0204 	bic.w	r2, r2, #4
 80039ba:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80039bc:	4a6d      	ldr	r2, [pc, #436]	; (8003b74 <HAL_DMA_IRQHandler+0x208>)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	4619      	mov	r1, r3
 80039c4:	4b6c      	ldr	r3, [pc, #432]	; (8003b78 <HAL_DMA_IRQHandler+0x20c>)
 80039c6:	4299      	cmp	r1, r3
 80039c8:	d02e      	beq.n	8003a28 <HAL_DMA_IRQHandler+0xbc>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	4619      	mov	r1, r3
 80039d0:	4b6a      	ldr	r3, [pc, #424]	; (8003b7c <HAL_DMA_IRQHandler+0x210>)
 80039d2:	4299      	cmp	r1, r3
 80039d4:	d026      	beq.n	8003a24 <HAL_DMA_IRQHandler+0xb8>
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	4619      	mov	r1, r3
 80039dc:	4b68      	ldr	r3, [pc, #416]	; (8003b80 <HAL_DMA_IRQHandler+0x214>)
 80039de:	4299      	cmp	r1, r3
 80039e0:	d01d      	beq.n	8003a1e <HAL_DMA_IRQHandler+0xb2>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	4619      	mov	r1, r3
 80039e8:	4b66      	ldr	r3, [pc, #408]	; (8003b84 <HAL_DMA_IRQHandler+0x218>)
 80039ea:	4299      	cmp	r1, r3
 80039ec:	d014      	beq.n	8003a18 <HAL_DMA_IRQHandler+0xac>
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	4619      	mov	r1, r3
 80039f4:	4b64      	ldr	r3, [pc, #400]	; (8003b88 <HAL_DMA_IRQHandler+0x21c>)
 80039f6:	4299      	cmp	r1, r3
 80039f8:	d00b      	beq.n	8003a12 <HAL_DMA_IRQHandler+0xa6>
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	4619      	mov	r1, r3
 8003a00:	4b62      	ldr	r3, [pc, #392]	; (8003b8c <HAL_DMA_IRQHandler+0x220>)
 8003a02:	4299      	cmp	r1, r3
 8003a04:	d102      	bne.n	8003a0c <HAL_DMA_IRQHandler+0xa0>
 8003a06:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003a0a:	e00e      	b.n	8003a2a <HAL_DMA_IRQHandler+0xbe>
 8003a0c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003a10:	e00b      	b.n	8003a2a <HAL_DMA_IRQHandler+0xbe>
 8003a12:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003a16:	e008      	b.n	8003a2a <HAL_DMA_IRQHandler+0xbe>
 8003a18:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003a1c:	e005      	b.n	8003a2a <HAL_DMA_IRQHandler+0xbe>
 8003a1e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003a22:	e002      	b.n	8003a2a <HAL_DMA_IRQHandler+0xbe>
 8003a24:	2340      	movs	r3, #64	; 0x40
 8003a26:	e000      	b.n	8003a2a <HAL_DMA_IRQHandler+0xbe>
 8003a28:	2304      	movs	r3, #4
 8003a2a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	f000 809a 	beq.w	8003b6a <HAL_DMA_IRQHandler+0x1fe>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a3a:	6878      	ldr	r0, [r7, #4]
 8003a3c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003a3e:	e094      	b.n	8003b6a <HAL_DMA_IRQHandler+0x1fe>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a44:	2202      	movs	r2, #2
 8003a46:	409a      	lsls	r2, r3
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	4013      	ands	r3, r2
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d05c      	beq.n	8003b0a <HAL_DMA_IRQHandler+0x19e>
 8003a50:	68bb      	ldr	r3, [r7, #8]
 8003a52:	f003 0302 	and.w	r3, r3, #2
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d057      	beq.n	8003b0a <HAL_DMA_IRQHandler+0x19e>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f003 0320 	and.w	r3, r3, #32
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d10b      	bne.n	8003a80 <HAL_DMA_IRQHandler+0x114>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	687a      	ldr	r2, [r7, #4]
 8003a6e:	6812      	ldr	r2, [r2, #0]
 8003a70:	6812      	ldr	r2, [r2, #0]
 8003a72:	f022 020a 	bic.w	r2, r2, #10
 8003a76:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2201      	movs	r2, #1
 8003a7c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003a80:	4a3c      	ldr	r2, [pc, #240]	; (8003b74 <HAL_DMA_IRQHandler+0x208>)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	4619      	mov	r1, r3
 8003a88:	4b3b      	ldr	r3, [pc, #236]	; (8003b78 <HAL_DMA_IRQHandler+0x20c>)
 8003a8a:	4299      	cmp	r1, r3
 8003a8c:	d02e      	beq.n	8003aec <HAL_DMA_IRQHandler+0x180>
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	4619      	mov	r1, r3
 8003a94:	4b39      	ldr	r3, [pc, #228]	; (8003b7c <HAL_DMA_IRQHandler+0x210>)
 8003a96:	4299      	cmp	r1, r3
 8003a98:	d026      	beq.n	8003ae8 <HAL_DMA_IRQHandler+0x17c>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4619      	mov	r1, r3
 8003aa0:	4b37      	ldr	r3, [pc, #220]	; (8003b80 <HAL_DMA_IRQHandler+0x214>)
 8003aa2:	4299      	cmp	r1, r3
 8003aa4:	d01d      	beq.n	8003ae2 <HAL_DMA_IRQHandler+0x176>
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	4619      	mov	r1, r3
 8003aac:	4b35      	ldr	r3, [pc, #212]	; (8003b84 <HAL_DMA_IRQHandler+0x218>)
 8003aae:	4299      	cmp	r1, r3
 8003ab0:	d014      	beq.n	8003adc <HAL_DMA_IRQHandler+0x170>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	4619      	mov	r1, r3
 8003ab8:	4b33      	ldr	r3, [pc, #204]	; (8003b88 <HAL_DMA_IRQHandler+0x21c>)
 8003aba:	4299      	cmp	r1, r3
 8003abc:	d00b      	beq.n	8003ad6 <HAL_DMA_IRQHandler+0x16a>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	4619      	mov	r1, r3
 8003ac4:	4b31      	ldr	r3, [pc, #196]	; (8003b8c <HAL_DMA_IRQHandler+0x220>)
 8003ac6:	4299      	cmp	r1, r3
 8003ac8:	d102      	bne.n	8003ad0 <HAL_DMA_IRQHandler+0x164>
 8003aca:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003ace:	e00e      	b.n	8003aee <HAL_DMA_IRQHandler+0x182>
 8003ad0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003ad4:	e00b      	b.n	8003aee <HAL_DMA_IRQHandler+0x182>
 8003ad6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003ada:	e008      	b.n	8003aee <HAL_DMA_IRQHandler+0x182>
 8003adc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003ae0:	e005      	b.n	8003aee <HAL_DMA_IRQHandler+0x182>
 8003ae2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003ae6:	e002      	b.n	8003aee <HAL_DMA_IRQHandler+0x182>
 8003ae8:	2320      	movs	r3, #32
 8003aea:	e000      	b.n	8003aee <HAL_DMA_IRQHandler+0x182>
 8003aec:	2302      	movs	r3, #2
 8003aee:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2200      	movs	r2, #0
 8003af4:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d034      	beq.n	8003b6a <HAL_DMA_IRQHandler+0x1fe>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b04:	6878      	ldr	r0, [r7, #4]
 8003b06:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003b08:	e02f      	b.n	8003b6a <HAL_DMA_IRQHandler+0x1fe>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b0e:	2208      	movs	r2, #8
 8003b10:	409a      	lsls	r2, r3
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	4013      	ands	r3, r2
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d028      	beq.n	8003b6c <HAL_DMA_IRQHandler+0x200>
 8003b1a:	68bb      	ldr	r3, [r7, #8]
 8003b1c:	f003 0308 	and.w	r3, r3, #8
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d023      	beq.n	8003b6c <HAL_DMA_IRQHandler+0x200>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	687a      	ldr	r2, [r7, #4]
 8003b2a:	6812      	ldr	r2, [r2, #0]
 8003b2c:	6812      	ldr	r2, [r2, #0]
 8003b2e:	f022 020e 	bic.w	r2, r2, #14
 8003b32:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b38:	687a      	ldr	r2, [r7, #4]
 8003b3a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003b3c:	2101      	movs	r1, #1
 8003b3e:	fa01 f202 	lsl.w	r2, r1, r2
 8003b42:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2201      	movs	r2, #1
 8003b48:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2201      	movs	r2, #1
 8003b4e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2200      	movs	r2, #0
 8003b56:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d004      	beq.n	8003b6c <HAL_DMA_IRQHandler+0x200>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b66:	6878      	ldr	r0, [r7, #4]
 8003b68:	4798      	blx	r3
    }
  }
  return;
 8003b6a:	bf00      	nop
 8003b6c:	bf00      	nop
}
 8003b6e:	3710      	adds	r7, #16
 8003b70:	46bd      	mov	sp, r7
 8003b72:	bd80      	pop	{r7, pc}
 8003b74:	40020000 	.word	0x40020000
 8003b78:	40020008 	.word	0x40020008
 8003b7c:	4002001c 	.word	0x4002001c
 8003b80:	40020030 	.word	0x40020030
 8003b84:	40020044 	.word	0x40020044
 8003b88:	40020058 	.word	0x40020058
 8003b8c:	4002006c 	.word	0x4002006c

08003b90 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003b90:	b480      	push	{r7}
 8003b92:	b085      	sub	sp, #20
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	60f8      	str	r0, [r7, #12]
 8003b98:	60b9      	str	r1, [r7, #8]
 8003b9a:	607a      	str	r2, [r7, #4]
 8003b9c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ba2:	68fa      	ldr	r2, [r7, #12]
 8003ba4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003ba6:	2101      	movs	r1, #1
 8003ba8:	fa01 f202 	lsl.w	r2, r1, r2
 8003bac:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	683a      	ldr	r2, [r7, #0]
 8003bb4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	2b10      	cmp	r3, #16
 8003bbc:	d108      	bne.n	8003bd0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	687a      	ldr	r2, [r7, #4]
 8003bc4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	68ba      	ldr	r2, [r7, #8]
 8003bcc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003bce:	e007      	b.n	8003be0 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	68ba      	ldr	r2, [r7, #8]
 8003bd6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	687a      	ldr	r2, [r7, #4]
 8003bde:	60da      	str	r2, [r3, #12]
}
 8003be0:	bf00      	nop
 8003be2:	3714      	adds	r7, #20
 8003be4:	46bd      	mov	sp, r7
 8003be6:	bc80      	pop	{r7}
 8003be8:	4770      	bx	lr
	...

08003bec <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b08a      	sub	sp, #40	; 0x28
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
 8003bf4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00U;
 8003bfe:	2300      	movs	r3, #0
 8003c00:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00U;
 8003c02:	2300      	movs	r3, #0
 8003c04:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 8003c06:	2300      	movs	r3, #0
 8003c08:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	4a98      	ldr	r2, [pc, #608]	; (8003e70 <HAL_GPIO_Init+0x284>)
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	d013      	beq.n	8003c3a <HAL_GPIO_Init+0x4e>
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	4a97      	ldr	r2, [pc, #604]	; (8003e74 <HAL_GPIO_Init+0x288>)
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d00f      	beq.n	8003c3a <HAL_GPIO_Init+0x4e>
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	4a96      	ldr	r2, [pc, #600]	; (8003e78 <HAL_GPIO_Init+0x28c>)
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d00b      	beq.n	8003c3a <HAL_GPIO_Init+0x4e>
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	4a95      	ldr	r2, [pc, #596]	; (8003e7c <HAL_GPIO_Init+0x290>)
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d007      	beq.n	8003c3a <HAL_GPIO_Init+0x4e>
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	4a94      	ldr	r2, [pc, #592]	; (8003e80 <HAL_GPIO_Init+0x294>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d003      	beq.n	8003c3a <HAL_GPIO_Init+0x4e>
 8003c32:	21cd      	movs	r1, #205	; 0xcd
 8003c34:	4893      	ldr	r0, [pc, #588]	; (8003e84 <HAL_GPIO_Init+0x298>)
 8003c36:	f7fd ff3f 	bl	8001ab8 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	b29b      	uxth	r3, r3
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d005      	beq.n	8003c50 <HAL_GPIO_Init+0x64>
 8003c44:	683b      	ldr	r3, [r7, #0]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	0c1b      	lsrs	r3, r3, #16
 8003c4a:	041b      	lsls	r3, r3, #16
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d003      	beq.n	8003c58 <HAL_GPIO_Init+0x6c>
 8003c50:	21ce      	movs	r1, #206	; 0xce
 8003c52:	488c      	ldr	r0, [pc, #560]	; (8003e84 <HAL_GPIO_Init+0x298>)
 8003c54:	f7fd ff30 	bl	8001ab8 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	685b      	ldr	r3, [r3, #4]
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d035      	beq.n	8003ccc <HAL_GPIO_Init+0xe0>
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	2b01      	cmp	r3, #1
 8003c66:	d031      	beq.n	8003ccc <HAL_GPIO_Init+0xe0>
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	2b11      	cmp	r3, #17
 8003c6e:	d02d      	beq.n	8003ccc <HAL_GPIO_Init+0xe0>
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	2b02      	cmp	r3, #2
 8003c76:	d029      	beq.n	8003ccc <HAL_GPIO_Init+0xe0>
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	2b12      	cmp	r3, #18
 8003c7e:	d025      	beq.n	8003ccc <HAL_GPIO_Init+0xe0>
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	685b      	ldr	r3, [r3, #4]
 8003c84:	4a80      	ldr	r2, [pc, #512]	; (8003e88 <HAL_GPIO_Init+0x29c>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d020      	beq.n	8003ccc <HAL_GPIO_Init+0xe0>
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	4a7f      	ldr	r2, [pc, #508]	; (8003e8c <HAL_GPIO_Init+0x2a0>)
 8003c90:	4293      	cmp	r3, r2
 8003c92:	d01b      	beq.n	8003ccc <HAL_GPIO_Init+0xe0>
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	4a7d      	ldr	r2, [pc, #500]	; (8003e90 <HAL_GPIO_Init+0x2a4>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d016      	beq.n	8003ccc <HAL_GPIO_Init+0xe0>
 8003c9e:	683b      	ldr	r3, [r7, #0]
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	4a7c      	ldr	r2, [pc, #496]	; (8003e94 <HAL_GPIO_Init+0x2a8>)
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	d011      	beq.n	8003ccc <HAL_GPIO_Init+0xe0>
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	685b      	ldr	r3, [r3, #4]
 8003cac:	4a7a      	ldr	r2, [pc, #488]	; (8003e98 <HAL_GPIO_Init+0x2ac>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d00c      	beq.n	8003ccc <HAL_GPIO_Init+0xe0>
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	685b      	ldr	r3, [r3, #4]
 8003cb6:	4a79      	ldr	r2, [pc, #484]	; (8003e9c <HAL_GPIO_Init+0x2b0>)
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d007      	beq.n	8003ccc <HAL_GPIO_Init+0xe0>
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	685b      	ldr	r3, [r3, #4]
 8003cc0:	2b03      	cmp	r3, #3
 8003cc2:	d003      	beq.n	8003ccc <HAL_GPIO_Init+0xe0>
 8003cc4:	21cf      	movs	r1, #207	; 0xcf
 8003cc6:	486f      	ldr	r0, [pc, #444]	; (8003e84 <HAL_GPIO_Init+0x298>)
 8003cc8:	f7fd fef6 	bl	8001ab8 <assert_failed>

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8003ccc:	2300      	movs	r3, #0
 8003cce:	627b      	str	r3, [r7, #36]	; 0x24
 8003cd0:	e1aa      	b.n	8004028 <HAL_GPIO_Init+0x43c>
  {
    /* Get the IO position */
    ioposition = (0x01U << position);
 8003cd2:	2201      	movs	r2, #1
 8003cd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8003cda:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	681a      	ldr	r2, [r3, #0]
 8003ce0:	69fb      	ldr	r3, [r7, #28]
 8003ce2:	4013      	ands	r3, r2
 8003ce4:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003ce6:	69ba      	ldr	r2, [r7, #24]
 8003ce8:	69fb      	ldr	r3, [r7, #28]
 8003cea:	429a      	cmp	r2, r3
 8003cec:	f040 8199 	bne.w	8004022 <HAL_GPIO_Init+0x436>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	4a5f      	ldr	r2, [pc, #380]	; (8003e70 <HAL_GPIO_Init+0x284>)
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d013      	beq.n	8003d20 <HAL_GPIO_Init+0x134>
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	4a5e      	ldr	r2, [pc, #376]	; (8003e74 <HAL_GPIO_Init+0x288>)
 8003cfc:	4293      	cmp	r3, r2
 8003cfe:	d00f      	beq.n	8003d20 <HAL_GPIO_Init+0x134>
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	4a5d      	ldr	r2, [pc, #372]	; (8003e78 <HAL_GPIO_Init+0x28c>)
 8003d04:	4293      	cmp	r3, r2
 8003d06:	d00b      	beq.n	8003d20 <HAL_GPIO_Init+0x134>
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	4a5c      	ldr	r2, [pc, #368]	; (8003e7c <HAL_GPIO_Init+0x290>)
 8003d0c:	4293      	cmp	r3, r2
 8003d0e:	d007      	beq.n	8003d20 <HAL_GPIO_Init+0x134>
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	4a5b      	ldr	r2, [pc, #364]	; (8003e80 <HAL_GPIO_Init+0x294>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d003      	beq.n	8003d20 <HAL_GPIO_Init+0x134>
 8003d18:	21dd      	movs	r1, #221	; 0xdd
 8003d1a:	485a      	ldr	r0, [pc, #360]	; (8003e84 <HAL_GPIO_Init+0x298>)
 8003d1c:	f7fd fecc 	bl	8001ab8 <assert_failed>

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	2b12      	cmp	r3, #18
 8003d26:	d065      	beq.n	8003df4 <HAL_GPIO_Init+0x208>
 8003d28:	2b12      	cmp	r3, #18
 8003d2a:	d80e      	bhi.n	8003d4a <HAL_GPIO_Init+0x15e>
 8003d2c:	2b02      	cmp	r3, #2
 8003d2e:	d04c      	beq.n	8003dca <HAL_GPIO_Init+0x1de>
 8003d30:	2b02      	cmp	r3, #2
 8003d32:	d804      	bhi.n	8003d3e <HAL_GPIO_Init+0x152>
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d072      	beq.n	8003e1e <HAL_GPIO_Init+0x232>
 8003d38:	2b01      	cmp	r3, #1
 8003d3a:	d01d      	beq.n	8003d78 <HAL_GPIO_Init+0x18c>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003d3c:	e0b3      	b.n	8003ea6 <HAL_GPIO_Init+0x2ba>
      switch (GPIO_Init->Mode)
 8003d3e:	2b03      	cmp	r3, #3
 8003d40:	f000 80ae 	beq.w	8003ea0 <HAL_GPIO_Init+0x2b4>
 8003d44:	2b11      	cmp	r3, #17
 8003d46:	d02b      	beq.n	8003da0 <HAL_GPIO_Init+0x1b4>
          break;
 8003d48:	e0ad      	b.n	8003ea6 <HAL_GPIO_Init+0x2ba>
      switch (GPIO_Init->Mode)
 8003d4a:	4a50      	ldr	r2, [pc, #320]	; (8003e8c <HAL_GPIO_Init+0x2a0>)
 8003d4c:	4293      	cmp	r3, r2
 8003d4e:	d066      	beq.n	8003e1e <HAL_GPIO_Init+0x232>
 8003d50:	4a4e      	ldr	r2, [pc, #312]	; (8003e8c <HAL_GPIO_Init+0x2a0>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d806      	bhi.n	8003d64 <HAL_GPIO_Init+0x178>
 8003d56:	4a4c      	ldr	r2, [pc, #304]	; (8003e88 <HAL_GPIO_Init+0x29c>)
 8003d58:	4293      	cmp	r3, r2
 8003d5a:	d060      	beq.n	8003e1e <HAL_GPIO_Init+0x232>
 8003d5c:	4a4d      	ldr	r2, [pc, #308]	; (8003e94 <HAL_GPIO_Init+0x2a8>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d05d      	beq.n	8003e1e <HAL_GPIO_Init+0x232>
          break;
 8003d62:	e0a0      	b.n	8003ea6 <HAL_GPIO_Init+0x2ba>
      switch (GPIO_Init->Mode)
 8003d64:	4a4a      	ldr	r2, [pc, #296]	; (8003e90 <HAL_GPIO_Init+0x2a4>)
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d059      	beq.n	8003e1e <HAL_GPIO_Init+0x232>
 8003d6a:	4a4c      	ldr	r2, [pc, #304]	; (8003e9c <HAL_GPIO_Init+0x2b0>)
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d056      	beq.n	8003e1e <HAL_GPIO_Init+0x232>
 8003d70:	4a49      	ldr	r2, [pc, #292]	; (8003e98 <HAL_GPIO_Init+0x2ac>)
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d053      	beq.n	8003e1e <HAL_GPIO_Init+0x232>
          break;
 8003d76:	e096      	b.n	8003ea6 <HAL_GPIO_Init+0x2ba>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	68db      	ldr	r3, [r3, #12]
 8003d7c:	2b02      	cmp	r3, #2
 8003d7e:	d00b      	beq.n	8003d98 <HAL_GPIO_Init+0x1ac>
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	68db      	ldr	r3, [r3, #12]
 8003d84:	2b01      	cmp	r3, #1
 8003d86:	d007      	beq.n	8003d98 <HAL_GPIO_Init+0x1ac>
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	68db      	ldr	r3, [r3, #12]
 8003d8c:	2b03      	cmp	r3, #3
 8003d8e:	d003      	beq.n	8003d98 <HAL_GPIO_Init+0x1ac>
 8003d90:	21e5      	movs	r1, #229	; 0xe5
 8003d92:	483c      	ldr	r0, [pc, #240]	; (8003e84 <HAL_GPIO_Init+0x298>)
 8003d94:	f7fd fe90 	bl	8001ab8 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	68db      	ldr	r3, [r3, #12]
 8003d9c:	623b      	str	r3, [r7, #32]
          break;
 8003d9e:	e082      	b.n	8003ea6 <HAL_GPIO_Init+0x2ba>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	68db      	ldr	r3, [r3, #12]
 8003da4:	2b02      	cmp	r3, #2
 8003da6:	d00b      	beq.n	8003dc0 <HAL_GPIO_Init+0x1d4>
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	68db      	ldr	r3, [r3, #12]
 8003dac:	2b01      	cmp	r3, #1
 8003dae:	d007      	beq.n	8003dc0 <HAL_GPIO_Init+0x1d4>
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	68db      	ldr	r3, [r3, #12]
 8003db4:	2b03      	cmp	r3, #3
 8003db6:	d003      	beq.n	8003dc0 <HAL_GPIO_Init+0x1d4>
 8003db8:	21ec      	movs	r1, #236	; 0xec
 8003dba:	4832      	ldr	r0, [pc, #200]	; (8003e84 <HAL_GPIO_Init+0x298>)
 8003dbc:	f7fd fe7c 	bl	8001ab8 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	68db      	ldr	r3, [r3, #12]
 8003dc4:	3304      	adds	r3, #4
 8003dc6:	623b      	str	r3, [r7, #32]
          break;
 8003dc8:	e06d      	b.n	8003ea6 <HAL_GPIO_Init+0x2ba>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	68db      	ldr	r3, [r3, #12]
 8003dce:	2b02      	cmp	r3, #2
 8003dd0:	d00b      	beq.n	8003dea <HAL_GPIO_Init+0x1fe>
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	68db      	ldr	r3, [r3, #12]
 8003dd6:	2b01      	cmp	r3, #1
 8003dd8:	d007      	beq.n	8003dea <HAL_GPIO_Init+0x1fe>
 8003dda:	683b      	ldr	r3, [r7, #0]
 8003ddc:	68db      	ldr	r3, [r3, #12]
 8003dde:	2b03      	cmp	r3, #3
 8003de0:	d003      	beq.n	8003dea <HAL_GPIO_Init+0x1fe>
 8003de2:	21f3      	movs	r1, #243	; 0xf3
 8003de4:	4827      	ldr	r0, [pc, #156]	; (8003e84 <HAL_GPIO_Init+0x298>)
 8003de6:	f7fd fe67 	bl	8001ab8 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	68db      	ldr	r3, [r3, #12]
 8003dee:	3308      	adds	r3, #8
 8003df0:	623b      	str	r3, [r7, #32]
          break;
 8003df2:	e058      	b.n	8003ea6 <HAL_GPIO_Init+0x2ba>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	68db      	ldr	r3, [r3, #12]
 8003df8:	2b02      	cmp	r3, #2
 8003dfa:	d00b      	beq.n	8003e14 <HAL_GPIO_Init+0x228>
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	68db      	ldr	r3, [r3, #12]
 8003e00:	2b01      	cmp	r3, #1
 8003e02:	d007      	beq.n	8003e14 <HAL_GPIO_Init+0x228>
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	68db      	ldr	r3, [r3, #12]
 8003e08:	2b03      	cmp	r3, #3
 8003e0a:	d003      	beq.n	8003e14 <HAL_GPIO_Init+0x228>
 8003e0c:	21fa      	movs	r1, #250	; 0xfa
 8003e0e:	481d      	ldr	r0, [pc, #116]	; (8003e84 <HAL_GPIO_Init+0x298>)
 8003e10:	f7fd fe52 	bl	8001ab8 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	68db      	ldr	r3, [r3, #12]
 8003e18:	330c      	adds	r3, #12
 8003e1a:	623b      	str	r3, [r7, #32]
          break;
 8003e1c:	e043      	b.n	8003ea6 <HAL_GPIO_Init+0x2ba>
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	689b      	ldr	r3, [r3, #8]
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d00c      	beq.n	8003e40 <HAL_GPIO_Init+0x254>
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	689b      	ldr	r3, [r3, #8]
 8003e2a:	2b01      	cmp	r3, #1
 8003e2c:	d008      	beq.n	8003e40 <HAL_GPIO_Init+0x254>
 8003e2e:	683b      	ldr	r3, [r7, #0]
 8003e30:	689b      	ldr	r3, [r3, #8]
 8003e32:	2b02      	cmp	r3, #2
 8003e34:	d004      	beq.n	8003e40 <HAL_GPIO_Init+0x254>
 8003e36:	f240 1107 	movw	r1, #263	; 0x107
 8003e3a:	4812      	ldr	r0, [pc, #72]	; (8003e84 <HAL_GPIO_Init+0x298>)
 8003e3c:	f7fd fe3c 	bl	8001ab8 <assert_failed>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	689b      	ldr	r3, [r3, #8]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d102      	bne.n	8003e4e <HAL_GPIO_Init+0x262>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003e48:	2304      	movs	r3, #4
 8003e4a:	623b      	str	r3, [r7, #32]
          break;
 8003e4c:	e02b      	b.n	8003ea6 <HAL_GPIO_Init+0x2ba>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	689b      	ldr	r3, [r3, #8]
 8003e52:	2b01      	cmp	r3, #1
 8003e54:	d105      	bne.n	8003e62 <HAL_GPIO_Init+0x276>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003e56:	2308      	movs	r3, #8
 8003e58:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	69fa      	ldr	r2, [r7, #28]
 8003e5e:	611a      	str	r2, [r3, #16]
          break;
 8003e60:	e021      	b.n	8003ea6 <HAL_GPIO_Init+0x2ba>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003e62:	2308      	movs	r3, #8
 8003e64:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	69fa      	ldr	r2, [r7, #28]
 8003e6a:	615a      	str	r2, [r3, #20]
          break;
 8003e6c:	e01b      	b.n	8003ea6 <HAL_GPIO_Init+0x2ba>
 8003e6e:	bf00      	nop
 8003e70:	40010800 	.word	0x40010800
 8003e74:	40010c00 	.word	0x40010c00
 8003e78:	40011000 	.word	0x40011000
 8003e7c:	40011400 	.word	0x40011400
 8003e80:	40011800 	.word	0x40011800
 8003e84:	08007528 	.word	0x08007528
 8003e88:	10110000 	.word	0x10110000
 8003e8c:	10210000 	.word	0x10210000
 8003e90:	10310000 	.word	0x10310000
 8003e94:	10120000 	.word	0x10120000
 8003e98:	10220000 	.word	0x10220000
 8003e9c:	10320000 	.word	0x10320000
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	623b      	str	r3, [r7, #32]
          break;
 8003ea4:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003ea6:	69bb      	ldr	r3, [r7, #24]
 8003ea8:	2bff      	cmp	r3, #255	; 0xff
 8003eaa:	d801      	bhi.n	8003eb0 <HAL_GPIO_Init+0x2c4>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	e001      	b.n	8003eb4 <HAL_GPIO_Init+0x2c8>
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	3304      	adds	r3, #4
 8003eb4:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 8003eb6:	69bb      	ldr	r3, [r7, #24]
 8003eb8:	2bff      	cmp	r3, #255	; 0xff
 8003eba:	d802      	bhi.n	8003ec2 <HAL_GPIO_Init+0x2d6>
 8003ebc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ebe:	009b      	lsls	r3, r3, #2
 8003ec0:	e002      	b.n	8003ec8 <HAL_GPIO_Init+0x2dc>
 8003ec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ec4:	3b08      	subs	r3, #8
 8003ec6:	009b      	lsls	r3, r3, #2
 8003ec8:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681a      	ldr	r2, [r3, #0]
 8003ece:	210f      	movs	r1, #15
 8003ed0:	693b      	ldr	r3, [r7, #16]
 8003ed2:	fa01 f303 	lsl.w	r3, r1, r3
 8003ed6:	43db      	mvns	r3, r3
 8003ed8:	401a      	ands	r2, r3
 8003eda:	6a39      	ldr	r1, [r7, #32]
 8003edc:	693b      	ldr	r3, [r7, #16]
 8003ede:	fa01 f303 	lsl.w	r3, r1, r3
 8003ee2:	431a      	orrs	r2, r3
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	f000 8096 	beq.w	8004022 <HAL_GPIO_Init+0x436>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003ef6:	4a50      	ldr	r2, [pc, #320]	; (8004038 <HAL_GPIO_Init+0x44c>)
 8003ef8:	4b4f      	ldr	r3, [pc, #316]	; (8004038 <HAL_GPIO_Init+0x44c>)
 8003efa:	699b      	ldr	r3, [r3, #24]
 8003efc:	f043 0301 	orr.w	r3, r3, #1
 8003f00:	6193      	str	r3, [r2, #24]
 8003f02:	4b4d      	ldr	r3, [pc, #308]	; (8004038 <HAL_GPIO_Init+0x44c>)
 8003f04:	699b      	ldr	r3, [r3, #24]
 8003f06:	f003 0301 	and.w	r3, r3, #1
 8003f0a:	60bb      	str	r3, [r7, #8]
 8003f0c:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2U];
 8003f0e:	4a4b      	ldr	r2, [pc, #300]	; (800403c <HAL_GPIO_Init+0x450>)
 8003f10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f12:	089b      	lsrs	r3, r3, #2
 8003f14:	3302      	adds	r3, #2
 8003f16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f1a:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8003f1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f1e:	f003 0303 	and.w	r3, r3, #3
 8003f22:	009b      	lsls	r3, r3, #2
 8003f24:	220f      	movs	r2, #15
 8003f26:	fa02 f303 	lsl.w	r3, r2, r3
 8003f2a:	43db      	mvns	r3, r3
 8003f2c:	697a      	ldr	r2, [r7, #20]
 8003f2e:	4013      	ands	r3, r2
 8003f30:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	4a42      	ldr	r2, [pc, #264]	; (8004040 <HAL_GPIO_Init+0x454>)
 8003f36:	4293      	cmp	r3, r2
 8003f38:	d013      	beq.n	8003f62 <HAL_GPIO_Init+0x376>
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	4a41      	ldr	r2, [pc, #260]	; (8004044 <HAL_GPIO_Init+0x458>)
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d00d      	beq.n	8003f5e <HAL_GPIO_Init+0x372>
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	4a40      	ldr	r2, [pc, #256]	; (8004048 <HAL_GPIO_Init+0x45c>)
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d007      	beq.n	8003f5a <HAL_GPIO_Init+0x36e>
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	4a3f      	ldr	r2, [pc, #252]	; (800404c <HAL_GPIO_Init+0x460>)
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	d101      	bne.n	8003f56 <HAL_GPIO_Init+0x36a>
 8003f52:	2303      	movs	r3, #3
 8003f54:	e006      	b.n	8003f64 <HAL_GPIO_Init+0x378>
 8003f56:	2304      	movs	r3, #4
 8003f58:	e004      	b.n	8003f64 <HAL_GPIO_Init+0x378>
 8003f5a:	2302      	movs	r3, #2
 8003f5c:	e002      	b.n	8003f64 <HAL_GPIO_Init+0x378>
 8003f5e:	2301      	movs	r3, #1
 8003f60:	e000      	b.n	8003f64 <HAL_GPIO_Init+0x378>
 8003f62:	2300      	movs	r3, #0
 8003f64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f66:	f002 0203 	and.w	r2, r2, #3
 8003f6a:	0092      	lsls	r2, r2, #2
 8003f6c:	4093      	lsls	r3, r2
 8003f6e:	697a      	ldr	r2, [r7, #20]
 8003f70:	4313      	orrs	r3, r2
 8003f72:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2U] = temp;
 8003f74:	4931      	ldr	r1, [pc, #196]	; (800403c <HAL_GPIO_Init+0x450>)
 8003f76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f78:	089b      	lsrs	r3, r3, #2
 8003f7a:	3302      	adds	r3, #2
 8003f7c:	697a      	ldr	r2, [r7, #20]
 8003f7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	685b      	ldr	r3, [r3, #4]
 8003f86:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d006      	beq.n	8003f9c <HAL_GPIO_Init+0x3b0>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003f8e:	4930      	ldr	r1, [pc, #192]	; (8004050 <HAL_GPIO_Init+0x464>)
 8003f90:	4b2f      	ldr	r3, [pc, #188]	; (8004050 <HAL_GPIO_Init+0x464>)
 8003f92:	681a      	ldr	r2, [r3, #0]
 8003f94:	69bb      	ldr	r3, [r7, #24]
 8003f96:	4313      	orrs	r3, r2
 8003f98:	600b      	str	r3, [r1, #0]
 8003f9a:	e006      	b.n	8003faa <HAL_GPIO_Init+0x3be>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003f9c:	492c      	ldr	r1, [pc, #176]	; (8004050 <HAL_GPIO_Init+0x464>)
 8003f9e:	4b2c      	ldr	r3, [pc, #176]	; (8004050 <HAL_GPIO_Init+0x464>)
 8003fa0:	681a      	ldr	r2, [r3, #0]
 8003fa2:	69bb      	ldr	r3, [r7, #24]
 8003fa4:	43db      	mvns	r3, r3
 8003fa6:	4013      	ands	r3, r2
 8003fa8:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	685b      	ldr	r3, [r3, #4]
 8003fae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d006      	beq.n	8003fc4 <HAL_GPIO_Init+0x3d8>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003fb6:	4926      	ldr	r1, [pc, #152]	; (8004050 <HAL_GPIO_Init+0x464>)
 8003fb8:	4b25      	ldr	r3, [pc, #148]	; (8004050 <HAL_GPIO_Init+0x464>)
 8003fba:	685a      	ldr	r2, [r3, #4]
 8003fbc:	69bb      	ldr	r3, [r7, #24]
 8003fbe:	4313      	orrs	r3, r2
 8003fc0:	604b      	str	r3, [r1, #4]
 8003fc2:	e006      	b.n	8003fd2 <HAL_GPIO_Init+0x3e6>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003fc4:	4922      	ldr	r1, [pc, #136]	; (8004050 <HAL_GPIO_Init+0x464>)
 8003fc6:	4b22      	ldr	r3, [pc, #136]	; (8004050 <HAL_GPIO_Init+0x464>)
 8003fc8:	685a      	ldr	r2, [r3, #4]
 8003fca:	69bb      	ldr	r3, [r7, #24]
 8003fcc:	43db      	mvns	r3, r3
 8003fce:	4013      	ands	r3, r2
 8003fd0:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d006      	beq.n	8003fec <HAL_GPIO_Init+0x400>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003fde:	491c      	ldr	r1, [pc, #112]	; (8004050 <HAL_GPIO_Init+0x464>)
 8003fe0:	4b1b      	ldr	r3, [pc, #108]	; (8004050 <HAL_GPIO_Init+0x464>)
 8003fe2:	689a      	ldr	r2, [r3, #8]
 8003fe4:	69bb      	ldr	r3, [r7, #24]
 8003fe6:	4313      	orrs	r3, r2
 8003fe8:	608b      	str	r3, [r1, #8]
 8003fea:	e006      	b.n	8003ffa <HAL_GPIO_Init+0x40e>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003fec:	4918      	ldr	r1, [pc, #96]	; (8004050 <HAL_GPIO_Init+0x464>)
 8003fee:	4b18      	ldr	r3, [pc, #96]	; (8004050 <HAL_GPIO_Init+0x464>)
 8003ff0:	689a      	ldr	r2, [r3, #8]
 8003ff2:	69bb      	ldr	r3, [r7, #24]
 8003ff4:	43db      	mvns	r3, r3
 8003ff6:	4013      	ands	r3, r2
 8003ff8:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004002:	2b00      	cmp	r3, #0
 8004004:	d006      	beq.n	8004014 <HAL_GPIO_Init+0x428>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004006:	4912      	ldr	r1, [pc, #72]	; (8004050 <HAL_GPIO_Init+0x464>)
 8004008:	4b11      	ldr	r3, [pc, #68]	; (8004050 <HAL_GPIO_Init+0x464>)
 800400a:	68da      	ldr	r2, [r3, #12]
 800400c:	69bb      	ldr	r3, [r7, #24]
 800400e:	4313      	orrs	r3, r2
 8004010:	60cb      	str	r3, [r1, #12]
 8004012:	e006      	b.n	8004022 <HAL_GPIO_Init+0x436>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004014:	490e      	ldr	r1, [pc, #56]	; (8004050 <HAL_GPIO_Init+0x464>)
 8004016:	4b0e      	ldr	r3, [pc, #56]	; (8004050 <HAL_GPIO_Init+0x464>)
 8004018:	68da      	ldr	r2, [r3, #12]
 800401a:	69bb      	ldr	r3, [r7, #24]
 800401c:	43db      	mvns	r3, r3
 800401e:	4013      	ands	r3, r2
 8004020:	60cb      	str	r3, [r1, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8004022:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004024:	3301      	adds	r3, #1
 8004026:	627b      	str	r3, [r7, #36]	; 0x24
 8004028:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800402a:	2b0f      	cmp	r3, #15
 800402c:	f67f ae51 	bls.w	8003cd2 <HAL_GPIO_Init+0xe6>
        }
      }
    }
  }
}
 8004030:	bf00      	nop
 8004032:	3728      	adds	r7, #40	; 0x28
 8004034:	46bd      	mov	sp, r7
 8004036:	bd80      	pop	{r7, pc}
 8004038:	40021000 	.word	0x40021000
 800403c:	40010000 	.word	0x40010000
 8004040:	40010800 	.word	0x40010800
 8004044:	40010c00 	.word	0x40010c00
 8004048:	40011000 	.word	0x40011000
 800404c:	40011400 	.word	0x40011400
 8004050:	40010400 	.word	0x40010400

08004054 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b082      	sub	sp, #8
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
 800405c:	460b      	mov	r3, r1
 800405e:	807b      	strh	r3, [r7, #2]
 8004060:	4613      	mov	r3, r2
 8004062:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8004064:	887b      	ldrh	r3, [r7, #2]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d004      	beq.n	8004074 <HAL_GPIO_WritePin+0x20>
 800406a:	887b      	ldrh	r3, [r7, #2]
 800406c:	0c1b      	lsrs	r3, r3, #16
 800406e:	041b      	lsls	r3, r3, #16
 8004070:	2b00      	cmp	r3, #0
 8004072:	d004      	beq.n	800407e <HAL_GPIO_WritePin+0x2a>
 8004074:	f240 11e3 	movw	r1, #483	; 0x1e3
 8004078:	480e      	ldr	r0, [pc, #56]	; (80040b4 <HAL_GPIO_WritePin+0x60>)
 800407a:	f7fd fd1d 	bl	8001ab8 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 800407e:	787b      	ldrb	r3, [r7, #1]
 8004080:	2b00      	cmp	r3, #0
 8004082:	d007      	beq.n	8004094 <HAL_GPIO_WritePin+0x40>
 8004084:	787b      	ldrb	r3, [r7, #1]
 8004086:	2b01      	cmp	r3, #1
 8004088:	d004      	beq.n	8004094 <HAL_GPIO_WritePin+0x40>
 800408a:	f44f 71f2 	mov.w	r1, #484	; 0x1e4
 800408e:	4809      	ldr	r0, [pc, #36]	; (80040b4 <HAL_GPIO_WritePin+0x60>)
 8004090:	f7fd fd12 	bl	8001ab8 <assert_failed>

  if (PinState != GPIO_PIN_RESET)
 8004094:	787b      	ldrb	r3, [r7, #1]
 8004096:	2b00      	cmp	r3, #0
 8004098:	d003      	beq.n	80040a2 <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800409a:	887a      	ldrh	r2, [r7, #2]
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80040a0:	e003      	b.n	80040aa <HAL_GPIO_WritePin+0x56>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80040a2:	887b      	ldrh	r3, [r7, #2]
 80040a4:	041a      	lsls	r2, r3, #16
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	611a      	str	r2, [r3, #16]
}
 80040aa:	bf00      	nop
 80040ac:	3708      	adds	r7, #8
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bd80      	pop	{r7, pc}
 80040b2:	bf00      	nop
 80040b4:	08007528 	.word	0x08007528

080040b8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	b082      	sub	sp, #8
 80040bc:	af00      	add	r7, sp, #0
 80040be:	4603      	mov	r3, r0
 80040c0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80040c2:	4b08      	ldr	r3, [pc, #32]	; (80040e4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80040c4:	695a      	ldr	r2, [r3, #20]
 80040c6:	88fb      	ldrh	r3, [r7, #6]
 80040c8:	4013      	ands	r3, r2
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d006      	beq.n	80040dc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80040ce:	4a05      	ldr	r2, [pc, #20]	; (80040e4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80040d0:	88fb      	ldrh	r3, [r7, #6]
 80040d2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80040d4:	88fb      	ldrh	r3, [r7, #6]
 80040d6:	4618      	mov	r0, r3
 80040d8:	f7fd fcb4 	bl	8001a44 <HAL_GPIO_EXTI_Callback>
  }
}
 80040dc:	bf00      	nop
 80040de:	3708      	adds	r7, #8
 80040e0:	46bd      	mov	sp, r7
 80040e2:	bd80      	pop	{r7, pc}
 80040e4:	40010400 	.word	0x40010400

080040e8 <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b082      	sub	sp, #8
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
 80040f0:	460b      	mov	r3, r1
 80040f2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  /* No check on Regulator because parameter not used in SLEEP mode */
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Regulator);

  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));
 80040f4:	78fb      	ldrb	r3, [r7, #3]
 80040f6:	2b01      	cmp	r3, #1
 80040f8:	d007      	beq.n	800410a <HAL_PWR_EnterSLEEPMode+0x22>
 80040fa:	78fb      	ldrb	r3, [r7, #3]
 80040fc:	2b02      	cmp	r3, #2
 80040fe:	d004      	beq.n	800410a <HAL_PWR_EnterSLEEPMode+0x22>
 8004100:	f44f 71dc 	mov.w	r1, #440	; 0x1b8
 8004104:	480a      	ldr	r0, [pc, #40]	; (8004130 <HAL_PWR_EnterSLEEPMode+0x48>)
 8004106:	f7fd fcd7 	bl	8001ab8 <assert_failed>

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800410a:	4a0a      	ldr	r2, [pc, #40]	; (8004134 <HAL_PWR_EnterSLEEPMode+0x4c>)
 800410c:	4b09      	ldr	r3, [pc, #36]	; (8004134 <HAL_PWR_EnterSLEEPMode+0x4c>)
 800410e:	691b      	ldr	r3, [r3, #16]
 8004110:	f023 0304 	bic.w	r3, r3, #4
 8004114:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8004116:	78fb      	ldrb	r3, [r7, #3]
 8004118:	2b01      	cmp	r3, #1
 800411a:	d101      	bne.n	8004120 <HAL_PWR_EnterSLEEPMode+0x38>
  \brief   Wait For Interrupt
  \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs.
 */
__attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
 800411c:	bf30      	wfi
    /* Request Wait For Event */
    __SEV();
    __WFE();
    __WFE();
  }
}
 800411e:	e002      	b.n	8004126 <HAL_PWR_EnterSLEEPMode+0x3e>
  \brief   Send Event
  \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 */
__attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
{
  __ASM volatile ("sev");
 8004120:	bf40      	sev
  __ASM volatile ("wfe");
 8004122:	bf20      	wfe
 8004124:	bf20      	wfe
 8004126:	bf00      	nop
 8004128:	3708      	adds	r7, #8
 800412a:	46bd      	mov	sp, r7
 800412c:	bd80      	pop	{r7, pc}
 800412e:	bf00      	nop
 8004130:	08007568 	.word	0x08007568
 8004134:	e000ed00 	.word	0xe000ed00

08004138 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b086      	sub	sp, #24
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 8004140:	2300      	movs	r3, #0
 8004142:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d104      	bne.n	8004154 <HAL_RCC_OscConfig+0x1c>
 800414a:	f44f 71b8 	mov.w	r1, #368	; 0x170
 800414e:	489f      	ldr	r0, [pc, #636]	; (80043cc <HAL_RCC_OscConfig+0x294>)
 8004150:	f7fd fcb2 	bl	8001ab8 <assert_failed>
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d01c      	beq.n	8004196 <HAL_RCC_OscConfig+0x5e>
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f003 0301 	and.w	r3, r3, #1
 8004164:	2b00      	cmp	r3, #0
 8004166:	d116      	bne.n	8004196 <HAL_RCC_OscConfig+0x5e>
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f003 0302 	and.w	r3, r3, #2
 8004170:	2b00      	cmp	r3, #0
 8004172:	d110      	bne.n	8004196 <HAL_RCC_OscConfig+0x5e>
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f003 0308 	and.w	r3, r3, #8
 800417c:	2b00      	cmp	r3, #0
 800417e:	d10a      	bne.n	8004196 <HAL_RCC_OscConfig+0x5e>
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f003 0304 	and.w	r3, r3, #4
 8004188:	2b00      	cmp	r3, #0
 800418a:	d104      	bne.n	8004196 <HAL_RCC_OscConfig+0x5e>
 800418c:	f240 1171 	movw	r1, #369	; 0x171
 8004190:	488e      	ldr	r0, [pc, #568]	; (80043cc <HAL_RCC_OscConfig+0x294>)
 8004192:	f7fd fc91 	bl	8001ab8 <assert_failed>
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f003 0301 	and.w	r3, r3, #1
 800419e:	2b00      	cmp	r3, #0
 80041a0:	f000 809a 	beq.w	80042d8 <HAL_RCC_OscConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	685b      	ldr	r3, [r3, #4]
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d00e      	beq.n	80041ca <HAL_RCC_OscConfig+0x92>
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	685b      	ldr	r3, [r3, #4]
 80041b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80041b4:	d009      	beq.n	80041ca <HAL_RCC_OscConfig+0x92>
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	685b      	ldr	r3, [r3, #4]
 80041ba:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80041be:	d004      	beq.n	80041ca <HAL_RCC_OscConfig+0x92>
 80041c0:	f240 1177 	movw	r1, #375	; 0x177
 80041c4:	4881      	ldr	r0, [pc, #516]	; (80043cc <HAL_RCC_OscConfig+0x294>)
 80041c6:	f7fd fc77 	bl	8001ab8 <assert_failed>
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80041ca:	4b81      	ldr	r3, [pc, #516]	; (80043d0 <HAL_RCC_OscConfig+0x298>)
 80041cc:	685b      	ldr	r3, [r3, #4]
 80041ce:	f003 030c 	and.w	r3, r3, #12
 80041d2:	2b04      	cmp	r3, #4
 80041d4:	d00c      	beq.n	80041f0 <HAL_RCC_OscConfig+0xb8>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80041d6:	4b7e      	ldr	r3, [pc, #504]	; (80043d0 <HAL_RCC_OscConfig+0x298>)
 80041d8:	685b      	ldr	r3, [r3, #4]
 80041da:	f003 030c 	and.w	r3, r3, #12
 80041de:	2b08      	cmp	r3, #8
 80041e0:	d112      	bne.n	8004208 <HAL_RCC_OscConfig+0xd0>
 80041e2:	4b7b      	ldr	r3, [pc, #492]	; (80043d0 <HAL_RCC_OscConfig+0x298>)
 80041e4:	685b      	ldr	r3, [r3, #4]
 80041e6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80041ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80041ee:	d10b      	bne.n	8004208 <HAL_RCC_OscConfig+0xd0>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041f0:	4b77      	ldr	r3, [pc, #476]	; (80043d0 <HAL_RCC_OscConfig+0x298>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d06c      	beq.n	80042d6 <HAL_RCC_OscConfig+0x19e>
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	685b      	ldr	r3, [r3, #4]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d168      	bne.n	80042d6 <HAL_RCC_OscConfig+0x19e>
      {
        return HAL_ERROR;
 8004204:	2301      	movs	r3, #1
 8004206:	e2e8      	b.n	80047da <HAL_RCC_OscConfig+0x6a2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	685b      	ldr	r3, [r3, #4]
 800420c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004210:	d106      	bne.n	8004220 <HAL_RCC_OscConfig+0xe8>
 8004212:	4a6f      	ldr	r2, [pc, #444]	; (80043d0 <HAL_RCC_OscConfig+0x298>)
 8004214:	4b6e      	ldr	r3, [pc, #440]	; (80043d0 <HAL_RCC_OscConfig+0x298>)
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800421c:	6013      	str	r3, [r2, #0]
 800421e:	e02e      	b.n	800427e <HAL_RCC_OscConfig+0x146>
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	685b      	ldr	r3, [r3, #4]
 8004224:	2b00      	cmp	r3, #0
 8004226:	d10c      	bne.n	8004242 <HAL_RCC_OscConfig+0x10a>
 8004228:	4a69      	ldr	r2, [pc, #420]	; (80043d0 <HAL_RCC_OscConfig+0x298>)
 800422a:	4b69      	ldr	r3, [pc, #420]	; (80043d0 <HAL_RCC_OscConfig+0x298>)
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004232:	6013      	str	r3, [r2, #0]
 8004234:	4a66      	ldr	r2, [pc, #408]	; (80043d0 <HAL_RCC_OscConfig+0x298>)
 8004236:	4b66      	ldr	r3, [pc, #408]	; (80043d0 <HAL_RCC_OscConfig+0x298>)
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800423e:	6013      	str	r3, [r2, #0]
 8004240:	e01d      	b.n	800427e <HAL_RCC_OscConfig+0x146>
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	685b      	ldr	r3, [r3, #4]
 8004246:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800424a:	d10c      	bne.n	8004266 <HAL_RCC_OscConfig+0x12e>
 800424c:	4a60      	ldr	r2, [pc, #384]	; (80043d0 <HAL_RCC_OscConfig+0x298>)
 800424e:	4b60      	ldr	r3, [pc, #384]	; (80043d0 <HAL_RCC_OscConfig+0x298>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004256:	6013      	str	r3, [r2, #0]
 8004258:	4a5d      	ldr	r2, [pc, #372]	; (80043d0 <HAL_RCC_OscConfig+0x298>)
 800425a:	4b5d      	ldr	r3, [pc, #372]	; (80043d0 <HAL_RCC_OscConfig+0x298>)
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004262:	6013      	str	r3, [r2, #0]
 8004264:	e00b      	b.n	800427e <HAL_RCC_OscConfig+0x146>
 8004266:	4a5a      	ldr	r2, [pc, #360]	; (80043d0 <HAL_RCC_OscConfig+0x298>)
 8004268:	4b59      	ldr	r3, [pc, #356]	; (80043d0 <HAL_RCC_OscConfig+0x298>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004270:	6013      	str	r3, [r2, #0]
 8004272:	4a57      	ldr	r2, [pc, #348]	; (80043d0 <HAL_RCC_OscConfig+0x298>)
 8004274:	4b56      	ldr	r3, [pc, #344]	; (80043d0 <HAL_RCC_OscConfig+0x298>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800427c:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	685b      	ldr	r3, [r3, #4]
 8004282:	2b00      	cmp	r3, #0
 8004284:	d013      	beq.n	80042ae <HAL_RCC_OscConfig+0x176>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004286:	f7fd ff91 	bl	80021ac <HAL_GetTick>
 800428a:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800428c:	e008      	b.n	80042a0 <HAL_RCC_OscConfig+0x168>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800428e:	f7fd ff8d 	bl	80021ac <HAL_GetTick>
 8004292:	4602      	mov	r2, r0
 8004294:	693b      	ldr	r3, [r7, #16]
 8004296:	1ad3      	subs	r3, r2, r3
 8004298:	2b64      	cmp	r3, #100	; 0x64
 800429a:	d901      	bls.n	80042a0 <HAL_RCC_OscConfig+0x168>
          {
            return HAL_TIMEOUT;
 800429c:	2303      	movs	r3, #3
 800429e:	e29c      	b.n	80047da <HAL_RCC_OscConfig+0x6a2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042a0:	4b4b      	ldr	r3, [pc, #300]	; (80043d0 <HAL_RCC_OscConfig+0x298>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d0f0      	beq.n	800428e <HAL_RCC_OscConfig+0x156>
 80042ac:	e014      	b.n	80042d8 <HAL_RCC_OscConfig+0x1a0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042ae:	f7fd ff7d 	bl	80021ac <HAL_GetTick>
 80042b2:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80042b4:	e008      	b.n	80042c8 <HAL_RCC_OscConfig+0x190>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80042b6:	f7fd ff79 	bl	80021ac <HAL_GetTick>
 80042ba:	4602      	mov	r2, r0
 80042bc:	693b      	ldr	r3, [r7, #16]
 80042be:	1ad3      	subs	r3, r2, r3
 80042c0:	2b64      	cmp	r3, #100	; 0x64
 80042c2:	d901      	bls.n	80042c8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80042c4:	2303      	movs	r3, #3
 80042c6:	e288      	b.n	80047da <HAL_RCC_OscConfig+0x6a2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80042c8:	4b41      	ldr	r3, [pc, #260]	; (80043d0 <HAL_RCC_OscConfig+0x298>)
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d1f0      	bne.n	80042b6 <HAL_RCC_OscConfig+0x17e>
 80042d4:	e000      	b.n	80042d8 <HAL_RCC_OscConfig+0x1a0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042d6:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f003 0302 	and.w	r3, r3, #2
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d07f      	beq.n	80043e4 <HAL_RCC_OscConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	691b      	ldr	r3, [r3, #16]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d008      	beq.n	80042fe <HAL_RCC_OscConfig+0x1c6>
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	691b      	ldr	r3, [r3, #16]
 80042f0:	2b01      	cmp	r3, #1
 80042f2:	d004      	beq.n	80042fe <HAL_RCC_OscConfig+0x1c6>
 80042f4:	f240 11ab 	movw	r1, #427	; 0x1ab
 80042f8:	4834      	ldr	r0, [pc, #208]	; (80043cc <HAL_RCC_OscConfig+0x294>)
 80042fa:	f7fd fbdd 	bl	8001ab8 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	695b      	ldr	r3, [r3, #20]
 8004302:	2b1f      	cmp	r3, #31
 8004304:	d904      	bls.n	8004310 <HAL_RCC_OscConfig+0x1d8>
 8004306:	f44f 71d6 	mov.w	r1, #428	; 0x1ac
 800430a:	4830      	ldr	r0, [pc, #192]	; (80043cc <HAL_RCC_OscConfig+0x294>)
 800430c:	f7fd fbd4 	bl	8001ab8 <assert_failed>
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004310:	4b2f      	ldr	r3, [pc, #188]	; (80043d0 <HAL_RCC_OscConfig+0x298>)
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	f003 030c 	and.w	r3, r3, #12
 8004318:	2b00      	cmp	r3, #0
 800431a:	d00b      	beq.n	8004334 <HAL_RCC_OscConfig+0x1fc>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800431c:	4b2c      	ldr	r3, [pc, #176]	; (80043d0 <HAL_RCC_OscConfig+0x298>)
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	f003 030c 	and.w	r3, r3, #12
 8004324:	2b08      	cmp	r3, #8
 8004326:	d11c      	bne.n	8004362 <HAL_RCC_OscConfig+0x22a>
 8004328:	4b29      	ldr	r3, [pc, #164]	; (80043d0 <HAL_RCC_OscConfig+0x298>)
 800432a:	685b      	ldr	r3, [r3, #4]
 800432c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004330:	2b00      	cmp	r3, #0
 8004332:	d116      	bne.n	8004362 <HAL_RCC_OscConfig+0x22a>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004334:	4b26      	ldr	r3, [pc, #152]	; (80043d0 <HAL_RCC_OscConfig+0x298>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f003 0302 	and.w	r3, r3, #2
 800433c:	2b00      	cmp	r3, #0
 800433e:	d005      	beq.n	800434c <HAL_RCC_OscConfig+0x214>
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	691b      	ldr	r3, [r3, #16]
 8004344:	2b01      	cmp	r3, #1
 8004346:	d001      	beq.n	800434c <HAL_RCC_OscConfig+0x214>
      {
        return HAL_ERROR;
 8004348:	2301      	movs	r3, #1
 800434a:	e246      	b.n	80047da <HAL_RCC_OscConfig+0x6a2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800434c:	4920      	ldr	r1, [pc, #128]	; (80043d0 <HAL_RCC_OscConfig+0x298>)
 800434e:	4b20      	ldr	r3, [pc, #128]	; (80043d0 <HAL_RCC_OscConfig+0x298>)
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	695b      	ldr	r3, [r3, #20]
 800435a:	00db      	lsls	r3, r3, #3
 800435c:	4313      	orrs	r3, r2
 800435e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004360:	e040      	b.n	80043e4 <HAL_RCC_OscConfig+0x2ac>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	691b      	ldr	r3, [r3, #16]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d020      	beq.n	80043ac <HAL_RCC_OscConfig+0x274>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800436a:	4b1a      	ldr	r3, [pc, #104]	; (80043d4 <HAL_RCC_OscConfig+0x29c>)
 800436c:	2201      	movs	r2, #1
 800436e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004370:	f7fd ff1c 	bl	80021ac <HAL_GetTick>
 8004374:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004376:	e008      	b.n	800438a <HAL_RCC_OscConfig+0x252>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004378:	f7fd ff18 	bl	80021ac <HAL_GetTick>
 800437c:	4602      	mov	r2, r0
 800437e:	693b      	ldr	r3, [r7, #16]
 8004380:	1ad3      	subs	r3, r2, r3
 8004382:	2b02      	cmp	r3, #2
 8004384:	d901      	bls.n	800438a <HAL_RCC_OscConfig+0x252>
          {
            return HAL_TIMEOUT;
 8004386:	2303      	movs	r3, #3
 8004388:	e227      	b.n	80047da <HAL_RCC_OscConfig+0x6a2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800438a:	4b11      	ldr	r3, [pc, #68]	; (80043d0 <HAL_RCC_OscConfig+0x298>)
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f003 0302 	and.w	r3, r3, #2
 8004392:	2b00      	cmp	r3, #0
 8004394:	d0f0      	beq.n	8004378 <HAL_RCC_OscConfig+0x240>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004396:	490e      	ldr	r1, [pc, #56]	; (80043d0 <HAL_RCC_OscConfig+0x298>)
 8004398:	4b0d      	ldr	r3, [pc, #52]	; (80043d0 <HAL_RCC_OscConfig+0x298>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	695b      	ldr	r3, [r3, #20]
 80043a4:	00db      	lsls	r3, r3, #3
 80043a6:	4313      	orrs	r3, r2
 80043a8:	600b      	str	r3, [r1, #0]
 80043aa:	e01b      	b.n	80043e4 <HAL_RCC_OscConfig+0x2ac>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80043ac:	4b09      	ldr	r3, [pc, #36]	; (80043d4 <HAL_RCC_OscConfig+0x29c>)
 80043ae:	2200      	movs	r2, #0
 80043b0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043b2:	f7fd fefb 	bl	80021ac <HAL_GetTick>
 80043b6:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80043b8:	e00e      	b.n	80043d8 <HAL_RCC_OscConfig+0x2a0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80043ba:	f7fd fef7 	bl	80021ac <HAL_GetTick>
 80043be:	4602      	mov	r2, r0
 80043c0:	693b      	ldr	r3, [r7, #16]
 80043c2:	1ad3      	subs	r3, r2, r3
 80043c4:	2b02      	cmp	r3, #2
 80043c6:	d907      	bls.n	80043d8 <HAL_RCC_OscConfig+0x2a0>
          {
            return HAL_TIMEOUT;
 80043c8:	2303      	movs	r3, #3
 80043ca:	e206      	b.n	80047da <HAL_RCC_OscConfig+0x6a2>
 80043cc:	080075a8 	.word	0x080075a8
 80043d0:	40021000 	.word	0x40021000
 80043d4:	42420000 	.word	0x42420000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80043d8:	4b7d      	ldr	r3, [pc, #500]	; (80045d0 <HAL_RCC_OscConfig+0x498>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f003 0302 	and.w	r3, r3, #2
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d1ea      	bne.n	80043ba <HAL_RCC_OscConfig+0x282>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f003 0308 	and.w	r3, r3, #8
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d040      	beq.n	8004472 <HAL_RCC_OscConfig+0x33a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	699b      	ldr	r3, [r3, #24]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d008      	beq.n	800440a <HAL_RCC_OscConfig+0x2d2>
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	699b      	ldr	r3, [r3, #24]
 80043fc:	2b01      	cmp	r3, #1
 80043fe:	d004      	beq.n	800440a <HAL_RCC_OscConfig+0x2d2>
 8004400:	f44f 71f6 	mov.w	r1, #492	; 0x1ec
 8004404:	4873      	ldr	r0, [pc, #460]	; (80045d4 <HAL_RCC_OscConfig+0x49c>)
 8004406:	f7fd fb57 	bl	8001ab8 <assert_failed>
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	699b      	ldr	r3, [r3, #24]
 800440e:	2b00      	cmp	r3, #0
 8004410:	d019      	beq.n	8004446 <HAL_RCC_OscConfig+0x30e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004412:	4b71      	ldr	r3, [pc, #452]	; (80045d8 <HAL_RCC_OscConfig+0x4a0>)
 8004414:	2201      	movs	r2, #1
 8004416:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004418:	f7fd fec8 	bl	80021ac <HAL_GetTick>
 800441c:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800441e:	e008      	b.n	8004432 <HAL_RCC_OscConfig+0x2fa>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004420:	f7fd fec4 	bl	80021ac <HAL_GetTick>
 8004424:	4602      	mov	r2, r0
 8004426:	693b      	ldr	r3, [r7, #16]
 8004428:	1ad3      	subs	r3, r2, r3
 800442a:	2b02      	cmp	r3, #2
 800442c:	d901      	bls.n	8004432 <HAL_RCC_OscConfig+0x2fa>
        {
          return HAL_TIMEOUT;
 800442e:	2303      	movs	r3, #3
 8004430:	e1d3      	b.n	80047da <HAL_RCC_OscConfig+0x6a2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004432:	4b67      	ldr	r3, [pc, #412]	; (80045d0 <HAL_RCC_OscConfig+0x498>)
 8004434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004436:	f003 0302 	and.w	r3, r3, #2
 800443a:	2b00      	cmp	r3, #0
 800443c:	d0f0      	beq.n	8004420 <HAL_RCC_OscConfig+0x2e8>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      RCC_Delay(1);
 800443e:	2001      	movs	r0, #1
 8004440:	f000 fc0c 	bl	8004c5c <RCC_Delay>
 8004444:	e015      	b.n	8004472 <HAL_RCC_OscConfig+0x33a>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004446:	4b64      	ldr	r3, [pc, #400]	; (80045d8 <HAL_RCC_OscConfig+0x4a0>)
 8004448:	2200      	movs	r2, #0
 800444a:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800444c:	f7fd feae 	bl	80021ac <HAL_GetTick>
 8004450:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004452:	e008      	b.n	8004466 <HAL_RCC_OscConfig+0x32e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004454:	f7fd feaa 	bl	80021ac <HAL_GetTick>
 8004458:	4602      	mov	r2, r0
 800445a:	693b      	ldr	r3, [r7, #16]
 800445c:	1ad3      	subs	r3, r2, r3
 800445e:	2b02      	cmp	r3, #2
 8004460:	d901      	bls.n	8004466 <HAL_RCC_OscConfig+0x32e>
        {
          return HAL_TIMEOUT;
 8004462:	2303      	movs	r3, #3
 8004464:	e1b9      	b.n	80047da <HAL_RCC_OscConfig+0x6a2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004466:	4b5a      	ldr	r3, [pc, #360]	; (80045d0 <HAL_RCC_OscConfig+0x498>)
 8004468:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800446a:	f003 0302 	and.w	r3, r3, #2
 800446e:	2b00      	cmp	r3, #0
 8004470:	d1f0      	bne.n	8004454 <HAL_RCC_OscConfig+0x31c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f003 0304 	and.w	r3, r3, #4
 800447a:	2b00      	cmp	r3, #0
 800447c:	f000 80bf 	beq.w	80045fe <HAL_RCC_OscConfig+0x4c6>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004480:	2300      	movs	r3, #0
 8004482:	75fb      	strb	r3, [r7, #23]
    
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	68db      	ldr	r3, [r3, #12]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d00c      	beq.n	80044a6 <HAL_RCC_OscConfig+0x36e>
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	68db      	ldr	r3, [r3, #12]
 8004490:	2b01      	cmp	r3, #1
 8004492:	d008      	beq.n	80044a6 <HAL_RCC_OscConfig+0x36e>
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	68db      	ldr	r3, [r3, #12]
 8004498:	2b05      	cmp	r3, #5
 800449a:	d004      	beq.n	80044a6 <HAL_RCC_OscConfig+0x36e>
 800449c:	f240 211b 	movw	r1, #539	; 0x21b
 80044a0:	484c      	ldr	r0, [pc, #304]	; (80045d4 <HAL_RCC_OscConfig+0x49c>)
 80044a2:	f7fd fb09 	bl	8001ab8 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80044a6:	4b4a      	ldr	r3, [pc, #296]	; (80045d0 <HAL_RCC_OscConfig+0x498>)
 80044a8:	69db      	ldr	r3, [r3, #28]
 80044aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d10d      	bne.n	80044ce <HAL_RCC_OscConfig+0x396>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80044b2:	4a47      	ldr	r2, [pc, #284]	; (80045d0 <HAL_RCC_OscConfig+0x498>)
 80044b4:	4b46      	ldr	r3, [pc, #280]	; (80045d0 <HAL_RCC_OscConfig+0x498>)
 80044b6:	69db      	ldr	r3, [r3, #28]
 80044b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80044bc:	61d3      	str	r3, [r2, #28]
 80044be:	4b44      	ldr	r3, [pc, #272]	; (80045d0 <HAL_RCC_OscConfig+0x498>)
 80044c0:	69db      	ldr	r3, [r3, #28]
 80044c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044c6:	60fb      	str	r3, [r7, #12]
 80044c8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80044ca:	2301      	movs	r3, #1
 80044cc:	75fb      	strb	r3, [r7, #23]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044ce:	4b43      	ldr	r3, [pc, #268]	; (80045dc <HAL_RCC_OscConfig+0x4a4>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d118      	bne.n	800450c <HAL_RCC_OscConfig+0x3d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80044da:	4a40      	ldr	r2, [pc, #256]	; (80045dc <HAL_RCC_OscConfig+0x4a4>)
 80044dc:	4b3f      	ldr	r3, [pc, #252]	; (80045dc <HAL_RCC_OscConfig+0x4a4>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80044e4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80044e6:	f7fd fe61 	bl	80021ac <HAL_GetTick>
 80044ea:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044ec:	e008      	b.n	8004500 <HAL_RCC_OscConfig+0x3c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80044ee:	f7fd fe5d 	bl	80021ac <HAL_GetTick>
 80044f2:	4602      	mov	r2, r0
 80044f4:	693b      	ldr	r3, [r7, #16]
 80044f6:	1ad3      	subs	r3, r2, r3
 80044f8:	2b64      	cmp	r3, #100	; 0x64
 80044fa:	d901      	bls.n	8004500 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80044fc:	2303      	movs	r3, #3
 80044fe:	e16c      	b.n	80047da <HAL_RCC_OscConfig+0x6a2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004500:	4b36      	ldr	r3, [pc, #216]	; (80045dc <HAL_RCC_OscConfig+0x4a4>)
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004508:	2b00      	cmp	r3, #0
 800450a:	d0f0      	beq.n	80044ee <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	68db      	ldr	r3, [r3, #12]
 8004510:	2b01      	cmp	r3, #1
 8004512:	d106      	bne.n	8004522 <HAL_RCC_OscConfig+0x3ea>
 8004514:	4a2e      	ldr	r2, [pc, #184]	; (80045d0 <HAL_RCC_OscConfig+0x498>)
 8004516:	4b2e      	ldr	r3, [pc, #184]	; (80045d0 <HAL_RCC_OscConfig+0x498>)
 8004518:	6a1b      	ldr	r3, [r3, #32]
 800451a:	f043 0301 	orr.w	r3, r3, #1
 800451e:	6213      	str	r3, [r2, #32]
 8004520:	e02d      	b.n	800457e <HAL_RCC_OscConfig+0x446>
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	68db      	ldr	r3, [r3, #12]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d10c      	bne.n	8004544 <HAL_RCC_OscConfig+0x40c>
 800452a:	4a29      	ldr	r2, [pc, #164]	; (80045d0 <HAL_RCC_OscConfig+0x498>)
 800452c:	4b28      	ldr	r3, [pc, #160]	; (80045d0 <HAL_RCC_OscConfig+0x498>)
 800452e:	6a1b      	ldr	r3, [r3, #32]
 8004530:	f023 0301 	bic.w	r3, r3, #1
 8004534:	6213      	str	r3, [r2, #32]
 8004536:	4a26      	ldr	r2, [pc, #152]	; (80045d0 <HAL_RCC_OscConfig+0x498>)
 8004538:	4b25      	ldr	r3, [pc, #148]	; (80045d0 <HAL_RCC_OscConfig+0x498>)
 800453a:	6a1b      	ldr	r3, [r3, #32]
 800453c:	f023 0304 	bic.w	r3, r3, #4
 8004540:	6213      	str	r3, [r2, #32]
 8004542:	e01c      	b.n	800457e <HAL_RCC_OscConfig+0x446>
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	68db      	ldr	r3, [r3, #12]
 8004548:	2b05      	cmp	r3, #5
 800454a:	d10c      	bne.n	8004566 <HAL_RCC_OscConfig+0x42e>
 800454c:	4a20      	ldr	r2, [pc, #128]	; (80045d0 <HAL_RCC_OscConfig+0x498>)
 800454e:	4b20      	ldr	r3, [pc, #128]	; (80045d0 <HAL_RCC_OscConfig+0x498>)
 8004550:	6a1b      	ldr	r3, [r3, #32]
 8004552:	f043 0304 	orr.w	r3, r3, #4
 8004556:	6213      	str	r3, [r2, #32]
 8004558:	4a1d      	ldr	r2, [pc, #116]	; (80045d0 <HAL_RCC_OscConfig+0x498>)
 800455a:	4b1d      	ldr	r3, [pc, #116]	; (80045d0 <HAL_RCC_OscConfig+0x498>)
 800455c:	6a1b      	ldr	r3, [r3, #32]
 800455e:	f043 0301 	orr.w	r3, r3, #1
 8004562:	6213      	str	r3, [r2, #32]
 8004564:	e00b      	b.n	800457e <HAL_RCC_OscConfig+0x446>
 8004566:	4a1a      	ldr	r2, [pc, #104]	; (80045d0 <HAL_RCC_OscConfig+0x498>)
 8004568:	4b19      	ldr	r3, [pc, #100]	; (80045d0 <HAL_RCC_OscConfig+0x498>)
 800456a:	6a1b      	ldr	r3, [r3, #32]
 800456c:	f023 0301 	bic.w	r3, r3, #1
 8004570:	6213      	str	r3, [r2, #32]
 8004572:	4a17      	ldr	r2, [pc, #92]	; (80045d0 <HAL_RCC_OscConfig+0x498>)
 8004574:	4b16      	ldr	r3, [pc, #88]	; (80045d0 <HAL_RCC_OscConfig+0x498>)
 8004576:	6a1b      	ldr	r3, [r3, #32]
 8004578:	f023 0304 	bic.w	r3, r3, #4
 800457c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	68db      	ldr	r3, [r3, #12]
 8004582:	2b00      	cmp	r3, #0
 8004584:	d015      	beq.n	80045b2 <HAL_RCC_OscConfig+0x47a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004586:	f7fd fe11 	bl	80021ac <HAL_GetTick>
 800458a:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800458c:	e00a      	b.n	80045a4 <HAL_RCC_OscConfig+0x46c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800458e:	f7fd fe0d 	bl	80021ac <HAL_GetTick>
 8004592:	4602      	mov	r2, r0
 8004594:	693b      	ldr	r3, [r7, #16]
 8004596:	1ad3      	subs	r3, r2, r3
 8004598:	f241 3288 	movw	r2, #5000	; 0x1388
 800459c:	4293      	cmp	r3, r2
 800459e:	d901      	bls.n	80045a4 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 80045a0:	2303      	movs	r3, #3
 80045a2:	e11a      	b.n	80047da <HAL_RCC_OscConfig+0x6a2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045a4:	4b0a      	ldr	r3, [pc, #40]	; (80045d0 <HAL_RCC_OscConfig+0x498>)
 80045a6:	6a1b      	ldr	r3, [r3, #32]
 80045a8:	f003 0302 	and.w	r3, r3, #2
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d0ee      	beq.n	800458e <HAL_RCC_OscConfig+0x456>
 80045b0:	e01c      	b.n	80045ec <HAL_RCC_OscConfig+0x4b4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045b2:	f7fd fdfb 	bl	80021ac <HAL_GetTick>
 80045b6:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80045b8:	e012      	b.n	80045e0 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80045ba:	f7fd fdf7 	bl	80021ac <HAL_GetTick>
 80045be:	4602      	mov	r2, r0
 80045c0:	693b      	ldr	r3, [r7, #16]
 80045c2:	1ad3      	subs	r3, r2, r3
 80045c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80045c8:	4293      	cmp	r3, r2
 80045ca:	d909      	bls.n	80045e0 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 80045cc:	2303      	movs	r3, #3
 80045ce:	e104      	b.n	80047da <HAL_RCC_OscConfig+0x6a2>
 80045d0:	40021000 	.word	0x40021000
 80045d4:	080075a8 	.word	0x080075a8
 80045d8:	42420480 	.word	0x42420480
 80045dc:	40007000 	.word	0x40007000
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80045e0:	4b80      	ldr	r3, [pc, #512]	; (80047e4 <HAL_RCC_OscConfig+0x6ac>)
 80045e2:	6a1b      	ldr	r3, [r3, #32]
 80045e4:	f003 0302 	and.w	r3, r3, #2
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d1e6      	bne.n	80045ba <HAL_RCC_OscConfig+0x482>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80045ec:	7dfb      	ldrb	r3, [r7, #23]
 80045ee:	2b01      	cmp	r3, #1
 80045f0:	d105      	bne.n	80045fe <HAL_RCC_OscConfig+0x4c6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80045f2:	4a7c      	ldr	r2, [pc, #496]	; (80047e4 <HAL_RCC_OscConfig+0x6ac>)
 80045f4:	4b7b      	ldr	r3, [pc, #492]	; (80047e4 <HAL_RCC_OscConfig+0x6ac>)
 80045f6:	69db      	ldr	r3, [r3, #28]
 80045f8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80045fc:	61d3      	str	r3, [r2, #28]
  }

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	69db      	ldr	r3, [r3, #28]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d00c      	beq.n	8004620 <HAL_RCC_OscConfig+0x4e8>
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	69db      	ldr	r3, [r3, #28]
 800460a:	2b01      	cmp	r3, #1
 800460c:	d008      	beq.n	8004620 <HAL_RCC_OscConfig+0x4e8>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	69db      	ldr	r3, [r3, #28]
 8004612:	2b02      	cmp	r3, #2
 8004614:	d004      	beq.n	8004620 <HAL_RCC_OscConfig+0x4e8>
 8004616:	f240 21b9 	movw	r1, #697	; 0x2b9
 800461a:	4873      	ldr	r0, [pc, #460]	; (80047e8 <HAL_RCC_OscConfig+0x6b0>)
 800461c:	f7fd fa4c 	bl	8001ab8 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	69db      	ldr	r3, [r3, #28]
 8004624:	2b00      	cmp	r3, #0
 8004626:	f000 80d7 	beq.w	80047d8 <HAL_RCC_OscConfig+0x6a0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800462a:	4b6e      	ldr	r3, [pc, #440]	; (80047e4 <HAL_RCC_OscConfig+0x6ac>)
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	f003 030c 	and.w	r3, r3, #12
 8004632:	2b08      	cmp	r3, #8
 8004634:	f000 80ce 	beq.w	80047d4 <HAL_RCC_OscConfig+0x69c>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	69db      	ldr	r3, [r3, #28]
 800463c:	2b02      	cmp	r3, #2
 800463e:	f040 80b2 	bne.w	80047a6 <HAL_RCC_OscConfig+0x66e>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6a1b      	ldr	r3, [r3, #32]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d009      	beq.n	800465e <HAL_RCC_OscConfig+0x526>
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6a1b      	ldr	r3, [r3, #32]
 800464e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004652:	d004      	beq.n	800465e <HAL_RCC_OscConfig+0x526>
 8004654:	f240 21c2 	movw	r1, #706	; 0x2c2
 8004658:	4863      	ldr	r0, [pc, #396]	; (80047e8 <HAL_RCC_OscConfig+0x6b0>)
 800465a:	f7fd fa2d 	bl	8001ab8 <assert_failed>
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004662:	2b00      	cmp	r3, #0
 8004664:	d04a      	beq.n	80046fc <HAL_RCC_OscConfig+0x5c4>
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800466a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800466e:	d045      	beq.n	80046fc <HAL_RCC_OscConfig+0x5c4>
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004674:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004678:	d040      	beq.n	80046fc <HAL_RCC_OscConfig+0x5c4>
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800467e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004682:	d03b      	beq.n	80046fc <HAL_RCC_OscConfig+0x5c4>
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004688:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800468c:	d036      	beq.n	80046fc <HAL_RCC_OscConfig+0x5c4>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004692:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8004696:	d031      	beq.n	80046fc <HAL_RCC_OscConfig+0x5c4>
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800469c:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 80046a0:	d02c      	beq.n	80046fc <HAL_RCC_OscConfig+0x5c4>
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046a6:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 80046aa:	d027      	beq.n	80046fc <HAL_RCC_OscConfig+0x5c4>
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046b0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80046b4:	d022      	beq.n	80046fc <HAL_RCC_OscConfig+0x5c4>
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046ba:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 80046be:	d01d      	beq.n	80046fc <HAL_RCC_OscConfig+0x5c4>
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046c4:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 80046c8:	d018      	beq.n	80046fc <HAL_RCC_OscConfig+0x5c4>
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046ce:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 80046d2:	d013      	beq.n	80046fc <HAL_RCC_OscConfig+0x5c4>
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046d8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80046dc:	d00e      	beq.n	80046fc <HAL_RCC_OscConfig+0x5c4>
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046e2:	f5b3 1f50 	cmp.w	r3, #3407872	; 0x340000
 80046e6:	d009      	beq.n	80046fc <HAL_RCC_OscConfig+0x5c4>
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046ec:	f5b3 1f60 	cmp.w	r3, #3670016	; 0x380000
 80046f0:	d004      	beq.n	80046fc <HAL_RCC_OscConfig+0x5c4>
 80046f2:	f240 21c3 	movw	r1, #707	; 0x2c3
 80046f6:	483c      	ldr	r0, [pc, #240]	; (80047e8 <HAL_RCC_OscConfig+0x6b0>)
 80046f8:	f7fd f9de 	bl	8001ab8 <assert_failed>
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046fc:	4b3b      	ldr	r3, [pc, #236]	; (80047ec <HAL_RCC_OscConfig+0x6b4>)
 80046fe:	2200      	movs	r2, #0
 8004700:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004702:	f7fd fd53 	bl	80021ac <HAL_GetTick>
 8004706:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004708:	e008      	b.n	800471c <HAL_RCC_OscConfig+0x5e4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800470a:	f7fd fd4f 	bl	80021ac <HAL_GetTick>
 800470e:	4602      	mov	r2, r0
 8004710:	693b      	ldr	r3, [r7, #16]
 8004712:	1ad3      	subs	r3, r2, r3
 8004714:	2b02      	cmp	r3, #2
 8004716:	d901      	bls.n	800471c <HAL_RCC_OscConfig+0x5e4>
          {
            return HAL_TIMEOUT;
 8004718:	2303      	movs	r3, #3
 800471a:	e05e      	b.n	80047da <HAL_RCC_OscConfig+0x6a2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800471c:	4b31      	ldr	r3, [pc, #196]	; (80047e4 <HAL_RCC_OscConfig+0x6ac>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004724:	2b00      	cmp	r3, #0
 8004726:	d1f0      	bne.n	800470a <HAL_RCC_OscConfig+0x5d2>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6a1b      	ldr	r3, [r3, #32]
 800472c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004730:	d116      	bne.n	8004760 <HAL_RCC_OscConfig+0x628>
        {
          /* Check the parameter */
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	689b      	ldr	r3, [r3, #8]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d009      	beq.n	800474e <HAL_RCC_OscConfig+0x616>
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	689b      	ldr	r3, [r3, #8]
 800473e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004742:	d004      	beq.n	800474e <HAL_RCC_OscConfig+0x616>
 8004744:	f240 21d9 	movw	r1, #729	; 0x2d9
 8004748:	4827      	ldr	r0, [pc, #156]	; (80047e8 <HAL_RCC_OscConfig+0x6b0>)
 800474a:	f7fd f9b5 	bl	8001ab8 <assert_failed>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800474e:	4925      	ldr	r1, [pc, #148]	; (80047e4 <HAL_RCC_OscConfig+0x6ac>)
 8004750:	4b24      	ldr	r3, [pc, #144]	; (80047e4 <HAL_RCC_OscConfig+0x6ac>)
 8004752:	685b      	ldr	r3, [r3, #4]
 8004754:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	689b      	ldr	r3, [r3, #8]
 800475c:	4313      	orrs	r3, r2
 800475e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004760:	4820      	ldr	r0, [pc, #128]	; (80047e4 <HAL_RCC_OscConfig+0x6ac>)
 8004762:	4b20      	ldr	r3, [pc, #128]	; (80047e4 <HAL_RCC_OscConfig+0x6ac>)
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6a19      	ldr	r1, [r3, #32]
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004772:	430b      	orrs	r3, r1
 8004774:	4313      	orrs	r3, r2
 8004776:	6043      	str	r3, [r0, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004778:	4b1c      	ldr	r3, [pc, #112]	; (80047ec <HAL_RCC_OscConfig+0x6b4>)
 800477a:	2201      	movs	r2, #1
 800477c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800477e:	f7fd fd15 	bl	80021ac <HAL_GetTick>
 8004782:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004784:	e008      	b.n	8004798 <HAL_RCC_OscConfig+0x660>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004786:	f7fd fd11 	bl	80021ac <HAL_GetTick>
 800478a:	4602      	mov	r2, r0
 800478c:	693b      	ldr	r3, [r7, #16]
 800478e:	1ad3      	subs	r3, r2, r3
 8004790:	2b02      	cmp	r3, #2
 8004792:	d901      	bls.n	8004798 <HAL_RCC_OscConfig+0x660>
          {
            return HAL_TIMEOUT;
 8004794:	2303      	movs	r3, #3
 8004796:	e020      	b.n	80047da <HAL_RCC_OscConfig+0x6a2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004798:	4b12      	ldr	r3, [pc, #72]	; (80047e4 <HAL_RCC_OscConfig+0x6ac>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d0f0      	beq.n	8004786 <HAL_RCC_OscConfig+0x64e>
 80047a4:	e018      	b.n	80047d8 <HAL_RCC_OscConfig+0x6a0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047a6:	4b11      	ldr	r3, [pc, #68]	; (80047ec <HAL_RCC_OscConfig+0x6b4>)
 80047a8:	2200      	movs	r2, #0
 80047aa:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047ac:	f7fd fcfe 	bl	80021ac <HAL_GetTick>
 80047b0:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80047b2:	e008      	b.n	80047c6 <HAL_RCC_OscConfig+0x68e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80047b4:	f7fd fcfa 	bl	80021ac <HAL_GetTick>
 80047b8:	4602      	mov	r2, r0
 80047ba:	693b      	ldr	r3, [r7, #16]
 80047bc:	1ad3      	subs	r3, r2, r3
 80047be:	2b02      	cmp	r3, #2
 80047c0:	d901      	bls.n	80047c6 <HAL_RCC_OscConfig+0x68e>
          {
            return HAL_TIMEOUT;
 80047c2:	2303      	movs	r3, #3
 80047c4:	e009      	b.n	80047da <HAL_RCC_OscConfig+0x6a2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80047c6:	4b07      	ldr	r3, [pc, #28]	; (80047e4 <HAL_RCC_OscConfig+0x6ac>)
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d1f0      	bne.n	80047b4 <HAL_RCC_OscConfig+0x67c>
 80047d2:	e001      	b.n	80047d8 <HAL_RCC_OscConfig+0x6a0>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80047d4:	2301      	movs	r3, #1
 80047d6:	e000      	b.n	80047da <HAL_RCC_OscConfig+0x6a2>
    }
  }
  
  return HAL_OK;
 80047d8:	2300      	movs	r3, #0
}
 80047da:	4618      	mov	r0, r3
 80047dc:	3718      	adds	r7, #24
 80047de:	46bd      	mov	sp, r7
 80047e0:	bd80      	pop	{r7, pc}
 80047e2:	bf00      	nop
 80047e4:	40021000 	.word	0x40021000
 80047e8:	080075a8 	.word	0x080075a8
 80047ec:	42420060 	.word	0x42420060

080047f0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b084      	sub	sp, #16
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
 80047f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80047fa:	2300      	movs	r3, #0
 80047fc:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d104      	bne.n	800480e <HAL_RCC_ClockConfig+0x1e>
 8004804:	f240 312e 	movw	r1, #814	; 0x32e
 8004808:	488b      	ldr	r0, [pc, #556]	; (8004a38 <HAL_RCC_ClockConfig+0x248>)
 800480a:	f7fd f955 	bl	8001ab8 <assert_failed>
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f003 0301 	and.w	r3, r3, #1
 8004816:	2b00      	cmp	r3, #0
 8004818:	d116      	bne.n	8004848 <HAL_RCC_ClockConfig+0x58>
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f003 0302 	and.w	r3, r3, #2
 8004822:	2b00      	cmp	r3, #0
 8004824:	d110      	bne.n	8004848 <HAL_RCC_ClockConfig+0x58>
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f003 0304 	and.w	r3, r3, #4
 800482e:	2b00      	cmp	r3, #0
 8004830:	d10a      	bne.n	8004848 <HAL_RCC_ClockConfig+0x58>
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f003 0308 	and.w	r3, r3, #8
 800483a:	2b00      	cmp	r3, #0
 800483c:	d104      	bne.n	8004848 <HAL_RCC_ClockConfig+0x58>
 800483e:	f240 312f 	movw	r1, #815	; 0x32f
 8004842:	487d      	ldr	r0, [pc, #500]	; (8004a38 <HAL_RCC_ClockConfig+0x248>)
 8004844:	f7fd f938 	bl	8001ab8 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d00a      	beq.n	8004864 <HAL_RCC_ClockConfig+0x74>
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	2b01      	cmp	r3, #1
 8004852:	d007      	beq.n	8004864 <HAL_RCC_ClockConfig+0x74>
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	2b02      	cmp	r3, #2
 8004858:	d004      	beq.n	8004864 <HAL_RCC_ClockConfig+0x74>
 800485a:	f44f 714c 	mov.w	r1, #816	; 0x330
 800485e:	4876      	ldr	r0, [pc, #472]	; (8004a38 <HAL_RCC_ClockConfig+0x248>)
 8004860:	f7fd f92a 	bl	8001ab8 <assert_failed>
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8004864:	4b75      	ldr	r3, [pc, #468]	; (8004a3c <HAL_RCC_ClockConfig+0x24c>)
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f003 0207 	and.w	r2, r3, #7
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	429a      	cmp	r2, r3
 8004870:	d210      	bcs.n	8004894 <HAL_RCC_ClockConfig+0xa4>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004872:	4972      	ldr	r1, [pc, #456]	; (8004a3c <HAL_RCC_ClockConfig+0x24c>)
 8004874:	4b71      	ldr	r3, [pc, #452]	; (8004a3c <HAL_RCC_ClockConfig+0x24c>)
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f023 0207 	bic.w	r2, r3, #7
 800487c:	683b      	ldr	r3, [r7, #0]
 800487e:	4313      	orrs	r3, r2
 8004880:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004882:	4b6e      	ldr	r3, [pc, #440]	; (8004a3c <HAL_RCC_ClockConfig+0x24c>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f003 0207 	and.w	r2, r3, #7
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	429a      	cmp	r2, r3
 800488e:	d001      	beq.n	8004894 <HAL_RCC_ClockConfig+0xa4>
    {
      return HAL_ERROR;
 8004890:	2301      	movs	r3, #1
 8004892:	e142      	b.n	8004b1a <HAL_RCC_ClockConfig+0x32a>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f003 0302 	and.w	r3, r3, #2
 800489c:	2b00      	cmp	r3, #0
 800489e:	d031      	beq.n	8004904 <HAL_RCC_ClockConfig+0x114>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	689b      	ldr	r3, [r3, #8]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d024      	beq.n	80048f2 <HAL_RCC_ClockConfig+0x102>
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	689b      	ldr	r3, [r3, #8]
 80048ac:	2b80      	cmp	r3, #128	; 0x80
 80048ae:	d020      	beq.n	80048f2 <HAL_RCC_ClockConfig+0x102>
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	689b      	ldr	r3, [r3, #8]
 80048b4:	2b90      	cmp	r3, #144	; 0x90
 80048b6:	d01c      	beq.n	80048f2 <HAL_RCC_ClockConfig+0x102>
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	689b      	ldr	r3, [r3, #8]
 80048bc:	2ba0      	cmp	r3, #160	; 0xa0
 80048be:	d018      	beq.n	80048f2 <HAL_RCC_ClockConfig+0x102>
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	689b      	ldr	r3, [r3, #8]
 80048c4:	2bb0      	cmp	r3, #176	; 0xb0
 80048c6:	d014      	beq.n	80048f2 <HAL_RCC_ClockConfig+0x102>
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	689b      	ldr	r3, [r3, #8]
 80048cc:	2bc0      	cmp	r3, #192	; 0xc0
 80048ce:	d010      	beq.n	80048f2 <HAL_RCC_ClockConfig+0x102>
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	689b      	ldr	r3, [r3, #8]
 80048d4:	2bd0      	cmp	r3, #208	; 0xd0
 80048d6:	d00c      	beq.n	80048f2 <HAL_RCC_ClockConfig+0x102>
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	689b      	ldr	r3, [r3, #8]
 80048dc:	2be0      	cmp	r3, #224	; 0xe0
 80048de:	d008      	beq.n	80048f2 <HAL_RCC_ClockConfig+0x102>
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	689b      	ldr	r3, [r3, #8]
 80048e4:	2bf0      	cmp	r3, #240	; 0xf0
 80048e6:	d004      	beq.n	80048f2 <HAL_RCC_ClockConfig+0x102>
 80048e8:	f240 3149 	movw	r1, #841	; 0x349
 80048ec:	4852      	ldr	r0, [pc, #328]	; (8004a38 <HAL_RCC_ClockConfig+0x248>)
 80048ee:	f7fd f8e3 	bl	8001ab8 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80048f2:	4953      	ldr	r1, [pc, #332]	; (8004a40 <HAL_RCC_ClockConfig+0x250>)
 80048f4:	4b52      	ldr	r3, [pc, #328]	; (8004a40 <HAL_RCC_ClockConfig+0x250>)
 80048f6:	685b      	ldr	r3, [r3, #4]
 80048f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	689b      	ldr	r3, [r3, #8]
 8004900:	4313      	orrs	r3, r2
 8004902:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f003 0301 	and.w	r3, r3, #1
 800490c:	2b00      	cmp	r3, #0
 800490e:	d07b      	beq.n	8004a08 <HAL_RCC_ClockConfig+0x218>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	685b      	ldr	r3, [r3, #4]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d00c      	beq.n	8004932 <HAL_RCC_ClockConfig+0x142>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	2b01      	cmp	r3, #1
 800491e:	d008      	beq.n	8004932 <HAL_RCC_ClockConfig+0x142>
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	685b      	ldr	r3, [r3, #4]
 8004924:	2b02      	cmp	r3, #2
 8004926:	d004      	beq.n	8004932 <HAL_RCC_ClockConfig+0x142>
 8004928:	f44f 7154 	mov.w	r1, #848	; 0x350
 800492c:	4842      	ldr	r0, [pc, #264]	; (8004a38 <HAL_RCC_ClockConfig+0x248>)
 800492e:	f7fd f8c3 	bl	8001ab8 <assert_failed>
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	685b      	ldr	r3, [r3, #4]
 8004936:	2b01      	cmp	r3, #1
 8004938:	d107      	bne.n	800494a <HAL_RCC_ClockConfig+0x15a>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800493a:	4b41      	ldr	r3, [pc, #260]	; (8004a40 <HAL_RCC_ClockConfig+0x250>)
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004942:	2b00      	cmp	r3, #0
 8004944:	d115      	bne.n	8004972 <HAL_RCC_ClockConfig+0x182>
      {
        return HAL_ERROR;
 8004946:	2301      	movs	r3, #1
 8004948:	e0e7      	b.n	8004b1a <HAL_RCC_ClockConfig+0x32a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	685b      	ldr	r3, [r3, #4]
 800494e:	2b02      	cmp	r3, #2
 8004950:	d107      	bne.n	8004962 <HAL_RCC_ClockConfig+0x172>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004952:	4b3b      	ldr	r3, [pc, #236]	; (8004a40 <HAL_RCC_ClockConfig+0x250>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800495a:	2b00      	cmp	r3, #0
 800495c:	d109      	bne.n	8004972 <HAL_RCC_ClockConfig+0x182>
      {
        return HAL_ERROR;
 800495e:	2301      	movs	r3, #1
 8004960:	e0db      	b.n	8004b1a <HAL_RCC_ClockConfig+0x32a>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004962:	4b37      	ldr	r3, [pc, #220]	; (8004a40 <HAL_RCC_ClockConfig+0x250>)
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f003 0302 	and.w	r3, r3, #2
 800496a:	2b00      	cmp	r3, #0
 800496c:	d101      	bne.n	8004972 <HAL_RCC_ClockConfig+0x182>
      {
        return HAL_ERROR;
 800496e:	2301      	movs	r3, #1
 8004970:	e0d3      	b.n	8004b1a <HAL_RCC_ClockConfig+0x32a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004972:	4933      	ldr	r1, [pc, #204]	; (8004a40 <HAL_RCC_ClockConfig+0x250>)
 8004974:	4b32      	ldr	r3, [pc, #200]	; (8004a40 <HAL_RCC_ClockConfig+0x250>)
 8004976:	685b      	ldr	r3, [r3, #4]
 8004978:	f023 0203 	bic.w	r2, r3, #3
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	685b      	ldr	r3, [r3, #4]
 8004980:	4313      	orrs	r3, r2
 8004982:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004984:	f7fd fc12 	bl	80021ac <HAL_GetTick>
 8004988:	60f8      	str	r0, [r7, #12]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	685b      	ldr	r3, [r3, #4]
 800498e:	2b01      	cmp	r3, #1
 8004990:	d112      	bne.n	80049b8 <HAL_RCC_ClockConfig+0x1c8>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004992:	e00a      	b.n	80049aa <HAL_RCC_ClockConfig+0x1ba>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004994:	f7fd fc0a 	bl	80021ac <HAL_GetTick>
 8004998:	4602      	mov	r2, r0
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	1ad3      	subs	r3, r2, r3
 800499e:	f241 3288 	movw	r2, #5000	; 0x1388
 80049a2:	4293      	cmp	r3, r2
 80049a4:	d901      	bls.n	80049aa <HAL_RCC_ClockConfig+0x1ba>
        {
          return HAL_TIMEOUT;
 80049a6:	2303      	movs	r3, #3
 80049a8:	e0b7      	b.n	8004b1a <HAL_RCC_ClockConfig+0x32a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80049aa:	4b25      	ldr	r3, [pc, #148]	; (8004a40 <HAL_RCC_ClockConfig+0x250>)
 80049ac:	685b      	ldr	r3, [r3, #4]
 80049ae:	f003 030c 	and.w	r3, r3, #12
 80049b2:	2b04      	cmp	r3, #4
 80049b4:	d1ee      	bne.n	8004994 <HAL_RCC_ClockConfig+0x1a4>
 80049b6:	e027      	b.n	8004a08 <HAL_RCC_ClockConfig+0x218>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	685b      	ldr	r3, [r3, #4]
 80049bc:	2b02      	cmp	r3, #2
 80049be:	d11d      	bne.n	80049fc <HAL_RCC_ClockConfig+0x20c>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80049c0:	e00a      	b.n	80049d8 <HAL_RCC_ClockConfig+0x1e8>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049c2:	f7fd fbf3 	bl	80021ac <HAL_GetTick>
 80049c6:	4602      	mov	r2, r0
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	1ad3      	subs	r3, r2, r3
 80049cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d901      	bls.n	80049d8 <HAL_RCC_ClockConfig+0x1e8>
        {
          return HAL_TIMEOUT;
 80049d4:	2303      	movs	r3, #3
 80049d6:	e0a0      	b.n	8004b1a <HAL_RCC_ClockConfig+0x32a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80049d8:	4b19      	ldr	r3, [pc, #100]	; (8004a40 <HAL_RCC_ClockConfig+0x250>)
 80049da:	685b      	ldr	r3, [r3, #4]
 80049dc:	f003 030c 	and.w	r3, r3, #12
 80049e0:	2b08      	cmp	r3, #8
 80049e2:	d1ee      	bne.n	80049c2 <HAL_RCC_ClockConfig+0x1d2>
 80049e4:	e010      	b.n	8004a08 <HAL_RCC_ClockConfig+0x218>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049e6:	f7fd fbe1 	bl	80021ac <HAL_GetTick>
 80049ea:	4602      	mov	r2, r0
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	1ad3      	subs	r3, r2, r3
 80049f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80049f4:	4293      	cmp	r3, r2
 80049f6:	d901      	bls.n	80049fc <HAL_RCC_ClockConfig+0x20c>
        {
          return HAL_TIMEOUT;
 80049f8:	2303      	movs	r3, #3
 80049fa:	e08e      	b.n	8004b1a <HAL_RCC_ClockConfig+0x32a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80049fc:	4b10      	ldr	r3, [pc, #64]	; (8004a40 <HAL_RCC_ClockConfig+0x250>)
 80049fe:	685b      	ldr	r3, [r3, #4]
 8004a00:	f003 030c 	and.w	r3, r3, #12
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d1ee      	bne.n	80049e6 <HAL_RCC_ClockConfig+0x1f6>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8004a08:	4b0c      	ldr	r3, [pc, #48]	; (8004a3c <HAL_RCC_ClockConfig+0x24c>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f003 0207 	and.w	r2, r3, #7
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	429a      	cmp	r2, r3
 8004a14:	d916      	bls.n	8004a44 <HAL_RCC_ClockConfig+0x254>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a16:	4909      	ldr	r1, [pc, #36]	; (8004a3c <HAL_RCC_ClockConfig+0x24c>)
 8004a18:	4b08      	ldr	r3, [pc, #32]	; (8004a3c <HAL_RCC_ClockConfig+0x24c>)
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f023 0207 	bic.w	r2, r3, #7
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	4313      	orrs	r3, r2
 8004a24:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004a26:	4b05      	ldr	r3, [pc, #20]	; (8004a3c <HAL_RCC_ClockConfig+0x24c>)
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f003 0207 	and.w	r2, r3, #7
 8004a2e:	683b      	ldr	r3, [r7, #0]
 8004a30:	429a      	cmp	r2, r3
 8004a32:	d007      	beq.n	8004a44 <HAL_RCC_ClockConfig+0x254>
    {
      return HAL_ERROR;
 8004a34:	2301      	movs	r3, #1
 8004a36:	e070      	b.n	8004b1a <HAL_RCC_ClockConfig+0x32a>
 8004a38:	080075a8 	.word	0x080075a8
 8004a3c:	40022000 	.word	0x40022000
 8004a40:	40021000 	.word	0x40021000
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f003 0304 	and.w	r3, r3, #4
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d025      	beq.n	8004a9c <HAL_RCC_ClockConfig+0x2ac>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	68db      	ldr	r3, [r3, #12]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d018      	beq.n	8004a8a <HAL_RCC_ClockConfig+0x29a>
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	68db      	ldr	r3, [r3, #12]
 8004a5c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a60:	d013      	beq.n	8004a8a <HAL_RCC_ClockConfig+0x29a>
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	68db      	ldr	r3, [r3, #12]
 8004a66:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8004a6a:	d00e      	beq.n	8004a8a <HAL_RCC_ClockConfig+0x29a>
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	68db      	ldr	r3, [r3, #12]
 8004a70:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8004a74:	d009      	beq.n	8004a8a <HAL_RCC_ClockConfig+0x29a>
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	68db      	ldr	r3, [r3, #12]
 8004a7a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004a7e:	d004      	beq.n	8004a8a <HAL_RCC_ClockConfig+0x29a>
 8004a80:	f44f 7169 	mov.w	r1, #932	; 0x3a4
 8004a84:	4827      	ldr	r0, [pc, #156]	; (8004b24 <HAL_RCC_ClockConfig+0x334>)
 8004a86:	f7fd f817 	bl	8001ab8 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a8a:	4927      	ldr	r1, [pc, #156]	; (8004b28 <HAL_RCC_ClockConfig+0x338>)
 8004a8c:	4b26      	ldr	r3, [pc, #152]	; (8004b28 <HAL_RCC_ClockConfig+0x338>)
 8004a8e:	685b      	ldr	r3, [r3, #4]
 8004a90:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	68db      	ldr	r3, [r3, #12]
 8004a98:	4313      	orrs	r3, r2
 8004a9a:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f003 0308 	and.w	r3, r3, #8
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d026      	beq.n	8004af6 <HAL_RCC_ClockConfig+0x306>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	691b      	ldr	r3, [r3, #16]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d018      	beq.n	8004ae2 <HAL_RCC_ClockConfig+0x2f2>
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	691b      	ldr	r3, [r3, #16]
 8004ab4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ab8:	d013      	beq.n	8004ae2 <HAL_RCC_ClockConfig+0x2f2>
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	691b      	ldr	r3, [r3, #16]
 8004abe:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8004ac2:	d00e      	beq.n	8004ae2 <HAL_RCC_ClockConfig+0x2f2>
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	691b      	ldr	r3, [r3, #16]
 8004ac8:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8004acc:	d009      	beq.n	8004ae2 <HAL_RCC_ClockConfig+0x2f2>
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	691b      	ldr	r3, [r3, #16]
 8004ad2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004ad6:	d004      	beq.n	8004ae2 <HAL_RCC_ClockConfig+0x2f2>
 8004ad8:	f240 31ab 	movw	r1, #939	; 0x3ab
 8004adc:	4811      	ldr	r0, [pc, #68]	; (8004b24 <HAL_RCC_ClockConfig+0x334>)
 8004ade:	f7fc ffeb 	bl	8001ab8 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004ae2:	4911      	ldr	r1, [pc, #68]	; (8004b28 <HAL_RCC_ClockConfig+0x338>)
 8004ae4:	4b10      	ldr	r3, [pc, #64]	; (8004b28 <HAL_RCC_ClockConfig+0x338>)
 8004ae6:	685b      	ldr	r3, [r3, #4]
 8004ae8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	691b      	ldr	r3, [r3, #16]
 8004af0:	00db      	lsls	r3, r3, #3
 8004af2:	4313      	orrs	r3, r2
 8004af4:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004af6:	f000 f81d 	bl	8004b34 <HAL_RCC_GetSysClockFreq>
 8004afa:	4601      	mov	r1, r0
 8004afc:	4b0a      	ldr	r3, [pc, #40]	; (8004b28 <HAL_RCC_ClockConfig+0x338>)
 8004afe:	685b      	ldr	r3, [r3, #4]
 8004b00:	091b      	lsrs	r3, r3, #4
 8004b02:	f003 030f 	and.w	r3, r3, #15
 8004b06:	4a09      	ldr	r2, [pc, #36]	; (8004b2c <HAL_RCC_ClockConfig+0x33c>)
 8004b08:	5cd3      	ldrb	r3, [r2, r3]
 8004b0a:	fa21 f303 	lsr.w	r3, r1, r3
 8004b0e:	4a08      	ldr	r2, [pc, #32]	; (8004b30 <HAL_RCC_ClockConfig+0x340>)
 8004b10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8004b12:	2000      	movs	r0, #0
 8004b14:	f7fd fb08 	bl	8002128 <HAL_InitTick>
  
  return HAL_OK;
 8004b18:	2300      	movs	r3, #0
}
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	3710      	adds	r7, #16
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	bd80      	pop	{r7, pc}
 8004b22:	bf00      	nop
 8004b24:	080075a8 	.word	0x080075a8
 8004b28:	40021000 	.word	0x40021000
 8004b2c:	08007718 	.word	0x08007718
 8004b30:	20000000 	.word	0x20000000

08004b34 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b34:	b490      	push	{r4, r7}
 8004b36:	b08a      	sub	sp, #40	; 0x28
 8004b38:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004b3a:	4b2a      	ldr	r3, [pc, #168]	; (8004be4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004b3c:	1d3c      	adds	r4, r7, #4
 8004b3e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004b40:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004b44:	4b28      	ldr	r3, [pc, #160]	; (8004be8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004b46:	881b      	ldrh	r3, [r3, #0]
 8004b48:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004b4a:	2300      	movs	r3, #0
 8004b4c:	61fb      	str	r3, [r7, #28]
 8004b4e:	2300      	movs	r3, #0
 8004b50:	61bb      	str	r3, [r7, #24]
 8004b52:	2300      	movs	r3, #0
 8004b54:	627b      	str	r3, [r7, #36]	; 0x24
 8004b56:	2300      	movs	r3, #0
 8004b58:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004b5a:	2300      	movs	r3, #0
 8004b5c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004b5e:	4b23      	ldr	r3, [pc, #140]	; (8004bec <HAL_RCC_GetSysClockFreq+0xb8>)
 8004b60:	685b      	ldr	r3, [r3, #4]
 8004b62:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004b64:	69fb      	ldr	r3, [r7, #28]
 8004b66:	f003 030c 	and.w	r3, r3, #12
 8004b6a:	2b04      	cmp	r3, #4
 8004b6c:	d002      	beq.n	8004b74 <HAL_RCC_GetSysClockFreq+0x40>
 8004b6e:	2b08      	cmp	r3, #8
 8004b70:	d003      	beq.n	8004b7a <HAL_RCC_GetSysClockFreq+0x46>
 8004b72:	e02d      	b.n	8004bd0 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004b74:	4b1e      	ldr	r3, [pc, #120]	; (8004bf0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004b76:	623b      	str	r3, [r7, #32]
      break;
 8004b78:	e02d      	b.n	8004bd6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004b7a:	69fb      	ldr	r3, [r7, #28]
 8004b7c:	0c9b      	lsrs	r3, r3, #18
 8004b7e:	f003 030f 	and.w	r3, r3, #15
 8004b82:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004b86:	4413      	add	r3, r2
 8004b88:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004b8c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004b8e:	69fb      	ldr	r3, [r7, #28]
 8004b90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d013      	beq.n	8004bc0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004b98:	4b14      	ldr	r3, [pc, #80]	; (8004bec <HAL_RCC_GetSysClockFreq+0xb8>)
 8004b9a:	685b      	ldr	r3, [r3, #4]
 8004b9c:	0c5b      	lsrs	r3, r3, #17
 8004b9e:	f003 0301 	and.w	r3, r3, #1
 8004ba2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004ba6:	4413      	add	r3, r2
 8004ba8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004bac:	61bb      	str	r3, [r7, #24]
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004bae:	697b      	ldr	r3, [r7, #20]
 8004bb0:	4a0f      	ldr	r2, [pc, #60]	; (8004bf0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004bb2:	fb02 f203 	mul.w	r2, r2, r3
 8004bb6:	69bb      	ldr	r3, [r7, #24]
 8004bb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bbc:	627b      	str	r3, [r7, #36]	; 0x24
 8004bbe:	e004      	b.n	8004bca <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004bc0:	697b      	ldr	r3, [r7, #20]
 8004bc2:	4a0c      	ldr	r2, [pc, #48]	; (8004bf4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004bc4:	fb02 f303 	mul.w	r3, r2, r3
 8004bc8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8004bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bcc:	623b      	str	r3, [r7, #32]
      break;
 8004bce:	e002      	b.n	8004bd6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004bd0:	4b07      	ldr	r3, [pc, #28]	; (8004bf0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004bd2:	623b      	str	r3, [r7, #32]
      break;
 8004bd4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004bd6:	6a3b      	ldr	r3, [r7, #32]
}
 8004bd8:	4618      	mov	r0, r3
 8004bda:	3728      	adds	r7, #40	; 0x28
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	bc90      	pop	{r4, r7}
 8004be0:	4770      	bx	lr
 8004be2:	bf00      	nop
 8004be4:	080075e8 	.word	0x080075e8
 8004be8:	080075f8 	.word	0x080075f8
 8004bec:	40021000 	.word	0x40021000
 8004bf0:	007a1200 	.word	0x007a1200
 8004bf4:	003d0900 	.word	0x003d0900

08004bf8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004bf8:	b480      	push	{r7}
 8004bfa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004bfc:	4b02      	ldr	r3, [pc, #8]	; (8004c08 <HAL_RCC_GetHCLKFreq+0x10>)
 8004bfe:	681b      	ldr	r3, [r3, #0]
}
 8004c00:	4618      	mov	r0, r3
 8004c02:	46bd      	mov	sp, r7
 8004c04:	bc80      	pop	{r7}
 8004c06:	4770      	bx	lr
 8004c08:	20000000 	.word	0x20000000

08004c0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004c10:	f7ff fff2 	bl	8004bf8 <HAL_RCC_GetHCLKFreq>
 8004c14:	4601      	mov	r1, r0
 8004c16:	4b05      	ldr	r3, [pc, #20]	; (8004c2c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004c18:	685b      	ldr	r3, [r3, #4]
 8004c1a:	0a1b      	lsrs	r3, r3, #8
 8004c1c:	f003 0307 	and.w	r3, r3, #7
 8004c20:	4a03      	ldr	r2, [pc, #12]	; (8004c30 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004c22:	5cd3      	ldrb	r3, [r2, r3]
 8004c24:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8004c28:	4618      	mov	r0, r3
 8004c2a:	bd80      	pop	{r7, pc}
 8004c2c:	40021000 	.word	0x40021000
 8004c30:	08007728 	.word	0x08007728

08004c34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004c38:	f7ff ffde 	bl	8004bf8 <HAL_RCC_GetHCLKFreq>
 8004c3c:	4601      	mov	r1, r0
 8004c3e:	4b05      	ldr	r3, [pc, #20]	; (8004c54 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004c40:	685b      	ldr	r3, [r3, #4]
 8004c42:	0adb      	lsrs	r3, r3, #11
 8004c44:	f003 0307 	and.w	r3, r3, #7
 8004c48:	4a03      	ldr	r2, [pc, #12]	; (8004c58 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004c4a:	5cd3      	ldrb	r3, [r2, r3]
 8004c4c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8004c50:	4618      	mov	r0, r3
 8004c52:	bd80      	pop	{r7, pc}
 8004c54:	40021000 	.word	0x40021000
 8004c58:	08007728 	.word	0x08007728

08004c5c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004c5c:	b480      	push	{r7}
 8004c5e:	b085      	sub	sp, #20
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004c64:	4b0a      	ldr	r3, [pc, #40]	; (8004c90 <RCC_Delay+0x34>)
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	4a0a      	ldr	r2, [pc, #40]	; (8004c94 <RCC_Delay+0x38>)
 8004c6a:	fba2 2303 	umull	r2, r3, r2, r3
 8004c6e:	0a5b      	lsrs	r3, r3, #9
 8004c70:	687a      	ldr	r2, [r7, #4]
 8004c72:	fb02 f303 	mul.w	r3, r2, r3
 8004c76:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("nop");
 8004c78:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	1e5a      	subs	r2, r3, #1
 8004c7e:	60fa      	str	r2, [r7, #12]
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d1f9      	bne.n	8004c78 <RCC_Delay+0x1c>
}
 8004c84:	bf00      	nop
 8004c86:	3714      	adds	r7, #20
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	bc80      	pop	{r7}
 8004c8c:	4770      	bx	lr
 8004c8e:	bf00      	nop
 8004c90:	20000000 	.word	0x20000000
 8004c94:	10624dd3 	.word	0x10624dd3

08004c98 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004c98:	b580      	push	{r7, lr}
 8004c9a:	b086      	sub	sp, #24
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	613b      	str	r3, [r7, #16]
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	60fb      	str	r3, [r7, #12]
#if defined(STM32F105xC) || defined(STM32F107xC)
  uint32_t  pllactive = 0U;
#endif /* STM32F105xC || STM32F107xC */

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f003 0301 	and.w	r3, r3, #1
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d10f      	bne.n	8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f003 0302 	and.w	r3, r3, #2
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d109      	bne.n	8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f003 0310 	and.w	r3, r3, #16
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d103      	bne.n	8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 8004ccc:	217c      	movs	r1, #124	; 0x7c
 8004cce:	4873      	ldr	r0, [pc, #460]	; (8004e9c <HAL_RCCEx_PeriphCLKConfig+0x204>)
 8004cd0:	f7fc fef2 	bl	8001ab8 <assert_failed>
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f003 0301 	and.w	r3, r3, #1
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	f000 8095 	beq.w	8004e0c <HAL_RCCEx_PeriphCLKConfig+0x174>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	685b      	ldr	r3, [r3, #4]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d012      	beq.n	8004d10 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	685b      	ldr	r3, [r3, #4]
 8004cee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004cf2:	d00d      	beq.n	8004d10 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	685b      	ldr	r3, [r3, #4]
 8004cf8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004cfc:	d008      	beq.n	8004d10 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	685b      	ldr	r3, [r3, #4]
 8004d02:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004d06:	d003      	beq.n	8004d10 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8004d08:	2182      	movs	r1, #130	; 0x82
 8004d0a:	4864      	ldr	r0, [pc, #400]	; (8004e9c <HAL_RCCEx_PeriphCLKConfig+0x204>)
 8004d0c:	f7fc fed4 	bl	8001ab8 <assert_failed>

    FlagStatus       pwrclkchanged = RESET;
 8004d10:	2300      	movs	r3, #0
 8004d12:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004d14:	4b62      	ldr	r3, [pc, #392]	; (8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004d16:	69db      	ldr	r3, [r3, #28]
 8004d18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d10d      	bne.n	8004d3c <HAL_RCCEx_PeriphCLKConfig+0xa4>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004d20:	4a5f      	ldr	r2, [pc, #380]	; (8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004d22:	4b5f      	ldr	r3, [pc, #380]	; (8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004d24:	69db      	ldr	r3, [r3, #28]
 8004d26:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d2a:	61d3      	str	r3, [r2, #28]
 8004d2c:	4b5c      	ldr	r3, [pc, #368]	; (8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004d2e:	69db      	ldr	r3, [r3, #28]
 8004d30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d34:	60bb      	str	r3, [r7, #8]
 8004d36:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d38:	2301      	movs	r3, #1
 8004d3a:	75fb      	strb	r3, [r7, #23]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d3c:	4b59      	ldr	r3, [pc, #356]	; (8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d118      	bne.n	8004d7a <HAL_RCCEx_PeriphCLKConfig+0xe2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004d48:	4a56      	ldr	r2, [pc, #344]	; (8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8004d4a:	4b56      	ldr	r3, [pc, #344]	; (8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d52:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d54:	f7fd fa2a 	bl	80021ac <HAL_GetTick>
 8004d58:	6138      	str	r0, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d5a:	e008      	b.n	8004d6e <HAL_RCCEx_PeriphCLKConfig+0xd6>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d5c:	f7fd fa26 	bl	80021ac <HAL_GetTick>
 8004d60:	4602      	mov	r2, r0
 8004d62:	693b      	ldr	r3, [r7, #16]
 8004d64:	1ad3      	subs	r3, r2, r3
 8004d66:	2b64      	cmp	r3, #100	; 0x64
 8004d68:	d901      	bls.n	8004d6e <HAL_RCCEx_PeriphCLKConfig+0xd6>
        {
          return HAL_TIMEOUT;
 8004d6a:	2303      	movs	r3, #3
 8004d6c:	e092      	b.n	8004e94 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d6e:	4b4d      	ldr	r3, [pc, #308]	; (8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d0f0      	beq.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0xc4>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004d7a:	4b49      	ldr	r3, [pc, #292]	; (8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004d7c:	6a1b      	ldr	r3, [r3, #32]
 8004d7e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d82:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d02e      	beq.n	8004de8 <HAL_RCCEx_PeriphCLKConfig+0x150>
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	685b      	ldr	r3, [r3, #4]
 8004d8e:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	429a      	cmp	r2, r3
 8004d96:	d027      	beq.n	8004de8 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004d98:	4b41      	ldr	r3, [pc, #260]	; (8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004d9a:	6a1b      	ldr	r3, [r3, #32]
 8004d9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004da0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004da2:	4b41      	ldr	r3, [pc, #260]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8004da4:	2201      	movs	r2, #1
 8004da6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004da8:	4b3f      	ldr	r3, [pc, #252]	; (8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8004daa:	2200      	movs	r2, #0
 8004dac:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004dae:	4a3c      	ldr	r2, [pc, #240]	; (8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	f003 0301 	and.w	r3, r3, #1
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d014      	beq.n	8004de8 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dbe:	f7fd f9f5 	bl	80021ac <HAL_GetTick>
 8004dc2:	6138      	str	r0, [r7, #16]
      
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004dc4:	e00a      	b.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0x144>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004dc6:	f7fd f9f1 	bl	80021ac <HAL_GetTick>
 8004dca:	4602      	mov	r2, r0
 8004dcc:	693b      	ldr	r3, [r7, #16]
 8004dce:	1ad3      	subs	r3, r2, r3
 8004dd0:	f241 3288 	movw	r2, #5000	; 0x1388
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	d901      	bls.n	8004ddc <HAL_RCCEx_PeriphCLKConfig+0x144>
          {
            return HAL_TIMEOUT;
 8004dd8:	2303      	movs	r3, #3
 8004dda:	e05b      	b.n	8004e94 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ddc:	4b30      	ldr	r3, [pc, #192]	; (8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004dde:	6a1b      	ldr	r3, [r3, #32]
 8004de0:	f003 0302 	and.w	r3, r3, #2
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d0ee      	beq.n	8004dc6 <HAL_RCCEx_PeriphCLKConfig+0x12e>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8004de8:	492d      	ldr	r1, [pc, #180]	; (8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004dea:	4b2d      	ldr	r3, [pc, #180]	; (8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004dec:	6a1b      	ldr	r3, [r3, #32]
 8004dee:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	685b      	ldr	r3, [r3, #4]
 8004df6:	4313      	orrs	r3, r2
 8004df8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004dfa:	7dfb      	ldrb	r3, [r7, #23]
 8004dfc:	2b01      	cmp	r3, #1
 8004dfe:	d105      	bne.n	8004e0c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e00:	4a27      	ldr	r2, [pc, #156]	; (8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004e02:	4b27      	ldr	r3, [pc, #156]	; (8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004e04:	69db      	ldr	r3, [r3, #28]
 8004e06:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004e0a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f003 0302 	and.w	r3, r3, #2
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d01f      	beq.n	8004e58 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	689b      	ldr	r3, [r3, #8]
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d012      	beq.n	8004e46 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	689b      	ldr	r3, [r3, #8]
 8004e24:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004e28:	d00d      	beq.n	8004e46 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	689b      	ldr	r3, [r3, #8]
 8004e2e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e32:	d008      	beq.n	8004e46 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	689b      	ldr	r3, [r3, #8]
 8004e38:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004e3c:	d003      	beq.n	8004e46 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 8004e3e:	21c9      	movs	r1, #201	; 0xc9
 8004e40:	4816      	ldr	r0, [pc, #88]	; (8004e9c <HAL_RCCEx_PeriphCLKConfig+0x204>)
 8004e42:	f7fc fe39 	bl	8001ab8 <assert_failed>
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004e46:	4916      	ldr	r1, [pc, #88]	; (8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004e48:	4b15      	ldr	r3, [pc, #84]	; (8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004e4a:	685b      	ldr	r3, [r3, #4]
 8004e4c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	689b      	ldr	r3, [r3, #8]
 8004e54:	4313      	orrs	r3, r2
 8004e56:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f003 0310 	and.w	r3, r3, #16
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d016      	beq.n	8004e92 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	68db      	ldr	r3, [r3, #12]
 8004e68:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004e6c:	d008      	beq.n	8004e80 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	68db      	ldr	r3, [r3, #12]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d004      	beq.n	8004e80 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004e76:	f240 1125 	movw	r1, #293	; 0x125
 8004e7a:	4808      	ldr	r0, [pc, #32]	; (8004e9c <HAL_RCCEx_PeriphCLKConfig+0x204>)
 8004e7c:	f7fc fe1c 	bl	8001ab8 <assert_failed>
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004e80:	4907      	ldr	r1, [pc, #28]	; (8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004e82:	4b07      	ldr	r3, [pc, #28]	; (8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004e84:	685b      	ldr	r3, [r3, #4]
 8004e86:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	68db      	ldr	r3, [r3, #12]
 8004e8e:	4313      	orrs	r3, r2
 8004e90:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004e92:	2300      	movs	r3, #0
}
 8004e94:	4618      	mov	r0, r3
 8004e96:	3718      	adds	r7, #24
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	bd80      	pop	{r7, pc}
 8004e9c:	080075fc 	.word	0x080075fc
 8004ea0:	40021000 	.word	0x40021000
 8004ea4:	40007000 	.word	0x40007000
 8004ea8:	42420440 	.word	0x42420440

08004eac <HAL_TIM_Base_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim : TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b082      	sub	sp, #8
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d101      	bne.n	8004ebe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004eba:	2301      	movs	r3, #1
 8004ebc:	e06b      	b.n	8004f96 <HAL_TIM_Base_Init+0xea>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	4a37      	ldr	r2, [pc, #220]	; (8004fa0 <HAL_TIM_Base_Init+0xf4>)
 8004ec4:	4293      	cmp	r3, r2
 8004ec6:	d012      	beq.n	8004eee <HAL_TIM_Base_Init+0x42>
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ed0:	d00d      	beq.n	8004eee <HAL_TIM_Base_Init+0x42>
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	4a33      	ldr	r2, [pc, #204]	; (8004fa4 <HAL_TIM_Base_Init+0xf8>)
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d008      	beq.n	8004eee <HAL_TIM_Base_Init+0x42>
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	4a31      	ldr	r2, [pc, #196]	; (8004fa8 <HAL_TIM_Base_Init+0xfc>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d003      	beq.n	8004eee <HAL_TIM_Base_Init+0x42>
 8004ee6:	21d5      	movs	r1, #213	; 0xd5
 8004ee8:	4830      	ldr	r0, [pc, #192]	; (8004fac <HAL_TIM_Base_Init+0x100>)
 8004eea:	f7fc fde5 	bl	8001ab8 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	689b      	ldr	r3, [r3, #8]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d013      	beq.n	8004f1e <HAL_TIM_Base_Init+0x72>
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	689b      	ldr	r3, [r3, #8]
 8004efa:	2b10      	cmp	r3, #16
 8004efc:	d00f      	beq.n	8004f1e <HAL_TIM_Base_Init+0x72>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	689b      	ldr	r3, [r3, #8]
 8004f02:	2b20      	cmp	r3, #32
 8004f04:	d00b      	beq.n	8004f1e <HAL_TIM_Base_Init+0x72>
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	689b      	ldr	r3, [r3, #8]
 8004f0a:	2b40      	cmp	r3, #64	; 0x40
 8004f0c:	d007      	beq.n	8004f1e <HAL_TIM_Base_Init+0x72>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	689b      	ldr	r3, [r3, #8]
 8004f12:	2b60      	cmp	r3, #96	; 0x60
 8004f14:	d003      	beq.n	8004f1e <HAL_TIM_Base_Init+0x72>
 8004f16:	21d6      	movs	r1, #214	; 0xd6
 8004f18:	4824      	ldr	r0, [pc, #144]	; (8004fac <HAL_TIM_Base_Init+0x100>)
 8004f1a:	f7fc fdcd 	bl	8001ab8 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	691b      	ldr	r3, [r3, #16]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d00d      	beq.n	8004f42 <HAL_TIM_Base_Init+0x96>
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	691b      	ldr	r3, [r3, #16]
 8004f2a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004f2e:	d008      	beq.n	8004f42 <HAL_TIM_Base_Init+0x96>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	691b      	ldr	r3, [r3, #16]
 8004f34:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004f38:	d003      	beq.n	8004f42 <HAL_TIM_Base_Init+0x96>
 8004f3a:	21d7      	movs	r1, #215	; 0xd7
 8004f3c:	481b      	ldr	r0, [pc, #108]	; (8004fac <HAL_TIM_Base_Init+0x100>)
 8004f3e:	f7fc fdbb 	bl	8001ab8 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	699b      	ldr	r3, [r3, #24]
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d007      	beq.n	8004f5a <HAL_TIM_Base_Init+0xae>
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	699b      	ldr	r3, [r3, #24]
 8004f4e:	2b80      	cmp	r3, #128	; 0x80
 8004f50:	d003      	beq.n	8004f5a <HAL_TIM_Base_Init+0xae>
 8004f52:	21d8      	movs	r1, #216	; 0xd8
 8004f54:	4815      	ldr	r0, [pc, #84]	; (8004fac <HAL_TIM_Base_Init+0x100>)
 8004f56:	f7fc fdaf 	bl	8001ab8 <assert_failed>

  if(htim->State == HAL_TIM_STATE_RESET)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f60:	b2db      	uxtb	r3, r3
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d106      	bne.n	8004f74 <HAL_TIM_Base_Init+0xc8>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	2200      	movs	r2, #0
 8004f6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004f6e:	6878      	ldr	r0, [r7, #4]
 8004f70:	f7fc ff50 	bl	8001e14 <HAL_TIM_Base_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2202      	movs	r2, #2
 8004f78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681a      	ldr	r2, [r3, #0]
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	3304      	adds	r3, #4
 8004f84:	4619      	mov	r1, r3
 8004f86:	4610      	mov	r0, r2
 8004f88:	f001 f960 	bl	800624c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2201      	movs	r2, #1
 8004f90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004f94:	2300      	movs	r3, #0
}
 8004f96:	4618      	mov	r0, r3
 8004f98:	3708      	adds	r7, #8
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	bd80      	pop	{r7, pc}
 8004f9e:	bf00      	nop
 8004fa0:	40012c00 	.word	0x40012c00
 8004fa4:	40000400 	.word	0x40000400
 8004fa8:	40000800 	.word	0x40000800
 8004fac:	08007654 	.word	0x08007654

08004fb0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim : TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b082      	sub	sp, #8
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	4a15      	ldr	r2, [pc, #84]	; (8005014 <HAL_TIM_Base_Start_IT+0x64>)
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d013      	beq.n	8004fea <HAL_TIM_Base_Start_IT+0x3a>
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004fca:	d00e      	beq.n	8004fea <HAL_TIM_Base_Start_IT+0x3a>
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	4a11      	ldr	r2, [pc, #68]	; (8005018 <HAL_TIM_Base_Start_IT+0x68>)
 8004fd2:	4293      	cmp	r3, r2
 8004fd4:	d009      	beq.n	8004fea <HAL_TIM_Base_Start_IT+0x3a>
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	4a10      	ldr	r2, [pc, #64]	; (800501c <HAL_TIM_Base_Start_IT+0x6c>)
 8004fdc:	4293      	cmp	r3, r2
 8004fde:	d004      	beq.n	8004fea <HAL_TIM_Base_Start_IT+0x3a>
 8004fe0:	f240 115d 	movw	r1, #349	; 0x15d
 8004fe4:	480e      	ldr	r0, [pc, #56]	; (8005020 <HAL_TIM_Base_Start_IT+0x70>)
 8004fe6:	f7fc fd67 	bl	8001ab8 <assert_failed>

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	687a      	ldr	r2, [r7, #4]
 8004ff0:	6812      	ldr	r2, [r2, #0]
 8004ff2:	68d2      	ldr	r2, [r2, #12]
 8004ff4:	f042 0201 	orr.w	r2, r2, #1
 8004ff8:	60da      	str	r2, [r3, #12]

   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	687a      	ldr	r2, [r7, #4]
 8005000:	6812      	ldr	r2, [r2, #0]
 8005002:	6812      	ldr	r2, [r2, #0]
 8005004:	f042 0201 	orr.w	r2, r2, #1
 8005008:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800500a:	2300      	movs	r3, #0
}
 800500c:	4618      	mov	r0, r3
 800500e:	3708      	adds	r7, #8
 8005010:	46bd      	mov	sp, r7
 8005012:	bd80      	pop	{r7, pc}
 8005014:	40012c00 	.word	0x40012c00
 8005018:	40000400 	.word	0x40000400
 800501c:	40000800 	.word	0x40000800
 8005020:	08007654 	.word	0x08007654

08005024 <HAL_TIM_PWM_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim : TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005024:	b580      	push	{r7, lr}
 8005026:	b082      	sub	sp, #8
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2b00      	cmp	r3, #0
 8005030:	d101      	bne.n	8005036 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005032:	2301      	movs	r3, #1
 8005034:	e06f      	b.n	8005116 <HAL_TIM_PWM_Init+0xf2>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4a39      	ldr	r2, [pc, #228]	; (8005120 <HAL_TIM_PWM_Init+0xfc>)
 800503c:	4293      	cmp	r3, r2
 800503e:	d013      	beq.n	8005068 <HAL_TIM_PWM_Init+0x44>
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005048:	d00e      	beq.n	8005068 <HAL_TIM_PWM_Init+0x44>
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	4a35      	ldr	r2, [pc, #212]	; (8005124 <HAL_TIM_PWM_Init+0x100>)
 8005050:	4293      	cmp	r3, r2
 8005052:	d009      	beq.n	8005068 <HAL_TIM_PWM_Init+0x44>
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	4a33      	ldr	r2, [pc, #204]	; (8005128 <HAL_TIM_PWM_Init+0x104>)
 800505a:	4293      	cmp	r3, r2
 800505c:	d004      	beq.n	8005068 <HAL_TIM_PWM_Init+0x44>
 800505e:	f240 31e2 	movw	r1, #994	; 0x3e2
 8005062:	4832      	ldr	r0, [pc, #200]	; (800512c <HAL_TIM_PWM_Init+0x108>)
 8005064:	f7fc fd28 	bl	8001ab8 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	689b      	ldr	r3, [r3, #8]
 800506c:	2b00      	cmp	r3, #0
 800506e:	d014      	beq.n	800509a <HAL_TIM_PWM_Init+0x76>
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	689b      	ldr	r3, [r3, #8]
 8005074:	2b10      	cmp	r3, #16
 8005076:	d010      	beq.n	800509a <HAL_TIM_PWM_Init+0x76>
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	689b      	ldr	r3, [r3, #8]
 800507c:	2b20      	cmp	r3, #32
 800507e:	d00c      	beq.n	800509a <HAL_TIM_PWM_Init+0x76>
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	689b      	ldr	r3, [r3, #8]
 8005084:	2b40      	cmp	r3, #64	; 0x40
 8005086:	d008      	beq.n	800509a <HAL_TIM_PWM_Init+0x76>
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	689b      	ldr	r3, [r3, #8]
 800508c:	2b60      	cmp	r3, #96	; 0x60
 800508e:	d004      	beq.n	800509a <HAL_TIM_PWM_Init+0x76>
 8005090:	f240 31e3 	movw	r1, #995	; 0x3e3
 8005094:	4825      	ldr	r0, [pc, #148]	; (800512c <HAL_TIM_PWM_Init+0x108>)
 8005096:	f7fc fd0f 	bl	8001ab8 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	691b      	ldr	r3, [r3, #16]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d00e      	beq.n	80050c0 <HAL_TIM_PWM_Init+0x9c>
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	691b      	ldr	r3, [r3, #16]
 80050a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80050aa:	d009      	beq.n	80050c0 <HAL_TIM_PWM_Init+0x9c>
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	691b      	ldr	r3, [r3, #16]
 80050b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80050b4:	d004      	beq.n	80050c0 <HAL_TIM_PWM_Init+0x9c>
 80050b6:	f44f 7179 	mov.w	r1, #996	; 0x3e4
 80050ba:	481c      	ldr	r0, [pc, #112]	; (800512c <HAL_TIM_PWM_Init+0x108>)
 80050bc:	f7fc fcfc 	bl	8001ab8 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	699b      	ldr	r3, [r3, #24]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d008      	beq.n	80050da <HAL_TIM_PWM_Init+0xb6>
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	699b      	ldr	r3, [r3, #24]
 80050cc:	2b80      	cmp	r3, #128	; 0x80
 80050ce:	d004      	beq.n	80050da <HAL_TIM_PWM_Init+0xb6>
 80050d0:	f240 31e5 	movw	r1, #997	; 0x3e5
 80050d4:	4815      	ldr	r0, [pc, #84]	; (800512c <HAL_TIM_PWM_Init+0x108>)
 80050d6:	f7fc fcef 	bl	8001ab8 <assert_failed>

  if(htim->State == HAL_TIM_STATE_RESET)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050e0:	b2db      	uxtb	r3, r3
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d106      	bne.n	80050f4 <HAL_TIM_PWM_Init+0xd0>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	2200      	movs	r2, #0
 80050ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80050ee:	6878      	ldr	r0, [r7, #4]
 80050f0:	f000 f81e 	bl	8005130 <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2202      	movs	r2, #2
 80050f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681a      	ldr	r2, [r3, #0]
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	3304      	adds	r3, #4
 8005104:	4619      	mov	r1, r3
 8005106:	4610      	mov	r0, r2
 8005108:	f001 f8a0 	bl	800624c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2201      	movs	r2, #1
 8005110:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005114:	2300      	movs	r3, #0
}
 8005116:	4618      	mov	r0, r3
 8005118:	3708      	adds	r7, #8
 800511a:	46bd      	mov	sp, r7
 800511c:	bd80      	pop	{r7, pc}
 800511e:	bf00      	nop
 8005120:	40012c00 	.word	0x40012c00
 8005124:	40000400 	.word	0x40000400
 8005128:	40000800 	.word	0x40000800
 800512c:	08007654 	.word	0x08007654

08005130 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005130:	b480      	push	{r7}
 8005132:	b083      	sub	sp, #12
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005138:	bf00      	nop
 800513a:	370c      	adds	r7, #12
 800513c:	46bd      	mov	sp, r7
 800513e:	bc80      	pop	{r7}
 8005140:	4770      	bx	lr
	...

08005144 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005144:	b580      	push	{r7, lr}
 8005146:	b082      	sub	sp, #8
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
 800514c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	4a34      	ldr	r2, [pc, #208]	; (8005224 <HAL_TIM_PWM_Start+0xe0>)
 8005154:	4293      	cmp	r3, r2
 8005156:	d10b      	bne.n	8005170 <HAL_TIM_PWM_Start+0x2c>
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	2b00      	cmp	r3, #0
 800515c:	d040      	beq.n	80051e0 <HAL_TIM_PWM_Start+0x9c>
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	2b04      	cmp	r3, #4
 8005162:	d03d      	beq.n	80051e0 <HAL_TIM_PWM_Start+0x9c>
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	2b08      	cmp	r3, #8
 8005168:	d03a      	beq.n	80051e0 <HAL_TIM_PWM_Start+0x9c>
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	2b0c      	cmp	r3, #12
 800516e:	d037      	beq.n	80051e0 <HAL_TIM_PWM_Start+0x9c>
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005178:	d10b      	bne.n	8005192 <HAL_TIM_PWM_Start+0x4e>
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	2b00      	cmp	r3, #0
 800517e:	d02f      	beq.n	80051e0 <HAL_TIM_PWM_Start+0x9c>
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	2b04      	cmp	r3, #4
 8005184:	d02c      	beq.n	80051e0 <HAL_TIM_PWM_Start+0x9c>
 8005186:	683b      	ldr	r3, [r7, #0]
 8005188:	2b08      	cmp	r3, #8
 800518a:	d029      	beq.n	80051e0 <HAL_TIM_PWM_Start+0x9c>
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	2b0c      	cmp	r3, #12
 8005190:	d026      	beq.n	80051e0 <HAL_TIM_PWM_Start+0x9c>
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	4a24      	ldr	r2, [pc, #144]	; (8005228 <HAL_TIM_PWM_Start+0xe4>)
 8005198:	4293      	cmp	r3, r2
 800519a:	d10b      	bne.n	80051b4 <HAL_TIM_PWM_Start+0x70>
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d01e      	beq.n	80051e0 <HAL_TIM_PWM_Start+0x9c>
 80051a2:	683b      	ldr	r3, [r7, #0]
 80051a4:	2b04      	cmp	r3, #4
 80051a6:	d01b      	beq.n	80051e0 <HAL_TIM_PWM_Start+0x9c>
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	2b08      	cmp	r3, #8
 80051ac:	d018      	beq.n	80051e0 <HAL_TIM_PWM_Start+0x9c>
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	2b0c      	cmp	r3, #12
 80051b2:	d015      	beq.n	80051e0 <HAL_TIM_PWM_Start+0x9c>
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	4a1c      	ldr	r2, [pc, #112]	; (800522c <HAL_TIM_PWM_Start+0xe8>)
 80051ba:	4293      	cmp	r3, r2
 80051bc:	d10b      	bne.n	80051d6 <HAL_TIM_PWM_Start+0x92>
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d00d      	beq.n	80051e0 <HAL_TIM_PWM_Start+0x9c>
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	2b04      	cmp	r3, #4
 80051c8:	d00a      	beq.n	80051e0 <HAL_TIM_PWM_Start+0x9c>
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	2b08      	cmp	r3, #8
 80051ce:	d007      	beq.n	80051e0 <HAL_TIM_PWM_Start+0x9c>
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	2b0c      	cmp	r3, #12
 80051d4:	d004      	beq.n	80051e0 <HAL_TIM_PWM_Start+0x9c>
 80051d6:	f240 4141 	movw	r1, #1089	; 0x441
 80051da:	4815      	ldr	r0, [pc, #84]	; (8005230 <HAL_TIM_PWM_Start+0xec>)
 80051dc:	f7fc fc6c 	bl	8001ab8 <assert_failed>

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	2201      	movs	r2, #1
 80051e6:	6839      	ldr	r1, [r7, #0]
 80051e8:	4618      	mov	r0, r3
 80051ea:	f001 fb69 	bl	80068c0 <TIM_CCxChannelCmd>

  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	4a0c      	ldr	r2, [pc, #48]	; (8005224 <HAL_TIM_PWM_Start+0xe0>)
 80051f4:	4293      	cmp	r3, r2
 80051f6:	d107      	bne.n	8005208 <HAL_TIM_PWM_Start+0xc4>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	687a      	ldr	r2, [r7, #4]
 80051fe:	6812      	ldr	r2, [r2, #0]
 8005200:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8005202:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005206:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	687a      	ldr	r2, [r7, #4]
 800520e:	6812      	ldr	r2, [r2, #0]
 8005210:	6812      	ldr	r2, [r2, #0]
 8005212:	f042 0201 	orr.w	r2, r2, #1
 8005216:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005218:	2300      	movs	r3, #0
}
 800521a:	4618      	mov	r0, r3
 800521c:	3708      	adds	r7, #8
 800521e:	46bd      	mov	sp, r7
 8005220:	bd80      	pop	{r7, pc}
 8005222:	bf00      	nop
 8005224:	40012c00 	.word	0x40012c00
 8005228:	40000400 	.word	0x40000400
 800522c:	40000800 	.word	0x40000800
 8005230:	08007654 	.word	0x08007654

08005234 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005234:	b580      	push	{r7, lr}
 8005236:	b082      	sub	sp, #8
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
 800523c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	4a46      	ldr	r2, [pc, #280]	; (800535c <HAL_TIM_PWM_Stop+0x128>)
 8005244:	4293      	cmp	r3, r2
 8005246:	d10b      	bne.n	8005260 <HAL_TIM_PWM_Stop+0x2c>
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	2b00      	cmp	r3, #0
 800524c:	d040      	beq.n	80052d0 <HAL_TIM_PWM_Stop+0x9c>
 800524e:	683b      	ldr	r3, [r7, #0]
 8005250:	2b04      	cmp	r3, #4
 8005252:	d03d      	beq.n	80052d0 <HAL_TIM_PWM_Stop+0x9c>
 8005254:	683b      	ldr	r3, [r7, #0]
 8005256:	2b08      	cmp	r3, #8
 8005258:	d03a      	beq.n	80052d0 <HAL_TIM_PWM_Stop+0x9c>
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	2b0c      	cmp	r3, #12
 800525e:	d037      	beq.n	80052d0 <HAL_TIM_PWM_Stop+0x9c>
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005268:	d10b      	bne.n	8005282 <HAL_TIM_PWM_Stop+0x4e>
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	2b00      	cmp	r3, #0
 800526e:	d02f      	beq.n	80052d0 <HAL_TIM_PWM_Stop+0x9c>
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	2b04      	cmp	r3, #4
 8005274:	d02c      	beq.n	80052d0 <HAL_TIM_PWM_Stop+0x9c>
 8005276:	683b      	ldr	r3, [r7, #0]
 8005278:	2b08      	cmp	r3, #8
 800527a:	d029      	beq.n	80052d0 <HAL_TIM_PWM_Stop+0x9c>
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	2b0c      	cmp	r3, #12
 8005280:	d026      	beq.n	80052d0 <HAL_TIM_PWM_Stop+0x9c>
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	4a36      	ldr	r2, [pc, #216]	; (8005360 <HAL_TIM_PWM_Stop+0x12c>)
 8005288:	4293      	cmp	r3, r2
 800528a:	d10b      	bne.n	80052a4 <HAL_TIM_PWM_Stop+0x70>
 800528c:	683b      	ldr	r3, [r7, #0]
 800528e:	2b00      	cmp	r3, #0
 8005290:	d01e      	beq.n	80052d0 <HAL_TIM_PWM_Stop+0x9c>
 8005292:	683b      	ldr	r3, [r7, #0]
 8005294:	2b04      	cmp	r3, #4
 8005296:	d01b      	beq.n	80052d0 <HAL_TIM_PWM_Stop+0x9c>
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	2b08      	cmp	r3, #8
 800529c:	d018      	beq.n	80052d0 <HAL_TIM_PWM_Stop+0x9c>
 800529e:	683b      	ldr	r3, [r7, #0]
 80052a0:	2b0c      	cmp	r3, #12
 80052a2:	d015      	beq.n	80052d0 <HAL_TIM_PWM_Stop+0x9c>
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	4a2e      	ldr	r2, [pc, #184]	; (8005364 <HAL_TIM_PWM_Stop+0x130>)
 80052aa:	4293      	cmp	r3, r2
 80052ac:	d10b      	bne.n	80052c6 <HAL_TIM_PWM_Stop+0x92>
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d00d      	beq.n	80052d0 <HAL_TIM_PWM_Stop+0x9c>
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	2b04      	cmp	r3, #4
 80052b8:	d00a      	beq.n	80052d0 <HAL_TIM_PWM_Stop+0x9c>
 80052ba:	683b      	ldr	r3, [r7, #0]
 80052bc:	2b08      	cmp	r3, #8
 80052be:	d007      	beq.n	80052d0 <HAL_TIM_PWM_Stop+0x9c>
 80052c0:	683b      	ldr	r3, [r7, #0]
 80052c2:	2b0c      	cmp	r3, #12
 80052c4:	d004      	beq.n	80052d0 <HAL_TIM_PWM_Stop+0x9c>
 80052c6:	f240 4161 	movw	r1, #1121	; 0x461
 80052ca:	4827      	ldr	r0, [pc, #156]	; (8005368 <HAL_TIM_PWM_Stop+0x134>)
 80052cc:	f7fc fbf4 	bl	8001ab8 <assert_failed>

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	2200      	movs	r2, #0
 80052d6:	6839      	ldr	r1, [r7, #0]
 80052d8:	4618      	mov	r0, r3
 80052da:	f001 faf1 	bl	80068c0 <TIM_CCxChannelCmd>

  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	4a1e      	ldr	r2, [pc, #120]	; (800535c <HAL_TIM_PWM_Stop+0x128>)
 80052e4:	4293      	cmp	r3, r2
 80052e6:	d117      	bne.n	8005318 <HAL_TIM_PWM_Stop+0xe4>
  {
    /* Disable the Main Ouput */
    __HAL_TIM_MOE_DISABLE(htim);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	6a1a      	ldr	r2, [r3, #32]
 80052ee:	f241 1311 	movw	r3, #4369	; 0x1111
 80052f2:	4013      	ands	r3, r2
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d10f      	bne.n	8005318 <HAL_TIM_PWM_Stop+0xe4>
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	6a1a      	ldr	r2, [r3, #32]
 80052fe:	f240 4344 	movw	r3, #1092	; 0x444
 8005302:	4013      	ands	r3, r2
 8005304:	2b00      	cmp	r3, #0
 8005306:	d107      	bne.n	8005318 <HAL_TIM_PWM_Stop+0xe4>
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	687a      	ldr	r2, [r7, #4]
 800530e:	6812      	ldr	r2, [r2, #0]
 8005310:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8005312:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005316:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	6a1a      	ldr	r2, [r3, #32]
 800531e:	f241 1311 	movw	r3, #4369	; 0x1111
 8005322:	4013      	ands	r3, r2
 8005324:	2b00      	cmp	r3, #0
 8005326:	d10f      	bne.n	8005348 <HAL_TIM_PWM_Stop+0x114>
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	6a1a      	ldr	r2, [r3, #32]
 800532e:	f240 4344 	movw	r3, #1092	; 0x444
 8005332:	4013      	ands	r3, r2
 8005334:	2b00      	cmp	r3, #0
 8005336:	d107      	bne.n	8005348 <HAL_TIM_PWM_Stop+0x114>
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	687a      	ldr	r2, [r7, #4]
 800533e:	6812      	ldr	r2, [r2, #0]
 8005340:	6812      	ldr	r2, [r2, #0]
 8005342:	f022 0201 	bic.w	r2, r2, #1
 8005346:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2201      	movs	r2, #1
 800534c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8005350:	2300      	movs	r3, #0
}
 8005352:	4618      	mov	r0, r3
 8005354:	3708      	adds	r7, #8
 8005356:	46bd      	mov	sp, r7
 8005358:	bd80      	pop	{r7, pc}
 800535a:	bf00      	nop
 800535c:	40012c00 	.word	0x40012c00
 8005360:	40000400 	.word	0x40000400
 8005364:	40000800 	.word	0x40000800
 8005368:	08007654 	.word	0x08007654

0800536c <HAL_TIM_Encoder_Init>:
  * @param  htim : TIM Encoder Interface handle
  * @param  sConfig : TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef* sConfig)
{
 800536c:	b580      	push	{r7, lr}
 800536e:	b086      	sub	sp, #24
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
 8005374:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8005376:	2300      	movs	r3, #0
 8005378:	617b      	str	r3, [r7, #20]
  uint32_t tmpccmr1 = 0U;
 800537a:	2300      	movs	r3, #0
 800537c:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 800537e:	2300      	movs	r3, #0
 8005380:	60fb      	str	r3, [r7, #12]

  /* Check the TIM handle allocation */
  if(htim == NULL)
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2b00      	cmp	r3, #0
 8005386:	d101      	bne.n	800538c <HAL_TIM_Encoder_Init+0x20>
  {
    return HAL_ERROR;
 8005388:	2301      	movs	r3, #1
 800538a:	e166      	b.n	800565a <HAL_TIM_Encoder_Init+0x2ee>
  }

  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	4a73      	ldr	r2, [pc, #460]	; (8005560 <HAL_TIM_Encoder_Init+0x1f4>)
 8005392:	4293      	cmp	r3, r2
 8005394:	d013      	beq.n	80053be <HAL_TIM_Encoder_Init+0x52>
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800539e:	d00e      	beq.n	80053be <HAL_TIM_Encoder_Init+0x52>
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	4a6f      	ldr	r2, [pc, #444]	; (8005564 <HAL_TIM_Encoder_Init+0x1f8>)
 80053a6:	4293      	cmp	r3, r2
 80053a8:	d009      	beq.n	80053be <HAL_TIM_Encoder_Init+0x52>
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	4a6e      	ldr	r2, [pc, #440]	; (8005568 <HAL_TIM_Encoder_Init+0x1fc>)
 80053b0:	4293      	cmp	r3, r2
 80053b2:	d004      	beq.n	80053be <HAL_TIM_Encoder_Init+0x52>
 80053b4:	f640 01d7 	movw	r1, #2263	; 0x8d7
 80053b8:	486c      	ldr	r0, [pc, #432]	; (800556c <HAL_TIM_Encoder_Init+0x200>)
 80053ba:	f7fc fb7d 	bl	8001ab8 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	689b      	ldr	r3, [r3, #8]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d014      	beq.n	80053f0 <HAL_TIM_Encoder_Init+0x84>
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	689b      	ldr	r3, [r3, #8]
 80053ca:	2b10      	cmp	r3, #16
 80053cc:	d010      	beq.n	80053f0 <HAL_TIM_Encoder_Init+0x84>
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	689b      	ldr	r3, [r3, #8]
 80053d2:	2b20      	cmp	r3, #32
 80053d4:	d00c      	beq.n	80053f0 <HAL_TIM_Encoder_Init+0x84>
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	689b      	ldr	r3, [r3, #8]
 80053da:	2b40      	cmp	r3, #64	; 0x40
 80053dc:	d008      	beq.n	80053f0 <HAL_TIM_Encoder_Init+0x84>
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	689b      	ldr	r3, [r3, #8]
 80053e2:	2b60      	cmp	r3, #96	; 0x60
 80053e4:	d004      	beq.n	80053f0 <HAL_TIM_Encoder_Init+0x84>
 80053e6:	f640 01d8 	movw	r1, #2264	; 0x8d8
 80053ea:	4860      	ldr	r0, [pc, #384]	; (800556c <HAL_TIM_Encoder_Init+0x200>)
 80053ec:	f7fc fb64 	bl	8001ab8 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	691b      	ldr	r3, [r3, #16]
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d00e      	beq.n	8005416 <HAL_TIM_Encoder_Init+0xaa>
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	691b      	ldr	r3, [r3, #16]
 80053fc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005400:	d009      	beq.n	8005416 <HAL_TIM_Encoder_Init+0xaa>
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	691b      	ldr	r3, [r3, #16]
 8005406:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800540a:	d004      	beq.n	8005416 <HAL_TIM_Encoder_Init+0xaa>
 800540c:	f640 01d9 	movw	r1, #2265	; 0x8d9
 8005410:	4856      	ldr	r0, [pc, #344]	; (800556c <HAL_TIM_Encoder_Init+0x200>)
 8005412:	f7fc fb51 	bl	8001ab8 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	699b      	ldr	r3, [r3, #24]
 800541a:	2b00      	cmp	r3, #0
 800541c:	d008      	beq.n	8005430 <HAL_TIM_Encoder_Init+0xc4>
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	699b      	ldr	r3, [r3, #24]
 8005422:	2b80      	cmp	r3, #128	; 0x80
 8005424:	d004      	beq.n	8005430 <HAL_TIM_Encoder_Init+0xc4>
 8005426:	f640 01da 	movw	r1, #2266	; 0x8da
 800542a:	4850      	ldr	r0, [pc, #320]	; (800556c <HAL_TIM_Encoder_Init+0x200>)
 800542c:	f7fc fb44 	bl	8001ab8 <assert_failed>
  assert_param(IS_TIM_ENCODER_MODE(sConfig->EncoderMode));
 8005430:	683b      	ldr	r3, [r7, #0]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	2b01      	cmp	r3, #1
 8005436:	d00c      	beq.n	8005452 <HAL_TIM_Encoder_Init+0xe6>
 8005438:	683b      	ldr	r3, [r7, #0]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	2b02      	cmp	r3, #2
 800543e:	d008      	beq.n	8005452 <HAL_TIM_Encoder_Init+0xe6>
 8005440:	683b      	ldr	r3, [r7, #0]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	2b03      	cmp	r3, #3
 8005446:	d004      	beq.n	8005452 <HAL_TIM_Encoder_Init+0xe6>
 8005448:	f640 01db 	movw	r1, #2267	; 0x8db
 800544c:	4847      	ldr	r0, [pc, #284]	; (800556c <HAL_TIM_Encoder_Init+0x200>)
 800544e:	f7fc fb33 	bl	8001ab8 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC1Selection));
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	689b      	ldr	r3, [r3, #8]
 8005456:	2b01      	cmp	r3, #1
 8005458:	d00c      	beq.n	8005474 <HAL_TIM_Encoder_Init+0x108>
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	689b      	ldr	r3, [r3, #8]
 800545e:	2b02      	cmp	r3, #2
 8005460:	d008      	beq.n	8005474 <HAL_TIM_Encoder_Init+0x108>
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	689b      	ldr	r3, [r3, #8]
 8005466:	2b03      	cmp	r3, #3
 8005468:	d004      	beq.n	8005474 <HAL_TIM_Encoder_Init+0x108>
 800546a:	f640 01dc 	movw	r1, #2268	; 0x8dc
 800546e:	483f      	ldr	r0, [pc, #252]	; (800556c <HAL_TIM_Encoder_Init+0x200>)
 8005470:	f7fc fb22 	bl	8001ab8 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->IC2Selection));
 8005474:	683b      	ldr	r3, [r7, #0]
 8005476:	699b      	ldr	r3, [r3, #24]
 8005478:	2b01      	cmp	r3, #1
 800547a:	d00c      	beq.n	8005496 <HAL_TIM_Encoder_Init+0x12a>
 800547c:	683b      	ldr	r3, [r7, #0]
 800547e:	699b      	ldr	r3, [r3, #24]
 8005480:	2b02      	cmp	r3, #2
 8005482:	d008      	beq.n	8005496 <HAL_TIM_Encoder_Init+0x12a>
 8005484:	683b      	ldr	r3, [r7, #0]
 8005486:	699b      	ldr	r3, [r3, #24]
 8005488:	2b03      	cmp	r3, #3
 800548a:	d004      	beq.n	8005496 <HAL_TIM_Encoder_Init+0x12a>
 800548c:	f640 01dd 	movw	r1, #2269	; 0x8dd
 8005490:	4836      	ldr	r0, [pc, #216]	; (800556c <HAL_TIM_Encoder_Init+0x200>)
 8005492:	f7fc fb11 	bl	8001ab8 <assert_failed>
  assert_param(IS_TIM_IC_POLARITY(sConfig->IC1Polarity));
 8005496:	683b      	ldr	r3, [r7, #0]
 8005498:	685b      	ldr	r3, [r3, #4]
 800549a:	2b00      	cmp	r3, #0
 800549c:	d008      	beq.n	80054b0 <HAL_TIM_Encoder_Init+0x144>
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	685b      	ldr	r3, [r3, #4]
 80054a2:	2b02      	cmp	r3, #2
 80054a4:	d004      	beq.n	80054b0 <HAL_TIM_Encoder_Init+0x144>
 80054a6:	f640 01de 	movw	r1, #2270	; 0x8de
 80054aa:	4830      	ldr	r0, [pc, #192]	; (800556c <HAL_TIM_Encoder_Init+0x200>)
 80054ac:	f7fc fb04 	bl	8001ab8 <assert_failed>
  assert_param(IS_TIM_IC_POLARITY(sConfig->IC2Polarity));
 80054b0:	683b      	ldr	r3, [r7, #0]
 80054b2:	695b      	ldr	r3, [r3, #20]
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d008      	beq.n	80054ca <HAL_TIM_Encoder_Init+0x15e>
 80054b8:	683b      	ldr	r3, [r7, #0]
 80054ba:	695b      	ldr	r3, [r3, #20]
 80054bc:	2b02      	cmp	r3, #2
 80054be:	d004      	beq.n	80054ca <HAL_TIM_Encoder_Init+0x15e>
 80054c0:	f640 01df 	movw	r1, #2271	; 0x8df
 80054c4:	4829      	ldr	r0, [pc, #164]	; (800556c <HAL_TIM_Encoder_Init+0x200>)
 80054c6:	f7fc faf7 	bl	8001ab8 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	68db      	ldr	r3, [r3, #12]
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d010      	beq.n	80054f4 <HAL_TIM_Encoder_Init+0x188>
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	68db      	ldr	r3, [r3, #12]
 80054d6:	2b04      	cmp	r3, #4
 80054d8:	d00c      	beq.n	80054f4 <HAL_TIM_Encoder_Init+0x188>
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	68db      	ldr	r3, [r3, #12]
 80054de:	2b08      	cmp	r3, #8
 80054e0:	d008      	beq.n	80054f4 <HAL_TIM_Encoder_Init+0x188>
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	68db      	ldr	r3, [r3, #12]
 80054e6:	2b0c      	cmp	r3, #12
 80054e8:	d004      	beq.n	80054f4 <HAL_TIM_Encoder_Init+0x188>
 80054ea:	f44f 610e 	mov.w	r1, #2272	; 0x8e0
 80054ee:	481f      	ldr	r0, [pc, #124]	; (800556c <HAL_TIM_Encoder_Init+0x200>)
 80054f0:	f7fc fae2 	bl	8001ab8 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	69db      	ldr	r3, [r3, #28]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d010      	beq.n	800551e <HAL_TIM_Encoder_Init+0x1b2>
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	69db      	ldr	r3, [r3, #28]
 8005500:	2b04      	cmp	r3, #4
 8005502:	d00c      	beq.n	800551e <HAL_TIM_Encoder_Init+0x1b2>
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	69db      	ldr	r3, [r3, #28]
 8005508:	2b08      	cmp	r3, #8
 800550a:	d008      	beq.n	800551e <HAL_TIM_Encoder_Init+0x1b2>
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	69db      	ldr	r3, [r3, #28]
 8005510:	2b0c      	cmp	r3, #12
 8005512:	d004      	beq.n	800551e <HAL_TIM_Encoder_Init+0x1b2>
 8005514:	f640 01e1 	movw	r1, #2273	; 0x8e1
 8005518:	4814      	ldr	r0, [pc, #80]	; (800556c <HAL_TIM_Encoder_Init+0x200>)
 800551a:	f7fc facd 	bl	8001ab8 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	691b      	ldr	r3, [r3, #16]
 8005522:	2b0f      	cmp	r3, #15
 8005524:	d904      	bls.n	8005530 <HAL_TIM_Encoder_Init+0x1c4>
 8005526:	f640 01e2 	movw	r1, #2274	; 0x8e2
 800552a:	4810      	ldr	r0, [pc, #64]	; (800556c <HAL_TIM_Encoder_Init+0x200>)
 800552c:	f7fc fac4 	bl	8001ab8 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
 8005530:	683b      	ldr	r3, [r7, #0]
 8005532:	6a1b      	ldr	r3, [r3, #32]
 8005534:	2b0f      	cmp	r3, #15
 8005536:	d904      	bls.n	8005542 <HAL_TIM_Encoder_Init+0x1d6>
 8005538:	f640 01e3 	movw	r1, #2275	; 0x8e3
 800553c:	480b      	ldr	r0, [pc, #44]	; (800556c <HAL_TIM_Encoder_Init+0x200>)
 800553e:	f7fc fabb 	bl	8001ab8 <assert_failed>

  if(htim->State == HAL_TIM_STATE_RESET)
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005548:	b2db      	uxtb	r3, r3
 800554a:	2b00      	cmp	r3, #0
 800554c:	d110      	bne.n	8005570 <HAL_TIM_Encoder_Init+0x204>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2200      	movs	r2, #0
 8005552:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005556:	6878      	ldr	r0, [r7, #4]
 8005558:	f7fc fc80 	bl	8001e5c <HAL_TIM_Encoder_MspInit>
 800555c:	e008      	b.n	8005570 <HAL_TIM_Encoder_Init+0x204>
 800555e:	bf00      	nop
 8005560:	40012c00 	.word	0x40012c00
 8005564:	40000400 	.word	0x40000400
 8005568:	40000800 	.word	0x40000800
 800556c:	08007654 	.word	0x08007654
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2202      	movs	r2, #2
 8005574:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS bits */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	687a      	ldr	r2, [r7, #4]
 800557e:	6812      	ldr	r2, [r2, #0]
 8005580:	6892      	ldr	r2, [r2, #8]
 8005582:	f022 0207 	bic.w	r2, r2, #7
 8005586:	609a      	str	r2, [r3, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681a      	ldr	r2, [r3, #0]
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	3304      	adds	r3, #4
 8005590:	4619      	mov	r1, r3
 8005592:	4610      	mov	r0, r2
 8005594:	f000 fe5a 	bl	800624c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	689b      	ldr	r3, [r3, #8]
 800559e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	699b      	ldr	r3, [r3, #24]
 80055a6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	6a1b      	ldr	r3, [r3, #32]
 80055ae:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80055b0:	683b      	ldr	r3, [r7, #0]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	697a      	ldr	r2, [r7, #20]
 80055b6:	4313      	orrs	r3, r2
 80055b8:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80055ba:	693b      	ldr	r3, [r7, #16]
 80055bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80055c0:	f023 0303 	bic.w	r3, r3, #3
 80055c4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80055c6:	683b      	ldr	r3, [r7, #0]
 80055c8:	689a      	ldr	r2, [r3, #8]
 80055ca:	683b      	ldr	r3, [r7, #0]
 80055cc:	699b      	ldr	r3, [r3, #24]
 80055ce:	021b      	lsls	r3, r3, #8
 80055d0:	4313      	orrs	r3, r2
 80055d2:	693a      	ldr	r2, [r7, #16]
 80055d4:	4313      	orrs	r3, r2
 80055d6:	613b      	str	r3, [r7, #16]

  /* Set the the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80055d8:	693b      	ldr	r3, [r7, #16]
 80055da:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80055de:	f023 030c 	bic.w	r3, r3, #12
 80055e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80055e4:	693b      	ldr	r3, [r7, #16]
 80055e6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80055ea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80055ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80055f0:	683b      	ldr	r3, [r7, #0]
 80055f2:	68da      	ldr	r2, [r3, #12]
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	69db      	ldr	r3, [r3, #28]
 80055f8:	021b      	lsls	r3, r3, #8
 80055fa:	4313      	orrs	r3, r2
 80055fc:	693a      	ldr	r2, [r7, #16]
 80055fe:	4313      	orrs	r3, r2
 8005600:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005602:	683b      	ldr	r3, [r7, #0]
 8005604:	691b      	ldr	r3, [r3, #16]
 8005606:	011a      	lsls	r2, r3, #4
 8005608:	683b      	ldr	r3, [r7, #0]
 800560a:	6a1b      	ldr	r3, [r3, #32]
 800560c:	031b      	lsls	r3, r3, #12
 800560e:	4313      	orrs	r3, r2
 8005610:	693a      	ldr	r2, [r7, #16]
 8005612:	4313      	orrs	r3, r2
 8005614:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800561c:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8005624:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005626:	683b      	ldr	r3, [r7, #0]
 8005628:	685a      	ldr	r2, [r3, #4]
 800562a:	683b      	ldr	r3, [r7, #0]
 800562c:	695b      	ldr	r3, [r3, #20]
 800562e:	011b      	lsls	r3, r3, #4
 8005630:	4313      	orrs	r3, r2
 8005632:	68fa      	ldr	r2, [r7, #12]
 8005634:	4313      	orrs	r3, r2
 8005636:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	697a      	ldr	r2, [r7, #20]
 800563e:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	693a      	ldr	r2, [r7, #16]
 8005646:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	68fa      	ldr	r2, [r7, #12]
 800564e:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2201      	movs	r2, #1
 8005654:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005658:	2300      	movs	r3, #0
}
 800565a:	4618      	mov	r0, r3
 800565c:	3718      	adds	r7, #24
 800565e:	46bd      	mov	sp, r7
 8005660:	bd80      	pop	{r7, pc}
 8005662:	bf00      	nop

08005664 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005664:	b580      	push	{r7, lr}
 8005666:	b082      	sub	sp, #8
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
 800566c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	4a24      	ldr	r2, [pc, #144]	; (8005704 <HAL_TIM_Encoder_Start+0xa0>)
 8005674:	4293      	cmp	r3, r2
 8005676:	d013      	beq.n	80056a0 <HAL_TIM_Encoder_Start+0x3c>
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005680:	d00e      	beq.n	80056a0 <HAL_TIM_Encoder_Start+0x3c>
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	4a20      	ldr	r2, [pc, #128]	; (8005708 <HAL_TIM_Encoder_Start+0xa4>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d009      	beq.n	80056a0 <HAL_TIM_Encoder_Start+0x3c>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4a1e      	ldr	r2, [pc, #120]	; (800570c <HAL_TIM_Encoder_Start+0xa8>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d004      	beq.n	80056a0 <HAL_TIM_Encoder_Start+0x3c>
 8005696:	f640 1166 	movw	r1, #2406	; 0x966
 800569a:	481d      	ldr	r0, [pc, #116]	; (8005710 <HAL_TIM_Encoder_Start+0xac>)
 800569c:	f7fc fa0c 	bl	8001ab8 <assert_failed>

  /* Enable the encoder interface channels */
  switch (Channel)
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d002      	beq.n	80056ac <HAL_TIM_Encoder_Start+0x48>
 80056a6:	2b04      	cmp	r3, #4
 80056a8:	d008      	beq.n	80056bc <HAL_TIM_Encoder_Start+0x58>
 80056aa:	e00f      	b.n	80056cc <HAL_TIM_Encoder_Start+0x68>
  {
    case TIM_CHANNEL_1:
  {
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	2201      	movs	r2, #1
 80056b2:	2100      	movs	r1, #0
 80056b4:	4618      	mov	r0, r3
 80056b6:	f001 f903 	bl	80068c0 <TIM_CCxChannelCmd>
      break;
 80056ba:	e016      	b.n	80056ea <HAL_TIM_Encoder_Start+0x86>
  }
    case TIM_CHANNEL_2:
  {
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	2201      	movs	r2, #1
 80056c2:	2104      	movs	r1, #4
 80056c4:	4618      	mov	r0, r3
 80056c6:	f001 f8fb 	bl	80068c0 <TIM_CCxChannelCmd>
      break;
 80056ca:	e00e      	b.n	80056ea <HAL_TIM_Encoder_Start+0x86>
  }
    default :
  {
     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	2201      	movs	r2, #1
 80056d2:	2100      	movs	r1, #0
 80056d4:	4618      	mov	r0, r3
 80056d6:	f001 f8f3 	bl	80068c0 <TIM_CCxChannelCmd>
     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	2201      	movs	r2, #1
 80056e0:	2104      	movs	r1, #4
 80056e2:	4618      	mov	r0, r3
 80056e4:	f001 f8ec 	bl	80068c0 <TIM_CCxChannelCmd>
     break;
 80056e8:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	687a      	ldr	r2, [r7, #4]
 80056f0:	6812      	ldr	r2, [r2, #0]
 80056f2:	6812      	ldr	r2, [r2, #0]
 80056f4:	f042 0201 	orr.w	r2, r2, #1
 80056f8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80056fa:	2300      	movs	r3, #0
}
 80056fc:	4618      	mov	r0, r3
 80056fe:	3708      	adds	r7, #8
 8005700:	46bd      	mov	sp, r7
 8005702:	bd80      	pop	{r7, pc}
 8005704:	40012c00 	.word	0x40012c00
 8005708:	40000400 	.word	0x40000400
 800570c:	40000800 	.word	0x40000800
 8005710:	08007654 	.word	0x08007654

08005714 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim : TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	b082      	sub	sp, #8
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	691b      	ldr	r3, [r3, #16]
 8005722:	f003 0302 	and.w	r3, r3, #2
 8005726:	2b02      	cmp	r3, #2
 8005728:	d122      	bne.n	8005770 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	68db      	ldr	r3, [r3, #12]
 8005730:	f003 0302 	and.w	r3, r3, #2
 8005734:	2b02      	cmp	r3, #2
 8005736:	d11b      	bne.n	8005770 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f06f 0202 	mvn.w	r2, #2
 8005740:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	2201      	movs	r2, #1
 8005746:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	699b      	ldr	r3, [r3, #24]
 800574e:	f003 0303 	and.w	r3, r3, #3
 8005752:	2b00      	cmp	r3, #0
 8005754:	d003      	beq.n	800575e <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8005756:	6878      	ldr	r0, [r7, #4]
 8005758:	f000 fd5d 	bl	8006216 <HAL_TIM_IC_CaptureCallback>
 800575c:	e005      	b.n	800576a <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800575e:	6878      	ldr	r0, [r7, #4]
 8005760:	f000 fd50 	bl	8006204 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005764:	6878      	ldr	r0, [r7, #4]
 8005766:	f000 fd5f 	bl	8006228 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	2200      	movs	r2, #0
 800576e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	691b      	ldr	r3, [r3, #16]
 8005776:	f003 0304 	and.w	r3, r3, #4
 800577a:	2b04      	cmp	r3, #4
 800577c:	d122      	bne.n	80057c4 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	68db      	ldr	r3, [r3, #12]
 8005784:	f003 0304 	and.w	r3, r3, #4
 8005788:	2b04      	cmp	r3, #4
 800578a:	d11b      	bne.n	80057c4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f06f 0204 	mvn.w	r2, #4
 8005794:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2202      	movs	r2, #2
 800579a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	699b      	ldr	r3, [r3, #24]
 80057a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d003      	beq.n	80057b2 <HAL_TIM_IRQHandler+0x9e>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 80057aa:	6878      	ldr	r0, [r7, #4]
 80057ac:	f000 fd33 	bl	8006216 <HAL_TIM_IC_CaptureCallback>
 80057b0:	e005      	b.n	80057be <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057b2:	6878      	ldr	r0, [r7, #4]
 80057b4:	f000 fd26 	bl	8006204 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057b8:	6878      	ldr	r0, [r7, #4]
 80057ba:	f000 fd35 	bl	8006228 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	2200      	movs	r2, #0
 80057c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	691b      	ldr	r3, [r3, #16]
 80057ca:	f003 0308 	and.w	r3, r3, #8
 80057ce:	2b08      	cmp	r3, #8
 80057d0:	d122      	bne.n	8005818 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	68db      	ldr	r3, [r3, #12]
 80057d8:	f003 0308 	and.w	r3, r3, #8
 80057dc:	2b08      	cmp	r3, #8
 80057de:	d11b      	bne.n	8005818 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f06f 0208 	mvn.w	r2, #8
 80057e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2204      	movs	r2, #4
 80057ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	69db      	ldr	r3, [r3, #28]
 80057f6:	f003 0303 	and.w	r3, r3, #3
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d003      	beq.n	8005806 <HAL_TIM_IRQHandler+0xf2>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 80057fe:	6878      	ldr	r0, [r7, #4]
 8005800:	f000 fd09 	bl	8006216 <HAL_TIM_IC_CaptureCallback>
 8005804:	e005      	b.n	8005812 <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005806:	6878      	ldr	r0, [r7, #4]
 8005808:	f000 fcfc 	bl	8006204 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800580c:	6878      	ldr	r0, [r7, #4]
 800580e:	f000 fd0b 	bl	8006228 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	2200      	movs	r2, #0
 8005816:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	691b      	ldr	r3, [r3, #16]
 800581e:	f003 0310 	and.w	r3, r3, #16
 8005822:	2b10      	cmp	r3, #16
 8005824:	d122      	bne.n	800586c <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	68db      	ldr	r3, [r3, #12]
 800582c:	f003 0310 	and.w	r3, r3, #16
 8005830:	2b10      	cmp	r3, #16
 8005832:	d11b      	bne.n	800586c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f06f 0210 	mvn.w	r2, #16
 800583c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	2208      	movs	r2, #8
 8005842:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	69db      	ldr	r3, [r3, #28]
 800584a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800584e:	2b00      	cmp	r3, #0
 8005850:	d003      	beq.n	800585a <HAL_TIM_IRQHandler+0x146>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8005852:	6878      	ldr	r0, [r7, #4]
 8005854:	f000 fcdf 	bl	8006216 <HAL_TIM_IC_CaptureCallback>
 8005858:	e005      	b.n	8005866 <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800585a:	6878      	ldr	r0, [r7, #4]
 800585c:	f000 fcd2 	bl	8006204 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005860:	6878      	ldr	r0, [r7, #4]
 8005862:	f000 fce1 	bl	8006228 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	2200      	movs	r2, #0
 800586a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	691b      	ldr	r3, [r3, #16]
 8005872:	f003 0301 	and.w	r3, r3, #1
 8005876:	2b01      	cmp	r3, #1
 8005878:	d10e      	bne.n	8005898 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	68db      	ldr	r3, [r3, #12]
 8005880:	f003 0301 	and.w	r3, r3, #1
 8005884:	2b01      	cmp	r3, #1
 8005886:	d107      	bne.n	8005898 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f06f 0201 	mvn.w	r2, #1
 8005890:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8005892:	6878      	ldr	r0, [r7, #4]
 8005894:	f7fc f858 	bl	8001948 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	691b      	ldr	r3, [r3, #16]
 800589e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058a2:	2b80      	cmp	r3, #128	; 0x80
 80058a4:	d10e      	bne.n	80058c4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	68db      	ldr	r3, [r3, #12]
 80058ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058b0:	2b80      	cmp	r3, #128	; 0x80
 80058b2:	d107      	bne.n	80058c4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80058bc:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80058be:	6878      	ldr	r0, [r7, #4]
 80058c0:	f001 f8ef 	bl	8006aa2 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	691b      	ldr	r3, [r3, #16]
 80058ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058ce:	2b40      	cmp	r3, #64	; 0x40
 80058d0:	d10e      	bne.n	80058f0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	68db      	ldr	r3, [r3, #12]
 80058d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058dc:	2b40      	cmp	r3, #64	; 0x40
 80058de:	d107      	bne.n	80058f0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80058e8:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80058ea:	6878      	ldr	r0, [r7, #4]
 80058ec:	f000 fca5 	bl	800623a <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	691b      	ldr	r3, [r3, #16]
 80058f6:	f003 0320 	and.w	r3, r3, #32
 80058fa:	2b20      	cmp	r3, #32
 80058fc:	d10e      	bne.n	800591c <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	68db      	ldr	r3, [r3, #12]
 8005904:	f003 0320 	and.w	r3, r3, #32
 8005908:	2b20      	cmp	r3, #32
 800590a:	d107      	bne.n	800591c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f06f 0220 	mvn.w	r2, #32
 8005914:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8005916:	6878      	ldr	r0, [r7, #4]
 8005918:	f001 f8ba 	bl	8006a90 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 800591c:	bf00      	nop
 800591e:	3708      	adds	r7, #8
 8005920:	46bd      	mov	sp, r7
 8005922:	bd80      	pop	{r7, pc}

08005924 <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 8005924:	b580      	push	{r7, lr}
 8005926:	b084      	sub	sp, #16
 8005928:	af00      	add	r7, sp, #0
 800592a:	60f8      	str	r0, [r7, #12]
 800592c:	60b9      	str	r1, [r7, #8]
 800592e:	607a      	str	r2, [r7, #4]
  __HAL_LOCK(htim);
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005936:	2b01      	cmp	r3, #1
 8005938:	d101      	bne.n	800593e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800593a:	2302      	movs	r3, #2
 800593c:	e15c      	b.n	8005bf8 <HAL_TIM_PWM_ConfigChannel+0x2d4>
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	2201      	movs	r2, #1
 8005942:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	2b00      	cmp	r3, #0
 800594a:	d010      	beq.n	800596e <HAL_TIM_PWM_ConfigChannel+0x4a>
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2b04      	cmp	r3, #4
 8005950:	d00d      	beq.n	800596e <HAL_TIM_PWM_ConfigChannel+0x4a>
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	2b08      	cmp	r3, #8
 8005956:	d00a      	beq.n	800596e <HAL_TIM_PWM_ConfigChannel+0x4a>
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2b0c      	cmp	r3, #12
 800595c:	d007      	beq.n	800596e <HAL_TIM_PWM_ConfigChannel+0x4a>
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	2b18      	cmp	r3, #24
 8005962:	d004      	beq.n	800596e <HAL_TIM_PWM_ConfigChannel+0x4a>
 8005964:	f640 411f 	movw	r1, #3103	; 0xc1f
 8005968:	489a      	ldr	r0, [pc, #616]	; (8005bd4 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 800596a:	f7fc f8a5 	bl	8001ab8 <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 800596e:	68bb      	ldr	r3, [r7, #8]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	2b60      	cmp	r3, #96	; 0x60
 8005974:	d008      	beq.n	8005988 <HAL_TIM_PWM_ConfigChannel+0x64>
 8005976:	68bb      	ldr	r3, [r7, #8]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	2b70      	cmp	r3, #112	; 0x70
 800597c:	d004      	beq.n	8005988 <HAL_TIM_PWM_ConfigChannel+0x64>
 800597e:	f44f 6142 	mov.w	r1, #3104	; 0xc20
 8005982:	4894      	ldr	r0, [pc, #592]	; (8005bd4 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 8005984:	f7fc f898 	bl	8001ab8 <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 8005988:	68bb      	ldr	r3, [r7, #8]
 800598a:	689b      	ldr	r3, [r3, #8]
 800598c:	2b00      	cmp	r3, #0
 800598e:	d008      	beq.n	80059a2 <HAL_TIM_PWM_ConfigChannel+0x7e>
 8005990:	68bb      	ldr	r3, [r7, #8]
 8005992:	689b      	ldr	r3, [r3, #8]
 8005994:	2b02      	cmp	r3, #2
 8005996:	d004      	beq.n	80059a2 <HAL_TIM_PWM_ConfigChannel+0x7e>
 8005998:	f640 4121 	movw	r1, #3105	; 0xc21
 800599c:	488d      	ldr	r0, [pc, #564]	; (8005bd4 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 800599e:	f7fc f88b 	bl	8001ab8 <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 80059a2:	68bb      	ldr	r3, [r7, #8]
 80059a4:	691b      	ldr	r3, [r3, #16]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d008      	beq.n	80059bc <HAL_TIM_PWM_ConfigChannel+0x98>
 80059aa:	68bb      	ldr	r3, [r7, #8]
 80059ac:	691b      	ldr	r3, [r3, #16]
 80059ae:	2b04      	cmp	r3, #4
 80059b0:	d004      	beq.n	80059bc <HAL_TIM_PWM_ConfigChannel+0x98>
 80059b2:	f640 4122 	movw	r1, #3106	; 0xc22
 80059b6:	4887      	ldr	r0, [pc, #540]	; (8005bd4 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 80059b8:	f7fc f87e 	bl	8001ab8 <assert_failed>

  htim->State = HAL_TIM_STATE_BUSY;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	2202      	movs	r2, #2
 80059c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	2b0c      	cmp	r3, #12
 80059c8:	f200 810c 	bhi.w	8005be4 <HAL_TIM_PWM_ConfigChannel+0x2c0>
 80059cc:	a201      	add	r2, pc, #4	; (adr r2, 80059d4 <HAL_TIM_PWM_ConfigChannel+0xb0>)
 80059ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059d2:	bf00      	nop
 80059d4:	08005a09 	.word	0x08005a09
 80059d8:	08005be5 	.word	0x08005be5
 80059dc:	08005be5 	.word	0x08005be5
 80059e0:	08005be5 	.word	0x08005be5
 80059e4:	08005a7b 	.word	0x08005a7b
 80059e8:	08005be5 	.word	0x08005be5
 80059ec:	08005be5 	.word	0x08005be5
 80059f0:	08005be5 	.word	0x08005be5
 80059f4:	08005aef 	.word	0x08005aef
 80059f8:	08005be5 	.word	0x08005be5
 80059fc:	08005be5 	.word	0x08005be5
 8005a00:	08005be5 	.word	0x08005be5
 8005a04:	08005b61 	.word	0x08005b61
  {
    case TIM_CHANNEL_1:
    {
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	4a72      	ldr	r2, [pc, #456]	; (8005bd8 <HAL_TIM_PWM_ConfigChannel+0x2b4>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d013      	beq.n	8005a3a <HAL_TIM_PWM_ConfigChannel+0x116>
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a1a:	d00e      	beq.n	8005a3a <HAL_TIM_PWM_ConfigChannel+0x116>
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	4a6e      	ldr	r2, [pc, #440]	; (8005bdc <HAL_TIM_PWM_ConfigChannel+0x2b8>)
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d009      	beq.n	8005a3a <HAL_TIM_PWM_ConfigChannel+0x116>
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	4a6d      	ldr	r2, [pc, #436]	; (8005be0 <HAL_TIM_PWM_ConfigChannel+0x2bc>)
 8005a2c:	4293      	cmp	r3, r2
 8005a2e:	d004      	beq.n	8005a3a <HAL_TIM_PWM_ConfigChannel+0x116>
 8005a30:	f640 412a 	movw	r1, #3114	; 0xc2a
 8005a34:	4867      	ldr	r0, [pc, #412]	; (8005bd4 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 8005a36:	f7fc f83f 	bl	8001ab8 <assert_failed>
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	68b9      	ldr	r1, [r7, #8]
 8005a40:	4618      	mov	r0, r3
 8005a42:	f000 fc69 	bl	8006318 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	68fa      	ldr	r2, [r7, #12]
 8005a4c:	6812      	ldr	r2, [r2, #0]
 8005a4e:	6992      	ldr	r2, [r2, #24]
 8005a50:	f042 0208 	orr.w	r2, r2, #8
 8005a54:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	68fa      	ldr	r2, [r7, #12]
 8005a5c:	6812      	ldr	r2, [r2, #0]
 8005a5e:	6992      	ldr	r2, [r2, #24]
 8005a60:	f022 0204 	bic.w	r2, r2, #4
 8005a64:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	68fa      	ldr	r2, [r7, #12]
 8005a6c:	6812      	ldr	r2, [r2, #0]
 8005a6e:	6991      	ldr	r1, [r2, #24]
 8005a70:	68ba      	ldr	r2, [r7, #8]
 8005a72:	6912      	ldr	r2, [r2, #16]
 8005a74:	430a      	orrs	r2, r1
 8005a76:	619a      	str	r2, [r3, #24]
    }
    break;
 8005a78:	e0b5      	b.n	8005be6 <HAL_TIM_PWM_ConfigChannel+0x2c2>

    case TIM_CHANNEL_2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	4a56      	ldr	r2, [pc, #344]	; (8005bd8 <HAL_TIM_PWM_ConfigChannel+0x2b4>)
 8005a80:	4293      	cmp	r3, r2
 8005a82:	d013      	beq.n	8005aac <HAL_TIM_PWM_ConfigChannel+0x188>
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a8c:	d00e      	beq.n	8005aac <HAL_TIM_PWM_ConfigChannel+0x188>
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	4a52      	ldr	r2, [pc, #328]	; (8005bdc <HAL_TIM_PWM_ConfigChannel+0x2b8>)
 8005a94:	4293      	cmp	r3, r2
 8005a96:	d009      	beq.n	8005aac <HAL_TIM_PWM_ConfigChannel+0x188>
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	4a50      	ldr	r2, [pc, #320]	; (8005be0 <HAL_TIM_PWM_ConfigChannel+0x2bc>)
 8005a9e:	4293      	cmp	r3, r2
 8005aa0:	d004      	beq.n	8005aac <HAL_TIM_PWM_ConfigChannel+0x188>
 8005aa2:	f640 4139 	movw	r1, #3129	; 0xc39
 8005aa6:	484b      	ldr	r0, [pc, #300]	; (8005bd4 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 8005aa8:	f7fc f806 	bl	8001ab8 <assert_failed>
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	68b9      	ldr	r1, [r7, #8]
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	f000 fcc6 	bl	8006444 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	68fa      	ldr	r2, [r7, #12]
 8005abe:	6812      	ldr	r2, [r2, #0]
 8005ac0:	6992      	ldr	r2, [r2, #24]
 8005ac2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005ac6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	68fa      	ldr	r2, [r7, #12]
 8005ace:	6812      	ldr	r2, [r2, #0]
 8005ad0:	6992      	ldr	r2, [r2, #24]
 8005ad2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ad6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	68fa      	ldr	r2, [r7, #12]
 8005ade:	6812      	ldr	r2, [r2, #0]
 8005ae0:	6991      	ldr	r1, [r2, #24]
 8005ae2:	68ba      	ldr	r2, [r7, #8]
 8005ae4:	6912      	ldr	r2, [r2, #16]
 8005ae6:	0212      	lsls	r2, r2, #8
 8005ae8:	430a      	orrs	r2, r1
 8005aea:	619a      	str	r2, [r3, #24]
    }
    break;
 8005aec:	e07b      	b.n	8005be6 <HAL_TIM_PWM_ConfigChannel+0x2c2>

    case TIM_CHANNEL_3:
    {
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	4a39      	ldr	r2, [pc, #228]	; (8005bd8 <HAL_TIM_PWM_ConfigChannel+0x2b4>)
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d013      	beq.n	8005b20 <HAL_TIM_PWM_ConfigChannel+0x1fc>
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b00:	d00e      	beq.n	8005b20 <HAL_TIM_PWM_ConfigChannel+0x1fc>
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	4a35      	ldr	r2, [pc, #212]	; (8005bdc <HAL_TIM_PWM_ConfigChannel+0x2b8>)
 8005b08:	4293      	cmp	r3, r2
 8005b0a:	d009      	beq.n	8005b20 <HAL_TIM_PWM_ConfigChannel+0x1fc>
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	4a33      	ldr	r2, [pc, #204]	; (8005be0 <HAL_TIM_PWM_ConfigChannel+0x2bc>)
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d004      	beq.n	8005b20 <HAL_TIM_PWM_ConfigChannel+0x1fc>
 8005b16:	f640 4148 	movw	r1, #3144	; 0xc48
 8005b1a:	482e      	ldr	r0, [pc, #184]	; (8005bd4 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 8005b1c:	f7fb ffcc 	bl	8001ab8 <assert_failed>
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	68b9      	ldr	r1, [r7, #8]
 8005b26:	4618      	mov	r0, r3
 8005b28:	f000 fd26 	bl	8006578 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	68fa      	ldr	r2, [r7, #12]
 8005b32:	6812      	ldr	r2, [r2, #0]
 8005b34:	69d2      	ldr	r2, [r2, #28]
 8005b36:	f042 0208 	orr.w	r2, r2, #8
 8005b3a:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	68fa      	ldr	r2, [r7, #12]
 8005b42:	6812      	ldr	r2, [r2, #0]
 8005b44:	69d2      	ldr	r2, [r2, #28]
 8005b46:	f022 0204 	bic.w	r2, r2, #4
 8005b4a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	68fa      	ldr	r2, [r7, #12]
 8005b52:	6812      	ldr	r2, [r2, #0]
 8005b54:	69d1      	ldr	r1, [r2, #28]
 8005b56:	68ba      	ldr	r2, [r7, #8]
 8005b58:	6912      	ldr	r2, [r2, #16]
 8005b5a:	430a      	orrs	r2, r1
 8005b5c:	61da      	str	r2, [r3, #28]
    }
    break;
 8005b5e:	e042      	b.n	8005be6 <HAL_TIM_PWM_ConfigChannel+0x2c2>

    case TIM_CHANNEL_4:
    {
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	4a1c      	ldr	r2, [pc, #112]	; (8005bd8 <HAL_TIM_PWM_ConfigChannel+0x2b4>)
 8005b66:	4293      	cmp	r3, r2
 8005b68:	d013      	beq.n	8005b92 <HAL_TIM_PWM_ConfigChannel+0x26e>
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b72:	d00e      	beq.n	8005b92 <HAL_TIM_PWM_ConfigChannel+0x26e>
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	4a18      	ldr	r2, [pc, #96]	; (8005bdc <HAL_TIM_PWM_ConfigChannel+0x2b8>)
 8005b7a:	4293      	cmp	r3, r2
 8005b7c:	d009      	beq.n	8005b92 <HAL_TIM_PWM_ConfigChannel+0x26e>
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	4a17      	ldr	r2, [pc, #92]	; (8005be0 <HAL_TIM_PWM_ConfigChannel+0x2bc>)
 8005b84:	4293      	cmp	r3, r2
 8005b86:	d004      	beq.n	8005b92 <HAL_TIM_PWM_ConfigChannel+0x26e>
 8005b88:	f640 4157 	movw	r1, #3159	; 0xc57
 8005b8c:	4811      	ldr	r0, [pc, #68]	; (8005bd4 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 8005b8e:	f7fb ff93 	bl	8001ab8 <assert_failed>
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	68b9      	ldr	r1, [r7, #8]
 8005b98:	4618      	mov	r0, r3
 8005b9a:	f000 fd87 	bl	80066ac <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	68fa      	ldr	r2, [r7, #12]
 8005ba4:	6812      	ldr	r2, [r2, #0]
 8005ba6:	69d2      	ldr	r2, [r2, #28]
 8005ba8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005bac:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	68fa      	ldr	r2, [r7, #12]
 8005bb4:	6812      	ldr	r2, [r2, #0]
 8005bb6:	69d2      	ldr	r2, [r2, #28]
 8005bb8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005bbc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	68fa      	ldr	r2, [r7, #12]
 8005bc4:	6812      	ldr	r2, [r2, #0]
 8005bc6:	69d1      	ldr	r1, [r2, #28]
 8005bc8:	68ba      	ldr	r2, [r7, #8]
 8005bca:	6912      	ldr	r2, [r2, #16]
 8005bcc:	0212      	lsls	r2, r2, #8
 8005bce:	430a      	orrs	r2, r1
 8005bd0:	61da      	str	r2, [r3, #28]
    }
    break;
 8005bd2:	e008      	b.n	8005be6 <HAL_TIM_PWM_ConfigChannel+0x2c2>
 8005bd4:	08007654 	.word	0x08007654
 8005bd8:	40012c00 	.word	0x40012c00
 8005bdc:	40000400 	.word	0x40000400
 8005be0:	40000800 	.word	0x40000800

    default:
    break;
 8005be4:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	2201      	movs	r2, #1
 8005bea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005bf6:	2300      	movs	r3, #0
}
 8005bf8:	4618      	mov	r0, r3
 8005bfa:	3710      	adds	r7, #16
 8005bfc:	46bd      	mov	sp, r7
 8005bfe:	bd80      	pop	{r7, pc}

08005c00 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig : pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
 8005c00:	b580      	push	{r7, lr}
 8005c02:	b084      	sub	sp, #16
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	6078      	str	r0, [r7, #4]
 8005c08:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(htim);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c14:	2b01      	cmp	r3, #1
 8005c16:	d101      	bne.n	8005c1c <HAL_TIM_ConfigClockSource+0x1c>
 8005c18:	2302      	movs	r3, #2
 8005c1a:	e2e6      	b.n	80061ea <HAL_TIM_ConfigClockSource+0x5ea>
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2201      	movs	r2, #1
 8005c20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2202      	movs	r2, #2
 8005c28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c34:	d029      	beq.n	8005c8a <HAL_TIM_ConfigClockSource+0x8a>
 8005c36:	683b      	ldr	r3, [r7, #0]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c3e:	d024      	beq.n	8005c8a <HAL_TIM_ConfigClockSource+0x8a>
 8005c40:	683b      	ldr	r3, [r7, #0]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d020      	beq.n	8005c8a <HAL_TIM_ConfigClockSource+0x8a>
 8005c48:	683b      	ldr	r3, [r7, #0]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	2b10      	cmp	r3, #16
 8005c4e:	d01c      	beq.n	8005c8a <HAL_TIM_ConfigClockSource+0x8a>
 8005c50:	683b      	ldr	r3, [r7, #0]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	2b20      	cmp	r3, #32
 8005c56:	d018      	beq.n	8005c8a <HAL_TIM_ConfigClockSource+0x8a>
 8005c58:	683b      	ldr	r3, [r7, #0]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	2b30      	cmp	r3, #48	; 0x30
 8005c5e:	d014      	beq.n	8005c8a <HAL_TIM_ConfigClockSource+0x8a>
 8005c60:	683b      	ldr	r3, [r7, #0]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	2b40      	cmp	r3, #64	; 0x40
 8005c66:	d010      	beq.n	8005c8a <HAL_TIM_ConfigClockSource+0x8a>
 8005c68:	683b      	ldr	r3, [r7, #0]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	2b50      	cmp	r3, #80	; 0x50
 8005c6e:	d00c      	beq.n	8005c8a <HAL_TIM_ConfigClockSource+0x8a>
 8005c70:	683b      	ldr	r3, [r7, #0]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	2b60      	cmp	r3, #96	; 0x60
 8005c76:	d008      	beq.n	8005c8a <HAL_TIM_ConfigClockSource+0x8a>
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	2b70      	cmp	r3, #112	; 0x70
 8005c7e:	d004      	beq.n	8005c8a <HAL_TIM_ConfigClockSource+0x8a>
 8005c80:	f640 7159 	movw	r1, #3929	; 0xf59
 8005c84:	489a      	ldr	r0, [pc, #616]	; (8005ef0 <HAL_TIM_ConfigClockSource+0x2f0>)
 8005c86:	f7fb ff17 	bl	8001ab8 <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	689b      	ldr	r3, [r3, #8]
 8005c90:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005c98:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005ca0:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	68fa      	ldr	r2, [r7, #12]
 8005ca8:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005caa:	683b      	ldr	r3, [r7, #0]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	2b40      	cmp	r3, #64	; 0x40
 8005cb0:	f000 81be 	beq.w	8006030 <HAL_TIM_ConfigClockSource+0x430>
 8005cb4:	2b40      	cmp	r3, #64	; 0x40
 8005cb6:	d80f      	bhi.n	8005cd8 <HAL_TIM_ConfigClockSource+0xd8>
 8005cb8:	2b10      	cmp	r3, #16
 8005cba:	f000 8225 	beq.w	8006108 <HAL_TIM_ConfigClockSource+0x508>
 8005cbe:	2b10      	cmp	r3, #16
 8005cc0:	d803      	bhi.n	8005cca <HAL_TIM_ConfigClockSource+0xca>
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	f000 8200 	beq.w	80060c8 <HAL_TIM_ConfigClockSource+0x4c8>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;

  default:
    break;
 8005cc8:	e286      	b.n	80061d8 <HAL_TIM_ConfigClockSource+0x5d8>
  switch (sClockSourceConfig->ClockSource)
 8005cca:	2b20      	cmp	r3, #32
 8005ccc:	f000 8244 	beq.w	8006158 <HAL_TIM_ConfigClockSource+0x558>
 8005cd0:	2b30      	cmp	r3, #48	; 0x30
 8005cd2:	f000 8261 	beq.w	8006198 <HAL_TIM_ConfigClockSource+0x598>
    break;
 8005cd6:	e27f      	b.n	80061d8 <HAL_TIM_ConfigClockSource+0x5d8>
  switch (sClockSourceConfig->ClockSource)
 8005cd8:	2b70      	cmp	r3, #112	; 0x70
 8005cda:	d032      	beq.n	8005d42 <HAL_TIM_ConfigClockSource+0x142>
 8005cdc:	2b70      	cmp	r3, #112	; 0x70
 8005cde:	d806      	bhi.n	8005cee <HAL_TIM_ConfigClockSource+0xee>
 8005ce0:	2b50      	cmp	r3, #80	; 0x50
 8005ce2:	f000 810d 	beq.w	8005f00 <HAL_TIM_ConfigClockSource+0x300>
 8005ce6:	2b60      	cmp	r3, #96	; 0x60
 8005ce8:	f000 8156 	beq.w	8005f98 <HAL_TIM_ConfigClockSource+0x398>
    break;
 8005cec:	e274      	b.n	80061d8 <HAL_TIM_ConfigClockSource+0x5d8>
  switch (sClockSourceConfig->ClockSource)
 8005cee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005cf2:	d004      	beq.n	8005cfe <HAL_TIM_ConfigClockSource+0xfe>
 8005cf4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005cf8:	f000 8092 	beq.w	8005e20 <HAL_TIM_ConfigClockSource+0x220>
    break;
 8005cfc:	e26c      	b.n	80061d8 <HAL_TIM_ConfigClockSource+0x5d8>
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	4a7c      	ldr	r2, [pc, #496]	; (8005ef4 <HAL_TIM_ConfigClockSource+0x2f4>)
 8005d04:	4293      	cmp	r3, r2
 8005d06:	d013      	beq.n	8005d30 <HAL_TIM_ConfigClockSource+0x130>
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d10:	d00e      	beq.n	8005d30 <HAL_TIM_ConfigClockSource+0x130>
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	4a78      	ldr	r2, [pc, #480]	; (8005ef8 <HAL_TIM_ConfigClockSource+0x2f8>)
 8005d18:	4293      	cmp	r3, r2
 8005d1a:	d009      	beq.n	8005d30 <HAL_TIM_ConfigClockSource+0x130>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4a76      	ldr	r2, [pc, #472]	; (8005efc <HAL_TIM_ConfigClockSource+0x2fc>)
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d004      	beq.n	8005d30 <HAL_TIM_ConfigClockSource+0x130>
 8005d26:	f640 7165 	movw	r1, #3941	; 0xf65
 8005d2a:	4871      	ldr	r0, [pc, #452]	; (8005ef0 <HAL_TIM_ConfigClockSource+0x2f0>)
 8005d2c:	f7fb fec4 	bl	8001ab8 <assert_failed>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	687a      	ldr	r2, [r7, #4]
 8005d36:	6812      	ldr	r2, [r2, #0]
 8005d38:	6892      	ldr	r2, [r2, #8]
 8005d3a:	f022 0207 	bic.w	r2, r2, #7
 8005d3e:	609a      	str	r2, [r3, #8]
    break;
 8005d40:	e24a      	b.n	80061d8 <HAL_TIM_ConfigClockSource+0x5d8>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	4a6b      	ldr	r2, [pc, #428]	; (8005ef4 <HAL_TIM_ConfigClockSource+0x2f4>)
 8005d48:	4293      	cmp	r3, r2
 8005d4a:	d013      	beq.n	8005d74 <HAL_TIM_ConfigClockSource+0x174>
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d54:	d00e      	beq.n	8005d74 <HAL_TIM_ConfigClockSource+0x174>
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	4a67      	ldr	r2, [pc, #412]	; (8005ef8 <HAL_TIM_ConfigClockSource+0x2f8>)
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	d009      	beq.n	8005d74 <HAL_TIM_ConfigClockSource+0x174>
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	4a65      	ldr	r2, [pc, #404]	; (8005efc <HAL_TIM_ConfigClockSource+0x2fc>)
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d004      	beq.n	8005d74 <HAL_TIM_ConfigClockSource+0x174>
 8005d6a:	f640 716e 	movw	r1, #3950	; 0xf6e
 8005d6e:	4860      	ldr	r0, [pc, #384]	; (8005ef0 <HAL_TIM_ConfigClockSource+0x2f0>)
 8005d70:	f7fb fea2 	bl	8001ab8 <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	689b      	ldr	r3, [r3, #8]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d013      	beq.n	8005da4 <HAL_TIM_ConfigClockSource+0x1a4>
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	689b      	ldr	r3, [r3, #8]
 8005d80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d84:	d00e      	beq.n	8005da4 <HAL_TIM_ConfigClockSource+0x1a4>
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	689b      	ldr	r3, [r3, #8]
 8005d8a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d8e:	d009      	beq.n	8005da4 <HAL_TIM_ConfigClockSource+0x1a4>
 8005d90:	683b      	ldr	r3, [r7, #0]
 8005d92:	689b      	ldr	r3, [r3, #8]
 8005d94:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005d98:	d004      	beq.n	8005da4 <HAL_TIM_ConfigClockSource+0x1a4>
 8005d9a:	f640 7171 	movw	r1, #3953	; 0xf71
 8005d9e:	4854      	ldr	r0, [pc, #336]	; (8005ef0 <HAL_TIM_ConfigClockSource+0x2f0>)
 8005da0:	f7fb fe8a 	bl	8001ab8 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8005da4:	683b      	ldr	r3, [r7, #0]
 8005da6:	685b      	ldr	r3, [r3, #4]
 8005da8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005dac:	d014      	beq.n	8005dd8 <HAL_TIM_ConfigClockSource+0x1d8>
 8005dae:	683b      	ldr	r3, [r7, #0]
 8005db0:	685b      	ldr	r3, [r3, #4]
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d010      	beq.n	8005dd8 <HAL_TIM_ConfigClockSource+0x1d8>
 8005db6:	683b      	ldr	r3, [r7, #0]
 8005db8:	685b      	ldr	r3, [r3, #4]
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d00c      	beq.n	8005dd8 <HAL_TIM_ConfigClockSource+0x1d8>
 8005dbe:	683b      	ldr	r3, [r7, #0]
 8005dc0:	685b      	ldr	r3, [r3, #4]
 8005dc2:	2b02      	cmp	r3, #2
 8005dc4:	d008      	beq.n	8005dd8 <HAL_TIM_ConfigClockSource+0x1d8>
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	685b      	ldr	r3, [r3, #4]
 8005dca:	2b0a      	cmp	r3, #10
 8005dcc:	d004      	beq.n	8005dd8 <HAL_TIM_ConfigClockSource+0x1d8>
 8005dce:	f640 7172 	movw	r1, #3954	; 0xf72
 8005dd2:	4847      	ldr	r0, [pc, #284]	; (8005ef0 <HAL_TIM_ConfigClockSource+0x2f0>)
 8005dd4:	f7fb fe70 	bl	8001ab8 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	68db      	ldr	r3, [r3, #12]
 8005ddc:	2b0f      	cmp	r3, #15
 8005dde:	d904      	bls.n	8005dea <HAL_TIM_ConfigClockSource+0x1ea>
 8005de0:	f640 7173 	movw	r1, #3955	; 0xf73
 8005de4:	4842      	ldr	r0, [pc, #264]	; (8005ef0 <HAL_TIM_ConfigClockSource+0x2f0>)
 8005de6:	f7fb fe67 	bl	8001ab8 <assert_failed>
      TIM_ETR_SetConfig(htim->Instance,
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	6818      	ldr	r0, [r3, #0]
 8005dee:	683b      	ldr	r3, [r7, #0]
 8005df0:	6899      	ldr	r1, [r3, #8]
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	685a      	ldr	r2, [r3, #4]
 8005df6:	683b      	ldr	r3, [r7, #0]
 8005df8:	68db      	ldr	r3, [r3, #12]
 8005dfa:	f000 fd3f 	bl	800687c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	689b      	ldr	r3, [r3, #8]
 8005e04:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005e0c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005e14:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	68fa      	ldr	r2, [r7, #12]
 8005e1c:	609a      	str	r2, [r3, #8]
    break;
 8005e1e:	e1db      	b.n	80061d8 <HAL_TIM_ConfigClockSource+0x5d8>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	4a33      	ldr	r2, [pc, #204]	; (8005ef4 <HAL_TIM_ConfigClockSource+0x2f4>)
 8005e26:	4293      	cmp	r3, r2
 8005e28:	d013      	beq.n	8005e52 <HAL_TIM_ConfigClockSource+0x252>
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e32:	d00e      	beq.n	8005e52 <HAL_TIM_ConfigClockSource+0x252>
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	4a2f      	ldr	r2, [pc, #188]	; (8005ef8 <HAL_TIM_ConfigClockSource+0x2f8>)
 8005e3a:	4293      	cmp	r3, r2
 8005e3c:	d009      	beq.n	8005e52 <HAL_TIM_ConfigClockSource+0x252>
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	4a2e      	ldr	r2, [pc, #184]	; (8005efc <HAL_TIM_ConfigClockSource+0x2fc>)
 8005e44:	4293      	cmp	r3, r2
 8005e46:	d004      	beq.n	8005e52 <HAL_TIM_ConfigClockSource+0x252>
 8005e48:	f640 7188 	movw	r1, #3976	; 0xf88
 8005e4c:	4828      	ldr	r0, [pc, #160]	; (8005ef0 <HAL_TIM_ConfigClockSource+0x2f0>)
 8005e4e:	f7fb fe33 	bl	8001ab8 <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8005e52:	683b      	ldr	r3, [r7, #0]
 8005e54:	689b      	ldr	r3, [r3, #8]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d013      	beq.n	8005e82 <HAL_TIM_ConfigClockSource+0x282>
 8005e5a:	683b      	ldr	r3, [r7, #0]
 8005e5c:	689b      	ldr	r3, [r3, #8]
 8005e5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e62:	d00e      	beq.n	8005e82 <HAL_TIM_ConfigClockSource+0x282>
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	689b      	ldr	r3, [r3, #8]
 8005e68:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005e6c:	d009      	beq.n	8005e82 <HAL_TIM_ConfigClockSource+0x282>
 8005e6e:	683b      	ldr	r3, [r7, #0]
 8005e70:	689b      	ldr	r3, [r3, #8]
 8005e72:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005e76:	d004      	beq.n	8005e82 <HAL_TIM_ConfigClockSource+0x282>
 8005e78:	f640 718b 	movw	r1, #3979	; 0xf8b
 8005e7c:	481c      	ldr	r0, [pc, #112]	; (8005ef0 <HAL_TIM_ConfigClockSource+0x2f0>)
 8005e7e:	f7fb fe1b 	bl	8001ab8 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8005e82:	683b      	ldr	r3, [r7, #0]
 8005e84:	685b      	ldr	r3, [r3, #4]
 8005e86:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e8a:	d014      	beq.n	8005eb6 <HAL_TIM_ConfigClockSource+0x2b6>
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	685b      	ldr	r3, [r3, #4]
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d010      	beq.n	8005eb6 <HAL_TIM_ConfigClockSource+0x2b6>
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	685b      	ldr	r3, [r3, #4]
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d00c      	beq.n	8005eb6 <HAL_TIM_ConfigClockSource+0x2b6>
 8005e9c:	683b      	ldr	r3, [r7, #0]
 8005e9e:	685b      	ldr	r3, [r3, #4]
 8005ea0:	2b02      	cmp	r3, #2
 8005ea2:	d008      	beq.n	8005eb6 <HAL_TIM_ConfigClockSource+0x2b6>
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	685b      	ldr	r3, [r3, #4]
 8005ea8:	2b0a      	cmp	r3, #10
 8005eaa:	d004      	beq.n	8005eb6 <HAL_TIM_ConfigClockSource+0x2b6>
 8005eac:	f640 718c 	movw	r1, #3980	; 0xf8c
 8005eb0:	480f      	ldr	r0, [pc, #60]	; (8005ef0 <HAL_TIM_ConfigClockSource+0x2f0>)
 8005eb2:	f7fb fe01 	bl	8001ab8 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8005eb6:	683b      	ldr	r3, [r7, #0]
 8005eb8:	68db      	ldr	r3, [r3, #12]
 8005eba:	2b0f      	cmp	r3, #15
 8005ebc:	d904      	bls.n	8005ec8 <HAL_TIM_ConfigClockSource+0x2c8>
 8005ebe:	f640 718d 	movw	r1, #3981	; 0xf8d
 8005ec2:	480b      	ldr	r0, [pc, #44]	; (8005ef0 <HAL_TIM_ConfigClockSource+0x2f0>)
 8005ec4:	f7fb fdf8 	bl	8001ab8 <assert_failed>
      TIM_ETR_SetConfig(htim->Instance,
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	6818      	ldr	r0, [r3, #0]
 8005ecc:	683b      	ldr	r3, [r7, #0]
 8005ece:	6899      	ldr	r1, [r3, #8]
 8005ed0:	683b      	ldr	r3, [r7, #0]
 8005ed2:	685a      	ldr	r2, [r3, #4]
 8005ed4:	683b      	ldr	r3, [r7, #0]
 8005ed6:	68db      	ldr	r3, [r3, #12]
 8005ed8:	f000 fcd0 	bl	800687c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	687a      	ldr	r2, [r7, #4]
 8005ee2:	6812      	ldr	r2, [r2, #0]
 8005ee4:	6892      	ldr	r2, [r2, #8]
 8005ee6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005eea:	609a      	str	r2, [r3, #8]
    break;
 8005eec:	e174      	b.n	80061d8 <HAL_TIM_ConfigClockSource+0x5d8>
 8005eee:	bf00      	nop
 8005ef0:	08007654 	.word	0x08007654
 8005ef4:	40012c00 	.word	0x40012c00
 8005ef8:	40000400 	.word	0x40000400
 8005efc:	40000800 	.word	0x40000800
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	4a90      	ldr	r2, [pc, #576]	; (8006148 <HAL_TIM_ConfigClockSource+0x548>)
 8005f06:	4293      	cmp	r3, r2
 8005f08:	d013      	beq.n	8005f32 <HAL_TIM_ConfigClockSource+0x332>
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f12:	d00e      	beq.n	8005f32 <HAL_TIM_ConfigClockSource+0x332>
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	4a8c      	ldr	r2, [pc, #560]	; (800614c <HAL_TIM_ConfigClockSource+0x54c>)
 8005f1a:	4293      	cmp	r3, r2
 8005f1c:	d009      	beq.n	8005f32 <HAL_TIM_ConfigClockSource+0x332>
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	4a8b      	ldr	r2, [pc, #556]	; (8006150 <HAL_TIM_ConfigClockSource+0x550>)
 8005f24:	4293      	cmp	r3, r2
 8005f26:	d004      	beq.n	8005f32 <HAL_TIM_ConfigClockSource+0x332>
 8005f28:	f640 719c 	movw	r1, #3996	; 0xf9c
 8005f2c:	4889      	ldr	r0, [pc, #548]	; (8006154 <HAL_TIM_ConfigClockSource+0x554>)
 8005f2e:	f7fb fdc3 	bl	8001ab8 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	685b      	ldr	r3, [r3, #4]
 8005f36:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005f3a:	d014      	beq.n	8005f66 <HAL_TIM_ConfigClockSource+0x366>
 8005f3c:	683b      	ldr	r3, [r7, #0]
 8005f3e:	685b      	ldr	r3, [r3, #4]
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d010      	beq.n	8005f66 <HAL_TIM_ConfigClockSource+0x366>
 8005f44:	683b      	ldr	r3, [r7, #0]
 8005f46:	685b      	ldr	r3, [r3, #4]
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d00c      	beq.n	8005f66 <HAL_TIM_ConfigClockSource+0x366>
 8005f4c:	683b      	ldr	r3, [r7, #0]
 8005f4e:	685b      	ldr	r3, [r3, #4]
 8005f50:	2b02      	cmp	r3, #2
 8005f52:	d008      	beq.n	8005f66 <HAL_TIM_ConfigClockSource+0x366>
 8005f54:	683b      	ldr	r3, [r7, #0]
 8005f56:	685b      	ldr	r3, [r3, #4]
 8005f58:	2b0a      	cmp	r3, #10
 8005f5a:	d004      	beq.n	8005f66 <HAL_TIM_ConfigClockSource+0x366>
 8005f5c:	f640 719f 	movw	r1, #3999	; 0xf9f
 8005f60:	487c      	ldr	r0, [pc, #496]	; (8006154 <HAL_TIM_ConfigClockSource+0x554>)
 8005f62:	f7fb fda9 	bl	8001ab8 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8005f66:	683b      	ldr	r3, [r7, #0]
 8005f68:	68db      	ldr	r3, [r3, #12]
 8005f6a:	2b0f      	cmp	r3, #15
 8005f6c:	d904      	bls.n	8005f78 <HAL_TIM_ConfigClockSource+0x378>
 8005f6e:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 8005f72:	4878      	ldr	r0, [pc, #480]	; (8006154 <HAL_TIM_ConfigClockSource+0x554>)
 8005f74:	f7fb fda0 	bl	8001ab8 <assert_failed>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	6818      	ldr	r0, [r3, #0]
 8005f7c:	683b      	ldr	r3, [r7, #0]
 8005f7e:	6859      	ldr	r1, [r3, #4]
 8005f80:	683b      	ldr	r3, [r7, #0]
 8005f82:	68db      	ldr	r3, [r3, #12]
 8005f84:	461a      	mov	r2, r3
 8005f86:	f000 fbf5 	bl	8006774 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	2150      	movs	r1, #80	; 0x50
 8005f90:	4618      	mov	r0, r3
 8005f92:	f000 fc54 	bl	800683e <TIM_ITRx_SetConfig>
    break;
 8005f96:	e11f      	b.n	80061d8 <HAL_TIM_ConfigClockSource+0x5d8>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	4a6a      	ldr	r2, [pc, #424]	; (8006148 <HAL_TIM_ConfigClockSource+0x548>)
 8005f9e:	4293      	cmp	r3, r2
 8005fa0:	d013      	beq.n	8005fca <HAL_TIM_ConfigClockSource+0x3ca>
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005faa:	d00e      	beq.n	8005fca <HAL_TIM_ConfigClockSource+0x3ca>
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	4a66      	ldr	r2, [pc, #408]	; (800614c <HAL_TIM_ConfigClockSource+0x54c>)
 8005fb2:	4293      	cmp	r3, r2
 8005fb4:	d009      	beq.n	8005fca <HAL_TIM_ConfigClockSource+0x3ca>
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	4a65      	ldr	r2, [pc, #404]	; (8006150 <HAL_TIM_ConfigClockSource+0x550>)
 8005fbc:	4293      	cmp	r3, r2
 8005fbe:	d004      	beq.n	8005fca <HAL_TIM_ConfigClockSource+0x3ca>
 8005fc0:	f640 71ab 	movw	r1, #4011	; 0xfab
 8005fc4:	4863      	ldr	r0, [pc, #396]	; (8006154 <HAL_TIM_ConfigClockSource+0x554>)
 8005fc6:	f7fb fd77 	bl	8001ab8 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8005fca:	683b      	ldr	r3, [r7, #0]
 8005fcc:	685b      	ldr	r3, [r3, #4]
 8005fce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005fd2:	d014      	beq.n	8005ffe <HAL_TIM_ConfigClockSource+0x3fe>
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	685b      	ldr	r3, [r3, #4]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d010      	beq.n	8005ffe <HAL_TIM_ConfigClockSource+0x3fe>
 8005fdc:	683b      	ldr	r3, [r7, #0]
 8005fde:	685b      	ldr	r3, [r3, #4]
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d00c      	beq.n	8005ffe <HAL_TIM_ConfigClockSource+0x3fe>
 8005fe4:	683b      	ldr	r3, [r7, #0]
 8005fe6:	685b      	ldr	r3, [r3, #4]
 8005fe8:	2b02      	cmp	r3, #2
 8005fea:	d008      	beq.n	8005ffe <HAL_TIM_ConfigClockSource+0x3fe>
 8005fec:	683b      	ldr	r3, [r7, #0]
 8005fee:	685b      	ldr	r3, [r3, #4]
 8005ff0:	2b0a      	cmp	r3, #10
 8005ff2:	d004      	beq.n	8005ffe <HAL_TIM_ConfigClockSource+0x3fe>
 8005ff4:	f640 71ae 	movw	r1, #4014	; 0xfae
 8005ff8:	4856      	ldr	r0, [pc, #344]	; (8006154 <HAL_TIM_ConfigClockSource+0x554>)
 8005ffa:	f7fb fd5d 	bl	8001ab8 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8005ffe:	683b      	ldr	r3, [r7, #0]
 8006000:	68db      	ldr	r3, [r3, #12]
 8006002:	2b0f      	cmp	r3, #15
 8006004:	d904      	bls.n	8006010 <HAL_TIM_ConfigClockSource+0x410>
 8006006:	f640 71af 	movw	r1, #4015	; 0xfaf
 800600a:	4852      	ldr	r0, [pc, #328]	; (8006154 <HAL_TIM_ConfigClockSource+0x554>)
 800600c:	f7fb fd54 	bl	8001ab8 <assert_failed>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	6818      	ldr	r0, [r3, #0]
 8006014:	683b      	ldr	r3, [r7, #0]
 8006016:	6859      	ldr	r1, [r3, #4]
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	68db      	ldr	r3, [r3, #12]
 800601c:	461a      	mov	r2, r3
 800601e:	f000 fbdb 	bl	80067d8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	2160      	movs	r1, #96	; 0x60
 8006028:	4618      	mov	r0, r3
 800602a:	f000 fc08 	bl	800683e <TIM_ITRx_SetConfig>
    break;
 800602e:	e0d3      	b.n	80061d8 <HAL_TIM_ConfigClockSource+0x5d8>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	4a44      	ldr	r2, [pc, #272]	; (8006148 <HAL_TIM_ConfigClockSource+0x548>)
 8006036:	4293      	cmp	r3, r2
 8006038:	d013      	beq.n	8006062 <HAL_TIM_ConfigClockSource+0x462>
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006042:	d00e      	beq.n	8006062 <HAL_TIM_ConfigClockSource+0x462>
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	4a40      	ldr	r2, [pc, #256]	; (800614c <HAL_TIM_ConfigClockSource+0x54c>)
 800604a:	4293      	cmp	r3, r2
 800604c:	d009      	beq.n	8006062 <HAL_TIM_ConfigClockSource+0x462>
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	4a3f      	ldr	r2, [pc, #252]	; (8006150 <HAL_TIM_ConfigClockSource+0x550>)
 8006054:	4293      	cmp	r3, r2
 8006056:	d004      	beq.n	8006062 <HAL_TIM_ConfigClockSource+0x462>
 8006058:	f640 71ba 	movw	r1, #4026	; 0xfba
 800605c:	483d      	ldr	r0, [pc, #244]	; (8006154 <HAL_TIM_ConfigClockSource+0x554>)
 800605e:	f7fb fd2b 	bl	8001ab8 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8006062:	683b      	ldr	r3, [r7, #0]
 8006064:	685b      	ldr	r3, [r3, #4]
 8006066:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800606a:	d014      	beq.n	8006096 <HAL_TIM_ConfigClockSource+0x496>
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	685b      	ldr	r3, [r3, #4]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d010      	beq.n	8006096 <HAL_TIM_ConfigClockSource+0x496>
 8006074:	683b      	ldr	r3, [r7, #0]
 8006076:	685b      	ldr	r3, [r3, #4]
 8006078:	2b00      	cmp	r3, #0
 800607a:	d00c      	beq.n	8006096 <HAL_TIM_ConfigClockSource+0x496>
 800607c:	683b      	ldr	r3, [r7, #0]
 800607e:	685b      	ldr	r3, [r3, #4]
 8006080:	2b02      	cmp	r3, #2
 8006082:	d008      	beq.n	8006096 <HAL_TIM_ConfigClockSource+0x496>
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	685b      	ldr	r3, [r3, #4]
 8006088:	2b0a      	cmp	r3, #10
 800608a:	d004      	beq.n	8006096 <HAL_TIM_ConfigClockSource+0x496>
 800608c:	f640 71bd 	movw	r1, #4029	; 0xfbd
 8006090:	4830      	ldr	r0, [pc, #192]	; (8006154 <HAL_TIM_ConfigClockSource+0x554>)
 8006092:	f7fb fd11 	bl	8001ab8 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	68db      	ldr	r3, [r3, #12]
 800609a:	2b0f      	cmp	r3, #15
 800609c:	d904      	bls.n	80060a8 <HAL_TIM_ConfigClockSource+0x4a8>
 800609e:	f640 71be 	movw	r1, #4030	; 0xfbe
 80060a2:	482c      	ldr	r0, [pc, #176]	; (8006154 <HAL_TIM_ConfigClockSource+0x554>)
 80060a4:	f7fb fd08 	bl	8001ab8 <assert_failed>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	6818      	ldr	r0, [r3, #0]
 80060ac:	683b      	ldr	r3, [r7, #0]
 80060ae:	6859      	ldr	r1, [r3, #4]
 80060b0:	683b      	ldr	r3, [r7, #0]
 80060b2:	68db      	ldr	r3, [r3, #12]
 80060b4:	461a      	mov	r2, r3
 80060b6:	f000 fb5d 	bl	8006774 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	2140      	movs	r1, #64	; 0x40
 80060c0:	4618      	mov	r0, r3
 80060c2:	f000 fbbc 	bl	800683e <TIM_ITRx_SetConfig>
    break;
 80060c6:	e087      	b.n	80061d8 <HAL_TIM_ConfigClockSource+0x5d8>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	4a1e      	ldr	r2, [pc, #120]	; (8006148 <HAL_TIM_ConfigClockSource+0x548>)
 80060ce:	4293      	cmp	r3, r2
 80060d0:	d013      	beq.n	80060fa <HAL_TIM_ConfigClockSource+0x4fa>
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060da:	d00e      	beq.n	80060fa <HAL_TIM_ConfigClockSource+0x4fa>
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	4a1a      	ldr	r2, [pc, #104]	; (800614c <HAL_TIM_ConfigClockSource+0x54c>)
 80060e2:	4293      	cmp	r3, r2
 80060e4:	d009      	beq.n	80060fa <HAL_TIM_ConfigClockSource+0x4fa>
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	4a19      	ldr	r2, [pc, #100]	; (8006150 <HAL_TIM_ConfigClockSource+0x550>)
 80060ec:	4293      	cmp	r3, r2
 80060ee:	d004      	beq.n	80060fa <HAL_TIM_ConfigClockSource+0x4fa>
 80060f0:	f640 71c9 	movw	r1, #4041	; 0xfc9
 80060f4:	4817      	ldr	r0, [pc, #92]	; (8006154 <HAL_TIM_ConfigClockSource+0x554>)
 80060f6:	f7fb fcdf 	bl	8001ab8 <assert_failed>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	2100      	movs	r1, #0
 8006100:	4618      	mov	r0, r3
 8006102:	f000 fb9c 	bl	800683e <TIM_ITRx_SetConfig>
    break;
 8006106:	e067      	b.n	80061d8 <HAL_TIM_ConfigClockSource+0x5d8>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	4a0e      	ldr	r2, [pc, #56]	; (8006148 <HAL_TIM_ConfigClockSource+0x548>)
 800610e:	4293      	cmp	r3, r2
 8006110:	d013      	beq.n	800613a <HAL_TIM_ConfigClockSource+0x53a>
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800611a:	d00e      	beq.n	800613a <HAL_TIM_ConfigClockSource+0x53a>
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	4a0a      	ldr	r2, [pc, #40]	; (800614c <HAL_TIM_ConfigClockSource+0x54c>)
 8006122:	4293      	cmp	r3, r2
 8006124:	d009      	beq.n	800613a <HAL_TIM_ConfigClockSource+0x53a>
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	4a09      	ldr	r2, [pc, #36]	; (8006150 <HAL_TIM_ConfigClockSource+0x550>)
 800612c:	4293      	cmp	r3, r2
 800612e:	d004      	beq.n	800613a <HAL_TIM_ConfigClockSource+0x53a>
 8006130:	f640 71d1 	movw	r1, #4049	; 0xfd1
 8006134:	4807      	ldr	r0, [pc, #28]	; (8006154 <HAL_TIM_ConfigClockSource+0x554>)
 8006136:	f7fb fcbf 	bl	8001ab8 <assert_failed>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	2110      	movs	r1, #16
 8006140:	4618      	mov	r0, r3
 8006142:	f000 fb7c 	bl	800683e <TIM_ITRx_SetConfig>
    break;
 8006146:	e047      	b.n	80061d8 <HAL_TIM_ConfigClockSource+0x5d8>
 8006148:	40012c00 	.word	0x40012c00
 800614c:	40000400 	.word	0x40000400
 8006150:	40000800 	.word	0x40000800
 8006154:	08007654 	.word	0x08007654
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	4a25      	ldr	r2, [pc, #148]	; (80061f4 <HAL_TIM_ConfigClockSource+0x5f4>)
 800615e:	4293      	cmp	r3, r2
 8006160:	d013      	beq.n	800618a <HAL_TIM_ConfigClockSource+0x58a>
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800616a:	d00e      	beq.n	800618a <HAL_TIM_ConfigClockSource+0x58a>
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	4a21      	ldr	r2, [pc, #132]	; (80061f8 <HAL_TIM_ConfigClockSource+0x5f8>)
 8006172:	4293      	cmp	r3, r2
 8006174:	d009      	beq.n	800618a <HAL_TIM_ConfigClockSource+0x58a>
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	4a20      	ldr	r2, [pc, #128]	; (80061fc <HAL_TIM_ConfigClockSource+0x5fc>)
 800617c:	4293      	cmp	r3, r2
 800617e:	d004      	beq.n	800618a <HAL_TIM_ConfigClockSource+0x58a>
 8006180:	f640 71d9 	movw	r1, #4057	; 0xfd9
 8006184:	481e      	ldr	r0, [pc, #120]	; (8006200 <HAL_TIM_ConfigClockSource+0x600>)
 8006186:	f7fb fc97 	bl	8001ab8 <assert_failed>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	2120      	movs	r1, #32
 8006190:	4618      	mov	r0, r3
 8006192:	f000 fb54 	bl	800683e <TIM_ITRx_SetConfig>
    break;
 8006196:	e01f      	b.n	80061d8 <HAL_TIM_ConfigClockSource+0x5d8>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	4a15      	ldr	r2, [pc, #84]	; (80061f4 <HAL_TIM_ConfigClockSource+0x5f4>)
 800619e:	4293      	cmp	r3, r2
 80061a0:	d013      	beq.n	80061ca <HAL_TIM_ConfigClockSource+0x5ca>
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061aa:	d00e      	beq.n	80061ca <HAL_TIM_ConfigClockSource+0x5ca>
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	4a11      	ldr	r2, [pc, #68]	; (80061f8 <HAL_TIM_ConfigClockSource+0x5f8>)
 80061b2:	4293      	cmp	r3, r2
 80061b4:	d009      	beq.n	80061ca <HAL_TIM_ConfigClockSource+0x5ca>
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	4a10      	ldr	r2, [pc, #64]	; (80061fc <HAL_TIM_ConfigClockSource+0x5fc>)
 80061bc:	4293      	cmp	r3, r2
 80061be:	d004      	beq.n	80061ca <HAL_TIM_ConfigClockSource+0x5ca>
 80061c0:	f640 71e1 	movw	r1, #4065	; 0xfe1
 80061c4:	480e      	ldr	r0, [pc, #56]	; (8006200 <HAL_TIM_ConfigClockSource+0x600>)
 80061c6:	f7fb fc77 	bl	8001ab8 <assert_failed>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	2130      	movs	r1, #48	; 0x30
 80061d0:	4618      	mov	r0, r3
 80061d2:	f000 fb34 	bl	800683e <TIM_ITRx_SetConfig>
    break;
 80061d6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2201      	movs	r2, #1
 80061dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2200      	movs	r2, #0
 80061e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80061e8:	2300      	movs	r3, #0
}
 80061ea:	4618      	mov	r0, r3
 80061ec:	3710      	adds	r7, #16
 80061ee:	46bd      	mov	sp, r7
 80061f0:	bd80      	pop	{r7, pc}
 80061f2:	bf00      	nop
 80061f4:	40012c00 	.word	0x40012c00
 80061f8:	40000400 	.word	0x40000400
 80061fc:	40000800 	.word	0x40000800
 8006200:	08007654 	.word	0x08007654

08006204 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim : TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006204:	b480      	push	{r7}
 8006206:	b083      	sub	sp, #12
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800620c:	bf00      	nop
 800620e:	370c      	adds	r7, #12
 8006210:	46bd      	mov	sp, r7
 8006212:	bc80      	pop	{r7}
 8006214:	4770      	bx	lr

08006216 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non blocking mode 
  * @param  htim : TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006216:	b480      	push	{r7}
 8006218:	b083      	sub	sp, #12
 800621a:	af00      	add	r7, sp, #0
 800621c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800621e:	bf00      	nop
 8006220:	370c      	adds	r7, #12
 8006222:	46bd      	mov	sp, r7
 8006224:	bc80      	pop	{r7}
 8006226:	4770      	bx	lr

08006228 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006228:	b480      	push	{r7}
 800622a:	b083      	sub	sp, #12
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006230:	bf00      	nop
 8006232:	370c      	adds	r7, #12
 8006234:	46bd      	mov	sp, r7
 8006236:	bc80      	pop	{r7}
 8006238:	4770      	bx	lr

0800623a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800623a:	b480      	push	{r7}
 800623c:	b083      	sub	sp, #12
 800623e:	af00      	add	r7, sp, #0
 8006240:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006242:	bf00      	nop
 8006244:	370c      	adds	r7, #12
 8006246:	46bd      	mov	sp, r7
 8006248:	bc80      	pop	{r7}
 800624a:	4770      	bx	lr

0800624c <TIM_Base_SetConfig>:
  * @param  TIMx : TIM periheral
  * @param  Structure : TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800624c:	b480      	push	{r7}
 800624e:	b085      	sub	sp, #20
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
 8006254:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 8006256:	2300      	movs	r3, #0
 8006258:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	4a2a      	ldr	r2, [pc, #168]	; (800630c <TIM_Base_SetConfig+0xc0>)
 8006264:	4293      	cmp	r3, r2
 8006266:	d00b      	beq.n	8006280 <TIM_Base_SetConfig+0x34>
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800626e:	d007      	beq.n	8006280 <TIM_Base_SetConfig+0x34>
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	4a27      	ldr	r2, [pc, #156]	; (8006310 <TIM_Base_SetConfig+0xc4>)
 8006274:	4293      	cmp	r3, r2
 8006276:	d003      	beq.n	8006280 <TIM_Base_SetConfig+0x34>
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	4a26      	ldr	r2, [pc, #152]	; (8006314 <TIM_Base_SetConfig+0xc8>)
 800627c:	4293      	cmp	r3, r2
 800627e:	d108      	bne.n	8006292 <TIM_Base_SetConfig+0x46>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006286:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006288:	683b      	ldr	r3, [r7, #0]
 800628a:	685b      	ldr	r3, [r3, #4]
 800628c:	68fa      	ldr	r2, [r7, #12]
 800628e:	4313      	orrs	r3, r2
 8006290:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	4a1d      	ldr	r2, [pc, #116]	; (800630c <TIM_Base_SetConfig+0xc0>)
 8006296:	4293      	cmp	r3, r2
 8006298:	d00b      	beq.n	80062b2 <TIM_Base_SetConfig+0x66>
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80062a0:	d007      	beq.n	80062b2 <TIM_Base_SetConfig+0x66>
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	4a1a      	ldr	r2, [pc, #104]	; (8006310 <TIM_Base_SetConfig+0xc4>)
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d003      	beq.n	80062b2 <TIM_Base_SetConfig+0x66>
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	4a19      	ldr	r2, [pc, #100]	; (8006314 <TIM_Base_SetConfig+0xc8>)
 80062ae:	4293      	cmp	r3, r2
 80062b0:	d108      	bne.n	80062c4 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80062b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80062ba:	683b      	ldr	r3, [r7, #0]
 80062bc:	68db      	ldr	r3, [r3, #12]
 80062be:	68fa      	ldr	r2, [r7, #12]
 80062c0:	4313      	orrs	r3, r2
 80062c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  tmpcr1 &= ~TIM_CR1_ARPE;
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80062ca:	60fb      	str	r3, [r7, #12]
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 80062cc:	683b      	ldr	r3, [r7, #0]
 80062ce:	695b      	ldr	r3, [r3, #20]
 80062d0:	68fa      	ldr	r2, [r7, #12]
 80062d2:	4313      	orrs	r3, r2
 80062d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	68fa      	ldr	r2, [r7, #12]
 80062da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80062dc:	683b      	ldr	r3, [r7, #0]
 80062de:	689a      	ldr	r2, [r3, #8]
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80062e4:	683b      	ldr	r3, [r7, #0]
 80062e6:	681a      	ldr	r2, [r3, #0]
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	4a07      	ldr	r2, [pc, #28]	; (800630c <TIM_Base_SetConfig+0xc0>)
 80062f0:	4293      	cmp	r3, r2
 80062f2:	d103      	bne.n	80062fc <TIM_Base_SetConfig+0xb0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80062f4:	683b      	ldr	r3, [r7, #0]
 80062f6:	691a      	ldr	r2, [r3, #16]
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2201      	movs	r2, #1
 8006300:	615a      	str	r2, [r3, #20]
}
 8006302:	bf00      	nop
 8006304:	3714      	adds	r7, #20
 8006306:	46bd      	mov	sp, r7
 8006308:	bc80      	pop	{r7}
 800630a:	4770      	bx	lr
 800630c:	40012c00 	.word	0x40012c00
 8006310:	40000400 	.word	0x40000400
 8006314:	40000800 	.word	0x40000800

08006318 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006318:	b580      	push	{r7, lr}
 800631a:	b086      	sub	sp, #24
 800631c:	af00      	add	r7, sp, #0
 800631e:	6078      	str	r0, [r7, #4]
 8006320:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8006322:	2300      	movs	r3, #0
 8006324:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8006326:	2300      	movs	r3, #0
 8006328:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 800632a:	2300      	movs	r3, #0
 800632c:	613b      	str	r3, [r7, #16]

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	6a1b      	ldr	r3, [r3, #32]
 8006332:	f023 0201 	bic.w	r2, r3, #1
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	6a1b      	ldr	r3, [r3, #32]
 800633e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	685b      	ldr	r3, [r3, #4]
 8006344:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	699b      	ldr	r3, [r3, #24]
 800634a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006352:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	f023 0303 	bic.w	r3, r3, #3
 800635a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800635c:	683b      	ldr	r3, [r7, #0]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	68fa      	ldr	r2, [r7, #12]
 8006362:	4313      	orrs	r3, r2
 8006364:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006366:	697b      	ldr	r3, [r7, #20]
 8006368:	f023 0302 	bic.w	r3, r3, #2
 800636c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	689b      	ldr	r3, [r3, #8]
 8006372:	697a      	ldr	r2, [r7, #20]
 8006374:	4313      	orrs	r3, r2
 8006376:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	4a30      	ldr	r2, [pc, #192]	; (800643c <TIM_OC1_SetConfig+0x124>)
 800637c:	4293      	cmp	r3, r2
 800637e:	d119      	bne.n	80063b4 <TIM_OC1_SetConfig+0x9c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8006380:	683b      	ldr	r3, [r7, #0]
 8006382:	68db      	ldr	r3, [r3, #12]
 8006384:	2b00      	cmp	r3, #0
 8006386:	d008      	beq.n	800639a <TIM_OC1_SetConfig+0x82>
 8006388:	683b      	ldr	r3, [r7, #0]
 800638a:	68db      	ldr	r3, [r3, #12]
 800638c:	2b08      	cmp	r3, #8
 800638e:	d004      	beq.n	800639a <TIM_OC1_SetConfig+0x82>
 8006390:	f241 2127 	movw	r1, #4647	; 0x1227
 8006394:	482a      	ldr	r0, [pc, #168]	; (8006440 <TIM_OC1_SetConfig+0x128>)
 8006396:	f7fb fb8f 	bl	8001ab8 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800639a:	697b      	ldr	r3, [r7, #20]
 800639c:	f023 0308 	bic.w	r3, r3, #8
 80063a0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80063a2:	683b      	ldr	r3, [r7, #0]
 80063a4:	68db      	ldr	r3, [r3, #12]
 80063a6:	697a      	ldr	r2, [r7, #20]
 80063a8:	4313      	orrs	r3, r2
 80063aa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80063ac:	697b      	ldr	r3, [r7, #20]
 80063ae:	f023 0304 	bic.w	r3, r3, #4
 80063b2:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	4a21      	ldr	r2, [pc, #132]	; (800643c <TIM_OC1_SetConfig+0x124>)
 80063b8:	4293      	cmp	r3, r2
 80063ba:	d12d      	bne.n	8006418 <TIM_OC1_SetConfig+0x100>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80063bc:	683b      	ldr	r3, [r7, #0]
 80063be:	699b      	ldr	r3, [r3, #24]
 80063c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80063c4:	d008      	beq.n	80063d8 <TIM_OC1_SetConfig+0xc0>
 80063c6:	683b      	ldr	r3, [r7, #0]
 80063c8:	699b      	ldr	r3, [r3, #24]
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d004      	beq.n	80063d8 <TIM_OC1_SetConfig+0xc0>
 80063ce:	f241 2134 	movw	r1, #4660	; 0x1234
 80063d2:	481b      	ldr	r0, [pc, #108]	; (8006440 <TIM_OC1_SetConfig+0x128>)
 80063d4:	f7fb fb70 	bl	8001ab8 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 80063d8:	683b      	ldr	r3, [r7, #0]
 80063da:	695b      	ldr	r3, [r3, #20]
 80063dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80063e0:	d008      	beq.n	80063f4 <TIM_OC1_SetConfig+0xdc>
 80063e2:	683b      	ldr	r3, [r7, #0]
 80063e4:	695b      	ldr	r3, [r3, #20]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d004      	beq.n	80063f4 <TIM_OC1_SetConfig+0xdc>
 80063ea:	f241 2135 	movw	r1, #4661	; 0x1235
 80063ee:	4814      	ldr	r0, [pc, #80]	; (8006440 <TIM_OC1_SetConfig+0x128>)
 80063f0:	f7fb fb62 	bl	8001ab8 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80063f4:	693b      	ldr	r3, [r7, #16]
 80063f6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80063fa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80063fc:	693b      	ldr	r3, [r7, #16]
 80063fe:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006402:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006404:	683b      	ldr	r3, [r7, #0]
 8006406:	695b      	ldr	r3, [r3, #20]
 8006408:	693a      	ldr	r2, [r7, #16]
 800640a:	4313      	orrs	r3, r2
 800640c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800640e:	683b      	ldr	r3, [r7, #0]
 8006410:	699b      	ldr	r3, [r3, #24]
 8006412:	693a      	ldr	r2, [r7, #16]
 8006414:	4313      	orrs	r3, r2
 8006416:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	693a      	ldr	r2, [r7, #16]
 800641c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	68fa      	ldr	r2, [r7, #12]
 8006422:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006424:	683b      	ldr	r3, [r7, #0]
 8006426:	685a      	ldr	r2, [r3, #4]
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	697a      	ldr	r2, [r7, #20]
 8006430:	621a      	str	r2, [r3, #32]
}
 8006432:	bf00      	nop
 8006434:	3718      	adds	r7, #24
 8006436:	46bd      	mov	sp, r7
 8006438:	bd80      	pop	{r7, pc}
 800643a:	bf00      	nop
 800643c:	40012c00 	.word	0x40012c00
 8006440:	08007654 	.word	0x08007654

08006444 <TIM_OC2_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006444:	b580      	push	{r7, lr}
 8006446:	b086      	sub	sp, #24
 8006448:	af00      	add	r7, sp, #0
 800644a:	6078      	str	r0, [r7, #4]
 800644c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800644e:	2300      	movs	r3, #0
 8006450:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8006452:	2300      	movs	r3, #0
 8006454:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8006456:	2300      	movs	r3, #0
 8006458:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	6a1b      	ldr	r3, [r3, #32]
 800645e:	f023 0210 	bic.w	r2, r3, #16
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	6a1b      	ldr	r3, [r3, #32]
 800646a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	685b      	ldr	r3, [r3, #4]
 8006470:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	699b      	ldr	r3, [r3, #24]
 8006476:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800647e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006486:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006488:	683b      	ldr	r3, [r7, #0]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	021b      	lsls	r3, r3, #8
 800648e:	68fa      	ldr	r2, [r7, #12]
 8006490:	4313      	orrs	r3, r2
 8006492:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006494:	697b      	ldr	r3, [r7, #20]
 8006496:	f023 0320 	bic.w	r3, r3, #32
 800649a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800649c:	683b      	ldr	r3, [r7, #0]
 800649e:	689b      	ldr	r3, [r3, #8]
 80064a0:	011b      	lsls	r3, r3, #4
 80064a2:	697a      	ldr	r2, [r7, #20]
 80064a4:	4313      	orrs	r3, r2
 80064a6:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	4a31      	ldr	r2, [pc, #196]	; (8006570 <TIM_OC2_SetConfig+0x12c>)
 80064ac:	4293      	cmp	r3, r2
 80064ae:	d11a      	bne.n	80064e6 <TIM_OC2_SetConfig+0xa2>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 80064b0:	683b      	ldr	r3, [r7, #0]
 80064b2:	68db      	ldr	r3, [r3, #12]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d008      	beq.n	80064ca <TIM_OC2_SetConfig+0x86>
 80064b8:	683b      	ldr	r3, [r7, #0]
 80064ba:	68db      	ldr	r3, [r3, #12]
 80064bc:	2b08      	cmp	r3, #8
 80064be:	d004      	beq.n	80064ca <TIM_OC2_SetConfig+0x86>
 80064c0:	f241 2171 	movw	r1, #4721	; 0x1271
 80064c4:	482b      	ldr	r0, [pc, #172]	; (8006574 <TIM_OC2_SetConfig+0x130>)
 80064c6:	f7fb faf7 	bl	8001ab8 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80064ca:	697b      	ldr	r3, [r7, #20]
 80064cc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80064d0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80064d2:	683b      	ldr	r3, [r7, #0]
 80064d4:	68db      	ldr	r3, [r3, #12]
 80064d6:	011b      	lsls	r3, r3, #4
 80064d8:	697a      	ldr	r2, [r7, #20]
 80064da:	4313      	orrs	r3, r2
 80064dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80064de:	697b      	ldr	r3, [r7, #20]
 80064e0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80064e4:	617b      	str	r3, [r7, #20]

  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	4a21      	ldr	r2, [pc, #132]	; (8006570 <TIM_OC2_SetConfig+0x12c>)
 80064ea:	4293      	cmp	r3, r2
 80064ec:	d12f      	bne.n	800654e <TIM_OC2_SetConfig+0x10a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80064ee:	683b      	ldr	r3, [r7, #0]
 80064f0:	699b      	ldr	r3, [r3, #24]
 80064f2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80064f6:	d008      	beq.n	800650a <TIM_OC2_SetConfig+0xc6>
 80064f8:	683b      	ldr	r3, [r7, #0]
 80064fa:	699b      	ldr	r3, [r3, #24]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d004      	beq.n	800650a <TIM_OC2_SetConfig+0xc6>
 8006500:	f241 217f 	movw	r1, #4735	; 0x127f
 8006504:	481b      	ldr	r0, [pc, #108]	; (8006574 <TIM_OC2_SetConfig+0x130>)
 8006506:	f7fb fad7 	bl	8001ab8 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800650a:	683b      	ldr	r3, [r7, #0]
 800650c:	695b      	ldr	r3, [r3, #20]
 800650e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006512:	d008      	beq.n	8006526 <TIM_OC2_SetConfig+0xe2>
 8006514:	683b      	ldr	r3, [r7, #0]
 8006516:	695b      	ldr	r3, [r3, #20]
 8006518:	2b00      	cmp	r3, #0
 800651a:	d004      	beq.n	8006526 <TIM_OC2_SetConfig+0xe2>
 800651c:	f44f 5194 	mov.w	r1, #4736	; 0x1280
 8006520:	4814      	ldr	r0, [pc, #80]	; (8006574 <TIM_OC2_SetConfig+0x130>)
 8006522:	f7fb fac9 	bl	8001ab8 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006526:	693b      	ldr	r3, [r7, #16]
 8006528:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800652c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800652e:	693b      	ldr	r3, [r7, #16]
 8006530:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006534:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 8006536:	683b      	ldr	r3, [r7, #0]
 8006538:	695b      	ldr	r3, [r3, #20]
 800653a:	009b      	lsls	r3, r3, #2
 800653c:	693a      	ldr	r2, [r7, #16]
 800653e:	4313      	orrs	r3, r2
 8006540:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8006542:	683b      	ldr	r3, [r7, #0]
 8006544:	699b      	ldr	r3, [r3, #24]
 8006546:	009b      	lsls	r3, r3, #2
 8006548:	693a      	ldr	r2, [r7, #16]
 800654a:	4313      	orrs	r3, r2
 800654c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	693a      	ldr	r2, [r7, #16]
 8006552:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	68fa      	ldr	r2, [r7, #12]
 8006558:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800655a:	683b      	ldr	r3, [r7, #0]
 800655c:	685a      	ldr	r2, [r3, #4]
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	697a      	ldr	r2, [r7, #20]
 8006566:	621a      	str	r2, [r3, #32]
}
 8006568:	bf00      	nop
 800656a:	3718      	adds	r7, #24
 800656c:	46bd      	mov	sp, r7
 800656e:	bd80      	pop	{r7, pc}
 8006570:	40012c00 	.word	0x40012c00
 8006574:	08007654 	.word	0x08007654

08006578 <TIM_OC3_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b086      	sub	sp, #24
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
 8006580:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8006582:	2300      	movs	r3, #0
 8006584:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8006586:	2300      	movs	r3, #0
 8006588:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 800658a:	2300      	movs	r3, #0
 800658c:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6a1b      	ldr	r3, [r3, #32]
 8006592:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6a1b      	ldr	r3, [r3, #32]
 800659e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	685b      	ldr	r3, [r3, #4]
 80065a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	69db      	ldr	r3, [r3, #28]
 80065aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80065b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	f023 0303 	bic.w	r3, r3, #3
 80065ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80065bc:	683b      	ldr	r3, [r7, #0]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	68fa      	ldr	r2, [r7, #12]
 80065c2:	4313      	orrs	r3, r2
 80065c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80065c6:	697b      	ldr	r3, [r7, #20]
 80065c8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80065cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80065ce:	683b      	ldr	r3, [r7, #0]
 80065d0:	689b      	ldr	r3, [r3, #8]
 80065d2:	021b      	lsls	r3, r3, #8
 80065d4:	697a      	ldr	r2, [r7, #20]
 80065d6:	4313      	orrs	r3, r2
 80065d8:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	4a31      	ldr	r2, [pc, #196]	; (80066a4 <TIM_OC3_SetConfig+0x12c>)
 80065de:	4293      	cmp	r3, r2
 80065e0:	d11a      	bne.n	8006618 <TIM_OC3_SetConfig+0xa0>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 80065e2:	683b      	ldr	r3, [r7, #0]
 80065e4:	68db      	ldr	r3, [r3, #12]
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d008      	beq.n	80065fc <TIM_OC3_SetConfig+0x84>
 80065ea:	683b      	ldr	r3, [r7, #0]
 80065ec:	68db      	ldr	r3, [r3, #12]
 80065ee:	2b08      	cmp	r3, #8
 80065f0:	d004      	beq.n	80065fc <TIM_OC3_SetConfig+0x84>
 80065f2:	f241 21bc 	movw	r1, #4796	; 0x12bc
 80065f6:	482c      	ldr	r0, [pc, #176]	; (80066a8 <TIM_OC3_SetConfig+0x130>)
 80065f8:	f7fb fa5e 	bl	8001ab8 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80065fc:	697b      	ldr	r3, [r7, #20]
 80065fe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006602:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	68db      	ldr	r3, [r3, #12]
 8006608:	021b      	lsls	r3, r3, #8
 800660a:	697a      	ldr	r2, [r7, #20]
 800660c:	4313      	orrs	r3, r2
 800660e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006610:	697b      	ldr	r3, [r7, #20]
 8006612:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006616:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	4a22      	ldr	r2, [pc, #136]	; (80066a4 <TIM_OC3_SetConfig+0x12c>)
 800661c:	4293      	cmp	r3, r2
 800661e:	d12f      	bne.n	8006680 <TIM_OC3_SetConfig+0x108>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8006620:	683b      	ldr	r3, [r7, #0]
 8006622:	699b      	ldr	r3, [r3, #24]
 8006624:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006628:	d008      	beq.n	800663c <TIM_OC3_SetConfig+0xc4>
 800662a:	683b      	ldr	r3, [r7, #0]
 800662c:	699b      	ldr	r3, [r3, #24]
 800662e:	2b00      	cmp	r3, #0
 8006630:	d004      	beq.n	800663c <TIM_OC3_SetConfig+0xc4>
 8006632:	f241 21c9 	movw	r1, #4809	; 0x12c9
 8006636:	481c      	ldr	r0, [pc, #112]	; (80066a8 <TIM_OC3_SetConfig+0x130>)
 8006638:	f7fb fa3e 	bl	8001ab8 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800663c:	683b      	ldr	r3, [r7, #0]
 800663e:	695b      	ldr	r3, [r3, #20]
 8006640:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006644:	d008      	beq.n	8006658 <TIM_OC3_SetConfig+0xe0>
 8006646:	683b      	ldr	r3, [r7, #0]
 8006648:	695b      	ldr	r3, [r3, #20]
 800664a:	2b00      	cmp	r3, #0
 800664c:	d004      	beq.n	8006658 <TIM_OC3_SetConfig+0xe0>
 800664e:	f241 21ca 	movw	r1, #4810	; 0x12ca
 8006652:	4815      	ldr	r0, [pc, #84]	; (80066a8 <TIM_OC3_SetConfig+0x130>)
 8006654:	f7fb fa30 	bl	8001ab8 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006658:	693b      	ldr	r3, [r7, #16]
 800665a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800665e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006660:	693b      	ldr	r3, [r7, #16]
 8006662:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006666:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006668:	683b      	ldr	r3, [r7, #0]
 800666a:	695b      	ldr	r3, [r3, #20]
 800666c:	011b      	lsls	r3, r3, #4
 800666e:	693a      	ldr	r2, [r7, #16]
 8006670:	4313      	orrs	r3, r2
 8006672:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006674:	683b      	ldr	r3, [r7, #0]
 8006676:	699b      	ldr	r3, [r3, #24]
 8006678:	011b      	lsls	r3, r3, #4
 800667a:	693a      	ldr	r2, [r7, #16]
 800667c:	4313      	orrs	r3, r2
 800667e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	693a      	ldr	r2, [r7, #16]
 8006684:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	68fa      	ldr	r2, [r7, #12]
 800668a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800668c:	683b      	ldr	r3, [r7, #0]
 800668e:	685a      	ldr	r2, [r3, #4]
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	697a      	ldr	r2, [r7, #20]
 8006698:	621a      	str	r2, [r3, #32]
}
 800669a:	bf00      	nop
 800669c:	3718      	adds	r7, #24
 800669e:	46bd      	mov	sp, r7
 80066a0:	bd80      	pop	{r7, pc}
 80066a2:	bf00      	nop
 80066a4:	40012c00 	.word	0x40012c00
 80066a8:	08007654 	.word	0x08007654

080066ac <TIM_OC4_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80066ac:	b580      	push	{r7, lr}
 80066ae:	b086      	sub	sp, #24
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	6078      	str	r0, [r7, #4]
 80066b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80066b6:	2300      	movs	r3, #0
 80066b8:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 80066ba:	2300      	movs	r3, #0
 80066bc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U;
 80066be:	2300      	movs	r3, #0
 80066c0:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	6a1b      	ldr	r3, [r3, #32]
 80066c6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	6a1b      	ldr	r3, [r3, #32]
 80066d2:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	685b      	ldr	r3, [r3, #4]
 80066d8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	69db      	ldr	r3, [r3, #28]
 80066de:	613b      	str	r3, [r7, #16]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80066e0:	693b      	ldr	r3, [r7, #16]
 80066e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80066e6:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80066e8:	693b      	ldr	r3, [r7, #16]
 80066ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80066ee:	613b      	str	r3, [r7, #16]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80066f0:	683b      	ldr	r3, [r7, #0]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	021b      	lsls	r3, r3, #8
 80066f6:	693a      	ldr	r2, [r7, #16]
 80066f8:	4313      	orrs	r3, r2
 80066fa:	613b      	str	r3, [r7, #16]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006702:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006704:	683b      	ldr	r3, [r7, #0]
 8006706:	689b      	ldr	r3, [r3, #8]
 8006708:	031b      	lsls	r3, r3, #12
 800670a:	68fa      	ldr	r2, [r7, #12]
 800670c:	4313      	orrs	r3, r2
 800670e:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	4a16      	ldr	r2, [pc, #88]	; (800676c <TIM_OC4_SetConfig+0xc0>)
 8006714:	4293      	cmp	r3, r2
 8006716:	d117      	bne.n	8006748 <TIM_OC4_SetConfig+0x9c>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8006718:	683b      	ldr	r3, [r7, #0]
 800671a:	695b      	ldr	r3, [r3, #20]
 800671c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006720:	d008      	beq.n	8006734 <TIM_OC4_SetConfig+0x88>
 8006722:	683b      	ldr	r3, [r7, #0]
 8006724:	695b      	ldr	r3, [r3, #20]
 8006726:	2b00      	cmp	r3, #0
 8006728:	d004      	beq.n	8006734 <TIM_OC4_SetConfig+0x88>
 800672a:	f241 3107 	movw	r1, #4871	; 0x1307
 800672e:	4810      	ldr	r0, [pc, #64]	; (8006770 <TIM_OC4_SetConfig+0xc4>)
 8006730:	f7fb f9c2 	bl	8001ab8 <assert_failed>

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006734:	697b      	ldr	r3, [r7, #20]
 8006736:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800673a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 800673c:	683b      	ldr	r3, [r7, #0]
 800673e:	695b      	ldr	r3, [r3, #20]
 8006740:	019b      	lsls	r3, r3, #6
 8006742:	697a      	ldr	r2, [r7, #20]
 8006744:	4313      	orrs	r3, r2
 8006746:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	697a      	ldr	r2, [r7, #20]
 800674c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	693a      	ldr	r2, [r7, #16]
 8006752:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006754:	683b      	ldr	r3, [r7, #0]
 8006756:	685a      	ldr	r2, [r3, #4]
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	68fa      	ldr	r2, [r7, #12]
 8006760:	621a      	str	r2, [r3, #32]
}
 8006762:	bf00      	nop
 8006764:	3718      	adds	r7, #24
 8006766:	46bd      	mov	sp, r7
 8006768:	bd80      	pop	{r7, pc}
 800676a:	bf00      	nop
 800676c:	40012c00 	.word	0x40012c00
 8006770:	08007654 	.word	0x08007654

08006774 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006774:	b480      	push	{r7}
 8006776:	b087      	sub	sp, #28
 8006778:	af00      	add	r7, sp, #0
 800677a:	60f8      	str	r0, [r7, #12]
 800677c:	60b9      	str	r1, [r7, #8]
 800677e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8006780:	2300      	movs	r3, #0
 8006782:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8006784:	2300      	movs	r3, #0
 8006786:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	6a1b      	ldr	r3, [r3, #32]
 800678c:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	6a1b      	ldr	r3, [r3, #32]
 8006792:	f023 0201 	bic.w	r2, r3, #1
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	699b      	ldr	r3, [r3, #24]
 800679e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80067a0:	697b      	ldr	r3, [r7, #20]
 80067a2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80067a6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	011b      	lsls	r3, r3, #4
 80067ac:	697a      	ldr	r2, [r7, #20]
 80067ae:	4313      	orrs	r3, r2
 80067b0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80067b2:	693b      	ldr	r3, [r7, #16]
 80067b4:	f023 030a 	bic.w	r3, r3, #10
 80067b8:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 80067ba:	693a      	ldr	r2, [r7, #16]
 80067bc:	68bb      	ldr	r3, [r7, #8]
 80067be:	4313      	orrs	r3, r2
 80067c0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	697a      	ldr	r2, [r7, #20]
 80067c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	693a      	ldr	r2, [r7, #16]
 80067cc:	621a      	str	r2, [r3, #32]
}
 80067ce:	bf00      	nop
 80067d0:	371c      	adds	r7, #28
 80067d2:	46bd      	mov	sp, r7
 80067d4:	bc80      	pop	{r7}
 80067d6:	4770      	bx	lr

080067d8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80067d8:	b480      	push	{r7}
 80067da:	b087      	sub	sp, #28
 80067dc:	af00      	add	r7, sp, #0
 80067de:	60f8      	str	r0, [r7, #12]
 80067e0:	60b9      	str	r1, [r7, #8]
 80067e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 80067e4:	2300      	movs	r3, #0
 80067e6:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 80067e8:	2300      	movs	r3, #0
 80067ea:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	6a1b      	ldr	r3, [r3, #32]
 80067f0:	f023 0210 	bic.w	r2, r3, #16
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	699b      	ldr	r3, [r3, #24]
 80067fc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	6a1b      	ldr	r3, [r3, #32]
 8006802:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006804:	697b      	ldr	r3, [r7, #20]
 8006806:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800680a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	031b      	lsls	r3, r3, #12
 8006810:	697a      	ldr	r2, [r7, #20]
 8006812:	4313      	orrs	r3, r2
 8006814:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006816:	693b      	ldr	r3, [r7, #16]
 8006818:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800681c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800681e:	68bb      	ldr	r3, [r7, #8]
 8006820:	011b      	lsls	r3, r3, #4
 8006822:	693a      	ldr	r2, [r7, #16]
 8006824:	4313      	orrs	r3, r2
 8006826:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	697a      	ldr	r2, [r7, #20]
 800682c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	693a      	ldr	r2, [r7, #16]
 8006832:	621a      	str	r2, [r3, #32]
}
 8006834:	bf00      	nop
 8006836:	371c      	adds	r7, #28
 8006838:	46bd      	mov	sp, r7
 800683a:	bc80      	pop	{r7}
 800683c:	4770      	bx	lr

0800683e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2 : Filtered Timer Input 2
  *            @arg TIM_TS_ETRF : External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
 800683e:	b480      	push	{r7}
 8006840:	b085      	sub	sp, #20
 8006842:	af00      	add	r7, sp, #0
 8006844:	6078      	str	r0, [r7, #4]
 8006846:	460b      	mov	r3, r1
 8006848:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0U;
 800684a:	2300      	movs	r3, #0
 800684c:	60fb      	str	r3, [r7, #12]

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	689b      	ldr	r3, [r3, #8]
 8006852:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800685a:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800685c:	887b      	ldrh	r3, [r7, #2]
 800685e:	f043 0307 	orr.w	r3, r3, #7
 8006862:	b29b      	uxth	r3, r3
 8006864:	461a      	mov	r2, r3
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	4313      	orrs	r3, r2
 800686a:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	68fa      	ldr	r2, [r7, #12]
 8006870:	609a      	str	r2, [r3, #8]
}
 8006872:	bf00      	nop
 8006874:	3714      	adds	r7, #20
 8006876:	46bd      	mov	sp, r7
 8006878:	bc80      	pop	{r7}
 800687a:	4770      	bx	lr

0800687c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800687c:	b480      	push	{r7}
 800687e:	b087      	sub	sp, #28
 8006880:	af00      	add	r7, sp, #0
 8006882:	60f8      	str	r0, [r7, #12]
 8006884:	60b9      	str	r1, [r7, #8]
 8006886:	607a      	str	r2, [r7, #4]
 8006888:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 800688a:	2300      	movs	r3, #0
 800688c:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	689b      	ldr	r3, [r3, #8]
 8006892:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006894:	697b      	ldr	r3, [r7, #20]
 8006896:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800689a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800689c:	683b      	ldr	r3, [r7, #0]
 800689e:	021a      	lsls	r2, r3, #8
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	431a      	orrs	r2, r3
 80068a4:	68bb      	ldr	r3, [r7, #8]
 80068a6:	4313      	orrs	r3, r2
 80068a8:	697a      	ldr	r2, [r7, #20]
 80068aa:	4313      	orrs	r3, r2
 80068ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	697a      	ldr	r2, [r7, #20]
 80068b2:	609a      	str	r2, [r3, #8]
}
 80068b4:	bf00      	nop
 80068b6:	371c      	adds	r7, #28
 80068b8:	46bd      	mov	sp, r7
 80068ba:	bc80      	pop	{r7}
 80068bc:	4770      	bx	lr
	...

080068c0 <TIM_CCxChannelCmd>:
  * @param  ChannelState : specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80068c0:	b580      	push	{r7, lr}
 80068c2:	b086      	sub	sp, #24
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	60f8      	str	r0, [r7, #12]
 80068c8:	60b9      	str	r1, [r7, #8]
 80068ca:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 80068cc:	2300      	movs	r3, #0
 80068ce:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	4a20      	ldr	r2, [pc, #128]	; (8006954 <TIM_CCxChannelCmd+0x94>)
 80068d4:	4293      	cmp	r3, r2
 80068d6:	d010      	beq.n	80068fa <TIM_CCxChannelCmd+0x3a>
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80068de:	d00c      	beq.n	80068fa <TIM_CCxChannelCmd+0x3a>
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	4a1d      	ldr	r2, [pc, #116]	; (8006958 <TIM_CCxChannelCmd+0x98>)
 80068e4:	4293      	cmp	r3, r2
 80068e6:	d008      	beq.n	80068fa <TIM_CCxChannelCmd+0x3a>
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	4a1c      	ldr	r2, [pc, #112]	; (800695c <TIM_CCxChannelCmd+0x9c>)
 80068ec:	4293      	cmp	r3, r2
 80068ee:	d004      	beq.n	80068fa <TIM_CCxChannelCmd+0x3a>
 80068f0:	f241 41f7 	movw	r1, #5367	; 0x14f7
 80068f4:	481a      	ldr	r0, [pc, #104]	; (8006960 <TIM_CCxChannelCmd+0xa0>)
 80068f6:	f7fb f8df 	bl	8001ab8 <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 80068fa:	68bb      	ldr	r3, [r7, #8]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d010      	beq.n	8006922 <TIM_CCxChannelCmd+0x62>
 8006900:	68bb      	ldr	r3, [r7, #8]
 8006902:	2b04      	cmp	r3, #4
 8006904:	d00d      	beq.n	8006922 <TIM_CCxChannelCmd+0x62>
 8006906:	68bb      	ldr	r3, [r7, #8]
 8006908:	2b08      	cmp	r3, #8
 800690a:	d00a      	beq.n	8006922 <TIM_CCxChannelCmd+0x62>
 800690c:	68bb      	ldr	r3, [r7, #8]
 800690e:	2b0c      	cmp	r3, #12
 8006910:	d007      	beq.n	8006922 <TIM_CCxChannelCmd+0x62>
 8006912:	68bb      	ldr	r3, [r7, #8]
 8006914:	2b18      	cmp	r3, #24
 8006916:	d004      	beq.n	8006922 <TIM_CCxChannelCmd+0x62>
 8006918:	f241 41f8 	movw	r1, #5368	; 0x14f8
 800691c:	4810      	ldr	r0, [pc, #64]	; (8006960 <TIM_CCxChannelCmd+0xa0>)
 800691e:	f7fb f8cb 	bl	8001ab8 <assert_failed>

  tmp = TIM_CCER_CC1E << Channel;
 8006922:	2201      	movs	r2, #1
 8006924:	68bb      	ldr	r3, [r7, #8]
 8006926:	fa02 f303 	lsl.w	r3, r2, r3
 800692a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	6a1a      	ldr	r2, [r3, #32]
 8006930:	697b      	ldr	r3, [r7, #20]
 8006932:	43db      	mvns	r3, r3
 8006934:	401a      	ands	r2, r3
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	6a1a      	ldr	r2, [r3, #32]
 800693e:	6879      	ldr	r1, [r7, #4]
 8006940:	68bb      	ldr	r3, [r7, #8]
 8006942:	fa01 f303 	lsl.w	r3, r1, r3
 8006946:	431a      	orrs	r2, r3
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	621a      	str	r2, [r3, #32]
}
 800694c:	bf00      	nop
 800694e:	3718      	adds	r7, #24
 8006950:	46bd      	mov	sp, r7
 8006952:	bd80      	pop	{r7, pc}
 8006954:	40012c00 	.word	0x40012c00
 8006958:	40000400 	.word	0x40000400
 800695c:	40000800 	.word	0x40000800
 8006960:	08007654 	.word	0x08007654

08006964 <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8006964:	b580      	push	{r7, lr}
 8006966:	b082      	sub	sp, #8
 8006968:	af00      	add	r7, sp, #0
 800696a:	6078      	str	r0, [r7, #4]
 800696c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	4a43      	ldr	r2, [pc, #268]	; (8006a80 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8006974:	4293      	cmp	r3, r2
 8006976:	d013      	beq.n	80069a0 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006980:	d00e      	beq.n	80069a0 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	4a3f      	ldr	r2, [pc, #252]	; (8006a84 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8006988:	4293      	cmp	r3, r2
 800698a:	d009      	beq.n	80069a0 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	4a3d      	ldr	r2, [pc, #244]	; (8006a88 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8006992:	4293      	cmp	r3, r2
 8006994:	d004      	beq.n	80069a0 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 8006996:	f44f 61c7 	mov.w	r1, #1592	; 0x638
 800699a:	483c      	ldr	r0, [pc, #240]	; (8006a8c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800699c:	f7fb f88c 	bl	8001ab8 <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 80069a0:	683b      	ldr	r3, [r7, #0]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d020      	beq.n	80069ea <HAL_TIMEx_MasterConfigSynchronization+0x86>
 80069a8:	683b      	ldr	r3, [r7, #0]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	2b10      	cmp	r3, #16
 80069ae:	d01c      	beq.n	80069ea <HAL_TIMEx_MasterConfigSynchronization+0x86>
 80069b0:	683b      	ldr	r3, [r7, #0]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	2b20      	cmp	r3, #32
 80069b6:	d018      	beq.n	80069ea <HAL_TIMEx_MasterConfigSynchronization+0x86>
 80069b8:	683b      	ldr	r3, [r7, #0]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	2b30      	cmp	r3, #48	; 0x30
 80069be:	d014      	beq.n	80069ea <HAL_TIMEx_MasterConfigSynchronization+0x86>
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	2b40      	cmp	r3, #64	; 0x40
 80069c6:	d010      	beq.n	80069ea <HAL_TIMEx_MasterConfigSynchronization+0x86>
 80069c8:	683b      	ldr	r3, [r7, #0]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	2b50      	cmp	r3, #80	; 0x50
 80069ce:	d00c      	beq.n	80069ea <HAL_TIMEx_MasterConfigSynchronization+0x86>
 80069d0:	683b      	ldr	r3, [r7, #0]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	2b60      	cmp	r3, #96	; 0x60
 80069d6:	d008      	beq.n	80069ea <HAL_TIMEx_MasterConfigSynchronization+0x86>
 80069d8:	683b      	ldr	r3, [r7, #0]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	2b70      	cmp	r3, #112	; 0x70
 80069de:	d004      	beq.n	80069ea <HAL_TIMEx_MasterConfigSynchronization+0x86>
 80069e0:	f240 6139 	movw	r1, #1593	; 0x639
 80069e4:	4829      	ldr	r0, [pc, #164]	; (8006a8c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80069e6:	f7fb f867 	bl	8001ab8 <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 80069ea:	683b      	ldr	r3, [r7, #0]
 80069ec:	685b      	ldr	r3, [r3, #4]
 80069ee:	2b80      	cmp	r3, #128	; 0x80
 80069f0:	d008      	beq.n	8006a04 <HAL_TIMEx_MasterConfigSynchronization+0xa0>
 80069f2:	683b      	ldr	r3, [r7, #0]
 80069f4:	685b      	ldr	r3, [r3, #4]
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d004      	beq.n	8006a04 <HAL_TIMEx_MasterConfigSynchronization+0xa0>
 80069fa:	f240 613a 	movw	r1, #1594	; 0x63a
 80069fe:	4823      	ldr	r0, [pc, #140]	; (8006a8c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8006a00:	f7fb f85a 	bl	8001ab8 <assert_failed>

  __HAL_LOCK(htim);
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006a0a:	2b01      	cmp	r3, #1
 8006a0c:	d101      	bne.n	8006a12 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8006a0e:	2302      	movs	r3, #2
 8006a10:	e032      	b.n	8006a78 <HAL_TIMEx_MasterConfigSynchronization+0x114>
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	2201      	movs	r2, #1
 8006a16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	2202      	movs	r2, #2
 8006a1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	687a      	ldr	r2, [r7, #4]
 8006a28:	6812      	ldr	r2, [r2, #0]
 8006a2a:	6852      	ldr	r2, [r2, #4]
 8006a2c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8006a30:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	687a      	ldr	r2, [r7, #4]
 8006a38:	6812      	ldr	r2, [r2, #0]
 8006a3a:	6851      	ldr	r1, [r2, #4]
 8006a3c:	683a      	ldr	r2, [r7, #0]
 8006a3e:	6812      	ldr	r2, [r2, #0]
 8006a40:	430a      	orrs	r2, r1
 8006a42:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	687a      	ldr	r2, [r7, #4]
 8006a4a:	6812      	ldr	r2, [r2, #0]
 8006a4c:	6892      	ldr	r2, [r2, #8]
 8006a4e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006a52:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	687a      	ldr	r2, [r7, #4]
 8006a5a:	6812      	ldr	r2, [r2, #0]
 8006a5c:	6891      	ldr	r1, [r2, #8]
 8006a5e:	683a      	ldr	r2, [r7, #0]
 8006a60:	6852      	ldr	r2, [r2, #4]
 8006a62:	430a      	orrs	r2, r1
 8006a64:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	2201      	movs	r2, #1
 8006a6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	2200      	movs	r2, #0
 8006a72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006a76:	2300      	movs	r3, #0
}
 8006a78:	4618      	mov	r0, r3
 8006a7a:	3708      	adds	r7, #8
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	bd80      	pop	{r7, pc}
 8006a80:	40012c00 	.word	0x40012c00
 8006a84:	40000400 	.word	0x40000400
 8006a88:	40000800 	.word	0x40000800
 8006a8c:	08007694 	.word	0x08007694

08006a90 <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8006a90:	b480      	push	{r7}
 8006a92:	b083      	sub	sp, #12
 8006a94:	af00      	add	r7, sp, #0
 8006a96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8006a98:	bf00      	nop
 8006a9a:	370c      	adds	r7, #12
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	bc80      	pop	{r7}
 8006aa0:	4770      	bx	lr

08006aa2 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006aa2:	b480      	push	{r7}
 8006aa4:	b083      	sub	sp, #12
 8006aa6:	af00      	add	r7, sp, #0
 8006aa8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006aaa:	bf00      	nop
 8006aac:	370c      	adds	r7, #12
 8006aae:	46bd      	mov	sp, r7
 8006ab0:	bc80      	pop	{r7}
 8006ab2:	4770      	bx	lr

08006ab4 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006ab4:	b580      	push	{r7, lr}
 8006ab6:	b082      	sub	sp, #8
 8006ab8:	af00      	add	r7, sp, #0
 8006aba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d101      	bne.n	8006ac6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006ac2:	2301      	movs	r3, #1
 8006ac4:	e092      	b.n	8006bec <HAL_UART_Init+0x138>
  }

  /* Check the parameters */
  if(huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	699b      	ldr	r3, [r3, #24]
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d02c      	beq.n	8006b28 <HAL_UART_Init+0x74>
  {
    /* The hardware flow control is available only for USART1, USART2, USART3 */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	4a48      	ldr	r2, [pc, #288]	; (8006bf4 <HAL_UART_Init+0x140>)
 8006ad4:	4293      	cmp	r3, r2
 8006ad6:	d00e      	beq.n	8006af6 <HAL_UART_Init+0x42>
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	4a46      	ldr	r2, [pc, #280]	; (8006bf8 <HAL_UART_Init+0x144>)
 8006ade:	4293      	cmp	r3, r2
 8006ae0:	d009      	beq.n	8006af6 <HAL_UART_Init+0x42>
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	4a45      	ldr	r2, [pc, #276]	; (8006bfc <HAL_UART_Init+0x148>)
 8006ae8:	4293      	cmp	r3, r2
 8006aea:	d004      	beq.n	8006af6 <HAL_UART_Init+0x42>
 8006aec:	f240 110f 	movw	r1, #271	; 0x10f
 8006af0:	4843      	ldr	r0, [pc, #268]	; (8006c00 <HAL_UART_Init+0x14c>)
 8006af2:	f7fa ffe1 	bl	8001ab8 <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	699b      	ldr	r3, [r3, #24]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d028      	beq.n	8006b50 <HAL_UART_Init+0x9c>
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	699b      	ldr	r3, [r3, #24]
 8006b02:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006b06:	d023      	beq.n	8006b50 <HAL_UART_Init+0x9c>
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	699b      	ldr	r3, [r3, #24]
 8006b0c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006b10:	d01e      	beq.n	8006b50 <HAL_UART_Init+0x9c>
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	699b      	ldr	r3, [r3, #24]
 8006b16:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006b1a:	d019      	beq.n	8006b50 <HAL_UART_Init+0x9c>
 8006b1c:	f44f 7188 	mov.w	r1, #272	; 0x110
 8006b20:	4837      	ldr	r0, [pc, #220]	; (8006c00 <HAL_UART_Init+0x14c>)
 8006b22:	f7fa ffc9 	bl	8001ab8 <assert_failed>
 8006b26:	e013      	b.n	8006b50 <HAL_UART_Init+0x9c>
  }
  else
  {
    assert_param(IS_UART_INSTANCE(huart->Instance));
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	4a31      	ldr	r2, [pc, #196]	; (8006bf4 <HAL_UART_Init+0x140>)
 8006b2e:	4293      	cmp	r3, r2
 8006b30:	d00e      	beq.n	8006b50 <HAL_UART_Init+0x9c>
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	4a30      	ldr	r2, [pc, #192]	; (8006bf8 <HAL_UART_Init+0x144>)
 8006b38:	4293      	cmp	r3, r2
 8006b3a:	d009      	beq.n	8006b50 <HAL_UART_Init+0x9c>
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	4a2e      	ldr	r2, [pc, #184]	; (8006bfc <HAL_UART_Init+0x148>)
 8006b42:	4293      	cmp	r3, r2
 8006b44:	d004      	beq.n	8006b50 <HAL_UART_Init+0x9c>
 8006b46:	f44f 718a 	mov.w	r1, #276	; 0x114
 8006b4a:	482d      	ldr	r0, [pc, #180]	; (8006c00 <HAL_UART_Init+0x14c>)
 8006b4c:	f7fa ffb4 	bl	8001ab8 <assert_failed>
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	689b      	ldr	r3, [r3, #8]
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d009      	beq.n	8006b6c <HAL_UART_Init+0xb8>
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	689b      	ldr	r3, [r3, #8]
 8006b5c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b60:	d004      	beq.n	8006b6c <HAL_UART_Init+0xb8>
 8006b62:	f44f 718b 	mov.w	r1, #278	; 0x116
 8006b66:	4826      	ldr	r0, [pc, #152]	; (8006c00 <HAL_UART_Init+0x14c>)
 8006b68:	f7fa ffa6 	bl	8001ab8 <assert_failed>
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006b72:	b2db      	uxtb	r3, r3
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d106      	bne.n	8006b86 <HAL_UART_Init+0xd2>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8006b80:	6878      	ldr	r0, [r7, #4]
 8006b82:	f7fb fa39 	bl	8001ff8 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	2224      	movs	r2, #36	; 0x24
 8006b8a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	687a      	ldr	r2, [r7, #4]
 8006b94:	6812      	ldr	r2, [r2, #0]
 8006b96:	68d2      	ldr	r2, [r2, #12]
 8006b98:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006b9c:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006b9e:	6878      	ldr	r0, [r7, #4]
 8006ba0:	f000 fab0 	bl	8007104 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	687a      	ldr	r2, [r7, #4]
 8006baa:	6812      	ldr	r2, [r2, #0]
 8006bac:	6912      	ldr	r2, [r2, #16]
 8006bae:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006bb2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	687a      	ldr	r2, [r7, #4]
 8006bba:	6812      	ldr	r2, [r2, #0]
 8006bbc:	6952      	ldr	r2, [r2, #20]
 8006bbe:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006bc2:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	687a      	ldr	r2, [r7, #4]
 8006bca:	6812      	ldr	r2, [r2, #0]
 8006bcc:	68d2      	ldr	r2, [r2, #12]
 8006bce:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006bd2:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2220      	movs	r2, #32
 8006bde:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	2220      	movs	r2, #32
 8006be6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8006bea:	2300      	movs	r3, #0
}
 8006bec:	4618      	mov	r0, r3
 8006bee:	3708      	adds	r7, #8
 8006bf0:	46bd      	mov	sp, r7
 8006bf2:	bd80      	pop	{r7, pc}
 8006bf4:	40013800 	.word	0x40013800
 8006bf8:	40004400 	.word	0x40004400
 8006bfc:	40004800 	.word	0x40004800
 8006c00:	080076d8 	.word	0x080076d8

08006c04 <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006c04:	b480      	push	{r7}
 8006c06:	b085      	sub	sp, #20
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	60f8      	str	r0, [r7, #12]
 8006c0c:	60b9      	str	r1, [r7, #8]
 8006c0e:	4613      	mov	r3, r2
 8006c10:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006c18:	b2db      	uxtb	r3, r3
 8006c1a:	2b20      	cmp	r3, #32
 8006c1c:	d140      	bne.n	8006ca0 <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 8006c1e:	68bb      	ldr	r3, [r7, #8]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d002      	beq.n	8006c2a <HAL_UART_Receive_IT+0x26>
 8006c24:	88fb      	ldrh	r3, [r7, #6]
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d101      	bne.n	8006c2e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006c2a:	2301      	movs	r3, #1
 8006c2c:	e039      	b.n	8006ca2 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006c34:	2b01      	cmp	r3, #1
 8006c36:	d101      	bne.n	8006c3c <HAL_UART_Receive_IT+0x38>
 8006c38:	2302      	movs	r3, #2
 8006c3a:	e032      	b.n	8006ca2 <HAL_UART_Receive_IT+0x9e>
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	2201      	movs	r2, #1
 8006c40:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	68ba      	ldr	r2, [r7, #8]
 8006c48:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	88fa      	ldrh	r2, [r7, #6]
 8006c4e:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	88fa      	ldrh	r2, [r7, #6]
 8006c54:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	2200      	movs	r2, #0
 8006c5a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	2222      	movs	r2, #34	; 0x22
 8006c60:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	2200      	movs	r2, #0
 8006c68:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	68fa      	ldr	r2, [r7, #12]
 8006c72:	6812      	ldr	r2, [r2, #0]
 8006c74:	68d2      	ldr	r2, [r2, #12]
 8006c76:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006c7a:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	68fa      	ldr	r2, [r7, #12]
 8006c82:	6812      	ldr	r2, [r2, #0]
 8006c84:	6952      	ldr	r2, [r2, #20]
 8006c86:	f042 0201 	orr.w	r2, r2, #1
 8006c8a:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	68fa      	ldr	r2, [r7, #12]
 8006c92:	6812      	ldr	r2, [r2, #0]
 8006c94:	68d2      	ldr	r2, [r2, #12]
 8006c96:	f042 0220 	orr.w	r2, r2, #32
 8006c9a:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8006c9c:	2300      	movs	r3, #0
 8006c9e:	e000      	b.n	8006ca2 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8006ca0:	2302      	movs	r3, #2
  }
}
 8006ca2:	4618      	mov	r0, r3
 8006ca4:	3714      	adds	r7, #20
 8006ca6:	46bd      	mov	sp, r7
 8006ca8:	bc80      	pop	{r7}
 8006caa:	4770      	bx	lr

08006cac <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006cac:	b580      	push	{r7, lr}
 8006cae:	b088      	sub	sp, #32
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	68db      	ldr	r3, [r3, #12]
 8006cc2:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	695b      	ldr	r3, [r3, #20]
 8006cca:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8006ccc:	2300      	movs	r3, #0
 8006cce:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006cd4:	69fb      	ldr	r3, [r7, #28]
 8006cd6:	f003 030f 	and.w	r3, r3, #15
 8006cda:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8006cdc:	693b      	ldr	r3, [r7, #16]
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d10d      	bne.n	8006cfe <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006ce2:	69fb      	ldr	r3, [r7, #28]
 8006ce4:	f003 0320 	and.w	r3, r3, #32
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d008      	beq.n	8006cfe <HAL_UART_IRQHandler+0x52>
 8006cec:	69bb      	ldr	r3, [r7, #24]
 8006cee:	f003 0320 	and.w	r3, r3, #32
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d003      	beq.n	8006cfe <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8006cf6:	6878      	ldr	r0, [r7, #4]
 8006cf8:	f000 f983 	bl	8007002 <UART_Receive_IT>
      return;
 8006cfc:	e0cc      	b.n	8006e98 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006cfe:	693b      	ldr	r3, [r7, #16]
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	f000 80ab 	beq.w	8006e5c <HAL_UART_IRQHandler+0x1b0>
 8006d06:	697b      	ldr	r3, [r7, #20]
 8006d08:	f003 0301 	and.w	r3, r3, #1
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d105      	bne.n	8006d1c <HAL_UART_IRQHandler+0x70>
 8006d10:	69bb      	ldr	r3, [r7, #24]
 8006d12:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	f000 80a0 	beq.w	8006e5c <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006d1c:	69fb      	ldr	r3, [r7, #28]
 8006d1e:	f003 0301 	and.w	r3, r3, #1
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d00a      	beq.n	8006d3c <HAL_UART_IRQHandler+0x90>
 8006d26:	69bb      	ldr	r3, [r7, #24]
 8006d28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d005      	beq.n	8006d3c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d34:	f043 0201 	orr.w	r2, r3, #1
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006d3c:	69fb      	ldr	r3, [r7, #28]
 8006d3e:	f003 0304 	and.w	r3, r3, #4
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d00a      	beq.n	8006d5c <HAL_UART_IRQHandler+0xb0>
 8006d46:	697b      	ldr	r3, [r7, #20]
 8006d48:	f003 0301 	and.w	r3, r3, #1
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d005      	beq.n	8006d5c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d54:	f043 0202 	orr.w	r2, r3, #2
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006d5c:	69fb      	ldr	r3, [r7, #28]
 8006d5e:	f003 0302 	and.w	r3, r3, #2
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d00a      	beq.n	8006d7c <HAL_UART_IRQHandler+0xd0>
 8006d66:	697b      	ldr	r3, [r7, #20]
 8006d68:	f003 0301 	and.w	r3, r3, #1
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d005      	beq.n	8006d7c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d74:	f043 0204 	orr.w	r2, r3, #4
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006d7c:	69fb      	ldr	r3, [r7, #28]
 8006d7e:	f003 0308 	and.w	r3, r3, #8
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d00a      	beq.n	8006d9c <HAL_UART_IRQHandler+0xf0>
 8006d86:	697b      	ldr	r3, [r7, #20]
 8006d88:	f003 0301 	and.w	r3, r3, #1
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d005      	beq.n	8006d9c <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d94:	f043 0208 	orr.w	r2, r3, #8
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d078      	beq.n	8006e96 <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006da4:	69fb      	ldr	r3, [r7, #28]
 8006da6:	f003 0320 	and.w	r3, r3, #32
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d007      	beq.n	8006dbe <HAL_UART_IRQHandler+0x112>
 8006dae:	69bb      	ldr	r3, [r7, #24]
 8006db0:	f003 0320 	and.w	r3, r3, #32
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d002      	beq.n	8006dbe <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8006db8:	6878      	ldr	r0, [r7, #4]
 8006dba:	f000 f922 	bl	8007002 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	695b      	ldr	r3, [r3, #20]
 8006dc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	bf14      	ite	ne
 8006dcc:	2301      	movne	r3, #1
 8006dce:	2300      	moveq	r3, #0
 8006dd0:	b2db      	uxtb	r3, r3
 8006dd2:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006dd8:	f003 0308 	and.w	r3, r3, #8
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d102      	bne.n	8006de6 <HAL_UART_IRQHandler+0x13a>
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d031      	beq.n	8006e4a <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006de6:	6878      	ldr	r0, [r7, #4]
 8006de8:	f000 f86e 	bl	8006ec8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	695b      	ldr	r3, [r3, #20]
 8006df2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d023      	beq.n	8006e42 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	687a      	ldr	r2, [r7, #4]
 8006e00:	6812      	ldr	r2, [r2, #0]
 8006e02:	6952      	ldr	r2, [r2, #20]
 8006e04:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006e08:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d013      	beq.n	8006e3a <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e16:	4a22      	ldr	r2, [pc, #136]	; (8006ea0 <HAL_UART_IRQHandler+0x1f4>)
 8006e18:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e1e:	4618      	mov	r0, r3
 8006e20:	f7fc fd28 	bl	8003874 <HAL_DMA_Abort_IT>
 8006e24:	4603      	mov	r3, r0
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d016      	beq.n	8006e58 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e30:	687a      	ldr	r2, [r7, #4]
 8006e32:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006e34:	4610      	mov	r0, r2
 8006e36:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e38:	e00e      	b.n	8006e58 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8006e3a:	6878      	ldr	r0, [r7, #4]
 8006e3c:	f000 f83b 	bl	8006eb6 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e40:	e00a      	b.n	8006e58 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8006e42:	6878      	ldr	r0, [r7, #4]
 8006e44:	f000 f837 	bl	8006eb6 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e48:	e006      	b.n	8006e58 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8006e4a:	6878      	ldr	r0, [r7, #4]
 8006e4c:	f000 f833 	bl	8006eb6 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2200      	movs	r2, #0
 8006e54:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8006e56:	e01e      	b.n	8006e96 <HAL_UART_IRQHandler+0x1ea>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e58:	bf00      	nop
    return;
 8006e5a:	e01c      	b.n	8006e96 <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006e5c:	69fb      	ldr	r3, [r7, #28]
 8006e5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d008      	beq.n	8006e78 <HAL_UART_IRQHandler+0x1cc>
 8006e66:	69bb      	ldr	r3, [r7, #24]
 8006e68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d003      	beq.n	8006e78 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8006e70:	6878      	ldr	r0, [r7, #4]
 8006e72:	f000 f85a 	bl	8006f2a <UART_Transmit_IT>
    return;
 8006e76:	e00f      	b.n	8006e98 <HAL_UART_IRQHandler+0x1ec>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006e78:	69fb      	ldr	r3, [r7, #28]
 8006e7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d00a      	beq.n	8006e98 <HAL_UART_IRQHandler+0x1ec>
 8006e82:	69bb      	ldr	r3, [r7, #24]
 8006e84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d005      	beq.n	8006e98 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8006e8c:	6878      	ldr	r0, [r7, #4]
 8006e8e:	f000 f8a0 	bl	8006fd2 <UART_EndTransmit_IT>
    return;
 8006e92:	bf00      	nop
 8006e94:	e000      	b.n	8006e98 <HAL_UART_IRQHandler+0x1ec>
    return;
 8006e96:	bf00      	nop
  }
}
 8006e98:	3720      	adds	r7, #32
 8006e9a:	46bd      	mov	sp, r7
 8006e9c:	bd80      	pop	{r7, pc}
 8006e9e:	bf00      	nop
 8006ea0:	08006f03 	.word	0x08006f03

08006ea4 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006ea4:	b480      	push	{r7}
 8006ea6:	b083      	sub	sp, #12
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8006eac:	bf00      	nop
 8006eae:	370c      	adds	r7, #12
 8006eb0:	46bd      	mov	sp, r7
 8006eb2:	bc80      	pop	{r7}
 8006eb4:	4770      	bx	lr

08006eb6 <HAL_UART_ErrorCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006eb6:	b480      	push	{r7}
 8006eb8:	b083      	sub	sp, #12
 8006eba:	af00      	add	r7, sp, #0
 8006ebc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 8006ebe:	bf00      	nop
 8006ec0:	370c      	adds	r7, #12
 8006ec2:	46bd      	mov	sp, r7
 8006ec4:	bc80      	pop	{r7}
 8006ec6:	4770      	bx	lr

08006ec8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006ec8:	b480      	push	{r7}
 8006eca:	b083      	sub	sp, #12
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	687a      	ldr	r2, [r7, #4]
 8006ed6:	6812      	ldr	r2, [r2, #0]
 8006ed8:	68d2      	ldr	r2, [r2, #12]
 8006eda:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006ede:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	687a      	ldr	r2, [r7, #4]
 8006ee6:	6812      	ldr	r2, [r2, #0]
 8006ee8:	6952      	ldr	r2, [r2, #20]
 8006eea:	f022 0201 	bic.w	r2, r2, #1
 8006eee:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	2220      	movs	r2, #32
 8006ef4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8006ef8:	bf00      	nop
 8006efa:	370c      	adds	r7, #12
 8006efc:	46bd      	mov	sp, r7
 8006efe:	bc80      	pop	{r7}
 8006f00:	4770      	bx	lr

08006f02 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006f02:	b580      	push	{r7, lr}
 8006f04:	b084      	sub	sp, #16
 8006f06:	af00      	add	r7, sp, #0
 8006f08:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f0e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	2200      	movs	r2, #0
 8006f14:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	2200      	movs	r2, #0
 8006f1a:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8006f1c:	68f8      	ldr	r0, [r7, #12]
 8006f1e:	f7ff ffca 	bl	8006eb6 <HAL_UART_ErrorCallback>
}
 8006f22:	bf00      	nop
 8006f24:	3710      	adds	r7, #16
 8006f26:	46bd      	mov	sp, r7
 8006f28:	bd80      	pop	{r7, pc}

08006f2a <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006f2a:	b480      	push	{r7}
 8006f2c:	b085      	sub	sp, #20
 8006f2e:	af00      	add	r7, sp, #0
 8006f30:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006f38:	b2db      	uxtb	r3, r3
 8006f3a:	2b21      	cmp	r3, #33	; 0x21
 8006f3c:	d143      	bne.n	8006fc6 <UART_Transmit_IT+0x9c>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	689b      	ldr	r3, [r3, #8]
 8006f42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f46:	d119      	bne.n	8006f7c <UART_Transmit_IT+0x52>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	6a1b      	ldr	r3, [r3, #32]
 8006f4c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	68fa      	ldr	r2, [r7, #12]
 8006f54:	8812      	ldrh	r2, [r2, #0]
 8006f56:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006f5a:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	691b      	ldr	r3, [r3, #16]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d105      	bne.n	8006f70 <UART_Transmit_IT+0x46>
      {
        huart->pTxBuffPtr += 2U;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	6a1b      	ldr	r3, [r3, #32]
 8006f68:	1c9a      	adds	r2, r3, #2
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	621a      	str	r2, [r3, #32]
 8006f6e:	e00e      	b.n	8006f8e <UART_Transmit_IT+0x64>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	6a1b      	ldr	r3, [r3, #32]
 8006f74:	1c5a      	adds	r2, r3, #1
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	621a      	str	r2, [r3, #32]
 8006f7a:	e008      	b.n	8006f8e <UART_Transmit_IT+0x64>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681a      	ldr	r2, [r3, #0]
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	6a1b      	ldr	r3, [r3, #32]
 8006f84:	1c58      	adds	r0, r3, #1
 8006f86:	6879      	ldr	r1, [r7, #4]
 8006f88:	6208      	str	r0, [r1, #32]
 8006f8a:	781b      	ldrb	r3, [r3, #0]
 8006f8c:	6053      	str	r3, [r2, #4]
    }

    if(--huart->TxXferCount == 0U)
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006f92:	b29b      	uxth	r3, r3
 8006f94:	3b01      	subs	r3, #1
 8006f96:	b29b      	uxth	r3, r3
 8006f98:	687a      	ldr	r2, [r7, #4]
 8006f9a:	4619      	mov	r1, r3
 8006f9c:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d10f      	bne.n	8006fc2 <UART_Transmit_IT+0x98>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	687a      	ldr	r2, [r7, #4]
 8006fa8:	6812      	ldr	r2, [r2, #0]
 8006faa:	68d2      	ldr	r2, [r2, #12]
 8006fac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006fb0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	687a      	ldr	r2, [r7, #4]
 8006fb8:	6812      	ldr	r2, [r2, #0]
 8006fba:	68d2      	ldr	r2, [r2, #12]
 8006fbc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006fc0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006fc2:	2300      	movs	r3, #0
 8006fc4:	e000      	b.n	8006fc8 <UART_Transmit_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8006fc6:	2302      	movs	r3, #2
  }
}
 8006fc8:	4618      	mov	r0, r3
 8006fca:	3714      	adds	r7, #20
 8006fcc:	46bd      	mov	sp, r7
 8006fce:	bc80      	pop	{r7}
 8006fd0:	4770      	bx	lr

08006fd2 <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006fd2:	b580      	push	{r7, lr}
 8006fd4:	b082      	sub	sp, #8
 8006fd6:	af00      	add	r7, sp, #0
 8006fd8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	687a      	ldr	r2, [r7, #4]
 8006fe0:	6812      	ldr	r2, [r2, #0]
 8006fe2:	68d2      	ldr	r2, [r2, #12]
 8006fe4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006fe8:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	2220      	movs	r2, #32
 8006fee:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8006ff2:	6878      	ldr	r0, [r7, #4]
 8006ff4:	f7ff ff56 	bl	8006ea4 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8006ff8:	2300      	movs	r3, #0
}
 8006ffa:	4618      	mov	r0, r3
 8006ffc:	3708      	adds	r7, #8
 8006ffe:	46bd      	mov	sp, r7
 8007000:	bd80      	pop	{r7, pc}

08007002 <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007002:	b580      	push	{r7, lr}
 8007004:	b084      	sub	sp, #16
 8007006:	af00      	add	r7, sp, #0
 8007008:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007010:	b2db      	uxtb	r3, r3
 8007012:	2b22      	cmp	r3, #34	; 0x22
 8007014:	d171      	bne.n	80070fa <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	689b      	ldr	r3, [r3, #8]
 800701a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800701e:	d123      	bne.n	8007068 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007024:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	691b      	ldr	r3, [r3, #16]
 800702a:	2b00      	cmp	r3, #0
 800702c:	d10e      	bne.n	800704c <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	685b      	ldr	r3, [r3, #4]
 8007034:	b29b      	uxth	r3, r3
 8007036:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800703a:	b29a      	uxth	r2, r3
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007044:	1c9a      	adds	r2, r3, #2
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	629a      	str	r2, [r3, #40]	; 0x28
 800704a:	e029      	b.n	80070a0 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	685b      	ldr	r3, [r3, #4]
 8007052:	b29b      	uxth	r3, r3
 8007054:	b2db      	uxtb	r3, r3
 8007056:	b29a      	uxth	r2, r3
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007060:	1c5a      	adds	r2, r3, #1
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	629a      	str	r2, [r3, #40]	; 0x28
 8007066:	e01b      	b.n	80070a0 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	691b      	ldr	r3, [r3, #16]
 800706c:	2b00      	cmp	r3, #0
 800706e:	d10a      	bne.n	8007086 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007074:	1c59      	adds	r1, r3, #1
 8007076:	687a      	ldr	r2, [r7, #4]
 8007078:	6291      	str	r1, [r2, #40]	; 0x28
 800707a:	687a      	ldr	r2, [r7, #4]
 800707c:	6812      	ldr	r2, [r2, #0]
 800707e:	6852      	ldr	r2, [r2, #4]
 8007080:	b2d2      	uxtb	r2, r2
 8007082:	701a      	strb	r2, [r3, #0]
 8007084:	e00c      	b.n	80070a0 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800708a:	1c59      	adds	r1, r3, #1
 800708c:	687a      	ldr	r2, [r7, #4]
 800708e:	6291      	str	r1, [r2, #40]	; 0x28
 8007090:	687a      	ldr	r2, [r7, #4]
 8007092:	6812      	ldr	r2, [r2, #0]
 8007094:	6852      	ldr	r2, [r2, #4]
 8007096:	b2d2      	uxtb	r2, r2
 8007098:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800709c:	b2d2      	uxtb	r2, r2
 800709e:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80070a4:	b29b      	uxth	r3, r3
 80070a6:	3b01      	subs	r3, #1
 80070a8:	b29b      	uxth	r3, r3
 80070aa:	687a      	ldr	r2, [r7, #4]
 80070ac:	4619      	mov	r1, r3
 80070ae:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d120      	bne.n	80070f6 <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	687a      	ldr	r2, [r7, #4]
 80070ba:	6812      	ldr	r2, [r2, #0]
 80070bc:	68d2      	ldr	r2, [r2, #12]
 80070be:	f022 0220 	bic.w	r2, r2, #32
 80070c2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	687a      	ldr	r2, [r7, #4]
 80070ca:	6812      	ldr	r2, [r2, #0]
 80070cc:	68d2      	ldr	r2, [r2, #12]
 80070ce:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80070d2:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	687a      	ldr	r2, [r7, #4]
 80070da:	6812      	ldr	r2, [r2, #0]
 80070dc:	6952      	ldr	r2, [r2, #20]
 80070de:	f022 0201 	bic.w	r2, r2, #1
 80070e2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	2220      	movs	r2, #32
 80070e8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 80070ec:	6878      	ldr	r0, [r7, #4]
 80070ee:	f7fa fb8b 	bl	8001808 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 80070f2:	2300      	movs	r3, #0
 80070f4:	e002      	b.n	80070fc <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80070f6:	2300      	movs	r3, #0
 80070f8:	e000      	b.n	80070fc <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 80070fa:	2302      	movs	r3, #2
  }
}
 80070fc:	4618      	mov	r0, r3
 80070fe:	3710      	adds	r7, #16
 8007100:	46bd      	mov	sp, r7
 8007102:	bd80      	pop	{r7, pc}

08007104 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007104:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007106:	b085      	sub	sp, #20
 8007108:	af00      	add	r7, sp, #0
 800710a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 800710c:	2300      	movs	r3, #0
 800710e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	685b      	ldr	r3, [r3, #4]
 8007114:	4aa2      	ldr	r2, [pc, #648]	; (80073a0 <UART_SetConfig+0x29c>)
 8007116:	4293      	cmp	r3, r2
 8007118:	d904      	bls.n	8007124 <UART_SetConfig+0x20>
 800711a:	f640 11a7 	movw	r1, #2471	; 0x9a7
 800711e:	48a1      	ldr	r0, [pc, #644]	; (80073a4 <UART_SetConfig+0x2a0>)
 8007120:	f7fa fcca 	bl	8001ab8 <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	68db      	ldr	r3, [r3, #12]
 8007128:	2b00      	cmp	r3, #0
 800712a:	d009      	beq.n	8007140 <UART_SetConfig+0x3c>
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	68db      	ldr	r3, [r3, #12]
 8007130:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007134:	d004      	beq.n	8007140 <UART_SetConfig+0x3c>
 8007136:	f640 11a8 	movw	r1, #2472	; 0x9a8
 800713a:	489a      	ldr	r0, [pc, #616]	; (80073a4 <UART_SetConfig+0x2a0>)
 800713c:	f7fa fcbc 	bl	8001ab8 <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	691b      	ldr	r3, [r3, #16]
 8007144:	2b00      	cmp	r3, #0
 8007146:	d00e      	beq.n	8007166 <UART_SetConfig+0x62>
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	691b      	ldr	r3, [r3, #16]
 800714c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007150:	d009      	beq.n	8007166 <UART_SetConfig+0x62>
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	691b      	ldr	r3, [r3, #16]
 8007156:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800715a:	d004      	beq.n	8007166 <UART_SetConfig+0x62>
 800715c:	f640 11a9 	movw	r1, #2473	; 0x9a9
 8007160:	4890      	ldr	r0, [pc, #576]	; (80073a4 <UART_SetConfig+0x2a0>)
 8007162:	f7fa fca9 	bl	8001ab8 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	695a      	ldr	r2, [r3, #20]
 800716a:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 800716e:	4013      	ands	r3, r2
 8007170:	2b00      	cmp	r3, #0
 8007172:	d103      	bne.n	800717c <UART_SetConfig+0x78>
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	695b      	ldr	r3, [r3, #20]
 8007178:	2b00      	cmp	r3, #0
 800717a:	d104      	bne.n	8007186 <UART_SetConfig+0x82>
 800717c:	f640 11aa 	movw	r1, #2474	; 0x9aa
 8007180:	4888      	ldr	r0, [pc, #544]	; (80073a4 <UART_SetConfig+0x2a0>)
 8007182:	f7fa fc99 	bl	8001ab8 <assert_failed>

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	687a      	ldr	r2, [r7, #4]
 800718c:	6812      	ldr	r2, [r2, #0]
 800718e:	6912      	ldr	r2, [r2, #16]
 8007190:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8007194:	687a      	ldr	r2, [r7, #4]
 8007196:	68d2      	ldr	r2, [r2, #12]
 8007198:	430a      	orrs	r2, r1
 800719a:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	689a      	ldr	r2, [r3, #8]
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	691b      	ldr	r3, [r3, #16]
 80071a4:	431a      	orrs	r2, r3
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	695b      	ldr	r3, [r3, #20]
 80071aa:	4313      	orrs	r3, r2
 80071ac:	68fa      	ldr	r2, [r7, #12]
 80071ae:	4313      	orrs	r3, r2
 80071b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681a      	ldr	r2, [r3, #0]
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	68db      	ldr	r3, [r3, #12]
 80071bc:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80071c0:	f023 030c 	bic.w	r3, r3, #12
 80071c4:	68f9      	ldr	r1, [r7, #12]
 80071c6:	430b      	orrs	r3, r1
 80071c8:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	687a      	ldr	r2, [r7, #4]
 80071d0:	6812      	ldr	r2, [r2, #0]
 80071d2:	6952      	ldr	r2, [r2, #20]
 80071d4:	f422 7140 	bic.w	r1, r2, #768	; 0x300
 80071d8:	687a      	ldr	r2, [r7, #4]
 80071da:	6992      	ldr	r2, [r2, #24]
 80071dc:	430a      	orrs	r2, r1
 80071de:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	4a70      	ldr	r2, [pc, #448]	; (80073a8 <UART_SetConfig+0x2a4>)
 80071e6:	4293      	cmp	r3, r2
 80071e8:	d16b      	bne.n	80072c2 <UART_SetConfig+0x1be>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681c      	ldr	r4, [r3, #0]
 80071ee:	f7fd fd21 	bl	8004c34 <HAL_RCC_GetPCLK2Freq>
 80071f2:	4602      	mov	r2, r0
 80071f4:	4613      	mov	r3, r2
 80071f6:	009b      	lsls	r3, r3, #2
 80071f8:	4413      	add	r3, r2
 80071fa:	009a      	lsls	r2, r3, #2
 80071fc:	441a      	add	r2, r3
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	685b      	ldr	r3, [r3, #4]
 8007202:	009b      	lsls	r3, r3, #2
 8007204:	fbb2 f3f3 	udiv	r3, r2, r3
 8007208:	4a68      	ldr	r2, [pc, #416]	; (80073ac <UART_SetConfig+0x2a8>)
 800720a:	fba2 2303 	umull	r2, r3, r2, r3
 800720e:	095b      	lsrs	r3, r3, #5
 8007210:	011d      	lsls	r5, r3, #4
 8007212:	f7fd fd0f 	bl	8004c34 <HAL_RCC_GetPCLK2Freq>
 8007216:	4602      	mov	r2, r0
 8007218:	4613      	mov	r3, r2
 800721a:	009b      	lsls	r3, r3, #2
 800721c:	4413      	add	r3, r2
 800721e:	009a      	lsls	r2, r3, #2
 8007220:	441a      	add	r2, r3
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	685b      	ldr	r3, [r3, #4]
 8007226:	009b      	lsls	r3, r3, #2
 8007228:	fbb2 f6f3 	udiv	r6, r2, r3
 800722c:	f7fd fd02 	bl	8004c34 <HAL_RCC_GetPCLK2Freq>
 8007230:	4602      	mov	r2, r0
 8007232:	4613      	mov	r3, r2
 8007234:	009b      	lsls	r3, r3, #2
 8007236:	4413      	add	r3, r2
 8007238:	009a      	lsls	r2, r3, #2
 800723a:	441a      	add	r2, r3
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	685b      	ldr	r3, [r3, #4]
 8007240:	009b      	lsls	r3, r3, #2
 8007242:	fbb2 f3f3 	udiv	r3, r2, r3
 8007246:	4a59      	ldr	r2, [pc, #356]	; (80073ac <UART_SetConfig+0x2a8>)
 8007248:	fba2 2303 	umull	r2, r3, r2, r3
 800724c:	095b      	lsrs	r3, r3, #5
 800724e:	2264      	movs	r2, #100	; 0x64
 8007250:	fb02 f303 	mul.w	r3, r2, r3
 8007254:	1af3      	subs	r3, r6, r3
 8007256:	011b      	lsls	r3, r3, #4
 8007258:	3332      	adds	r3, #50	; 0x32
 800725a:	4a54      	ldr	r2, [pc, #336]	; (80073ac <UART_SetConfig+0x2a8>)
 800725c:	fba2 2303 	umull	r2, r3, r2, r3
 8007260:	095b      	lsrs	r3, r3, #5
 8007262:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007266:	441d      	add	r5, r3
 8007268:	f7fd fce4 	bl	8004c34 <HAL_RCC_GetPCLK2Freq>
 800726c:	4602      	mov	r2, r0
 800726e:	4613      	mov	r3, r2
 8007270:	009b      	lsls	r3, r3, #2
 8007272:	4413      	add	r3, r2
 8007274:	009a      	lsls	r2, r3, #2
 8007276:	441a      	add	r2, r3
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	685b      	ldr	r3, [r3, #4]
 800727c:	009b      	lsls	r3, r3, #2
 800727e:	fbb2 f6f3 	udiv	r6, r2, r3
 8007282:	f7fd fcd7 	bl	8004c34 <HAL_RCC_GetPCLK2Freq>
 8007286:	4602      	mov	r2, r0
 8007288:	4613      	mov	r3, r2
 800728a:	009b      	lsls	r3, r3, #2
 800728c:	4413      	add	r3, r2
 800728e:	009a      	lsls	r2, r3, #2
 8007290:	441a      	add	r2, r3
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	685b      	ldr	r3, [r3, #4]
 8007296:	009b      	lsls	r3, r3, #2
 8007298:	fbb2 f3f3 	udiv	r3, r2, r3
 800729c:	4a43      	ldr	r2, [pc, #268]	; (80073ac <UART_SetConfig+0x2a8>)
 800729e:	fba2 2303 	umull	r2, r3, r2, r3
 80072a2:	095b      	lsrs	r3, r3, #5
 80072a4:	2264      	movs	r2, #100	; 0x64
 80072a6:	fb02 f303 	mul.w	r3, r2, r3
 80072aa:	1af3      	subs	r3, r6, r3
 80072ac:	011b      	lsls	r3, r3, #4
 80072ae:	3332      	adds	r3, #50	; 0x32
 80072b0:	4a3e      	ldr	r2, [pc, #248]	; (80073ac <UART_SetConfig+0x2a8>)
 80072b2:	fba2 2303 	umull	r2, r3, r2, r3
 80072b6:	095b      	lsrs	r3, r3, #5
 80072b8:	f003 030f 	and.w	r3, r3, #15
 80072bc:	442b      	add	r3, r5
 80072be:	60a3      	str	r3, [r4, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 80072c0:	e06a      	b.n	8007398 <UART_SetConfig+0x294>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681c      	ldr	r4, [r3, #0]
 80072c6:	f7fd fca1 	bl	8004c0c <HAL_RCC_GetPCLK1Freq>
 80072ca:	4602      	mov	r2, r0
 80072cc:	4613      	mov	r3, r2
 80072ce:	009b      	lsls	r3, r3, #2
 80072d0:	4413      	add	r3, r2
 80072d2:	009a      	lsls	r2, r3, #2
 80072d4:	441a      	add	r2, r3
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	685b      	ldr	r3, [r3, #4]
 80072da:	009b      	lsls	r3, r3, #2
 80072dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80072e0:	4a32      	ldr	r2, [pc, #200]	; (80073ac <UART_SetConfig+0x2a8>)
 80072e2:	fba2 2303 	umull	r2, r3, r2, r3
 80072e6:	095b      	lsrs	r3, r3, #5
 80072e8:	011d      	lsls	r5, r3, #4
 80072ea:	f7fd fc8f 	bl	8004c0c <HAL_RCC_GetPCLK1Freq>
 80072ee:	4602      	mov	r2, r0
 80072f0:	4613      	mov	r3, r2
 80072f2:	009b      	lsls	r3, r3, #2
 80072f4:	4413      	add	r3, r2
 80072f6:	009a      	lsls	r2, r3, #2
 80072f8:	441a      	add	r2, r3
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	685b      	ldr	r3, [r3, #4]
 80072fe:	009b      	lsls	r3, r3, #2
 8007300:	fbb2 f6f3 	udiv	r6, r2, r3
 8007304:	f7fd fc82 	bl	8004c0c <HAL_RCC_GetPCLK1Freq>
 8007308:	4602      	mov	r2, r0
 800730a:	4613      	mov	r3, r2
 800730c:	009b      	lsls	r3, r3, #2
 800730e:	4413      	add	r3, r2
 8007310:	009a      	lsls	r2, r3, #2
 8007312:	441a      	add	r2, r3
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	685b      	ldr	r3, [r3, #4]
 8007318:	009b      	lsls	r3, r3, #2
 800731a:	fbb2 f3f3 	udiv	r3, r2, r3
 800731e:	4a23      	ldr	r2, [pc, #140]	; (80073ac <UART_SetConfig+0x2a8>)
 8007320:	fba2 2303 	umull	r2, r3, r2, r3
 8007324:	095b      	lsrs	r3, r3, #5
 8007326:	2264      	movs	r2, #100	; 0x64
 8007328:	fb02 f303 	mul.w	r3, r2, r3
 800732c:	1af3      	subs	r3, r6, r3
 800732e:	011b      	lsls	r3, r3, #4
 8007330:	3332      	adds	r3, #50	; 0x32
 8007332:	4a1e      	ldr	r2, [pc, #120]	; (80073ac <UART_SetConfig+0x2a8>)
 8007334:	fba2 2303 	umull	r2, r3, r2, r3
 8007338:	095b      	lsrs	r3, r3, #5
 800733a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800733e:	441d      	add	r5, r3
 8007340:	f7fd fc64 	bl	8004c0c <HAL_RCC_GetPCLK1Freq>
 8007344:	4602      	mov	r2, r0
 8007346:	4613      	mov	r3, r2
 8007348:	009b      	lsls	r3, r3, #2
 800734a:	4413      	add	r3, r2
 800734c:	009a      	lsls	r2, r3, #2
 800734e:	441a      	add	r2, r3
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	685b      	ldr	r3, [r3, #4]
 8007354:	009b      	lsls	r3, r3, #2
 8007356:	fbb2 f6f3 	udiv	r6, r2, r3
 800735a:	f7fd fc57 	bl	8004c0c <HAL_RCC_GetPCLK1Freq>
 800735e:	4602      	mov	r2, r0
 8007360:	4613      	mov	r3, r2
 8007362:	009b      	lsls	r3, r3, #2
 8007364:	4413      	add	r3, r2
 8007366:	009a      	lsls	r2, r3, #2
 8007368:	441a      	add	r2, r3
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	685b      	ldr	r3, [r3, #4]
 800736e:	009b      	lsls	r3, r3, #2
 8007370:	fbb2 f3f3 	udiv	r3, r2, r3
 8007374:	4a0d      	ldr	r2, [pc, #52]	; (80073ac <UART_SetConfig+0x2a8>)
 8007376:	fba2 2303 	umull	r2, r3, r2, r3
 800737a:	095b      	lsrs	r3, r3, #5
 800737c:	2264      	movs	r2, #100	; 0x64
 800737e:	fb02 f303 	mul.w	r3, r2, r3
 8007382:	1af3      	subs	r3, r6, r3
 8007384:	011b      	lsls	r3, r3, #4
 8007386:	3332      	adds	r3, #50	; 0x32
 8007388:	4a08      	ldr	r2, [pc, #32]	; (80073ac <UART_SetConfig+0x2a8>)
 800738a:	fba2 2303 	umull	r2, r3, r2, r3
 800738e:	095b      	lsrs	r3, r3, #5
 8007390:	f003 030f 	and.w	r3, r3, #15
 8007394:	442b      	add	r3, r5
 8007396:	60a3      	str	r3, [r4, #8]
}
 8007398:	bf00      	nop
 800739a:	3714      	adds	r7, #20
 800739c:	46bd      	mov	sp, r7
 800739e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80073a0:	0044aa20 	.word	0x0044aa20
 80073a4:	080076d8 	.word	0x080076d8
 80073a8:	40013800 	.word	0x40013800
 80073ac:	51eb851f 	.word	0x51eb851f

080073b0 <__libc_init_array>:
 80073b0:	b570      	push	{r4, r5, r6, lr}
 80073b2:	2500      	movs	r5, #0
 80073b4:	4e0c      	ldr	r6, [pc, #48]	; (80073e8 <__libc_init_array+0x38>)
 80073b6:	4c0d      	ldr	r4, [pc, #52]	; (80073ec <__libc_init_array+0x3c>)
 80073b8:	1ba4      	subs	r4, r4, r6
 80073ba:	10a4      	asrs	r4, r4, #2
 80073bc:	42a5      	cmp	r5, r4
 80073be:	d109      	bne.n	80073d4 <__libc_init_array+0x24>
 80073c0:	f000 f81a 	bl	80073f8 <_init>
 80073c4:	2500      	movs	r5, #0
 80073c6:	4e0a      	ldr	r6, [pc, #40]	; (80073f0 <__libc_init_array+0x40>)
 80073c8:	4c0a      	ldr	r4, [pc, #40]	; (80073f4 <__libc_init_array+0x44>)
 80073ca:	1ba4      	subs	r4, r4, r6
 80073cc:	10a4      	asrs	r4, r4, #2
 80073ce:	42a5      	cmp	r5, r4
 80073d0:	d105      	bne.n	80073de <__libc_init_array+0x2e>
 80073d2:	bd70      	pop	{r4, r5, r6, pc}
 80073d4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80073d8:	4798      	blx	r3
 80073da:	3501      	adds	r5, #1
 80073dc:	e7ee      	b.n	80073bc <__libc_init_array+0xc>
 80073de:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80073e2:	4798      	blx	r3
 80073e4:	3501      	adds	r5, #1
 80073e6:	e7f2      	b.n	80073ce <__libc_init_array+0x1e>
 80073e8:	08007730 	.word	0x08007730
 80073ec:	08007730 	.word	0x08007730
 80073f0:	08007730 	.word	0x08007730
 80073f4:	08007734 	.word	0x08007734

080073f8 <_init>:
 80073f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073fa:	bf00      	nop
 80073fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80073fe:	bc08      	pop	{r3}
 8007400:	469e      	mov	lr, r3
 8007402:	4770      	bx	lr

08007404 <_fini>:
 8007404:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007406:	bf00      	nop
 8007408:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800740a:	bc08      	pop	{r3}
 800740c:	469e      	mov	lr, r3
 800740e:	4770      	bx	lr
