# Copyright (C) 2020  Intel Corporation. All rights reserved.,,,,,,,,,,,,,,
# Your use of Intel Corporation's design tools, logic functions ,,,,,,,,,,,,,
# and other software and tools, and any partner logic ,,,,,,,,,,,,,
# functions, and any output files from any of the foregoing ,,,,,,,,,,,,,
# (including device programming or simulation files), and any ,,,,,,,,,,,,,
# associated documentation or information are expressly subject ,,,,,,,,,,,,,,
# to the terms and conditions of the Intel Program License ,,,,,,,,,,,,,,
# Subscription Agreement, the Intel Quartus Prime License Agreement,,,,,,,,,,,,,
# the Intel FPGA IP License Agreement, or other applicable license,,,,,,,,,,,,,
# agreement, including, without limitation, that your use is for,,,,,,,,,,,
# the sole purpose of programming logic devices manufactured by,,,,,,,,,,,,,,
# Intel and sold by Intel or its authorized distributors.  Please,,,,,,,,,,,,,,
# refer to the applicable agreement for further details, at,,,,,,,,,,,,,
# https://fpgasoftware.intel.com/eula.,,,,,,,,,,,,,,
,,,,,,,,,,,,,,
# Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition,,,,,,,,,,,,,,
# File: C:\Users\dudbo\Documents\intelFPGA\FPGA_learning\Cyclone_IV\seven_segment_display\seven_segment_display.csv,,,,,,,,,,,,,,
# Generated on: Thu Jan 06 15:20:06 2022,,,,,,,,,,,,,,
,,,,,,,,,,,,,,
# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.,,,,,,,,,,,,,,
,,,,,,,,,,,,,,
To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation,Weak Pull-Up Resistor,Far Pull-down Resistance,Far Pull-up Resistance,Fitter Location
bcd[0],Unknown,PIN_88,5,B5_N0,,,,,,,off,,,
bcd[1],Unknown,PIN_89,5,B5_N0,,,,,,,off,,,
bcd[2],Unknown,PIN_90,6,B6_N0,,,,,,,off,,,
bcd[3],Unknown,PIN_91,6,B6_N0,,,,,,,off,,,
seg[0],Unknown,PIN_124,7,B7_N0,,,,,,,,,,
seg[1],Unknown,PIN_126,7,B7_N0,,,,,,,,,,
seg[2],Unknown,PIN_132,8,B8_N0,,,,,,,,,,
seg[3],Unknown,PIN_129,8,B8_N0,,,,,,,,,,
seg[4],Unknown,PIN_125,7,B7_N0,,,,,,,,,,
seg[5],Unknown,PIN_121,7,B7_N0,,,,,,,,,,
seg[6],Unknown,PIN_128,8,B8_N0,,,,,,,,,,
n_segment,Unknown,PIN_133,8,B8_N0,,,,,,,,,,
bcd,Unknown,,,,,,,,,,off,,,
