

================================================================
== Vivado HLS Report for 'Loop_2_proc'
================================================================
* Date:           Mon Mar 16 19:34:30 2020

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        conv2d_b2b
* Solution:       hls_target
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.60|      4.34|        0.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2064614|  2064614|  2064614|  2064614|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Loop 1  |  2064612|  2064612|         5|          1|          1|  2064609|    yes   |
        +----------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 1
  Pipeline-0: II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_8 (3)  [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecMemCore(i32* %p_p2_mul1_stencil_stream_V_value_V, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_9 (4)  [1/1] 0.00ns
newFuncRoot:1  call void (...)* @_ssdm_op_SpecMemCore(i128* %p_mul_stencil_stream_V_value_V, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_10 (5)  [1/1] 0.00ns
newFuncRoot:2  call void (...)* @_ssdm_op_SpecInterface(i32* %p_p2_mul1_stencil_stream_V_value_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_11 (6)  [1/1] 0.00ns
newFuncRoot:3  call void (...)* @_ssdm_op_SpecInterface(i128* %p_mul_stencil_stream_V_value_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_12 (7)  [1/1] 1.59ns  loc: hls_target.cpp:160
newFuncRoot:4  br label %.preheader38


 <State 2>: 3.15ns
ST_2: indvar_flatten (9)  [1/1] 0.00ns
.preheader38:0  %indvar_flatten = phi i21 [ 0, %newFuncRoot ], [ %indvar_flatten_next, %.preheader38.preheader ]

ST_2: exitcond_flatten (10)  [1/1] 3.15ns
.preheader38:1  %exitcond_flatten = icmp eq i21 %indvar_flatten, -32543

ST_2: indvar_flatten_next (11)  [1/1] 2.59ns
.preheader38:2  %indvar_flatten_next = add i21 %indvar_flatten, 1

ST_2: StgValue_16 (12)  [1/1] 0.00ns
.preheader38:3  br i1 %exitcond_flatten, label %.preheader37.exitStub, label %.preheader38.preheader


 <State 3>: 2.45ns
ST_3: tmp_value_V (17)  [1/1] 2.45ns  loc: hls_target.cpp:168
.preheader38.preheader:3  %tmp_value_V = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* %p_mul_stencil_stream_V_value_V)

ST_3: tmp_6 (18)  [1/1] 0.00ns  loc: hls_target.cpp:176
.preheader38.preheader:4  %tmp_6 = call i28 @_ssdm_op_PartSelect.i28.i128.i32.i32(i128 %tmp_value_V, i32 4, i32 31)

ST_3: tmp_3 (20)  [1/1] 0.00ns  loc: hls_target.cpp:168
.preheader38.preheader:6  %tmp_3 = call i28 @_ssdm_op_PartSelect.i28.i128.i32.i32(i128 %tmp_value_V, i32 36, i32 63)

ST_3: tmp_4 (23)  [1/1] 0.00ns  loc: hls_target.cpp:168
.preheader38.preheader:9  %tmp_4 = call i28 @_ssdm_op_PartSelect.i28.i128.i32.i32(i128 %tmp_value_V, i32 68, i32 95)

ST_3: tmp_2 (26)  [1/1] 0.00ns  loc: hls_target.cpp:197
.preheader38.preheader:12  %tmp_2 = call i28 @_ssdm_op_PartSelect.i28.i128.i32.i32(i128 %tmp_value_V, i32 100, i32 127)


 <State 4>: 2.74ns
ST_4: p_382_cast_cast (19)  [1/1] 0.00ns  loc: hls_target.cpp:182
.preheader38.preheader:5  %p_382_cast_cast = sext i28 %tmp_6 to i29

ST_4: p_400_cast_cast (27)  [1/1] 0.00ns  loc: hls_target.cpp:200
.preheader38.preheader:13  %p_400_cast_cast = sext i28 %tmp_2 to i29

ST_4: tmp1 (29)  [1/1] 2.74ns  loc: hls_target.cpp:200
.preheader38.preheader:15  %tmp1 = add i29 %p_400_cast_cast, %p_382_cast_cast


 <State 5>: 4.34ns
ST_5: p_390 (21)  [1/1] 0.00ns  loc: hls_target.cpp:185
.preheader38.preheader:7  %p_390 = call i30 @_ssdm_op_BitConcatenate.i30.i28.i2(i28 %tmp_3, i2 0)

ST_5: p_390_cast (22)  [1/1] 0.00ns  loc: hls_target.cpp:185
.preheader38.preheader:8  %p_390_cast = sext i30 %p_390 to i31

ST_5: p_396 (24)  [1/1] 0.00ns  loc: hls_target.cpp:192
.preheader38.preheader:10  %p_396 = call i29 @_ssdm_op_BitConcatenate.i29.i28.i1(i28 %tmp_4, i1 false)

ST_5: p_396_cast_cast (25)  [1/1] 0.00ns  loc: hls_target.cpp:192
.preheader38.preheader:11  %p_396_cast_cast = sext i29 %p_396 to i31

ST_5: tmp (28)  [1/1] 2.17ns  loc: hls_target.cpp:200
.preheader38.preheader:14  %tmp = add i31 %p_396_cast_cast, %p_390_cast

ST_5: tmp1_cast (30)  [1/1] 0.00ns  loc: hls_target.cpp:200
.preheader38.preheader:16  %tmp1_cast = sext i29 %tmp1 to i31

ST_5: p_403 (31)  [1/1] 2.17ns  loc: hls_target.cpp:200
.preheader38.preheader:17  %p_403 = add i31 %tmp, %tmp1_cast


 <State 6>: 2.45ns
ST_6: empty (14)  [1/1] 0.00ns
.preheader38.preheader:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2064609, i64 2064609, i64 2064609)

ST_6: tmp_1 (15)  [1/1] 0.00ns  loc: hls_target.cpp:163
.preheader38.preheader:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

ST_6: StgValue_34 (16)  [1/1] 0.00ns  loc: hls_target.cpp:164
.preheader38.preheader:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_6: tmp_value_V_7 (32)  [1/1] 0.00ns  loc: hls_target.cpp:200
.preheader38.preheader:18  %tmp_value_V_7 = sext i31 %p_403 to i32

ST_6: StgValue_36 (33)  [1/1] 2.45ns  loc: hls_target.cpp:202
.preheader38.preheader:19  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %p_p2_mul1_stencil_stream_V_value_V, i32 %tmp_value_V_7)

ST_6: empty_112 (34)  [1/1] 0.00ns  loc: hls_target.cpp:204
.preheader38.preheader:20  %empty_112 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_1)

ST_6: StgValue_38 (35)  [1/1] 0.00ns  loc: hls_target.cpp:162
.preheader38.preheader:21  br label %.preheader38


 <State 7>: 0.00ns
ST_7: StgValue_39 (37)  [1/1] 0.00ns
.preheader37.exitStub:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.6ns, clock uncertainty: 0.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [9]  (1.59 ns)

 <State 2>: 3.15ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [9]  (0 ns)
	'icmp' operation ('exitcond_flatten') [10]  (3.15 ns)

 <State 3>: 2.45ns
The critical path consists of the following:
	fifo read on port 'p_mul_stencil_stream_V_value_V' (hls_target.cpp:168) [17]  (2.45 ns)

 <State 4>: 2.74ns
The critical path consists of the following:
	'add' operation ('tmp1', hls_target.cpp:200) [29]  (2.74 ns)

 <State 5>: 4.34ns
The critical path consists of the following:
	'add' operation ('tmp', hls_target.cpp:200) [28]  (2.17 ns)
	'add' operation ('_403', hls_target.cpp:200) [31]  (2.17 ns)

 <State 6>: 2.45ns
The critical path consists of the following:
	fifo write on port 'p_p2_mul1_stencil_stream_V_value_V' (hls_target.cpp:202) [33]  (2.45 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
