--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml FPGA_top.twx FPGA_top.ncd -o FPGA_top.twr FPGA_top.pcf
-ucf FPGA_top.ucf

Design file:              FPGA_top.ncd
Physical constraint file: FPGA_top.pcf
Device,package,speed:     xa6slx75,fgg484,I,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_OSC = PERIOD TIMEGRP "CLK_OSC_GRP" 48 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_OSC = PERIOD TIMEGRP "CLK_OSC_GRP" 48 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.832ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.833ns
  Low pulse: 10.416ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: newClk/dcm_sp_inst/CLKIN
  Logical resource: newClk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: newClk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.832ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: newClk/dcm_sp_inst/CLKIN
  Logical resource: newClk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: newClk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 17.263ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: newClk/dcm_sp_inst/CLKIN
  Logical resource: newClk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: newClk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_newClk_clkdv = PERIOD TIMEGRP "newClk_clkdv" TS_CLK_OSC / 
12 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 800 paths analyzed, 243 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.132ns.
--------------------------------------------------------------------------------

Paths for end point I_FSM/delay_5 (SLICE_X0Y133.SR), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     245.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I_FSM/delay_5 (FF)
  Destination:          I_FSM/delay_5 (FF)
  Requirement:          250.000ns
  Data Path Delay:      3.947ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 250.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: I_FSM/delay_5 to I_FSM/delay_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y133.BQ      Tcko                  0.408   I_FSM/delay<7>
                                                       I_FSM/delay_5
    SLICE_X0Y137.C3      net (fanout=2)        0.951   I_FSM/delay<5>
    SLICE_X0Y137.C       Tilo                  0.205   I_FSM/_n018511
                                                       I_FSM/_n018512
    SLICE_X0Y137.A1      net (fanout=1)        0.451   I_FSM/_n018512
    SLICE_X0Y137.A       Tilo                  0.205   I_FSM/_n018511
                                                       I_FSM/_n018513
    SLICE_X0Y137.B4      net (fanout=2)        0.387   I_FSM/_n01851
    SLICE_X0Y137.B       Tilo                  0.205   I_FSM/_n018511
                                                       I_FSM/_n01852
    SLICE_X0Y133.SR      net (fanout=5)        0.680   I_FSM/_n0185
    SLICE_X0Y133.CLK     Tsrck                 0.455   I_FSM/delay<7>
                                                       I_FSM/delay_5
    -------------------------------------------------  ---------------------------
    Total                                      3.947ns (1.478ns logic, 2.469ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     245.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I_FSM/delay_10 (FF)
  Destination:          I_FSM/delay_5 (FF)
  Requirement:          250.000ns
  Data Path Delay:      3.924ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.238 - 0.252)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 250.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: I_FSM/delay_10 to I_FSM/delay_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y134.CQ      Tcko                  0.408   I_FSM/delay<11>
                                                       I_FSM/delay_10
    SLICE_X0Y137.C1      net (fanout=2)        0.928   I_FSM/delay<10>
    SLICE_X0Y137.C       Tilo                  0.205   I_FSM/_n018511
                                                       I_FSM/_n018512
    SLICE_X0Y137.A1      net (fanout=1)        0.451   I_FSM/_n018512
    SLICE_X0Y137.A       Tilo                  0.205   I_FSM/_n018511
                                                       I_FSM/_n018513
    SLICE_X0Y137.B4      net (fanout=2)        0.387   I_FSM/_n01851
    SLICE_X0Y137.B       Tilo                  0.205   I_FSM/_n018511
                                                       I_FSM/_n01852
    SLICE_X0Y133.SR      net (fanout=5)        0.680   I_FSM/_n0185
    SLICE_X0Y133.CLK     Tsrck                 0.455   I_FSM/delay<7>
                                                       I_FSM/delay_5
    -------------------------------------------------  ---------------------------
    Total                                      3.924ns (1.478ns logic, 2.446ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     246.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I_FSM/delay_8 (FF)
  Destination:          I_FSM/delay_5 (FF)
  Requirement:          250.000ns
  Data Path Delay:      3.761ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.238 - 0.252)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 250.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: I_FSM/delay_8 to I_FSM/delay_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y134.AQ      Tcko                  0.408   I_FSM/delay<11>
                                                       I_FSM/delay_8
    SLICE_X0Y137.C2      net (fanout=2)        0.765   I_FSM/delay<8>
    SLICE_X0Y137.C       Tilo                  0.205   I_FSM/_n018511
                                                       I_FSM/_n018512
    SLICE_X0Y137.A1      net (fanout=1)        0.451   I_FSM/_n018512
    SLICE_X0Y137.A       Tilo                  0.205   I_FSM/_n018511
                                                       I_FSM/_n018513
    SLICE_X0Y137.B4      net (fanout=2)        0.387   I_FSM/_n01851
    SLICE_X0Y137.B       Tilo                  0.205   I_FSM/_n018511
                                                       I_FSM/_n01852
    SLICE_X0Y133.SR      net (fanout=5)        0.680   I_FSM/_n0185
    SLICE_X0Y133.CLK     Tsrck                 0.455   I_FSM/delay<7>
                                                       I_FSM/delay_5
    -------------------------------------------------  ---------------------------
    Total                                      3.761ns (1.478ns logic, 2.283ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point I_FSM/delay_4 (SLICE_X0Y133.SR), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     245.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I_FSM/delay_5 (FF)
  Destination:          I_FSM/delay_4 (FF)
  Requirement:          250.000ns
  Data Path Delay:      3.936ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 250.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: I_FSM/delay_5 to I_FSM/delay_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y133.BQ      Tcko                  0.408   I_FSM/delay<7>
                                                       I_FSM/delay_5
    SLICE_X0Y137.C3      net (fanout=2)        0.951   I_FSM/delay<5>
    SLICE_X0Y137.C       Tilo                  0.205   I_FSM/_n018511
                                                       I_FSM/_n018512
    SLICE_X0Y137.A1      net (fanout=1)        0.451   I_FSM/_n018512
    SLICE_X0Y137.A       Tilo                  0.205   I_FSM/_n018511
                                                       I_FSM/_n018513
    SLICE_X0Y137.B4      net (fanout=2)        0.387   I_FSM/_n01851
    SLICE_X0Y137.B       Tilo                  0.205   I_FSM/_n018511
                                                       I_FSM/_n01852
    SLICE_X0Y133.SR      net (fanout=5)        0.680   I_FSM/_n0185
    SLICE_X0Y133.CLK     Tsrck                 0.444   I_FSM/delay<7>
                                                       I_FSM/delay_4
    -------------------------------------------------  ---------------------------
    Total                                      3.936ns (1.467ns logic, 2.469ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     245.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I_FSM/delay_10 (FF)
  Destination:          I_FSM/delay_4 (FF)
  Requirement:          250.000ns
  Data Path Delay:      3.913ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.238 - 0.252)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 250.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: I_FSM/delay_10 to I_FSM/delay_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y134.CQ      Tcko                  0.408   I_FSM/delay<11>
                                                       I_FSM/delay_10
    SLICE_X0Y137.C1      net (fanout=2)        0.928   I_FSM/delay<10>
    SLICE_X0Y137.C       Tilo                  0.205   I_FSM/_n018511
                                                       I_FSM/_n018512
    SLICE_X0Y137.A1      net (fanout=1)        0.451   I_FSM/_n018512
    SLICE_X0Y137.A       Tilo                  0.205   I_FSM/_n018511
                                                       I_FSM/_n018513
    SLICE_X0Y137.B4      net (fanout=2)        0.387   I_FSM/_n01851
    SLICE_X0Y137.B       Tilo                  0.205   I_FSM/_n018511
                                                       I_FSM/_n01852
    SLICE_X0Y133.SR      net (fanout=5)        0.680   I_FSM/_n0185
    SLICE_X0Y133.CLK     Tsrck                 0.444   I_FSM/delay<7>
                                                       I_FSM/delay_4
    -------------------------------------------------  ---------------------------
    Total                                      3.913ns (1.467ns logic, 2.446ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     246.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I_FSM/delay_8 (FF)
  Destination:          I_FSM/delay_4 (FF)
  Requirement:          250.000ns
  Data Path Delay:      3.750ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.238 - 0.252)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 250.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: I_FSM/delay_8 to I_FSM/delay_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y134.AQ      Tcko                  0.408   I_FSM/delay<11>
                                                       I_FSM/delay_8
    SLICE_X0Y137.C2      net (fanout=2)        0.765   I_FSM/delay<8>
    SLICE_X0Y137.C       Tilo                  0.205   I_FSM/_n018511
                                                       I_FSM/_n018512
    SLICE_X0Y137.A1      net (fanout=1)        0.451   I_FSM/_n018512
    SLICE_X0Y137.A       Tilo                  0.205   I_FSM/_n018511
                                                       I_FSM/_n018513
    SLICE_X0Y137.B4      net (fanout=2)        0.387   I_FSM/_n01851
    SLICE_X0Y137.B       Tilo                  0.205   I_FSM/_n018511
                                                       I_FSM/_n01852
    SLICE_X0Y133.SR      net (fanout=5)        0.680   I_FSM/_n0185
    SLICE_X0Y133.CLK     Tsrck                 0.444   I_FSM/delay<7>
                                                       I_FSM/delay_4
    -------------------------------------------------  ---------------------------
    Total                                      3.750ns (1.467ns logic, 2.283ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point I_FSM/State_FSM_FFd3 (SLICE_X16Y139.C3), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     245.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I_FSM/delay_5 (FF)
  Destination:          I_FSM/State_FSM_FFd3 (FF)
  Requirement:          250.000ns
  Data Path Delay:      3.909ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.244 - 0.252)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 250.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: I_FSM/delay_5 to I_FSM/State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y133.BQ      Tcko                  0.408   I_FSM/delay<7>
                                                       I_FSM/delay_5
    SLICE_X0Y137.C3      net (fanout=2)        0.951   I_FSM/delay<5>
    SLICE_X0Y137.C       Tilo                  0.205   I_FSM/_n018511
                                                       I_FSM/_n018512
    SLICE_X0Y137.A1      net (fanout=1)        0.451   I_FSM/_n018512
    SLICE_X0Y137.A       Tilo                  0.205   I_FSM/_n018511
                                                       I_FSM/_n018513
    SLICE_X16Y139.C3     net (fanout=2)        1.348   I_FSM/_n01851
    SLICE_X16Y139.CLK    Tas                   0.341   I_FSM/State_FSM_FFd3
                                                       I_FSM/State_FSM_FFd3-In1
                                                       I_FSM/State_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.909ns (1.159ns logic, 2.750ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     245.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I_FSM/delay_10 (FF)
  Destination:          I_FSM/State_FSM_FFd3 (FF)
  Requirement:          250.000ns
  Data Path Delay:      3.886ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.244 - 0.252)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 250.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: I_FSM/delay_10 to I_FSM/State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y134.CQ      Tcko                  0.408   I_FSM/delay<11>
                                                       I_FSM/delay_10
    SLICE_X0Y137.C1      net (fanout=2)        0.928   I_FSM/delay<10>
    SLICE_X0Y137.C       Tilo                  0.205   I_FSM/_n018511
                                                       I_FSM/_n018512
    SLICE_X0Y137.A1      net (fanout=1)        0.451   I_FSM/_n018512
    SLICE_X0Y137.A       Tilo                  0.205   I_FSM/_n018511
                                                       I_FSM/_n018513
    SLICE_X16Y139.C3     net (fanout=2)        1.348   I_FSM/_n01851
    SLICE_X16Y139.CLK    Tas                   0.341   I_FSM/State_FSM_FFd3
                                                       I_FSM/State_FSM_FFd3-In1
                                                       I_FSM/State_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.886ns (1.159ns logic, 2.727ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     246.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I_FSM/delay_8 (FF)
  Destination:          I_FSM/State_FSM_FFd3 (FF)
  Requirement:          250.000ns
  Data Path Delay:      3.723ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.244 - 0.252)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 250.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: I_FSM/delay_8 to I_FSM/State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y134.AQ      Tcko                  0.408   I_FSM/delay<11>
                                                       I_FSM/delay_8
    SLICE_X0Y137.C2      net (fanout=2)        0.765   I_FSM/delay<8>
    SLICE_X0Y137.C       Tilo                  0.205   I_FSM/_n018511
                                                       I_FSM/_n018512
    SLICE_X0Y137.A1      net (fanout=1)        0.451   I_FSM/_n018512
    SLICE_X0Y137.A       Tilo                  0.205   I_FSM/_n018511
                                                       I_FSM/_n018513
    SLICE_X16Y139.C3     net (fanout=2)        1.348   I_FSM/_n01851
    SLICE_X16Y139.CLK    Tas                   0.341   I_FSM/State_FSM_FFd3
                                                       I_FSM/State_FSM_FFd3-In1
                                                       I_FSM/State_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.723ns (1.159ns logic, 2.564ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_newClk_clkdv = PERIOD TIMEGRP "newClk_clkdv" TS_CLK_OSC / 12 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point I_FSM/TxEn (SLICE_X20Y138.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I_FSM/TxEn (FF)
  Destination:          I_FSM/TxEn (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 250.000ns
  Destination Clock:    clk rising at 250.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: I_FSM/TxEn to I_FSM/TxEn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y138.AQ     Tcko                  0.200   I_FSM/TxEn
                                                       I_FSM/TxEn
    SLICE_X20Y138.A6     net (fanout=2)        0.025   I_FSM/TxEn
    SLICE_X20Y138.CLK    Tah         (-Th)    -0.190   I_FSM/TxEn
                                                       I_FSM/TxEn_glue_set
                                                       I_FSM/TxEn
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point I_AND/counter_0 (SLICE_X15Y147.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.445ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I_AND/counter_0 (FF)
  Destination:          I_AND/counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.445ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 250.000ns
  Destination Clock:    clk rising at 250.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: I_AND/counter_0 to I_AND/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y147.AQ     Tcko                  0.198   I_AND/counter<1>
                                                       I_AND/counter_0
    SLICE_X15Y147.A6     net (fanout=3)        0.032   I_AND/counter<0>
    SLICE_X15Y147.CLK    Tah         (-Th)    -0.215   I_AND/counter<1>
                                                       I_AND/Mcount_counter_xor<0>11_INV_0
                                                       I_AND/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.445ns (0.413ns logic, 0.032ns route)
                                                       (92.8% logic, 7.2% route)

--------------------------------------------------------------------------------

Paths for end point I_FSM/RstUART (SLICE_X21Y138.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.445ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I_FSM/RstUART (FF)
  Destination:          I_FSM/RstUART (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.445ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 250.000ns
  Destination Clock:    clk rising at 250.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: I_FSM/RstUART to I_FSM/RstUART
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y138.AQ     Tcko                  0.198   I_FSM/RstUART
                                                       I_FSM/RstUART
    SLICE_X21Y138.A6     net (fanout=16)       0.032   I_FSM/RstUART
    SLICE_X21Y138.CLK    Tah         (-Th)    -0.215   I_FSM/RstUART
                                                       I_FSM/RstUART_glue_set
                                                       I_FSM/RstUART
    -------------------------------------------------  ---------------------------
    Total                                      0.445ns (0.413ns logic, 0.032ns route)
                                                       (92.8% logic, 7.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_newClk_clkdv = PERIOD TIMEGRP "newClk_clkdv" TS_CLK_OSC / 12 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 248.270ns (period - min period limit)
  Period: 250.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: newClk/clkout1_buf/I0
  Logical resource: newClk/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: newClk/clkdv
--------------------------------------------------------------------------------
Slack: 249.570ns (period - min period limit)
  Period: 250.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: I_FSM/delay<3>/CLK
  Logical resource: I_FSM/delay_0/CK
  Location pin: SLICE_X0Y132.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 249.570ns (period - min period limit)
  Period: 250.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: I_FSM/delay<3>/CLK
  Logical resource: I_FSM/delay_1/CK
  Location pin: SLICE_X0Y132.CLK
  Clock network: clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK_OSC
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_OSC                     |     20.833ns|     16.000ns|      0.344ns|            0|            0|            0|          800|
| TS_newClk_clkdv               |    250.000ns|      4.132ns|          N/A|            0|            0|          800|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock M_CLK_OSC
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M_CLK_OSC      |    4.132|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 800 paths, 0 nets, and 242 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 24 19:01:37 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4637 MB



