("TB_LS_LowSide_V2_ST:/\tTB_LS_LowSide_V2_ST Stimulator_TestBench schematic" (("open" (nil hierarchy "/{Stimulator_TestBench TB_LS_LowSide_V2_ST schematic }:a"))) nil)("TB_LS_HighSide_ST:/\tTB_LS_HighSide_ST Stimulator_TestBench schematic" (("open" (nil hierarchy "/{Stimulator_TestBench TB_LS_HighSide_ST schematic }:a"))) (((-4.63125 -6.2125) (9.71875 1.4625)) "a" "Schematics" 53))("TB_CurrentMirror_DC:/\tTB_CurrentMirror_DC Stimulator_TestBench schematic" (("open" (nil hierarchy "/{Stimulator_TestBench TB_CurrentMirror_DC schematic }:a"))) nil)("TB_CurrentMirror:/\tTB_CurrentMirror Stimulator_TestBench schematic" (("open" (nil hierarchy "/{Stimulator_TestBench TB_CurrentMirror schematic }:a"))) (((-22.69375 -7.76875) (6.64375 6.96875)) "a" "analogArtist-Schematic" 45))("TB_CurrentMirror:/\tTB_CurrentMirror Stimulator_TestBench config" (("cfgopen" (nil hierarchy "/{Stimulator_TestBench TB_CurrentMirror config}:a"))) nil)("LSHVT18U3VX1:/\tLSHVT18U3VX1 D_CELLS_M3V verilogams" (("open" (nil hierarchy "/{D_CELLS_M3V LSHVT18U3VX1 verilogams }:r"))) nil)("CurrentMirror_ST:/\tCurrentMirror_ST Stimulator_IMP schematic" (("open" (nil hierarchy "/{Stimulator_IMP CurrentMirror_ST schematic }:a"))) (((-10.76875 -3.0625) (2.28125 7.10625)) "a" "Schematics" 20))("Idac_5bit_ST:/\tIdac_5bit_ST Stimulator_IMP schematic" (("open" (nil hierarchy "/{Stimulator_IMP Idac_5bit_ST schematic }:a"))) (((-5.725 -5.78125) (4.0 1.79375)) "a" "Schematics" 11))("TB_Digital_Stimulus:/\tTB_Digital_Stimulus Stimulator_TestBench schematic" (("open" (nil hierarchy "/{Stimulator_TestBench TB_Digital_Stimulus schematic }:a"))) (((-1.4625 -3.34375) (5.0125 1.7)) "a" "Schematics" 9))("TB_Multi_CH:/\tTB_Multi_CH Stimulator_TestBench schematic" (("open" (nil hierarchy "/{Stimulator_TestBench TB_Multi_CH schematic }:a"))) (((3.4375 -11.15625) (25.4125 5.96875)) "a" "Schematics" 7))("TB_Single_CH:/\tTB_Single_CH Stimulator_TestBench schematic" (("open" (nil hierarchy "/{Stimulator_TestBench TB_Single_CH schematic }:a"))) (((6.7125 -7.625) (16.91875 -1.3)) "a" "Schematics" 5))