

================================================================
== Vitis HLS Report for 'MUL_MOD_1'
================================================================
* Date:           Tue Mar  4 21:31:36 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.655 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       12|       12|  96.000 ns|  96.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.05>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%MOD_INDEX_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %MOD_INDEX"   --->   Operation 14 'read' 'MOD_INDEX_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input2_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input2_val"   --->   Operation 15 'read' 'input2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input1_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input1_val"   --->   Operation 16 'read' 'input1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input2_low = trunc i32 %input2_val_read"   --->   Operation 17 'trunc' 'input2_low' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input1_low = trunc i32 %input1_val_read"   --->   Operation 18 'trunc' 'input1_low' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input1_high = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %input1_val_read, i32 16, i32 31" [Arithmetic.cpp:18->Arithmetic.cpp:93]   --->   Operation 19 'partselect' 'input1_high' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i16 %input1_high" [Arithmetic.cpp:18->Arithmetic.cpp:93]   --->   Operation 20 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i16 %input2_low" [Arithmetic.cpp:19->Arithmetic.cpp:93]   --->   Operation 21 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%input2_high = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %input2_val_read, i32 16, i32 31" [Arithmetic.cpp:20->Arithmetic.cpp:93]   --->   Operation 22 'partselect' 'input2_high' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [3/3] (1.05ns) (grouped into DSP with root node add_ln30)   --->   "%temp3 = mul i32 %zext_ln19, i32 %zext_ln18" [Arithmetic.cpp:24->Arithmetic.cpp:93]   --->   Operation 23 'mul' 'temp3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 5.58>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i16 %input1_low" [Arithmetic.cpp:17->Arithmetic.cpp:93]   --->   Operation 24 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i16 %input2_high" [Arithmetic.cpp:20->Arithmetic.cpp:93]   --->   Operation 25 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (5.58ns)   --->   "%temp1 = mul i32 %zext_ln19, i32 %zext_ln17" [Arithmetic.cpp:22->Arithmetic.cpp:93]   --->   Operation 26 'mul' 'temp1' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (5.58ns)   --->   "%temp2 = mul i32 %zext_ln20, i32 %zext_ln17" [Arithmetic.cpp:23->Arithmetic.cpp:93]   --->   Operation 27 'mul' 'temp2' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [2/3] (1.05ns) (grouped into DSP with root node add_ln30)   --->   "%temp3 = mul i32 %zext_ln19, i32 %zext_ln18" [Arithmetic.cpp:24->Arithmetic.cpp:93]   --->   Operation 28 'mul' 'temp3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 29 [1/1] (5.58ns)   --->   "%temp4 = mul i32 %zext_ln20, i32 %zext_ln18" [Arithmetic.cpp:25->Arithmetic.cpp:93]   --->   Operation 29 'mul' 'temp4' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.10>
ST_3 : Operation 30 [1/3] (0.00ns) (grouped into DSP with root node add_ln30)   --->   "%temp3 = mul i32 %zext_ln19, i32 %zext_ln18" [Arithmetic.cpp:24->Arithmetic.cpp:93]   --->   Operation 30 'mul' 'temp3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i32 %temp2" [Arithmetic.cpp:30->Arithmetic.cpp:93]   --->   Operation 31 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into DSP with root node add_ln30)   --->   "%zext_ln30_1 = zext i32 %temp3" [Arithmetic.cpp:30->Arithmetic.cpp:93]   --->   Operation 32 'zext' 'zext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln30 = add i33 %zext_ln30, i33 %zext_ln30_1" [Arithmetic.cpp:30->Arithmetic.cpp:93]   --->   Operation 33 'add' 'add_ln30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 34 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln30 = add i33 %zext_ln30, i33 %zext_ln30_1" [Arithmetic.cpp:30->Arithmetic.cpp:93]   --->   Operation 34 'add' 'add_ln30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.52>
ST_5 : Operation 35 [1/1] (1.70ns)   --->   "%m = mux i20 @_ssdm_op_Mux.ap_auto.3i20.i2, i20 1015804, i20 753680, i20 524347, i2 %MOD_INDEX_read" [Arithmetic.cpp:88]   --->   Operation 35 'mux' 'm' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%input2_low_1 = trunc i20 %m" [Arithmetic.cpp:88]   --->   Operation 36 'trunc' 'input2_low_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%sum1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %temp4, i32 %temp1" [Arithmetic.cpp:29->Arithmetic.cpp:93]   --->   Operation 37 'bitconcatenate' 'sum1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%sum2 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i33.i16, i33 %add_ln30, i16 0" [Arithmetic.cpp:30->Arithmetic.cpp:93]   --->   Operation 38 'bitconcatenate' 'sum2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i49 %sum2" [Arithmetic.cpp:28->Arithmetic.cpp:93]   --->   Operation 39 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (3.52ns)   --->   "%res_mult = add i64 %sum1, i64 %zext_ln28" [Arithmetic.cpp:32->Arithmetic.cpp:93]   --->   Operation 40 'add' 'res_mult' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%input1_low_1 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %res_mult, i32 30, i32 45" [Arithmetic.cpp:97]   --->   Operation 41 'partselect' 'input1_low_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%input1_high_1 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %res_mult, i32 46, i32 61" [Arithmetic.cpp:18->Arithmetic.cpp:99]   --->   Operation 42 'partselect' 'input1_high_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%input2_high_1 = partselect i4 @_ssdm_op_PartSelect.i4.i20.i32.i32, i20 %m, i32 16, i32 19" [Arithmetic.cpp:20->Arithmetic.cpp:99]   --->   Operation 43 'partselect' 'input2_high_1' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.58>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i16 %input1_low_1" [Arithmetic.cpp:17->Arithmetic.cpp:99]   --->   Operation 44 'zext' 'zext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i16 %input1_high_1" [Arithmetic.cpp:18->Arithmetic.cpp:99]   --->   Operation 45 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i16 %input2_low_1" [Arithmetic.cpp:19->Arithmetic.cpp:99]   --->   Operation 46 'zext' 'zext_ln19_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i4 %input2_high_1" [Arithmetic.cpp:20->Arithmetic.cpp:99]   --->   Operation 47 'sext' 'sext_ln20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln20_1 = zext i16 %sext_ln20" [Arithmetic.cpp:20->Arithmetic.cpp:99]   --->   Operation 48 'zext' 'zext_ln20_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (5.58ns)   --->   "%temp1_1 = mul i32 %zext_ln17_1, i32 %zext_ln19_1" [Arithmetic.cpp:22->Arithmetic.cpp:99]   --->   Operation 49 'mul' 'temp1_1' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (5.58ns)   --->   "%temp2_1 = mul i32 %zext_ln17_1, i32 %zext_ln20_1" [Arithmetic.cpp:23->Arithmetic.cpp:99]   --->   Operation 50 'mul' 'temp2_1' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (5.58ns)   --->   "%temp3_1 = mul i32 %zext_ln18_1, i32 %zext_ln19_1" [Arithmetic.cpp:24->Arithmetic.cpp:99]   --->   Operation 51 'mul' 'temp3_1' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (5.58ns)   --->   "%temp4_1 = mul i32 %zext_ln18_1, i32 %zext_ln20_1" [Arithmetic.cpp:25->Arithmetic.cpp:99]   --->   Operation 52 'mul' 'temp4_1' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %temp4_1" [Arithmetic.cpp:29->Arithmetic.cpp:99]   --->   Operation 53 'trunc' 'trunc_ln29' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 5.65>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i32 %temp2_1" [Arithmetic.cpp:30->Arithmetic.cpp:99]   --->   Operation 54 'zext' 'zext_ln30_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln30_3 = zext i32 %temp3_1" [Arithmetic.cpp:30->Arithmetic.cpp:99]   --->   Operation 55 'zext' 'zext_ln30_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (2.55ns)   --->   "%add_ln30_3 = add i32 %temp2_1, i32 %temp3_1" [Arithmetic.cpp:30->Arithmetic.cpp:99]   --->   Operation 56 'add' 'add_ln30_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [1/1] (2.55ns)   --->   "%add_ln30_1 = add i33 %zext_ln30_2, i33 %zext_ln30_3" [Arithmetic.cpp:30->Arithmetic.cpp:99]   --->   Operation 57 'add' 'add_ln30_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i16.i32, i16 %trunc_ln29, i32 %temp1_1" [Arithmetic.cpp:32->Arithmetic.cpp:99]   --->   Operation 58 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln2 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %add_ln30_3, i16 0" [Arithmetic.cpp:32->Arithmetic.cpp:99]   --->   Operation 59 'bitconcatenate' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (3.10ns)   --->   "%add_ln98 = add i48 %trunc_ln2, i48 %tmp" [Arithmetic.cpp:98]   --->   Operation 60 'add' 'add_ln98' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%res_mult_shift_part = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %add_ln98, i32 32, i32 47" [Arithmetic.cpp:104]   --->   Operation 61 'partselect' 'res_mult_shift_part' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.52>
ST_8 : Operation 62 [1/1] (1.70ns)   --->   "%mod = mux i31 @_ssdm_op_Mux.ap_auto.3i31.i2, i31 1073750017, i31 1073815553, i31 1073872897, i2 %MOD_INDEX_read" [Arithmetic.cpp:113]   --->   Operation 62 'mux' 'mod' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%input2_low_2 = trunc i31 %mod" [Arithmetic.cpp:86]   --->   Operation 63 'trunc' 'input2_low_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%sum1_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %temp4_1, i32 %temp1_1" [Arithmetic.cpp:29->Arithmetic.cpp:99]   --->   Operation 64 'bitconcatenate' 'sum1_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%sum2_1 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i33.i16, i33 %add_ln30_1, i16 0" [Arithmetic.cpp:30->Arithmetic.cpp:99]   --->   Operation 65 'bitconcatenate' 'sum2_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i49 %sum2_1" [Arithmetic.cpp:28->Arithmetic.cpp:99]   --->   Operation 66 'zext' 'zext_ln28_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (3.52ns)   --->   "%res_mult_shift = add i64 %zext_ln28_1, i64 %sum1_1" [Arithmetic.cpp:32->Arithmetic.cpp:99]   --->   Operation 67 'add' 'res_mult_shift' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln17_3 = zext i16 %res_mult_shift_part" [Arithmetic.cpp:17->Arithmetic.cpp:105]   --->   Operation 68 'zext' 'zext_ln17_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%input2_high_2 = partselect i15 @_ssdm_op_PartSelect.i15.i31.i32.i32, i31 %mod, i32 16, i32 30" [Arithmetic.cpp:20->Arithmetic.cpp:105]   --->   Operation 69 'partselect' 'input2_high_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln20_2 = zext i15 %input2_high_2" [Arithmetic.cpp:20->Arithmetic.cpp:105]   --->   Operation 70 'zext' 'zext_ln20_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [3/3] (1.05ns) (grouped into DSP with root node add_ln30_2)   --->   "%temp2_2 = mul i31 %zext_ln17_3, i31 %zext_ln20_2" [Arithmetic.cpp:23->Arithmetic.cpp:105]   --->   Operation 71 'mul' 'temp2_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %res_mult_shift, i32 48, i32 63" [Arithmetic.cpp:24->Arithmetic.cpp:105]   --->   Operation 72 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 5.58>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i16 %res_mult_shift_part" [Arithmetic.cpp:17->Arithmetic.cpp:105]   --->   Operation 73 'zext' 'zext_ln17_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln19_2 = zext i16 %input2_low_2" [Arithmetic.cpp:19->Arithmetic.cpp:105]   --->   Operation 74 'zext' 'zext_ln19_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (5.58ns)   --->   "%temp1_2 = mul i32 %zext_ln17_2, i32 %zext_ln19_2" [Arithmetic.cpp:22->Arithmetic.cpp:105]   --->   Operation 75 'mul' 'temp1_2' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 76 [2/3] (1.05ns) (grouped into DSP with root node add_ln30_2)   --->   "%temp2_2 = mul i31 %zext_ln17_3, i31 %zext_ln20_2" [Arithmetic.cpp:23->Arithmetic.cpp:105]   --->   Operation 76 'mul' 'temp2_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i16 %trunc_ln3" [Arithmetic.cpp:24->Arithmetic.cpp:105]   --->   Operation 77 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i16 %trunc_ln3" [Arithmetic.cpp:24->Arithmetic.cpp:105]   --->   Operation 78 'zext' 'zext_ln24_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (5.58ns)   --->   "%temp3_2 = mul i32 %zext_ln19_2, i32 %zext_ln24" [Arithmetic.cpp:24->Arithmetic.cpp:105]   --->   Operation 79 'mul' 'temp3_2' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 80 [1/1] (5.58ns)   --->   "%temp4_2 = mul i31 %zext_ln20_2, i31 %zext_ln24_1" [Arithmetic.cpp:25->Arithmetic.cpp:105]   --->   Operation 80 'mul' 'temp4_2' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.10>
ST_10 : Operation 81 [1/3] (0.00ns) (grouped into DSP with root node add_ln30_2)   --->   "%temp2_2 = mul i31 %zext_ln17_3, i31 %zext_ln20_2" [Arithmetic.cpp:23->Arithmetic.cpp:105]   --->   Operation 81 'mul' 'temp2_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 82 [1/1] (0.00ns) (grouped into DSP with root node add_ln30_2)   --->   "%zext_ln30_4 = zext i31 %temp2_2" [Arithmetic.cpp:30->Arithmetic.cpp:105]   --->   Operation 82 'zext' 'zext_ln30_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln30_5 = zext i32 %temp3_2" [Arithmetic.cpp:30->Arithmetic.cpp:105]   --->   Operation 83 'zext' 'zext_ln30_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln30_2 = add i33 %zext_ln30_4, i33 %zext_ln30_5" [Arithmetic.cpp:30->Arithmetic.cpp:105]   --->   Operation 84 'add' 'add_ln30_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 2.10>
ST_11 : Operation 85 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln30_2 = add i33 %zext_ln30_4, i33 %zext_ln30_5" [Arithmetic.cpp:30->Arithmetic.cpp:105]   --->   Operation 85 'add' 'add_ln30_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 5.30>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%sum1_2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i31.i32, i31 %temp4_2, i32 %temp1_2" [Arithmetic.cpp:29->Arithmetic.cpp:105]   --->   Operation 86 'bitconcatenate' 'sum1_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i63 %sum1_2" [Arithmetic.cpp:28->Arithmetic.cpp:105]   --->   Operation 87 'zext' 'zext_ln28_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%sum2_2 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i33.i16, i33 %add_ln30_2, i16 0" [Arithmetic.cpp:30->Arithmetic.cpp:105]   --->   Operation 88 'bitconcatenate' 'sum2_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i49 %sum2_2" [Arithmetic.cpp:28->Arithmetic.cpp:105]   --->   Operation 89 'zext' 'zext_ln28_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%res_shift = sub i64 %res_mult, i64 %zext_ln28_2" [Arithmetic.cpp:32->Arithmetic.cpp:105]   --->   Operation 90 'sub' 'res_shift' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 91 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%sub_ln109 = sub i64 %res_shift, i64 %zext_ln28_3" [Arithmetic.cpp:109]   --->   Operation 91 'sub' 'sub_ln109' <Predicate = true> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 4.21>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_28" [Arithmetic.cpp:86]   --->   Operation 92 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i31 %mod" [Arithmetic.cpp:113]   --->   Operation 93 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (3.52ns)   --->   "%sub_ln113 = sub i64 %sub_ln109, i64 %zext_ln113" [Arithmetic.cpp:113]   --->   Operation 94 'sub' 'sub_ln113' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln114_cast = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %mod, i1 0" [Arithmetic.cpp:114]   --->   Operation 95 'bitconcatenate' 'zext_ln114_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i32 %zext_ln114_cast" [Arithmetic.cpp:114]   --->   Operation 96 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 97 [1/1] (3.52ns)   --->   "%sub_ln114 = sub i64 %sub_ln109, i64 %zext_ln114" [Arithmetic.cpp:114]   --->   Operation 97 'sub' 'sub_ln114' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln116_1)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sub_ln113, i32 63" [Arithmetic.cpp:116]   --->   Operation 98 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln116_1)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sub_ln114, i32 63" [Arithmetic.cpp:116]   --->   Operation 99 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln116_1)   --->   "%trunc_ln116 = trunc i64 %sub_ln109" [Arithmetic.cpp:116]   --->   Operation 100 'trunc' 'trunc_ln116' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln116_1)   --->   "%trunc_ln116_1 = trunc i64 %sub_ln113" [Arithmetic.cpp:116]   --->   Operation 101 'trunc' 'trunc_ln116_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln116_1)   --->   "%trunc_ln116_2 = trunc i64 %sub_ln114" [Arithmetic.cpp:116]   --->   Operation 102 'trunc' 'trunc_ln116_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln116_1)   --->   "%select_ln116 = select i1 %tmp_2, i32 %trunc_ln116_1, i32 %trunc_ln116_2" [Arithmetic.cpp:116]   --->   Operation 103 'select' 'select_ln116' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 104 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln116_1 = select i1 %tmp_1, i32 %trunc_ln116, i32 %select_ln116" [Arithmetic.cpp:116]   --->   Operation 104 'select' 'select_ln116_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%ret_ln118 = ret i32 %select_ln116_1" [Arithmetic.cpp:118]   --->   Operation 105 'ret' 'ret_ln118' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 1.050ns
The critical path consists of the following:
	wire read operation ('input2_val_read') on port 'input2_val' [5]  (0.000 ns)
	'mul' operation of DSP[27] ('temp3', Arithmetic.cpp:24->Arithmetic.cpp:93) [22]  (1.050 ns)

 <State 2>: 5.580ns
The critical path consists of the following:
	'mul' operation ('temp1', Arithmetic.cpp:22->Arithmetic.cpp:93) [20]  (5.580 ns)

 <State 3>: 2.100ns
The critical path consists of the following:
	'mul' operation of DSP[27] ('temp3', Arithmetic.cpp:24->Arithmetic.cpp:93) [22]  (0.000 ns)
	'add' operation of DSP[27] ('add_ln30', Arithmetic.cpp:30->Arithmetic.cpp:93) [27]  (2.100 ns)

 <State 4>: 2.100ns
The critical path consists of the following:
	'add' operation of DSP[27] ('add_ln30', Arithmetic.cpp:30->Arithmetic.cpp:93) [27]  (2.100 ns)

 <State 5>: 3.520ns
The critical path consists of the following:
	'add' operation ('res_mult', Arithmetic.cpp:32->Arithmetic.cpp:93) [30]  (3.520 ns)

 <State 6>: 5.580ns
The critical path consists of the following:
	'mul' operation ('temp1', Arithmetic.cpp:22->Arithmetic.cpp:99) [39]  (5.580 ns)

 <State 7>: 5.655ns
The critical path consists of the following:
	'add' operation ('add_ln30_3', Arithmetic.cpp:30->Arithmetic.cpp:99) [47]  (2.552 ns)
	'add' operation ('add_ln98', Arithmetic.cpp:98) [54]  (3.103 ns)

 <State 8>: 3.520ns
The critical path consists of the following:
	'add' operation ('res_mult_shift', Arithmetic.cpp:32->Arithmetic.cpp:99) [53]  (3.520 ns)

 <State 9>: 5.580ns
The critical path consists of the following:
	'mul' operation ('temp1', Arithmetic.cpp:22->Arithmetic.cpp:105) [61]  (5.580 ns)

 <State 10>: 2.100ns
The critical path consists of the following:
	'mul' operation of DSP[72] ('temp2', Arithmetic.cpp:23->Arithmetic.cpp:105) [62]  (0.000 ns)
	'add' operation of DSP[72] ('add_ln30_2', Arithmetic.cpp:30->Arithmetic.cpp:105) [72]  (2.100 ns)

 <State 11>: 2.100ns
The critical path consists of the following:
	'add' operation of DSP[72] ('add_ln30_2', Arithmetic.cpp:30->Arithmetic.cpp:105) [72]  (2.100 ns)

 <State 12>: 5.307ns
The critical path consists of the following:
	'sub' operation ('res_shift', Arithmetic.cpp:32->Arithmetic.cpp:105) [75]  (0.000 ns)
	'sub' operation ('sub_ln109', Arithmetic.cpp:109) [76]  (5.307 ns)

 <State 13>: 4.218ns
The critical path consists of the following:
	'sub' operation ('sub_ln113', Arithmetic.cpp:113) [78]  (3.520 ns)
	'select' operation ('select_ln116', Arithmetic.cpp:116) [87]  (0.000 ns)
	'select' operation ('select_ln116_1', Arithmetic.cpp:116) [88]  (0.698 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
