#-----------------------------------------------------------
# Vivado v2013.2 (64-bit)
# Build 272601 by xbuild on Sat Jun 15 11:11:11 MDT 2013
# Start of session at: Wed Oct  9 20:36:20 2013
# Process ID: 12195
# Log file: /afs/ece.cmu.edu/usr/wtabib/astroFPGA/pcie/vc707_pcie_vivado/example_project/vc707_pcie_x8_gen2_example/vc707_pcie_x8_gen2_example.srcs/sources_1/imports/example_design/example_project/vc707_pcie_x8_gen2_example/vc707_pcie_x8_gen2_example.runs/synth_1/xilinx_pcie_2_1_ep_7x.rds
# Journal file: /afs/ece.cmu.edu/usr/wtabib/astroFPGA/pcie/vc707_pcie_vivado/example_project/vc707_pcie_x8_gen2_example/vc707_pcie_x8_gen2_example.srcs/sources_1/imports/example_design/example_project/vc707_pcie_x8_gen2_example/vc707_pcie_x8_gen2_example.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source xilinx_pcie_2_1_ep_7x.tcl
