
///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2021 20:39:05
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:136) port 'probe9' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:509) compiling module 'edb_la_top(NUM_PROBES=9,INPUT_PIPE_STAGES=1,UUID=128'b10000000010101000111000010111110100001010100111001000111010101001010100100101100110111111111100111001010011100110111101101000001,PROBE7_WIDTH=32,PROBE8_WIDTH=32,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3605) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:210) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5469) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5469) compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5674) compiling module 'trigger_unit(WIDTH=32'b01001,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4823) compiling module 'la_biu(CAPTURE_WIDTH=32'b01000111)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4565) compiling module 'fifo_with_read(DATA_WIDTH=32'b01001000)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4515) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:419) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01001000,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:288) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:107) input port 'probe9[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5475) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5476) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5686) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:434) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4578) Removing redundant signal : din[71]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4857) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4858) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1042) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1044) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1045) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1049) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1060) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[8]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[0]
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01001,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001000,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001000,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001000)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000111)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000111)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=9,INPUT_PIPE_STAGES=1,UUID=128'b10000000010101000111000010111110100001010100111001000111010101001010100100101100110111111111100111001010011100110111101101000001,PROBE7_WIDTH=32,PROBE8_WIDTH=32,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=9,INPUT_PIPE_STAGES=1,UUID=128'b10000000010101000111000010111110100001010100111001000111010101001010100100101100110111111111100111001010011100110111101101000001,PROBE7_WIDTH=32,PROBE8_WIDTH=32,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network la0_clk with 700 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network bscan_TCK with 539 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 266 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1202, ed: 3802, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s CPU user time : 7s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 700 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n9 with 539 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 5s CPU user time : 8s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 375580KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1166
[EFX-0000 INFO] EFX_FF          : 	1219
[EFX-0000 INFO] EFX_RAM_5K      : 	15
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2021 20:39:14
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0200 WARNING] Removing redundant signal : la0_clk_2~O
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2" end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 885 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 532 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 164 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 213, ed: 621, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 855 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n47 with 532 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 375580KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1375
[EFX-0000 INFO] EFX_FF          : 	1385
[EFX-0000 INFO] EFX_RAM_5K      : 	15
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2021 20:47:45
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:136) port 'probe9' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:509) compiling module 'edb_la_top(NUM_PROBES=9,INPUT_PIPE_STAGES=1,UUID=128'b10001011011100100001101111111100111101111100010101001111111010101011100001000000011010010111110101110000101100010101100011011100,PROBE7_WIDTH=32,PROBE8_WIDTH=32,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3605) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:210) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5469) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5469) compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5674) compiling module 'trigger_unit(WIDTH=32'b01001,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4823) compiling module 'la_biu(CAPTURE_WIDTH=32'b01000111)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4565) compiling module 'fifo_with_read(DATA_WIDTH=32'b01001000)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4515) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:419) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01001000,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:288) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:107) input port 'probe9[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5475) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5476) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5686) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:434) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4578) Removing redundant signal : din[71]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4857) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4858) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1042) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1044) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1045) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1049) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1060) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[8]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[0]
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 506852KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 506852KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 506852KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 506852KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 506852KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01001,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 506852KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 506852KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001000,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001000,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 506852KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001000)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 506852KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000111)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000111)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 506852KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=9,INPUT_PIPE_STAGES=1,UUID=128'b10001011011100100001101111111100111101111100010101001111111010101011100001000000011010010111110101110000101100010101100011011100,PROBE7_WIDTH=32,PROBE8_WIDTH=32,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=9,INPUT_PIPE_STAGES=1,UUID=128'b10001011011100100001101111111100111101111100010101001111111010101011100001000000011010010111110101110000101100010101100011011100,PROBE7_WIDTH=32,PROBE8_WIDTH=32,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 506852KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 506852KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 506852KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 506852KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 506852KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 506852KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 506852KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network la0_clk with 700 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network bscan_TCK with 539 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 264 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 506852KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 506852KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1204, ed: 3829, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 7s CPU sys time : 0s MEM : 506852KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 506852KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 700 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n9 with 539 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 506852KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 6s CPU user time : 8s CPU sys time : 0s MEM : 506852KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 506852KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1168
[EFX-0000 INFO] EFX_FF          : 	1219
[EFX-0000 INFO] EFX_RAM_5K      : 	15
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2021 20:47:54
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0200 WARNING] Removing redundant signal : la0_clk_2~O
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 506860KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 506860KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 506860KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 506860KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 506860KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 506860KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 506860KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 506860KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 506860KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 506860KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 885 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 532 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 165 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 506860KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 506860KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 213, ed: 618, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 506860KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 506860KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 855 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n47 with 532 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 506860KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 506860KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 506860KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1377
[EFX-0000 INFO] EFX_FF          : 	1385
[EFX-0000 INFO] EFX_RAM_5K      : 	15
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2021 20:48:30
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:136) port 'probe9' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:509) compiling module 'edb_la_top(NUM_PROBES=9,INPUT_PIPE_STAGES=1,UUID=128'b0100100001100100011010011100010111100110100111101001110011101101010000111000001001100011000110010011011011011101110011110111111,PROBE7_WIDTH=32,PROBE8_WIDTH=32,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3605) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:210) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5469) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5469) compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5674) compiling module 'trigger_unit(WIDTH=32'b01001,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4823) compiling module 'la_biu(CAPTURE_WIDTH=32'b01000111)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4565) compiling module 'fifo_with_read(DATA_WIDTH=32'b01001000)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4515) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:419) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01001000,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:288) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:107) input port 'probe9[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5475) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5476) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5686) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:434) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4578) Removing redundant signal : din[71]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4857) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4858) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1042) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1044) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1045) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1049) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1060) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[8]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[0]
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01001,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001000,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001000,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001000)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000111)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000111)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=9,INPUT_PIPE_STAGES=1,UUID=128'b0100100001100100011010011100010111100110100111101001110011101101010000111000001001100011000110010011011011011101110011110111111,PROBE7_WIDTH=32,PROBE8_WIDTH=32,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=9,INPUT_PIPE_STAGES=1,UUID=128'b0100100001100100011010011100010111100110100111101001110011101101010000111000001001100011000110010011011011011101110011110111111,PROBE7_WIDTH=32,PROBE8_WIDTH=32,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network la0_clk with 700 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network bscan_TCK with 539 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 266 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1209, ed: 3829, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s CPU user time : 7s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 700 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n9 with 539 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 5s CPU user time : 8s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 506920KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1171
[EFX-0000 INFO] EFX_FF          : 	1219
[EFX-0000 INFO] EFX_RAM_5K      : 	15
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2021 20:48:38
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0200 WARNING] Removing redundant signal : la0_clk_2~O
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2" end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 885 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 532 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 163 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 213, ed: 622, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 855 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n47 with 532 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 506920KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1382
[EFX-0000 INFO] EFX_FF          : 	1385
[EFX-0000 INFO] EFX_RAM_5K      : 	15
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2021 20:52:34
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:136) port 'probe9' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:509) compiling module 'edb_la_top(NUM_PROBES=9,INPUT_PIPE_STAGES=1,UUID=128'b01000110101100010100011011111000100010001000101001001101010101111010110001110101000011010000010101111001011100110010111011001100,PROBE7_WIDTH=32,PROBE8_WIDTH=32,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3605) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:210) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5469) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5469) compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5674) compiling module 'trigger_unit(WIDTH=32'b01001,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4823) compiling module 'la_biu(CAPTURE_WIDTH=32'b01000111)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4565) compiling module 'fifo_with_read(DATA_WIDTH=32'b01001000)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4515) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:419) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01001000,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:288) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:107) input port 'probe9[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5475) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5476) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5686) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:434) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4578) Removing redundant signal : din[71]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4857) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4858) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1042) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1044) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1045) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1049) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1060) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[8]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[0]
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 565772KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 565772KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 565772KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 565772KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 565772KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01001,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 565772KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 565772KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001000,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001000,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 565772KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001000)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 565772KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000111)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000111)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 565772KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=9,INPUT_PIPE_STAGES=1,UUID=128'b01000110101100010100011011111000100010001000101001001101010101111010110001110101000011010000010101111001011100110010111011001100,PROBE7_WIDTH=32,PROBE8_WIDTH=32,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=9,INPUT_PIPE_STAGES=1,UUID=128'b01000110101100010100011011111000100010001000101001001101010101111010110001110101000011010000010101111001011100110010111011001100,PROBE7_WIDTH=32,PROBE8_WIDTH=32,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 565772KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 565772KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 565772KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 565772KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 565772KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 565772KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 565772KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network la0_clk with 700 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network bscan_TCK with 539 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 264 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 565772KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 565772KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1209, ed: 3818, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s CPU user time : 8s CPU sys time : 0s MEM : 565772KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 565772KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 700 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n9 with 539 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 565772KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 5s CPU user time : 8s CPU sys time : 0s MEM : 565772KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 565772KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1173
[EFX-0000 INFO] EFX_FF          : 	1219
[EFX-0000 INFO] EFX_RAM_5K      : 	15
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2021 20:52:43
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0200 WARNING] Removing redundant signal : la0_clk_2~O
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 565776KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 565776KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 565776KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 565776KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 565776KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 565776KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 565776KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 565776KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 565776KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 565776KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 885 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 532 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 163 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 565776KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 565776KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 216, ed: 626, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 565776KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 565776KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 855 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n47 with 532 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 565776KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 565776KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 565776KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1387
[EFX-0000 INFO] EFX_FF          : 	1385
[EFX-0000 INFO] EFX_RAM_5K      : 	15
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2021 20:56:57
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:136) port 'probe9' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:509) compiling module 'edb_la_top(NUM_PROBES=9,INPUT_PIPE_STAGES=1,UUID=128'b0101010101111100100000111000001101111011001000101001000100111011011001101100111100101110010000111001110111100100011110011111111,PROBE7_WIDTH=32,PROBE8_WIDTH=32,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3605) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:210) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5469) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5469) compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5674) compiling module 'trigger_unit(WIDTH=32'b01001,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4823) compiling module 'la_biu(CAPTURE_WIDTH=32'b01000111)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4565) compiling module 'fifo_with_read(DATA_WIDTH=32'b01001000)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4515) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:419) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01001000,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:288) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:107) input port 'probe9[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5475) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5476) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5686) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:434) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4578) Removing redundant signal : din[71]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4857) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4858) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1042) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1044) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1045) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1049) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1060) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[8]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[0]
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 568040KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 568040KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 568040KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 568040KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 568040KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01001,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 568040KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 568040KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001000,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001000,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 568040KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001000)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 568040KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000111)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000111)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 568040KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=9,INPUT_PIPE_STAGES=1,UUID=128'b0101010101111100100000111000001101111011001000101001000100111011011001101100111100101110010000111001110111100100011110011111111,PROBE7_WIDTH=32,PROBE8_WIDTH=32,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=9,INPUT_PIPE_STAGES=1,UUID=128'b0101010101111100100000111000001101111011001000101001000100111011011001101100111100101110010000111001110111100100011110011111111,PROBE7_WIDTH=32,PROBE8_WIDTH=32,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 568040KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 568040KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 568040KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 568040KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 568040KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 568040KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 568040KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network la0_clk with 700 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network bscan_TCK with 539 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 268 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 568040KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 568040KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1204, ed: 3798, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s CPU user time : 7s CPU sys time : 0s MEM : 568040KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 568040KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 700 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n9 with 539 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 568040KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 5s CPU user time : 7s CPU sys time : 0s MEM : 568040KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 568040KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1154
[EFX-0000 INFO] EFX_FF          : 	1219
[EFX-0000 INFO] EFX_RAM_5K      : 	15
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2021 20:57:05
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0200 WARNING] Removing redundant signal : la0_clk_2~O
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 568040KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 568040KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 568040KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 568040KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 568040KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2" end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 568040KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 568040KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 568040KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 568040KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 568040KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 885 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 532 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 163 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 568040KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 568040KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 224, ed: 667, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 568040KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 568040KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 855 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n47 with 532 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 568040KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 568040KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 568040KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1381
[EFX-0000 INFO] EFX_FF          : 	1392
[EFX-0000 INFO] EFX_RAM_5K      : 	15
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2021 21:02:03
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:136) port 'probe9' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:509) compiling module 'edb_la_top(NUM_PROBES=9,INPUT_PIPE_STAGES=1,UUID=128'b01001110101000111111010001000001111110011000010001001100110010001011000010000101001001111101100011001101100001001011111111011111,PROBE7_WIDTH=32,PROBE8_WIDTH=32,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3605) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:210) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5469) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5469) compiling module 'compare_unit(WIDTH=11'b0100000,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5674) compiling module 'trigger_unit(WIDTH=32'b01001,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4823) compiling module 'la_biu(CAPTURE_WIDTH=32'b01000111)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4565) compiling module 'fifo_with_read(DATA_WIDTH=32'b01001000)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4515) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:419) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01001000,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:288) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:107) input port 'probe9[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5475) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5476) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5686) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:434) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4578) Removing redundant signal : din[71]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4857) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4858) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1042) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1044) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1045) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1049) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1060) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[8]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[0]
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 612860KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 612860KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 612860KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 612860KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0100000,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 612860KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01001,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 612860KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 612860KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001000,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001000,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 612860KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001000)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 612860KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000111)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000111)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 612860KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=9,INPUT_PIPE_STAGES=1,UUID=128'b01001110101000111111010001000001111110011000010001001100110010001011000010000101001001111101100011001101100001001011111111011111,PROBE7_WIDTH=32,PROBE8_WIDTH=32,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=9,INPUT_PIPE_STAGES=1,UUID=128'b01001110101000111111010001000001111110011000010001001100110010001011000010000101001001111101100011001101100001001011111111011111,PROBE7_WIDTH=32,PROBE8_WIDTH=32,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1)" end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 612860KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 612860KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 612860KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 612860KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 612860KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 612860KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 612860KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network la0_clk with 700 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network bscan_TCK with 539 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 267 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 612860KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 612860KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1201, ed: 3797, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s CPU user time : 7s CPU sys time : 0s MEM : 612860KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 612860KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 700 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n9 with 539 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 612860KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 5s CPU user time : 7s CPU sys time : 0s MEM : 612860KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 612860KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1164
[EFX-0000 INFO] EFX_FF          : 	1219
[EFX-0000 INFO] EFX_RAM_5K      : 	15
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2021 21:02:11
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0200 WARNING] Removing redundant signal : la0_clk_2~O
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 612860KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 612860KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 612860KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 612860KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 612860KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 612860KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 612860KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 612860KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 612860KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 612860KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 885 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 532 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 163 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 612860KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 612860KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 219, ed: 659, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 612860KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 612860KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n5 with 855 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n47 with 532 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 612860KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 612860KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 612860KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1380
[EFX-0000 INFO] EFX_FF          : 	1385
[EFX-0000 INFO] EFX_RAM_5K      : 	15
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2021 21:14:24
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:128) port 'probe7' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:501) compiling module 'edb_la_top(NUM_PROBES=7,INPUT_PIPE_STAGES=1,UUID=128'b10110100001011111111101011000100110101001001111001000000111010101010100100110001101100111011110111010100110101111111100100110001,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3597) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:202) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5461) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5666) compiling module 'trigger_unit(WIDTH=32'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4815) compiling module 'la_biu(CAPTURE_WIDTH=32'b0111)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4557) compiling module 'fifo_with_read(DATA_WIDTH=32'b01000)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4507) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:411) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01000,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:280) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:101) input port 'probe7[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5467) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5468) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5678) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:426) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4570) Removing redundant signal : din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4849) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4850) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1034) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1036) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1037) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1041) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1052) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:285) Removing redundant signal : bscan_CAPTURE
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:286) Removing redundant signal : bscan_DRCK
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 617744KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 617744KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 617744KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 617744KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 617744KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 617744KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 617744KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 617744KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0111)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0111)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 617744KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=7,INPUT_PIPE_STAGES=1,UUID=128'b10110100001011111111101011000100110101001001111001000000111010101010100100110001101100111011110111010100110101111111100100110001,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=7,INPUT_PIPE_STAGES=1,UUID=128'b10110100001011111111101011000100110101001001111001000000111010101010100100110001101100111011110111010100110101111111100100110001,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 617744KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 617744KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 617744KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 617744KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 617744KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 617744KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 617744KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network bscan_TCK with 404 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network la0_clk with 190 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 260 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 617744KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 617744KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 773, ed: 2530, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s CPU user time : 5s CPU sys time : 0s MEM : 617744KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 617744KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n9 with 404 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 190 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 617744KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 4s CPU user time : 5s CPU sys time : 0s MEM : 617744KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 617744KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	737
[EFX-0000 INFO] EFX_FF          : 	574
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 24, 2021 21:14:30
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0200 WARNING] Removing redundant signal : la0_clk_2~O
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 617748KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 617748KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 617748KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 617748KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 617748KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2" end (Real time : 1s CPU user time : 0s CPU sys time : 0s MEM : 617748KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 617748KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 617748KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 617748KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 617748KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 397 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network clk with 375 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 163 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 617748KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 617748KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 223, ed: 664, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 617748KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 617748KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n47 with 397 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 345 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 617748KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 617748KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 617748KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	958
[EFX-0000 INFO] EFX_FF          : 	740
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 17:24:03
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:128) port 'probe7' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:501) compiling module 'edb_la_top(NUM_PROBES=7,INPUT_PIPE_STAGES=1,UUID=128'b01000011000110010111101001011111111100100010100001001100110101011010110000100010011110000101000111110101101001111110010011111101,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3597) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:202) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5461) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5666) compiling module 'trigger_unit(WIDTH=32'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4815) compiling module 'la_biu(CAPTURE_WIDTH=32'b0111)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4557) compiling module 'fifo_with_read(DATA_WIDTH=32'b01000)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4507) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:411) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01000,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:280) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:101) input port 'probe7[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5467) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5468) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5678) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:426) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4570) Removing redundant signal : din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4849) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4850) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1034) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1036) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1037) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1041) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1052) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:285) Removing redundant signal : bscan_CAPTURE
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:286) Removing redundant signal : bscan_DRCK
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 141208KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 141208KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 141208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 141208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 141208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 141208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 141208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 141208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0111)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0111)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 141208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=7,INPUT_PIPE_STAGES=1,UUID=128'b01000011000110010111101001011111111100100010100001001100110101011010110000100010011110000101000111110101101001111110010011111101,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=7,INPUT_PIPE_STAGES=1,UUID=128'b01000011000110010111101001011111111100100010100001001100110101011010110000100010011110000101000111110101101001111110010011111101,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1)" end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 141208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 141208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 141208KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 141208KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 141208KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 141208KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 141208KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network bscan_TCK with 404 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network la0_clk with 190 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 261 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 141208KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 141208KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 774, ed: 2581, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s CPU user time : 5s CPU sys time : 0s MEM : 143024KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 143024KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n9 with 404 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 190 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 143024KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 4s CPU user time : 5s CPU sys time : 0s MEM : 143024KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 6s CPU sys time : 0s MEM : 143024KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	738
[EFX-0000 INFO] EFX_FF          : 	574
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 17:24:09
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0200 WARNING] Removing redundant signal : la0_clk_2~O
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 141236KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 141236KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 141236KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 141236KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 141236KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2" end (Real time : 1s CPU user time : 0s CPU sys time : 0s MEM : 141236KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 141236KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 141236KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 141236KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 141236KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 397 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network clk with 375 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 165 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 141236KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 141236KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 213, ed: 621, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 141236KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 141236KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n47 with 397 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 345 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 141236KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 141236KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 141236KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	947
[EFX-0000 INFO] EFX_FF          : 	740
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 17:24:23
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:128) port 'probe7' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:501) compiling module 'edb_la_top(NUM_PROBES=7,INPUT_PIPE_STAGES=1,UUID=128'b01011101001000001011100010000100100010101010101101000011010110001001111000111001100010111010100110010011000110001000111101011001,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3597) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:202) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5461) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5666) compiling module 'trigger_unit(WIDTH=32'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4815) compiling module 'la_biu(CAPTURE_WIDTH=32'b0111)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4557) compiling module 'fifo_with_read(DATA_WIDTH=32'b01000)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4507) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:411) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01000,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:280) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:101) input port 'probe7[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5467) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5468) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5678) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:426) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4570) Removing redundant signal : din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4849) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4850) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1034) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1036) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1037) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1041) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1052) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:285) Removing redundant signal : bscan_CAPTURE
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:286) Removing redundant signal : bscan_DRCK
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 143420KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 143420KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 143420KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 143420KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 143420KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 143420KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 143420KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 143420KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0111)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0111)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 143420KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=7,INPUT_PIPE_STAGES=1,UUID=128'b01011101001000001011100010000100100010101010101101000011010110001001111000111001100010111010100110010011000110001000111101011001,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=7,INPUT_PIPE_STAGES=1,UUID=128'b01011101001000001011100010000100100010101010101101000011010110001001111000111001100010111010100110010011000110001000111101011001,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 143420KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 143420KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 143420KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 143420KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 143420KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 143420KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 143420KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network bscan_TCK with 404 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network la0_clk with 190 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 260 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 143420KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 143420KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 785, ed: 2542, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s CPU user time : 5s CPU sys time : 0s MEM : 143420KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 143420KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n9 with 404 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 190 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 143420KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 4s CPU user time : 5s CPU sys time : 0s MEM : 143420KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 143420KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	747
[EFX-0000 INFO] EFX_FF          : 	574
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 17:24:30
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0200 WARNING] Removing redundant signal : la0_clk_2~O
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 143420KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 143420KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 143420KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 143420KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 143420KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 143420KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 143420KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 143420KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 143420KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 143420KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 397 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network clk with 375 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 164 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 143420KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 143420KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 225, ed: 667, lv: 3
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 143420KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 143420KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n47 with 397 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 345 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 143420KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 143420KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 143420KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	970
[EFX-0000 INFO] EFX_FF          : 	740
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 17:28:41
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:128) port 'probe7' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:501) compiling module 'edb_la_top(NUM_PROBES=7,INPUT_PIPE_STAGES=1,UUID=128'b0100000001000100011110000111000011111110010001101000011001010001001110110001000010000010000001100000111111101111000001011010010,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3597) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:202) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5461) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5666) compiling module 'trigger_unit(WIDTH=32'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4815) compiling module 'la_biu(CAPTURE_WIDTH=32'b0111)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4557) compiling module 'fifo_with_read(DATA_WIDTH=32'b01000)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4507) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:411) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01000,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:280) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:101) input port 'probe7[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5467) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5468) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5678) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:426) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4570) Removing redundant signal : din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4849) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4850) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1034) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1036) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1037) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1041) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1052) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:285) Removing redundant signal : bscan_CAPTURE
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:286) Removing redundant signal : bscan_DRCK
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0111)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0111)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=7,INPUT_PIPE_STAGES=1,UUID=128'b0100000001000100011110000111000011111110010001101000011001010001001110110001000010000010000001100000111111101111000001011010010,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=7,INPUT_PIPE_STAGES=1,UUID=128'b0100000001000100011110000111000011111110010001101000011001010001001110110001000010000010000001100000111111101111000001011010010,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network bscan_TCK with 404 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network la0_clk with 190 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 260 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 767, ed: 2536, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s CPU user time : 5s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n9 with 404 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 190 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 4s CPU user time : 5s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 148052KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	730
[EFX-0000 INFO] EFX_FF          : 	574
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 17:28:48
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0200 WARNING] Removing redundant signal : la0_clk_2~O
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 397 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network clk with 375 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 166 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 214, ed: 619, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n47 with 397 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 345 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 148052KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	940
[EFX-0000 INFO] EFX_FF          : 	740
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 17:31:32
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:128) port 'probe7' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:501) compiling module 'edb_la_top(NUM_PROBES=7,INPUT_PIPE_STAGES=1,UUID=128'b10111101111011101000100001111010000010110111010101001011011000001011001111000001010111110100010100111111110111101100101100011111,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3597) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:202) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5461) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5666) compiling module 'trigger_unit(WIDTH=32'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4815) compiling module 'la_biu(CAPTURE_WIDTH=32'b0111)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4557) compiling module 'fifo_with_read(DATA_WIDTH=32'b01000)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4507) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:411) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01000,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:280) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:101) input port 'probe7[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5467) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5468) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5678) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:426) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4570) Removing redundant signal : din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4849) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4850) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1034) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1036) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1037) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1041) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1052) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:285) Removing redundant signal : bscan_CAPTURE
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:286) Removing redundant signal : bscan_DRCK
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 150736KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 150736KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 150736KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 150736KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 150736KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 150736KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 150736KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 150736KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0111)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0111)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 150736KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=7,INPUT_PIPE_STAGES=1,UUID=128'b10111101111011101000100001111010000010110111010101001011011000001011001111000001010111110100010100111111110111101100101100011111,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=7,INPUT_PIPE_STAGES=1,UUID=128'b10111101111011101000100001111010000010110111010101001011011000001011001111000001010111110100010100111111110111101100101100011111,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 150736KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 150736KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 150736KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 150736KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 150736KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 150736KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 150736KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network bscan_TCK with 404 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network la0_clk with 190 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 260 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 150736KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 150736KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 780, ed: 2600, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s CPU user time : 5s CPU sys time : 0s MEM : 150736KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 150736KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n9 with 404 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 190 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 150736KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 4s CPU user time : 5s CPU sys time : 0s MEM : 150736KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 150736KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	743
[EFX-0000 INFO] EFX_FF          : 	574
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 17:31:38
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0200 WARNING] Removing redundant signal : la0_clk_2~O
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (restart=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[0]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[1]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[2]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[3]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[4]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[5]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[6]=1).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (MADR[7]=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0266 WARNING] Module Instance 'u_i2c_slv_ctl' input pin tied to constant (mal_clr=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 150736KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 150736KB)
[EFX-0000 INFO] ... Mapping design "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 150736KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(I2C_FAST_MODE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 150736KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 150736KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 54 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_slave_ctl_af469c96d90849609c727d81dd7df5b2" end (Real time : 1s CPU user time : 0s CPU sys time : 0s MEM : 150736KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 150736KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 150736KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 150736KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 150736KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 397 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network clk with 375 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 165 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 150736KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 150736KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 218, ed: 630, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 150736KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 150736KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n47 with 397 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n5 with 345 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 150736KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 150736KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 150736KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	957
[EFX-0000 INFO] EFX_FF          : 	740
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 17:56:09
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:188) port 'probe22' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:561) compiling module 'edb_la_top(NUM_PROBES=22,INPUT_PIPE_STAGES=1,UUID=128'b10100000100001101000110100111111010011111111011001001101011010111011101000101011100010101001000111110000101101111010100011010101,PROBE7_WIDTH=9,PROBE8_WIDTH=8,PROBE10_WIDTH=8,PROBE15_WIDTH=8,PROBE20_WIDTH=8,PROBE21_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3657) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:262) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5521) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5521) compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5521) compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5726) compiling module 'trigger_unit(WIDTH=32'b010110,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4875) compiling module 'la_biu(CAPTURE_WIDTH=32'b01000001)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4617) compiling module 'fifo_with_read(DATA_WIDTH=32'b01000010)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4567) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:471) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01000010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:340) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:146) input port 'probe22[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5527) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5528) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5738) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:486) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4630) Removing redundant signal : din[65]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4909) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4910) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1094) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1096) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1097) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1101) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1112) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3518) Removing redundant signal : mux_capture_cmp[21]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3518) Removing redundant signal : mux_capture_cmp[20]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3518) Removing redundant signal : mux_capture_cmp[19]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3518) Removing redundant signal : mux_capture_cmp[18]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3518) Removing redundant signal : mux_capture_cmp[17]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3518) Removing redundant signal : mux_capture_cmp[16]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3518) Removing redundant signal : mux_capture_cmp[15]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3518) Removing redundant signal : mux_capture_cmp[14]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3518) Removing redundant signal : mux_capture_cmp[13]
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010110,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010110,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000010)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000001)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=22,INPUT_PIPE_STAGES=1,UUID=128'b10100000100001101000110100111111010011111111011001001101011010111011101000101011100010101001000111110000101101111010100011010101,PROBE7_WIDTH=9,PROBE8_WIDTH=8,PROBE10_WIDTH=8,PROBE15_WIDTH=8,PROBE20_WIDTH=8,PROBE21_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=22,INPUT_PIPE_STAGES=1,UUID=128'b10100000100001101000110100111111010011111111011001001101011010111011101000101011100010101001000111110000101101111010100011010101,PROBE7_WIDTH=9,PROBE8_WIDTH=8,PROBE10_WIDTH=8,PROBE15_WIDTH=8,PROBE20_WIDTH=8,PROBE21_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 3s CPU user time : 4s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network la0_clk with 706 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network bscan_TCK with 548 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 234 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1248, ed: 3886, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s CPU user time : 9s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 706 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n9 with 548 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s CPU user time : 10s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 6s CPU user time : 10s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 371540KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1212
[EFX-0000 INFO] EFX_FF          : 	1234
[EFX-0000 INFO] EFX_RAM_5K      : 	14
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 17:56:20
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 371540KB)
[EFX-0201 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:57) Re-wiring to GND non-driven net 'u_i2c_interface/i2c_soft_rst'.
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 920 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 541 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1018 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 367, ed: 1175, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 742 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 541 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 371540KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1568
[EFX-0000 INFO] EFX_FF          : 	1283
[EFX-0000 INFO] EFX_RAM_5K      : 	14
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 17:59:43
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:192) port 'probe23' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:565) compiling module 'edb_la_top(NUM_PROBES=23,INPUT_PIPE_STAGES=1,UUID=128'b01101110100001101000100000110000100000010000111001000001001101111001111010010001110100110111100110101100000100111101110001000111,PROBE7_WIDTH=9,PROBE8_WIDTH=8,PROBE10_WIDTH=8,PROBE15_WIDTH=8,PROBE20_WIDTH=8,PROBE21_WIDTH=8,PROBE22_WIDTH=7,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3661) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:266) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5525) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5525) compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5525) compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5525) compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5730) compiling module 'trigger_unit(WIDTH=32'b010111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4879) compiling module 'la_biu(CAPTURE_WIDTH=32'b01001000)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4621) compiling module 'fifo_with_read(DATA_WIDTH=32'b01001001)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4571) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:475) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01001001,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:344) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:149) input port 'probe23[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5531) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5532) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5742) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:490) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4634) Removing redundant signal : din[72]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4913) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4914) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1098) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1100) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1101) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1105) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1116) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3522) Removing redundant signal : mux_capture_cmp[22]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3522) Removing redundant signal : mux_capture_cmp[21]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3522) Removing redundant signal : mux_capture_cmp[20]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3522) Removing redundant signal : mux_capture_cmp[19]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3522) Removing redundant signal : mux_capture_cmp[18]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3522) Removing redundant signal : mux_capture_cmp[17]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3522) Removing redundant signal : mux_capture_cmp[16]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3522) Removing redundant signal : mux_capture_cmp[15]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3522) Removing redundant signal : mux_capture_cmp[14]
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010111,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001001,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001001,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001001)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001000)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=23,INPUT_PIPE_STAGES=1,UUID=128'b01101110100001101000100000110000100000010000111001000001001101111001111010010001110100110111100110101100000100111101110001000111,PROBE7_WIDTH=9,PROBE8_WIDTH=8,PROBE10_WIDTH=8,PROBE15_WIDTH=8,PROBE20_WIDTH=8,PROBE21_WIDTH=8,PROBE22_WIDTH=7,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=23,INPUT_PIPE_STAGES=1,UUID=128'b01101110100001101000100000110000100000010000111001000001001101111001111010010001110100110111100110101100000100111101110001000111,PROBE7_WIDTH=9,PROBE8_WIDTH=8,PROBE10_WIDTH=8,PROBE15_WIDTH=8,PROBE20_WIDTH=8,PROBE21_WIDTH=8,PROBE22_WIDTH=7,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 3s CPU user time : 4s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network la0_clk with 758 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network bscan_TCK with 565 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 222 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1291, ed: 4081, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 10s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 758 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n9 with 565 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 6s CPU user time : 10s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 396712KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1252
[EFX-0000 INFO] EFX_FF          : 	1303
[EFX-0000 INFO] EFX_RAM_5K      : 	15
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 17:59:54
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 396712KB)
[EFX-0201 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:57) Re-wiring to GND non-driven net 'u_i2c_interface/i2c_soft_rst'.
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 972 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 558 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1035 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 358, ed: 1152, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 779 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 558 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 396712KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1600
[EFX-0000 INFO] EFX_FF          : 	1337
[EFX-0000 INFO] EFX_RAM_5K      : 	15
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 18:04:04
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:192) port 'probe23' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:565) compiling module 'edb_la_top(NUM_PROBES=23,INPUT_PIPE_STAGES=1,UUID=128'b11101101111011000000100010101101100100010011001001000110000110001010110100000010100101101100110000001101100111000110100011100011,PROBE7_WIDTH=9,PROBE8_WIDTH=8,PROBE10_WIDTH=8,PROBE15_WIDTH=8,PROBE20_WIDTH=8,PROBE21_WIDTH=8,PROBE22_WIDTH=7,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3661) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:266) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5525) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5525) compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5525) compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5525) compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5730) compiling module 'trigger_unit(WIDTH=32'b010111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4879) compiling module 'la_biu(CAPTURE_WIDTH=32'b01001000)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4621) compiling module 'fifo_with_read(DATA_WIDTH=32'b01001001)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4571) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:475) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01001001,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:344) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:149) input port 'probe23[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5531) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5532) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5742) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:490) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4634) Removing redundant signal : din[72]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4913) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4914) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1098) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1100) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1101) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1105) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1116) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3522) Removing redundant signal : mux_capture_cmp[22]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3522) Removing redundant signal : mux_capture_cmp[21]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3522) Removing redundant signal : mux_capture_cmp[20]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3522) Removing redundant signal : mux_capture_cmp[19]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3522) Removing redundant signal : mux_capture_cmp[18]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3522) Removing redundant signal : mux_capture_cmp[17]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3522) Removing redundant signal : mux_capture_cmp[16]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3522) Removing redundant signal : mux_capture_cmp[15]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3522) Removing redundant signal : mux_capture_cmp[14]
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010111,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001001,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001001,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001001)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001000)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=23,INPUT_PIPE_STAGES=1,UUID=128'b11101101111011000000100010101101100100010011001001000110000110001010110100000010100101101100110000001101100111000110100011100011,PROBE7_WIDTH=9,PROBE8_WIDTH=8,PROBE10_WIDTH=8,PROBE15_WIDTH=8,PROBE20_WIDTH=8,PROBE21_WIDTH=8,PROBE22_WIDTH=7,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=23,INPUT_PIPE_STAGES=1,UUID=128'b11101101111011000000100010101101100100010011001001000110000110001010110100000010100101101100110000001101100111000110100011100011,PROBE7_WIDTH=9,PROBE8_WIDTH=8,PROBE10_WIDTH=8,PROBE15_WIDTH=8,PROBE20_WIDTH=8,PROBE21_WIDTH=8,PROBE22_WIDTH=7,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1)" end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s CPU user time : 5s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network la0_clk with 758 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network bscan_TCK with 565 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 218 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1289, ed: 4009, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s CPU user time : 10s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 758 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n9 with 565 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s CPU user time : 10s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 6s CPU user time : 10s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 522440KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1251
[EFX-0000 INFO] EFX_FF          : 	1303
[EFX-0000 INFO] EFX_RAM_5K      : 	15
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 18:04:16
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 522440KB)
[EFX-0201 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:57) Re-wiring to GND non-driven net 'u_i2c_interface/i2c_soft_rst'.
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 972 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 558 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1033 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 365, ed: 1151, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 777 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 558 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 522440KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1606
[EFX-0000 INFO] EFX_FF          : 	1335
[EFX-0000 INFO] EFX_RAM_5K      : 	15
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 18:09:13
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:112) port 'probe3' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:485) compiling module 'edb_la_top(NUM_PROBES=3,INPUT_PIPE_STAGES=1,UUID=128'b01111100110011010100111111101000101001001001100101001100111010101010110111001111010110100000010110011110000101100110111111011110,PROBE0_WIDTH=7,PROBE1_WIDTH=7,PROBE0_TYPE=2,PROBE1_TYPE=2,PROBE2_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3581) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:186) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5445) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5650) compiling module 'trigger_unit(WIDTH=32'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4799) compiling module 'la_biu(CAPTURE_WIDTH=32'b01111)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4541) compiling module 'fifo_with_read(DATA_WIDTH=32'b010000)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4491) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:395) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010000,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:264) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:89) input port 'probe3[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5451) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5452) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5662) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:410) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4554) Removing redundant signal : din[15]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4833) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4834) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1018) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1020) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1021) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1025) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1036) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3442) Removing redundant signal : mux_capture_cmp[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3442) Removing redundant signal : mux_capture_cmp[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3442) Removing redundant signal : mux_capture_cmp[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:269) Removing redundant signal : bscan_CAPTURE
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:270) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:272) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:277) Removing redundant signal : bscan_TMS
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 572432KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 572432KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 572432KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 572432KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 572432KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 572432KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010000,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010000,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 572432KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010000)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 572432KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01111)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01111)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 572432KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=3,INPUT_PIPE_STAGES=1,UUID=128'b01111100110011010100111111101000101001001001100101001100111010101010110111001111010110100000010110011110000101100110111111011110,PROBE0_WIDTH=7,PROBE1_WIDTH=7,PROBE0_TYPE=2,PROBE1_TYPE=2,PROBE2_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=3,INPUT_PIPE_STAGES=1,UUID=128'b01111100110011010100111111101000101001001001100101001100111010101010110111001111010110100000010110011110000101100110111111011110,PROBE0_WIDTH=7,PROBE1_WIDTH=7,PROBE0_TYPE=2,PROBE1_TYPE=2,PROBE2_TYPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 572432KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 572432KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 572432KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 572432KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 572432KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 572432KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 572432KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network bscan_TCK with 386 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network la0_clk with 202 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 258 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 572432KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 572432KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 721, ed: 2371, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s CPU user time : 5s CPU sys time : 0s MEM : 572432KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 572432KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n9 with 386 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 202 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 572432KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 4s CPU user time : 5s CPU sys time : 0s MEM : 572432KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 572432KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	683
[EFX-0000 INFO] EFX_FF          : 	568
[EFX-0000 INFO] EFX_RAM_5K      : 	4
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 18:09:19
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 572432KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 572432KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 572432KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 572432KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 572432KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 572432KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 572432KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 572432KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 572432KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 572432KB)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0_probe1[0]'.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0_probe1[1]'.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0_probe1[2]'.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0_probe1[3]'.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0_probe1[4]'.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0_probe1[5]'.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0_probe1[6]'.
[EFX-0201 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:57) Re-wiring to GND non-driven net 'u_i2c_interface/i2c_soft_rst'.
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 572432KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 572432KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 572432KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 572432KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 416 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 379 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 923 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 572432KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 572432KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 363, ed: 1152, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 2s CPU sys time : 0s MEM : 572432KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 572432KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 379 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 347 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 572432KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 2s CPU user time : 2s CPU sys time : 0s MEM : 572432KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 572432KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1047
[EFX-0000 INFO] EFX_FF          : 	726
[EFX-0000 INFO] EFX_RAM_5K      : 	4
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 18:15:03
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:164) port 'probe16' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:537) compiling module 'edb_la_top(NUM_PROBES=16,INPUT_PIPE_STAGES=1,UUID=128'b0100101101001000000000111001000110100111100111001001011100000011000010111110000110101000100010011111010110100001000110000100001,PROBE0_WIDTH=7,PROBE6_WIDTH=8,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE10_WIDTH=8,PROBE12_WIDTH=8,PROBE0_TYPE=2,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=2,PROBE7_TYPE=1,PROBE8_TYPE=2,PROBE9_TYPE=2,PROBE10_TYPE=2,PROBE11_TYPE=1,PROBE12_TYPE=2,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3633) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:238) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5497) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5702) compiling module 'trigger_unit(WIDTH=32'b01010,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4851) compiling module 'la_biu(CAPTURE_WIDTH=32'b0111001)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4593) compiling module 'fifo_with_read(DATA_WIDTH=32'b0111010)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4543) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:447) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0111010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:316) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:128) input port 'probe16[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5503) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5504) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5714) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:462) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4606) Removing redundant signal : din[57]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4885) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4886) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1070) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1072) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1073) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1077) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1088) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[15]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[14]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[13]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[12]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[11]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[10]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[9]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[8]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[7]
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01010,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0111010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0111010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0111010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0111010)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0111001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0111001)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=16,INPUT_PIPE_STAGES=1,UUID=128'b0100101101001000000000111001000110100111100111001001011100000011000010111110000110101000100010011111010110100001000110000100001,PROBE0_WIDTH=7,PROBE6_WIDTH=8,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE10_WIDTH=8,PROBE12_WIDTH=8,PROBE0_TYPE=2,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=2,PROBE7_TYPE=1,PROBE8_TYPE=2,PROBE9_TYPE=2,PROBE10_TYPE=2,PROBE11_TYPE=1,PROBE12_TYPE=2,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=16,INPUT_PIPE_STAGES=1,UUID=128'b0100101101001000000000111001000110100111100111001001011100000011000010111110000110101000100010011111010110100001000110000100001,PROBE0_WIDTH=7,PROBE6_WIDTH=8,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE10_WIDTH=8,PROBE12_WIDTH=8,PROBE0_TYPE=2,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=2,PROBE7_TYPE=1,PROBE8_TYPE=2,PROBE9_TYPE=2,PROBE10_TYPE=2,PROBE11_TYPE=1,PROBE12_TYPE=2,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1)" end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network la0_clk with 508 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network bscan_TCK with 413 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 206 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 839, ed: 2780, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s CPU user time : 7s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 508 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n9 with 413 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 4s CPU user time : 7s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 697052KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	803
[EFX-0000 INFO] EFX_FF          : 	901
[EFX-0000 INFO] EFX_RAM_5K      : 	12
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 18:15:12
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:46) Removing redundant signal : state_val[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 697052KB)
[EFX-0201 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:57) Re-wiring to GND non-driven net 'u_i2c_interface/i2c_soft_rst'.
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 722 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 406 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1034 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 356, ed: 1128, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 528 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 406 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 697052KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1161
[EFX-0000 INFO] EFX_FF          : 	934
[EFX-0000 INFO] EFX_RAM_5K      : 	12
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 18:23:49
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:164) port 'probe16' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:537) compiling module 'edb_la_top(NUM_PROBES=16,INPUT_PIPE_STAGES=1,UUID=128'b11100110101110100101011000011101010001111100010001000011000101101000000011111101011001000100111101000010010010110001101010001111,PROBE0_WIDTH=7,PROBE6_WIDTH=8,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE10_WIDTH=8,PROBE12_WIDTH=8,PROBE0_TYPE=2,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=2,PROBE7_TYPE=1,PROBE8_TYPE=2,PROBE9_TYPE=2,PROBE10_TYPE=2,PROBE11_TYPE=1,PROBE12_TYPE=2,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3633) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:238) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5497) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5702) compiling module 'trigger_unit(WIDTH=32'b01010,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4851) compiling module 'la_biu(CAPTURE_WIDTH=32'b0111001)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4593) compiling module 'fifo_with_read(DATA_WIDTH=32'b0111010)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4543) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:447) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0111010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:316) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:128) input port 'probe16[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5503) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5504) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5714) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:462) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4606) Removing redundant signal : din[57]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4885) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4886) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1070) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1072) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1073) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1077) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1088) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[15]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[14]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[13]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[12]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[11]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[10]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[9]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[8]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[7]
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01010,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0111010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0111010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0111010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0111010)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0111001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0111001)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=16,INPUT_PIPE_STAGES=1,UUID=128'b11100110101110100101011000011101010001111100010001000011000101101000000011111101011001000100111101000010010010110001101010001111,PROBE0_WIDTH=7,PROBE6_WIDTH=8,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE10_WIDTH=8,PROBE12_WIDTH=8,PROBE0_TYPE=2,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=2,PROBE7_TYPE=1,PROBE8_TYPE=2,PROBE9_TYPE=2,PROBE10_TYPE=2,PROBE11_TYPE=1,PROBE12_TYPE=2,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=16,INPUT_PIPE_STAGES=1,UUID=128'b11100110101110100101011000011101010001111100010001000011000101101000000011111101011001000100111101000010010010110001101010001111,PROBE0_WIDTH=7,PROBE6_WIDTH=8,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE10_WIDTH=8,PROBE12_WIDTH=8,PROBE0_TYPE=2,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=2,PROBE7_TYPE=1,PROBE8_TYPE=2,PROBE9_TYPE=2,PROBE10_TYPE=2,PROBE11_TYPE=1,PROBE12_TYPE=2,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network la0_clk with 508 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network bscan_TCK with 413 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 213 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 854, ed: 2813, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s CPU user time : 8s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 508 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n9 with 413 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 4s CPU user time : 8s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 706036KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	816
[EFX-0000 INFO] EFX_FF          : 	901
[EFX-0000 INFO] EFX_RAM_5K      : 	12
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 18:23:58
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 706036KB)
[EFX-0201 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:57) Re-wiring to GND non-driven net 'u_i2c_interface/i2c_soft_rst'.
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 722 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 406 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1026 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 369, ed: 1162, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 530 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 406 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 706036KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1187
[EFX-0000 INFO] EFX_FF          : 	936
[EFX-0000 INFO] EFX_RAM_5K      : 	12
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 18:27:33
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:164) port 'probe16' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:537) compiling module 'edb_la_top(NUM_PROBES=16,DATA_DEPTH=4096,INPUT_PIPE_STAGES=1,UUID=128'b01011101111100101110001001101001110101000011011101001000100110101011000111111010100100110111101110010011110000110000111101001110,PROBE0_WIDTH=7,PROBE6_WIDTH=8,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE10_WIDTH=8,PROBE12_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=2,PROBE7_TYPE=1,PROBE8_TYPE=2,PROBE9_TYPE=2,PROBE10_TYPE=2,PROBE11_TYPE=1,PROBE12_TYPE=2,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3633) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:238) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5497) compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5497) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5702) compiling module 'trigger_unit(WIDTH=32'b01011,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4851) compiling module 'la_biu(CAPTURE_WIDTH=32'b0111001,DATA_DEPTH=4096)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4593) compiling module 'fifo_with_read(DATA_WIDTH=32'b0111010,ADDR_WIDTH=12)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4543) compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=12,CELL_ADDR_WIDTH=13)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:447) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0111010,ADDR_WIDTH=12,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:316) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:128) input port 'probe16[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5503) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5504) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5714) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:462) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4606) Removing redundant signal : din[57]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4885) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4886) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1070) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1072) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1073) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1077) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1088) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[15]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[14]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[13]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[12]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[11]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[10]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[9]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[8]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[7]
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01011,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=12,CELL_ADDR_WIDTH=13)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=12,CELL_ADDR_WIDTH=13)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0111010,ADDR_WIDTH=12,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0111010,ADDR_WIDTH=12,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0111010,ADDR_WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0111010,ADDR_WIDTH=12)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0111001,DATA_DEPTH=4096)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0111001,DATA_DEPTH=4096)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=16,DATA_DEPTH=4096,INPUT_PIPE_STAGES=1,UUID=128'b01011101111100101110001001101001110101000011011101001000100110101011000111111010100100110111101110010011110000110000111101001110,PROBE0_WIDTH=7,PROBE6_WIDTH=8,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE10_WIDTH=8,PROBE12_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=2,PROBE7_TYPE=1,PROBE8_TYPE=2,PROBE9_TYPE=2,PROBE10_TYPE=2,PROBE11_TYPE=1,PROBE12_TYPE=2,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=16,DATA_DEPTH=4096,INPUT_PIPE_STAGES=1,UUID=128'b01011101111100101110001001101001110101000011011101001000100110101011000111111010100100110111101110010011110000110000111101001110,PROBE0_WIDTH=7,PROBE6_WIDTH=8,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE10_WIDTH=8,PROBE12_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=2,PROBE7_TYPE=1,PROBE8_TYPE=2,PROBE9_TYPE=2,PROBE10_TYPE=2,PROBE11_TYPE=1,PROBE12_TYPE=2,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 132 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s CPU user time : 3s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network la0_clk with 541 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network bscan_TCK with 432 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 218 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1044, ed: 3333, lv: 6
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s CPU user time : 8s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 541 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n9 with 432 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 5s CPU user time : 8s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 716140KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	27
[EFX-0000 INFO] EFX_LUT4        : 	1008
[EFX-0000 INFO] EFX_FF          : 	953
[EFX-0000 INFO] EFX_RAM_5K      : 	58
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 18:27:42
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0201 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:57) Re-wiring to GND non-driven net 'u_i2c_interface/i2c_soft_rst'.
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 753 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 427 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1047 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 354, ed: 1137, lv: 5
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 559 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 427 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 2s CPU user time : 2s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	27
[EFX-0000 INFO] EFX_LUT4        : 	1363
[EFX-0000 INFO] EFX_FF          : 	986
[EFX-0000 INFO] EFX_RAM_5K      : 	58
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 18:28:23
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:164) port 'probe16' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:537) compiling module 'edb_la_top(NUM_PROBES=16,DATA_DEPTH=2048,INPUT_PIPE_STAGES=1,UUID=128'b01100001101100011100100100101000000111110011101000101100111001000011000110110010111110001001100001001010000110011111101100010,PROBE0_WIDTH=7,PROBE6_WIDTH=8,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE10_WIDTH=8,PROBE12_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=2,PROBE7_TYPE=1,PROBE8_TYPE=2,PROBE9_TYPE=2,PROBE10_TYPE=2,PROBE11_TYPE=1,PROBE12_TYPE=2,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3633) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:238) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5497) compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5497) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5702) compiling module 'trigger_unit(WIDTH=32'b01011,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4851) compiling module 'la_biu(CAPTURE_WIDTH=32'b0111001,DATA_DEPTH=2048)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4593) compiling module 'fifo_with_read(DATA_WIDTH=32'b0111010,ADDR_WIDTH=11)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4543) compiling module 'fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:447) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0111010,ADDR_WIDTH=11,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:316) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:128) input port 'probe16[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5503) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5504) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5714) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:462) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4606) Removing redundant signal : din[57]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4885) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4886) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1070) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1072) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1073) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1077) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1088) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[15]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[14]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[13]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[12]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[11]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[10]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[9]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[8]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[7]
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01011,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=11,CELL_ADDR_WIDTH=12)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0111010,ADDR_WIDTH=11,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0111010,ADDR_WIDTH=11,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0111010,ADDR_WIDTH=11)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0111010,ADDR_WIDTH=11)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0111001,DATA_DEPTH=2048)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0111001,DATA_DEPTH=2048)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=16,DATA_DEPTH=2048,INPUT_PIPE_STAGES=1,UUID=128'b01100001101100011100100100101000000111110011101000101100111001000011000110110010111110001001100001001010000110011111101100010,PROBE0_WIDTH=7,PROBE6_WIDTH=8,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE10_WIDTH=8,PROBE12_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=2,PROBE7_TYPE=1,PROBE8_TYPE=2,PROBE9_TYPE=2,PROBE10_TYPE=2,PROBE11_TYPE=1,PROBE12_TYPE=2,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=16,DATA_DEPTH=2048,INPUT_PIPE_STAGES=1,UUID=128'b01100001101100011100100100101000000111110011101000101100111001000011000110110010111110001001100001001010000110011111101100010,PROBE0_WIDTH=7,PROBE6_WIDTH=8,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE10_WIDTH=8,PROBE12_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=2,PROBE7_TYPE=1,PROBE8_TYPE=2,PROBE9_TYPE=2,PROBE10_TYPE=2,PROBE11_TYPE=1,PROBE12_TYPE=2,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1)" end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 130 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network la0_clk with 533 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network bscan_TCK with 431 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 210 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 902, ed: 2973, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s CPU user time : 8s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 533 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n9 with 431 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 4s CPU user time : 8s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 716140KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	26
[EFX-0000 INFO] EFX_LUT4        : 	866
[EFX-0000 INFO] EFX_FF          : 	944
[EFX-0000 INFO] EFX_RAM_5K      : 	29
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 18:28:32
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 1s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0201 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:57) Re-wiring to GND non-driven net 'u_i2c_interface/i2c_soft_rst'.
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 746 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 425 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1038 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 361, ed: 1134, lv: 5
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 2s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 552 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 425 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 2s CPU user time : 2s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	26
[EFX-0000 INFO] EFX_LUT4        : 	1229
[EFX-0000 INFO] EFX_FF          : 	977
[EFX-0000 INFO] EFX_RAM_5K      : 	29
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 18:29:12
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:164) port 'probe16' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:537) compiling module 'edb_la_top(NUM_PROBES=16,INPUT_PIPE_STAGES=1,UUID=128'b01101001011000011011100011000001111111100101111101000010000001011010000010111101111000100111011101111000001011111010010100101001,PROBE0_WIDTH=7,PROBE6_WIDTH=8,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE10_WIDTH=8,PROBE12_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=2,PROBE7_TYPE=1,PROBE8_TYPE=2,PROBE9_TYPE=2,PROBE10_TYPE=2,PROBE11_TYPE=1,PROBE12_TYPE=2,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3633) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:238) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5497) compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5497) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5702) compiling module 'trigger_unit(WIDTH=32'b01011,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4851) compiling module 'la_biu(CAPTURE_WIDTH=32'b0111001)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4593) compiling module 'fifo_with_read(DATA_WIDTH=32'b0111010)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4543) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:447) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0111010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:316) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:128) input port 'probe16[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5503) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5504) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5714) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:462) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4606) Removing redundant signal : din[57]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4885) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4886) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1070) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1072) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1073) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1077) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1088) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[15]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[14]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[13]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[12]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[11]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[10]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[9]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[8]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[7]
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01011,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0111010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0111010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0111010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0111010)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0111001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0111001)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=16,INPUT_PIPE_STAGES=1,UUID=128'b01101001011000011011100011000001111111100101111101000010000001011010000010111101111000100111011101111000001011111010010100101001,PROBE0_WIDTH=7,PROBE6_WIDTH=8,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE10_WIDTH=8,PROBE12_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=2,PROBE7_TYPE=1,PROBE8_TYPE=2,PROBE9_TYPE=2,PROBE10_TYPE=2,PROBE11_TYPE=1,PROBE12_TYPE=2,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=16,INPUT_PIPE_STAGES=1,UUID=128'b01101001011000011011100011000001111111100101111101000010000001011010000010111101111000100111011101111000001011111010010100101001,PROBE0_WIDTH=7,PROBE6_WIDTH=8,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE10_WIDTH=8,PROBE12_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=2,PROBE7_TYPE=1,PROBE8_TYPE=2,PROBE9_TYPE=2,PROBE10_TYPE=2,PROBE11_TYPE=1,PROBE12_TYPE=2,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s CPU user time : 3s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network la0_clk with 525 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network bscan_TCK with 430 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 211 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 886, ed: 2935, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s CPU user time : 8s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 525 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n9 with 430 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 4s CPU user time : 8s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 716140KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	847
[EFX-0000 INFO] EFX_FF          : 	935
[EFX-0000 INFO] EFX_RAM_5K      : 	12
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 18:29:20
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0201 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:57) Re-wiring to GND non-driven net 'u_i2c_interface/i2c_soft_rst'.
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 739 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 423 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1030 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 366, ed: 1158, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 2s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 545 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 423 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 2s CPU user time : 2s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 716140KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1215
[EFX-0000 INFO] EFX_FF          : 	968
[EFX-0000 INFO] EFX_RAM_5K      : 	12
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 18:32:53
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:164) port 'probe16' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:537) compiling module 'edb_la_top(NUM_PROBES=16,INPUT_PIPE_STAGES=1,UUID=128'b11101000011000010000100010111110110101101010011001001001011101101000000111100110110011010010000001110110100101010011100111101111,PROBE0_WIDTH=7,PROBE6_WIDTH=8,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE10_WIDTH=8,PROBE12_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=2,PROBE7_TYPE=1,PROBE8_TYPE=2,PROBE9_TYPE=2,PROBE10_TYPE=2,PROBE11_TYPE=1,PROBE12_TYPE=2,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3633) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:238) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5497) compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5497) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5702) compiling module 'trigger_unit(WIDTH=32'b01011,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4851) compiling module 'la_biu(CAPTURE_WIDTH=32'b0111001)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4593) compiling module 'fifo_with_read(DATA_WIDTH=32'b0111010)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4543) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:447) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0111010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:316) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:128) input port 'probe16[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5503) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5504) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5714) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:462) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4606) Removing redundant signal : din[57]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4885) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4886) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1070) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1072) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1073) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1077) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1088) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[15]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[14]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[13]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[12]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[11]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[10]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[9]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[8]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[7]
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01011,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0111010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0111010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0111010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0111010)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0111001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0111001)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=16,INPUT_PIPE_STAGES=1,UUID=128'b11101000011000010000100010111110110101101010011001001001011101101000000111100110110011010010000001110110100101010011100111101111,PROBE0_WIDTH=7,PROBE6_WIDTH=8,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE10_WIDTH=8,PROBE12_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=2,PROBE7_TYPE=1,PROBE8_TYPE=2,PROBE9_TYPE=2,PROBE10_TYPE=2,PROBE11_TYPE=1,PROBE12_TYPE=2,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=16,INPUT_PIPE_STAGES=1,UUID=128'b11101000011000010000100010111110110101101010011001001001011101101000000111100110110011010010000001110110100101010011100111101111,PROBE0_WIDTH=7,PROBE6_WIDTH=8,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE10_WIDTH=8,PROBE12_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=2,PROBE7_TYPE=1,PROBE8_TYPE=2,PROBE9_TYPE=2,PROBE10_TYPE=2,PROBE11_TYPE=1,PROBE12_TYPE=2,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s CPU user time : 3s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network la0_clk with 525 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network bscan_TCK with 430 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 206 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 906, ed: 2950, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s CPU user time : 8s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 525 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n9 with 430 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 5s CPU user time : 8s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 805392KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	867
[EFX-0000 INFO] EFX_FF          : 	935
[EFX-0000 INFO] EFX_RAM_5K      : 	12
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 18:33:02
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 1s CPU user time : 0s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 805392KB)
[EFX-0201 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:57) Re-wiring to GND non-driven net 'u_i2c_interface/i2c_soft_rst'.
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 739 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 423 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1033 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 356, ed: 1121, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 545 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 423 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 2s CPU user time : 2s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 805392KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1224
[EFX-0000 INFO] EFX_FF          : 	968
[EFX-0000 INFO] EFX_RAM_5K      : 	12
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 18:36:54
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:172) port 'probe18' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:545) compiling module 'edb_la_top(NUM_PROBES=18,INPUT_PIPE_STAGES=2,UUID=128'b01010111010011110001110100000101001111000101100001000011000101101000000100011100101100001011010100001111100011100100101111101011,PROBE0_WIDTH=7,PROBE5_WIDTH=8,PROBE7_WIDTH=8,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE11_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=2,PROBE6_TYPE=1,PROBE7_TYPE=2,PROBE8_TYPE=2,PROBE9_TYPE=2,PROBE10_TYPE=1,PROBE11_TYPE=2,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3641) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:246) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5505) compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5505) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5710) compiling module 'trigger_unit(WIDTH=32'b01101,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4859) compiling module 'la_biu(CAPTURE_WIDTH=32'b0111011)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4601) compiling module 'fifo_with_read(DATA_WIDTH=32'b0111100)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4551) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:455) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0111100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:324) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:134) input port 'probe18[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5511) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5512) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5722) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:470) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4614) Removing redundant signal : din[59]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4893) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4894) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1078) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1080) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1081) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1085) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1096) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[17]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[16]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[15]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[14]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[13]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[12]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[11]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[10]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[9]
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01101,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01101,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0111100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0111100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0111100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0111100)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0111011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0111011)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=18,INPUT_PIPE_STAGES=2,UUID=128'b01010111010011110001110100000101001111000101100001000011000101101000000100011100101100001011010100001111100011100100101111101011,PROBE0_WIDTH=7,PROBE5_WIDTH=8,PROBE7_WIDTH=8,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE11_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=2,PROBE6_TYPE=1,PROBE7_TYPE=2,PROBE8_TYPE=2,PROBE9_TYPE=2,PROBE10_TYPE=1,PROBE11_TYPE=2,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=18,INPUT_PIPE_STAGES=2,UUID=128'b01010111010011110001110100000101001111000101100001000011000101101000000100011100101100001011010100001111100011100100101111101011,PROBE0_WIDTH=7,PROBE5_WIDTH=8,PROBE7_WIDTH=8,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE11_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=2,PROBE6_TYPE=1,PROBE7_TYPE=2,PROBE8_TYPE=2,PROBE9_TYPE=2,PROBE10_TYPE=1,PROBE11_TYPE=2,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s CPU user time : 3s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network la0_clk with 608 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network bscan_TCK with 436 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 210 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 938, ed: 3045, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s CPU user time : 8s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 608 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n9 with 436 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 5s CPU user time : 8s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 807556KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	900
[EFX-0000 INFO] EFX_FF          : 	1024
[EFX-0000 INFO] EFX_RAM_5K      : 	12
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 18:37:04
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 807556KB)
[EFX-0201 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:57) Re-wiring to GND non-driven net 'u_i2c_interface/i2c_soft_rst'.
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 822 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 429 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1095 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 357, ed: 1152, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 2s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 574 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 429 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 2s CPU user time : 2s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 807556KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1253
[EFX-0000 INFO] EFX_FF          : 	1003
[EFX-0000 INFO] EFX_RAM_5K      : 	12
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 18:46:25
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:196) port 'probe24' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:569) compiling module 'edb_la_top(NUM_PROBES=24,INPUT_PIPE_STAGES=2,UUID=128'b10000100111100100011100000100100100010001000011101001111110000011011011100011111011010011100001011001010010100000011001110111101,PROBE0_WIDTH=7,PROBE5_WIDTH=8,PROBE7_WIDTH=8,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE11_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=2,PROBE6_TYPE=1,PROBE7_TYPE=2,PROBE8_TYPE=2,PROBE9_TYPE=2,PROBE10_TYPE=1,PROBE11_TYPE=2,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1,PROBE23_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3665) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:270) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5529) compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5529) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5734) compiling module 'trigger_unit(WIDTH=32'b010011,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4883) compiling module 'la_biu(CAPTURE_WIDTH=32'b01000001)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4625) compiling module 'fifo_with_read(DATA_WIDTH=32'b01000010)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4575) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:479) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01000010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:348) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:152) input port 'probe24[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5535) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5536) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5746) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:494) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4638) Removing redundant signal : din[65]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4917) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4918) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1102) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1104) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1105) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1109) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1120) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3526) Removing redundant signal : mux_capture_cmp[23]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3526) Removing redundant signal : mux_capture_cmp[22]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3526) Removing redundant signal : mux_capture_cmp[21]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3526) Removing redundant signal : mux_capture_cmp[20]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3526) Removing redundant signal : mux_capture_cmp[19]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3526) Removing redundant signal : mux_capture_cmp[18]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3526) Removing redundant signal : mux_capture_cmp[17]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3526) Removing redundant signal : mux_capture_cmp[16]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3526) Removing redundant signal : mux_capture_cmp[15]
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010011,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000010)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000001)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=24,INPUT_PIPE_STAGES=2,UUID=128'b10000100111100100011100000100100100010001000011101001111110000011011011100011111011010011100001011001010010100000011001110111101,PROBE0_WIDTH=7,PROBE5_WIDTH=8,PROBE7_WIDTH=8,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE11_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=2,PROBE6_TYPE=1,PROBE7_TYPE=2,PROBE8_TYPE=2,PROBE9_TYPE=2,PROBE10_TYPE=1,PROBE11_TYPE=2,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1,PROBE23_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=24,INPUT_PIPE_STAGES=2,UUID=128'b10000100111100100011100000100100100010001000011101001111110000011011011100011111011010011100001011001010010100000011001110111101,PROBE0_WIDTH=7,PROBE5_WIDTH=8,PROBE7_WIDTH=8,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE11_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=2,PROBE6_TYPE=1,PROBE7_TYPE=2,PROBE8_TYPE=2,PROBE9_TYPE=2,PROBE10_TYPE=1,PROBE11_TYPE=2,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1,PROBE23_TYPE=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 4s CPU user time : 5s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network la0_clk with 684 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network bscan_TCK with 455 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 223 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1044, ed: 3384, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s CPU user time : 10s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 684 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n9 with 455 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 5s CPU user time : 10s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 807712KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1007
[EFX-0000 INFO] EFX_FF          : 	1119
[EFX-0000 INFO] EFX_RAM_5K      : 	14
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 18:46:36
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 1s CPU user time : 0s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 807712KB)
[EFX-0201 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:57) Re-wiring to GND non-driven net 'u_i2c_interface/i2c_soft_rst'.
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 898 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 448 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1079 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 358, ed: 1132, lv: 5
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 2s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 652 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 448 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 2s CPU user time : 3s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 807712KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1361
[EFX-0000 INFO] EFX_FF          : 	1100
[EFX-0000 INFO] EFX_RAM_5K      : 	14
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 19:01:03
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:196) port 'probe24' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:569) compiling module 'edb_la_top(NUM_PROBES=24,INPUT_PIPE_STAGES=2,UUID=128'b01101110011100001000111001111101100001101101111001001100001010111000110101010110001010100111010110110110111110100111100101110010,PROBE0_WIDTH=7,PROBE5_WIDTH=8,PROBE7_WIDTH=8,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE11_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=2,PROBE6_TYPE=1,PROBE7_TYPE=2,PROBE8_TYPE=2,PROBE9_TYPE=2,PROBE10_TYPE=1,PROBE11_TYPE=2,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1,PROBE23_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3665) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:270) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5529) compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5529) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5734) compiling module 'trigger_unit(WIDTH=32'b010011,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4883) compiling module 'la_biu(CAPTURE_WIDTH=32'b01000001)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4625) compiling module 'fifo_with_read(DATA_WIDTH=32'b01000010)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4575) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:479) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01000010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:348) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:152) input port 'probe24[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5535) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5536) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5746) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:494) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4638) Removing redundant signal : din[65]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4917) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4918) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1102) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1104) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1105) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1109) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1120) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3526) Removing redundant signal : mux_capture_cmp[23]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3526) Removing redundant signal : mux_capture_cmp[22]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3526) Removing redundant signal : mux_capture_cmp[21]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3526) Removing redundant signal : mux_capture_cmp[20]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3526) Removing redundant signal : mux_capture_cmp[19]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3526) Removing redundant signal : mux_capture_cmp[18]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3526) Removing redundant signal : mux_capture_cmp[17]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3526) Removing redundant signal : mux_capture_cmp[16]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3526) Removing redundant signal : mux_capture_cmp[15]
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010011,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000010)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000001)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=24,INPUT_PIPE_STAGES=2,UUID=128'b01101110011100001000111001111101100001101101111001001100001010111000110101010110001010100111010110110110111110100111100101110010,PROBE0_WIDTH=7,PROBE5_WIDTH=8,PROBE7_WIDTH=8,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE11_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=2,PROBE6_TYPE=1,PROBE7_TYPE=2,PROBE8_TYPE=2,PROBE9_TYPE=2,PROBE10_TYPE=1,PROBE11_TYPE=2,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1,PROBE23_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=24,INPUT_PIPE_STAGES=2,UUID=128'b01101110011100001000111001111101100001101101111001001100001010111000110101010110001010100111010110110110111110100111100101110010,PROBE0_WIDTH=7,PROBE5_WIDTH=8,PROBE7_WIDTH=8,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE11_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=2,PROBE6_TYPE=1,PROBE7_TYPE=2,PROBE8_TYPE=2,PROBE9_TYPE=2,PROBE10_TYPE=1,PROBE11_TYPE=2,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1,PROBE23_TYPE=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 3s CPU user time : 5s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network la0_clk with 684 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network bscan_TCK with 455 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 222 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1035, ed: 3358, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s CPU user time : 10s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 684 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n9 with 455 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 4s CPU user time : 10s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 808788KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	998
[EFX-0000 INFO] EFX_FF          : 	1119
[EFX-0000 INFO] EFX_RAM_5K      : 	14
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 25, 2021 19:01:13
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s CPU user time : 0s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 808788KB)
[EFX-0201 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:57) Re-wiring to GND non-driven net 'u_i2c_interface/i2c_soft_rst'.
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 898 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 448 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1090 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 359, ed: 1132, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 2s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 650 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 448 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 2s CPU user time : 2s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 808788KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1353
[EFX-0000 INFO] EFX_FF          : 	1098
[EFX-0000 INFO] EFX_RAM_5K      : 	14
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 01:13:55
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:196) port 'probe24' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:569) compiling module 'edb_la_top(NUM_PROBES=24,INPUT_PIPE_STAGES=2,UUID=128'b0100001100011110010010010111110001111101011001101001001001110011001001011000011110001011000000011001101011110110010110111010101,PROBE0_WIDTH=7,PROBE5_WIDTH=8,PROBE7_WIDTH=8,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE11_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=2,PROBE6_TYPE=1,PROBE7_TYPE=2,PROBE8_TYPE=2,PROBE9_TYPE=2,PROBE10_TYPE=1,PROBE11_TYPE=2,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1,PROBE23_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3665) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:270) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5529) compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5529) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5734) compiling module 'trigger_unit(WIDTH=32'b010011,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4883) compiling module 'la_biu(CAPTURE_WIDTH=32'b01000001)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4625) compiling module 'fifo_with_read(DATA_WIDTH=32'b01000010)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4575) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:479) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01000010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:348) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:152) input port 'probe24[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5535) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5536) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5746) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:494) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4638) Removing redundant signal : din[65]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4917) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4918) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1102) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1104) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1105) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1109) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1120) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3526) Removing redundant signal : mux_capture_cmp[23]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3526) Removing redundant signal : mux_capture_cmp[22]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3526) Removing redundant signal : mux_capture_cmp[21]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3526) Removing redundant signal : mux_capture_cmp[20]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3526) Removing redundant signal : mux_capture_cmp[19]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3526) Removing redundant signal : mux_capture_cmp[18]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3526) Removing redundant signal : mux_capture_cmp[17]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3526) Removing redundant signal : mux_capture_cmp[16]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3526) Removing redundant signal : mux_capture_cmp[15]
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010011,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000010)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000001)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=24,INPUT_PIPE_STAGES=2,UUID=128'b0100001100011110010010010111110001111101011001101001001001110011001001011000011110001011000000011001101011110110010110111010101,PROBE0_WIDTH=7,PROBE5_WIDTH=8,PROBE7_WIDTH=8,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE11_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=2,PROBE6_TYPE=1,PROBE7_TYPE=2,PROBE8_TYPE=2,PROBE9_TYPE=2,PROBE10_TYPE=1,PROBE11_TYPE=2,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1,PROBE23_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=24,INPUT_PIPE_STAGES=2,UUID=128'b0100001100011110010010010111110001111101011001101001001001110011001001011000011110001011000000011001101011110110010110111010101,PROBE0_WIDTH=7,PROBE5_WIDTH=8,PROBE7_WIDTH=8,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE11_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=2,PROBE6_TYPE=1,PROBE7_TYPE=2,PROBE8_TYPE=2,PROBE9_TYPE=2,PROBE10_TYPE=1,PROBE11_TYPE=2,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1,PROBE23_TYPE=1)" end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 3s CPU user time : 5s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network la0_clk with 684 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network bscan_TCK with 455 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 220 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1039, ed: 3306, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s CPU user time : 10s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 684 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n9 with 455 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 5s CPU user time : 10s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 809052KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1003
[EFX-0000 INFO] EFX_FF          : 	1119
[EFX-0000 INFO] EFX_RAM_5K      : 	14
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 01:14:06
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 809052KB)
[EFX-0201 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:57) Re-wiring to GND non-driven net 'u_i2c_interface/i2c_soft_rst'.
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 898 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 448 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1095 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 374, ed: 1185, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 652 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 448 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 2s CPU user time : 2s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 809052KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1373
[EFX-0000 INFO] EFX_FF          : 	1100
[EFX-0000 INFO] EFX_RAM_5K      : 	14
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 01:16:06
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:196) port 'probe24' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:569) compiling module 'edb_la_top(NUM_PROBES=24,INPUT_PIPE_STAGES=2,UUID=128'b11000110110001010101000010000010000101001011100101000111100100001000101011100001101101011111101111111010000110100111000110011101,PROBE0_WIDTH=7,PROBE5_WIDTH=8,PROBE7_WIDTH=8,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE11_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=2,PROBE6_TYPE=1,PROBE7_TYPE=2,PROBE8_TYPE=2,PROBE9_TYPE=2,PROBE10_TYPE=1,PROBE11_TYPE=2,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1,PROBE23_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3665) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:270) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5529) compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5529) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5734) compiling module 'trigger_unit(WIDTH=32'b010011,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4883) compiling module 'la_biu(CAPTURE_WIDTH=32'b01000001)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4625) compiling module 'fifo_with_read(DATA_WIDTH=32'b01000010)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4575) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:479) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01000010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:348) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:152) input port 'probe24[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5535) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5536) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5746) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:494) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4638) Removing redundant signal : din[65]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4917) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4918) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1102) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1104) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1105) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1109) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1120) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3526) Removing redundant signal : mux_capture_cmp[23]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3526) Removing redundant signal : mux_capture_cmp[22]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3526) Removing redundant signal : mux_capture_cmp[21]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3526) Removing redundant signal : mux_capture_cmp[20]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3526) Removing redundant signal : mux_capture_cmp[19]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3526) Removing redundant signal : mux_capture_cmp[18]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3526) Removing redundant signal : mux_capture_cmp[17]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3526) Removing redundant signal : mux_capture_cmp[16]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3526) Removing redundant signal : mux_capture_cmp[15]
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010011,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000010)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000001)" end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=24,INPUT_PIPE_STAGES=2,UUID=128'b11000110110001010101000010000010000101001011100101000111100100001000101011100001101101011111101111111010000110100111000110011101,PROBE0_WIDTH=7,PROBE5_WIDTH=8,PROBE7_WIDTH=8,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE11_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=2,PROBE6_TYPE=1,PROBE7_TYPE=2,PROBE8_TYPE=2,PROBE9_TYPE=2,PROBE10_TYPE=1,PROBE11_TYPE=2,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1,PROBE23_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=24,INPUT_PIPE_STAGES=2,UUID=128'b11000110110001010101000010000010000101001011100101000111100100001000101011100001101101011111101111111010000110100111000110011101,PROBE0_WIDTH=7,PROBE5_WIDTH=8,PROBE7_WIDTH=8,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE11_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=2,PROBE6_TYPE=1,PROBE7_TYPE=2,PROBE8_TYPE=2,PROBE9_TYPE=2,PROBE10_TYPE=1,PROBE11_TYPE=2,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1,PROBE23_TYPE=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 3s CPU user time : 5s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network la0_clk with 684 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network bscan_TCK with 455 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 221 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1048, ed: 3331, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s CPU user time : 10s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 684 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n9 with 455 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 5s CPU user time : 10s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 833420KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1011
[EFX-0000 INFO] EFX_FF          : 	1119
[EFX-0000 INFO] EFX_RAM_5K      : 	14
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 01:16:17
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 833420KB)
[EFX-0201 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:57) Re-wiring to GND non-driven net 'u_i2c_interface/i2c_soft_rst'.
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 898 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 448 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1105 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 357, ed: 1132, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 2s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 650 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 448 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 2s CPU user time : 2s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 833420KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1364
[EFX-0000 INFO] EFX_FF          : 	1098
[EFX-0000 INFO] EFX_RAM_5K      : 	14
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 01:21:30
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:136) port 'probe9' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:509) compiling module 'edb_la_top(NUM_PROBES=9,INPUT_PIPE_STAGES=2,UUID=128'b01001000111000110110001100101100101000101111010001001101101111101001101101110101011110001100111111000001111010110001001001011110,PROBE0_WIDTH=7,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3605) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:210) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5469) compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5469) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5674) compiling module 'trigger_unit(WIDTH=32'b01001,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4823) compiling module 'la_biu(CAPTURE_WIDTH=32'b01111)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4565) compiling module 'fifo_with_read(DATA_WIDTH=32'b010000)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4515) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:419) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010000,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:288) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:107) input port 'probe9[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5475) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5476) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5686) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:434) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4578) Removing redundant signal : din[15]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4857) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4858) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1042) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1044) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1045) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1049) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1060) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[8]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3466) Removing redundant signal : mux_capture_cmp[0]
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01001,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010000,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010000,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010000)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01111)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01111)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=9,INPUT_PIPE_STAGES=2,UUID=128'b01001000111000110110001100101100101000101111010001001101101111101001101101110101011110001100111111000001111010110001001001011110,PROBE0_WIDTH=7,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=9,INPUT_PIPE_STAGES=2,UUID=128'b01001000111000110110001100101100101000101111010001001101101111101001101101110101011110001100111111000001111010110001001001011110,PROBE0_WIDTH=7,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1)" end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network bscan_TCK with 424 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network la0_clk with 276 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 281 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 848, ed: 2815, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s CPU user time : 6s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n9 with 424 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 276 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 4s CPU user time : 6s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 833528KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	809
[EFX-0000 INFO] EFX_FF          : 	680
[EFX-0000 INFO] EFX_RAM_5K      : 	4
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 01:21:37
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 833528KB)
[EFX-0201 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:57) Re-wiring to GND non-driven net 'u_i2c_interface/i2c_soft_rst'.
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 490 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 417 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 887 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 356, ed: 1142, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 450 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 417 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 833528KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1163
[EFX-0000 INFO] EFX_FF          : 	867
[EFX-0000 INFO] EFX_RAM_5K      : 	4
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 01:27:14
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:140) port 'probe10' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:513) compiling module 'edb_la_top(NUM_PROBES=10,INPUT_PIPE_STAGES=2,UUID=128'b10011000111001100101111001001111110000101010110101001110011011101010000010111011101100111001011010000110011001101111001001101110,PROBE0_WIDTH=7,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3609) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:214) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5473) compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5473) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5678) compiling module 'trigger_unit(WIDTH=32'b01010,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4827) compiling module 'la_biu(CAPTURE_WIDTH=32'b010000)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4569) compiling module 'fifo_with_read(DATA_WIDTH=32'b010001)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4519) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:423) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010001,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:292) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:110) input port 'probe10[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5479) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5480) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5690) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:438) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4582) Removing redundant signal : din[16]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4861) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4862) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1046) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1048) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1049) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1053) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1064) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3470) Removing redundant signal : mux_capture_cmp[9]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3470) Removing redundant signal : mux_capture_cmp[8]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3470) Removing redundant signal : mux_capture_cmp[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3470) Removing redundant signal : mux_capture_cmp[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3470) Removing redundant signal : mux_capture_cmp[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3470) Removing redundant signal : mux_capture_cmp[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3470) Removing redundant signal : mux_capture_cmp[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3470) Removing redundant signal : mux_capture_cmp[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3470) Removing redundant signal : mux_capture_cmp[1]
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01010,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010001,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010001,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010001)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010000)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=10,INPUT_PIPE_STAGES=2,UUID=128'b10011000111001100101111001001111110000101010110101001110011011101010000010111011101100111001011010000110011001101111001001101110,PROBE0_WIDTH=7,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=10,INPUT_PIPE_STAGES=2,UUID=128'b10011000111001100101111001001111110000101010110101001110011011101010000010111011101100111001011010000110011001101111001001101110,PROBE0_WIDTH=7,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network bscan_TCK with 427 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network la0_clk with 289 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 270 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 845, ed: 2764, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s CPU user time : 6s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n9 with 427 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 289 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 4s CPU user time : 6s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 836160KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	808
[EFX-0000 INFO] EFX_FF          : 	696
[EFX-0000 INFO] EFX_RAM_5K      : 	4
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 01:27:22
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 503 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 420 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 887 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 352, ed: 1136, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 463 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 420 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 836160KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1160
[EFX-0000 INFO] EFX_FF          : 	883
[EFX-0000 INFO] EFX_RAM_5K      : 	4
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 01:31:12
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:140) port 'probe10' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:513) compiling module 'edb_la_top(NUM_PROBES=10,INPUT_PIPE_STAGES=2,UUID=128'b10010111000110101110000111111111110110101111101001001100111010111000111001101100001110110001101010101100100011000011101111011001,PROBE0_WIDTH=7,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3609) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:214) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5473) compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5473) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5678) compiling module 'trigger_unit(WIDTH=32'b01010,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4827) compiling module 'la_biu(CAPTURE_WIDTH=32'b010000)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4569) compiling module 'fifo_with_read(DATA_WIDTH=32'b010001)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4519) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:423) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010001,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:292) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:110) input port 'probe10[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5479) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5480) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5690) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:438) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4582) Removing redundant signal : din[16]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4861) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4862) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1046) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1048) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1049) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1053) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1064) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3470) Removing redundant signal : mux_capture_cmp[9]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3470) Removing redundant signal : mux_capture_cmp[8]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3470) Removing redundant signal : mux_capture_cmp[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3470) Removing redundant signal : mux_capture_cmp[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3470) Removing redundant signal : mux_capture_cmp[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3470) Removing redundant signal : mux_capture_cmp[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3470) Removing redundant signal : mux_capture_cmp[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3470) Removing redundant signal : mux_capture_cmp[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3470) Removing redundant signal : mux_capture_cmp[1]
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01010,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010001,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010001,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010001)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b010000)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=10,INPUT_PIPE_STAGES=2,UUID=128'b10010111000110101110000111111111110110101111101001001100111010111000111001101100001110110001101010101100100011000011101111011001,PROBE0_WIDTH=7,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=10,INPUT_PIPE_STAGES=2,UUID=128'b10010111000110101110000111111111110110101111101001001100111010111000111001101100001110110001101010101100100011000011101111011001,PROBE0_WIDTH=7,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network bscan_TCK with 427 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network la0_clk with 289 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 270 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 858, ed: 2802, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s CPU user time : 7s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n9 with 427 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 289 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 5s CPU user time : 7s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 836260KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	821
[EFX-0000 INFO] EFX_FF          : 	696
[EFX-0000 INFO] EFX_RAM_5K      : 	4
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 01:31:20
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 503 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 420 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 882 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 352, ed: 1115, lv: 5
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 465 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 420 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 2s CPU user time : 2s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 836260KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1173
[EFX-0000 INFO] EFX_FF          : 	885
[EFX-0000 INFO] EFX_RAM_5K      : 	4
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 01:34:30
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:200) port 'probe25' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:573) compiling module 'edb_la_top(NUM_PROBES=25,INPUT_PIPE_STAGES=2,UUID=128'b01110001111110010000010111011010101100100010101101000100011111111010111110010001111100110001101000110110101000111011010100101010,PROBE0_WIDTH=7,PROBE10_WIDTH=8,PROBE11_WIDTH=8,PROBE14_WIDTH=9,PROBE19_WIDTH=8,PROBE20_WIDTH=8,PROBE21_WIDTH=8,PROBE23_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1,PROBE23_TYPE=1,PROBE24_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3669) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:274) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5533) compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5533) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5533) compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5533) compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5738) compiling module 'trigger_unit(WIDTH=32'b011001,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4887) compiling module 'la_biu(CAPTURE_WIDTH=32'b01010001)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4629) compiling module 'fifo_with_read(DATA_WIDTH=32'b01010010)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4579) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:483) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:352) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:155) input port 'probe25[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5539) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5540) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5750) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:498) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4642) Removing redundant signal : din[81]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4921) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4922) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1106) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1108) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1109) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1113) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1124) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[24]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[23]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[22]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[21]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[20]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[19]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[18]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[17]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[16]
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011001,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010010)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01010001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01010001)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=25,INPUT_PIPE_STAGES=2,UUID=128'b01110001111110010000010111011010101100100010101101000100011111111010111110010001111100110001101000110110101000111011010100101010,PROBE0_WIDTH=7,PROBE10_WIDTH=8,PROBE11_WIDTH=8,PROBE14_WIDTH=9,PROBE19_WIDTH=8,PROBE20_WIDTH=8,PROBE21_WIDTH=8,PROBE23_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1,PROBE23_TYPE=1,PROBE24_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=25,INPUT_PIPE_STAGES=2,UUID=128'b01110001111110010000010111011010101100100010101101000100011111111010111110010001111100110001101000110110101000111011010100101010,PROBE0_WIDTH=7,PROBE10_WIDTH=8,PROBE11_WIDTH=8,PROBE14_WIDTH=9,PROBE19_WIDTH=8,PROBE20_WIDTH=8,PROBE21_WIDTH=8,PROBE23_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1,PROBE23_TYPE=1,PROBE24_TYPE=1)" end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 3s CPU user time : 5s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network la0_clk with 909 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network bscan_TCK with 587 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 225 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 6s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1342, ed: 4232, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s CPU user time : 11s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 909 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n9 with 587 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s CPU user time : 11s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 6s CPU user time : 11s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 837124KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1306
[EFX-0000 INFO] EFX_FF          : 	1476
[EFX-0000 INFO] EFX_RAM_5K      : 	17
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 01:34:43
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 1123 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 580 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1135 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 358, ed: 1137, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 863 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 580 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 837124KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1645
[EFX-0000 INFO] EFX_FF          : 	1443
[EFX-0000 INFO] EFX_RAM_5K      : 	17
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 02:02:57
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:200) port 'probe25' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:573) compiling module 'edb_la_top(NUM_PROBES=25,INPUT_PIPE_STAGES=2,UUID=128'b10110101100000011001101000010011010010110010111101001110011001111000010100111001110111001000000101010000011110101011000001101000,PROBE0_WIDTH=7,PROBE10_WIDTH=8,PROBE11_WIDTH=8,PROBE14_WIDTH=9,PROBE19_WIDTH=8,PROBE20_WIDTH=8,PROBE21_WIDTH=8,PROBE23_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1,PROBE23_TYPE=1,PROBE24_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3669) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:274) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5533) compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5533) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5533) compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5533) compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5738) compiling module 'trigger_unit(WIDTH=32'b011001,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4887) compiling module 'la_biu(CAPTURE_WIDTH=32'b01010001)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4629) compiling module 'fifo_with_read(DATA_WIDTH=32'b01010010)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4579) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:483) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:352) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:155) input port 'probe25[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5539) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5540) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5750) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:498) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4642) Removing redundant signal : din[81]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4921) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4922) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1106) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1108) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1109) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1113) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1124) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[24]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[23]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[22]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[21]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[20]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[19]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[18]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[17]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[16]
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011001,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010010)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01010001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01010001)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=25,INPUT_PIPE_STAGES=2,UUID=128'b10110101100000011001101000010011010010110010111101001110011001111000010100111001110111001000000101010000011110101011000001101000,PROBE0_WIDTH=7,PROBE10_WIDTH=8,PROBE11_WIDTH=8,PROBE14_WIDTH=9,PROBE19_WIDTH=8,PROBE20_WIDTH=8,PROBE21_WIDTH=8,PROBE23_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1,PROBE23_TYPE=1,PROBE24_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=25,INPUT_PIPE_STAGES=2,UUID=128'b10110101100000011001101000010011010010110010111101001110011001111000010100111001110111001000000101010000011110101011000001101000,PROBE0_WIDTH=7,PROBE10_WIDTH=8,PROBE11_WIDTH=8,PROBE14_WIDTH=9,PROBE19_WIDTH=8,PROBE20_WIDTH=8,PROBE21_WIDTH=8,PROBE23_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1,PROBE23_TYPE=1,PROBE24_TYPE=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 4s CPU user time : 5s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network la0_clk with 909 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network bscan_TCK with 587 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 221 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1330, ed: 4151, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 11s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 909 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n9 with 587 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 6s CPU user time : 11s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 856268KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1294
[EFX-0000 INFO] EFX_FF          : 	1476
[EFX-0000 INFO] EFX_RAM_5K      : 	17
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 02:03:09
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 1123 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 580 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1138 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 354, ed: 1116, lv: 5
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 861 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 580 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 2s CPU user time : 3s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 856268KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1627
[EFX-0000 INFO] EFX_FF          : 	1441
[EFX-0000 INFO] EFX_RAM_5K      : 	17
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 02:04:13
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:200) port 'probe25' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:573) compiling module 'edb_la_top(NUM_PROBES=25,INPUT_PIPE_STAGES=2,UUID=128'b01101110010001000011010010010100100111001111110001001101111000011001111101101000110011101100001101010110010111110110011010010110,PROBE0_WIDTH=7,PROBE10_WIDTH=8,PROBE11_WIDTH=8,PROBE14_WIDTH=9,PROBE19_WIDTH=8,PROBE20_WIDTH=8,PROBE21_WIDTH=8,PROBE23_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1,PROBE23_TYPE=1,PROBE24_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3669) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:274) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5533) compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5533) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5533) compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5533) compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5738) compiling module 'trigger_unit(WIDTH=32'b011001,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4887) compiling module 'la_biu(CAPTURE_WIDTH=32'b01010001)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4629) compiling module 'fifo_with_read(DATA_WIDTH=32'b01010010)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4579) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:483) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:352) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:155) input port 'probe25[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5539) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5540) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5750) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:498) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4642) Removing redundant signal : din[81]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4921) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4922) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1106) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1108) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1109) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1113) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1124) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[24]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[23]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[22]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[21]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[20]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[19]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[18]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[17]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[16]
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011001,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010010)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01010001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01010001)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=25,INPUT_PIPE_STAGES=2,UUID=128'b01101110010001000011010010010100100111001111110001001101111000011001111101101000110011101100001101010110010111110110011010010110,PROBE0_WIDTH=7,PROBE10_WIDTH=8,PROBE11_WIDTH=8,PROBE14_WIDTH=9,PROBE19_WIDTH=8,PROBE20_WIDTH=8,PROBE21_WIDTH=8,PROBE23_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1,PROBE23_TYPE=1,PROBE24_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=25,INPUT_PIPE_STAGES=2,UUID=128'b01101110010001000011010010010100100111001111110001001101111000011001111101101000110011101100001101010110010111110110011010010110,PROBE0_WIDTH=7,PROBE10_WIDTH=8,PROBE11_WIDTH=8,PROBE14_WIDTH=9,PROBE19_WIDTH=8,PROBE20_WIDTH=8,PROBE21_WIDTH=8,PROBE23_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1,PROBE23_TYPE=1,PROBE24_TYPE=1)" end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 3s CPU user time : 5s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network la0_clk with 909 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network bscan_TCK with 587 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 223 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 6s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1333, ed: 4245, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s CPU user time : 11s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 909 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n9 with 587 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 5s CPU user time : 11s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 871916KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1296
[EFX-0000 INFO] EFX_FF          : 	1476
[EFX-0000 INFO] EFX_RAM_5K      : 	17
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 02:04:25
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s CPU user time : 0s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 1123 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 580 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1131 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 343, ed: 1118, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 861 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 580 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 2s CPU user time : 3s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 871916KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1619
[EFX-0000 INFO] EFX_FF          : 	1441
[EFX-0000 INFO] EFX_RAM_5K      : 	17
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 02:10:45
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:200) port 'probe25' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:573) compiling module 'edb_la_top(NUM_PROBES=25,INPUT_PIPE_STAGES=2,UUID=128'b01011001111010101101000011001011100100101100000101001101101111001011011000110010111100101101101001101011000001001101000010000100,PROBE0_WIDTH=7,PROBE10_WIDTH=8,PROBE11_WIDTH=8,PROBE14_WIDTH=9,PROBE19_WIDTH=8,PROBE20_WIDTH=8,PROBE21_WIDTH=8,PROBE23_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1,PROBE23_TYPE=1,PROBE24_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3669) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:274) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5533) compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5533) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5533) compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5533) compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5738) compiling module 'trigger_unit(WIDTH=32'b011001,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4887) compiling module 'la_biu(CAPTURE_WIDTH=32'b01010001)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4629) compiling module 'fifo_with_read(DATA_WIDTH=32'b01010010)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4579) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:483) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:352) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:155) input port 'probe25[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5539) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5540) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5750) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:498) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4642) Removing redundant signal : din[81]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4921) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4922) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1106) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1108) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1109) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1113) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1124) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[24]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[23]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[22]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[21]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[20]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[19]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[18]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[17]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[16]
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011001,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010010)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01010001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01010001)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=25,INPUT_PIPE_STAGES=2,UUID=128'b01011001111010101101000011001011100100101100000101001101101111001011011000110010111100101101101001101011000001001101000010000100,PROBE0_WIDTH=7,PROBE10_WIDTH=8,PROBE11_WIDTH=8,PROBE14_WIDTH=9,PROBE19_WIDTH=8,PROBE20_WIDTH=8,PROBE21_WIDTH=8,PROBE23_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1,PROBE23_TYPE=1,PROBE24_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=25,INPUT_PIPE_STAGES=2,UUID=128'b01011001111010101101000011001011100100101100000101001101101111001011011000110010111100101101101001101011000001001101000010000100,PROBE0_WIDTH=7,PROBE10_WIDTH=8,PROBE11_WIDTH=8,PROBE14_WIDTH=9,PROBE19_WIDTH=8,PROBE20_WIDTH=8,PROBE21_WIDTH=8,PROBE23_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1,PROBE23_TYPE=1,PROBE24_TYPE=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 4s CPU user time : 5s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network la0_clk with 909 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network bscan_TCK with 587 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 224 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1333, ed: 4154, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 11s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 909 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n9 with 587 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 6s CPU user time : 11s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 881132KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1296
[EFX-0000 INFO] EFX_FF          : 	1476
[EFX-0000 INFO] EFX_RAM_5K      : 	17
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 02:10:57
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 1123 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 580 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1129 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 348, ed: 1129, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 861 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 580 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 881132KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1623
[EFX-0000 INFO] EFX_FF          : 	1441
[EFX-0000 INFO] EFX_RAM_5K      : 	17
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 02:13:47
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:200) port 'probe25' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:573) compiling module 'edb_la_top(NUM_PROBES=25,INPUT_PIPE_STAGES=2,UUID=128'b011100010000110101110001100101101101100100001001100001100001000111111100101011110110111111110000111110110110101011101011111,PROBE0_WIDTH=7,PROBE10_WIDTH=8,PROBE11_WIDTH=8,PROBE14_WIDTH=9,PROBE19_WIDTH=8,PROBE20_WIDTH=8,PROBE21_WIDTH=8,PROBE23_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1,PROBE23_TYPE=1,PROBE24_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3669) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:274) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5533) compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5533) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5533) compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5533) compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5738) compiling module 'trigger_unit(WIDTH=32'b011001,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4887) compiling module 'la_biu(CAPTURE_WIDTH=32'b01010001)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4629) compiling module 'fifo_with_read(DATA_WIDTH=32'b01010010)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4579) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:483) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:352) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:155) input port 'probe25[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5539) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5540) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5750) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:498) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4642) Removing redundant signal : din[81]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4921) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4922) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1106) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1108) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1109) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1113) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1124) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[24]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[23]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[22]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[21]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[20]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[19]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[18]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[17]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[16]
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011001,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010010)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01010001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01010001)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=25,INPUT_PIPE_STAGES=2,UUID=128'b011100010000110101110001100101101101100100001001100001100001000111111100101011110110111111110000111110110110101011101011111,PROBE0_WIDTH=7,PROBE10_WIDTH=8,PROBE11_WIDTH=8,PROBE14_WIDTH=9,PROBE19_WIDTH=8,PROBE20_WIDTH=8,PROBE21_WIDTH=8,PROBE23_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1,PROBE23_TYPE=1,PROBE24_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=25,INPUT_PIPE_STAGES=2,UUID=128'b011100010000110101110001100101101101100100001001100001100001000111111100101011110110111111110000111110110110101011101011111,PROBE0_WIDTH=7,PROBE10_WIDTH=8,PROBE11_WIDTH=8,PROBE14_WIDTH=9,PROBE19_WIDTH=8,PROBE20_WIDTH=8,PROBE21_WIDTH=8,PROBE23_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1,PROBE23_TYPE=1,PROBE24_TYPE=1)" end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 3s CPU user time : 5s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network la0_clk with 909 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network bscan_TCK with 587 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 220 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 6s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1342, ed: 4203, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s CPU user time : 11s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 909 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n9 with 587 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 5s CPU user time : 11s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 883236KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1306
[EFX-0000 INFO] EFX_FF          : 	1476
[EFX-0000 INFO] EFX_RAM_5K      : 	17
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 02:13:59
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 1123 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 580 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1141 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 357, ed: 1119, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 861 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 580 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 883236KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1640
[EFX-0000 INFO] EFX_FF          : 	1441
[EFX-0000 INFO] EFX_RAM_5K      : 	17
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 12:48:12
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:200) port 'probe25' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:573) compiling module 'edb_la_top(NUM_PROBES=25,INPUT_PIPE_STAGES=2,UUID=128'b10100000000010001110100101111111101101110010101101000011011010101011100010101110111000001111111001111111101110110001111110101100,PROBE0_WIDTH=7,PROBE10_WIDTH=8,PROBE11_WIDTH=8,PROBE14_WIDTH=9,PROBE19_WIDTH=8,PROBE20_WIDTH=8,PROBE21_WIDTH=8,PROBE23_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1,PROBE23_TYPE=1,PROBE24_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3669) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:274) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5533) compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5533) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5533) compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5533) compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5738) compiling module 'trigger_unit(WIDTH=32'b011001,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4887) compiling module 'la_biu(CAPTURE_WIDTH=32'b01010001)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4629) compiling module 'fifo_with_read(DATA_WIDTH=32'b01010010)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4579) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:483) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:352) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:155) input port 'probe25[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5539) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5540) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5750) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:498) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4642) Removing redundant signal : din[81]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4921) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4922) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1106) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1108) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1109) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1113) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1124) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[24]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[23]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[22]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[21]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[20]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[19]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[18]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[17]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[16]
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 868648KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 868648KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 868648KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 868648KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 868648KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 868648KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 868648KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011001,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 868648KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 868648KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 868648KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010010)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 868648KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01010001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01010001)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 868648KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=25,INPUT_PIPE_STAGES=2,UUID=128'b10100000000010001110100101111111101101110010101101000011011010101011100010101110111000001111111001111111101110110001111110101100,PROBE0_WIDTH=7,PROBE10_WIDTH=8,PROBE11_WIDTH=8,PROBE14_WIDTH=9,PROBE19_WIDTH=8,PROBE20_WIDTH=8,PROBE21_WIDTH=8,PROBE23_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1,PROBE23_TYPE=1,PROBE24_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=25,INPUT_PIPE_STAGES=2,UUID=128'b10100000000010001110100101111111101101110010101101000011011010101011100010101110111000001111111001111111101110110001111110101100,PROBE0_WIDTH=7,PROBE10_WIDTH=8,PROBE11_WIDTH=8,PROBE14_WIDTH=9,PROBE19_WIDTH=8,PROBE20_WIDTH=8,PROBE21_WIDTH=8,PROBE23_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1,PROBE23_TYPE=1,PROBE24_TYPE=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 868648KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 868648KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 4s CPU user time : 5s CPU sys time : 0s MEM : 868648KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 868648KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 868648KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 868648KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 868648KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network la0_clk with 909 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network bscan_TCK with 587 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 218 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 868648KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 868648KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1328, ed: 4192, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 11s CPU sys time : 0s MEM : 868648KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 868648KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 909 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n9 with 587 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 868648KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 6s CPU user time : 11s CPU sys time : 0s MEM : 868648KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 868648KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1291
[EFX-0000 INFO] EFX_FF          : 	1476
[EFX-0000 INFO] EFX_RAM_5K      : 	17
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 12:48:24
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 868648KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 868648KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 1s CPU user time : 0s CPU sys time : 0s MEM : 868648KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 868648KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 868648KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 868648KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 868648KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 868648KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 868648KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 868648KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 868648KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 868648KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 868648KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 868648KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 1123 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 580 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1138 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 868648KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 868648KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 348, ed: 1136, lv: 5
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 868648KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 868648KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 861 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 580 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 868648KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 2s CPU user time : 3s CPU sys time : 0s MEM : 868648KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 868648KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1620
[EFX-0000 INFO] EFX_FF          : 	1441
[EFX-0000 INFO] EFX_RAM_5K      : 	17
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 12:51:19
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:200) port 'probe25' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:573) compiling module 'edb_la_top(NUM_PROBES=25,INPUT_PIPE_STAGES=2,UUID=128'b01000101110000100000100000111011111100101100000001000011010100111001110110001100110010001011110111101000001111100000001110110010,PROBE0_WIDTH=7,PROBE10_WIDTH=8,PROBE11_WIDTH=8,PROBE14_WIDTH=9,PROBE19_WIDTH=8,PROBE20_WIDTH=8,PROBE21_WIDTH=8,PROBE23_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1,PROBE23_TYPE=1,PROBE24_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3669) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:274) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5533) compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5533) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5533) compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5533) compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5738) compiling module 'trigger_unit(WIDTH=32'b011001,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4887) compiling module 'la_biu(CAPTURE_WIDTH=32'b01010001)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4629) compiling module 'fifo_with_read(DATA_WIDTH=32'b01010010)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4579) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:483) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:352) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:155) input port 'probe25[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5539) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5540) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5750) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:498) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4642) Removing redundant signal : din[81]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4921) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4922) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1106) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1108) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1109) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1113) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1124) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[24]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[23]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[22]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[21]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[20]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[19]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[18]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[17]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[16]
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011001,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010010)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01010001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01010001)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=25,INPUT_PIPE_STAGES=2,UUID=128'b01000101110000100000100000111011111100101100000001000011010100111001110110001100110010001011110111101000001111100000001110110010,PROBE0_WIDTH=7,PROBE10_WIDTH=8,PROBE11_WIDTH=8,PROBE14_WIDTH=9,PROBE19_WIDTH=8,PROBE20_WIDTH=8,PROBE21_WIDTH=8,PROBE23_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1,PROBE23_TYPE=1,PROBE24_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=25,INPUT_PIPE_STAGES=2,UUID=128'b01000101110000100000100000111011111100101100000001000011010100111001110110001100110010001011110111101000001111100000001110110010,PROBE0_WIDTH=7,PROBE10_WIDTH=8,PROBE11_WIDTH=8,PROBE14_WIDTH=9,PROBE19_WIDTH=8,PROBE20_WIDTH=8,PROBE21_WIDTH=8,PROBE23_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1,PROBE23_TYPE=1,PROBE24_TYPE=1)" end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 3s CPU user time : 5s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network la0_clk with 909 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network bscan_TCK with 587 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 219 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 6s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1339, ed: 4296, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s CPU user time : 11s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 909 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n9 with 587 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 5s CPU user time : 11s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 886724KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1300
[EFX-0000 INFO] EFX_FF          : 	1476
[EFX-0000 INFO] EFX_RAM_5K      : 	17
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 12:51:31
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 1123 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 580 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1137 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 355, ed: 1124, lv: 5
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 861 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 580 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1635
[EFX-0000 INFO] EFX_FF          : 	1441
[EFX-0000 INFO] EFX_RAM_5K      : 	17
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 12:51:45
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:200) port 'probe25' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:573) compiling module 'edb_la_top(NUM_PROBES=25,INPUT_PIPE_STAGES=2,UUID=128'b11011101101110101011110001100000000101000010001101000011001101011011101010111110111110000111011011101110101111001011011110110100,PROBE0_WIDTH=7,PROBE10_WIDTH=8,PROBE11_WIDTH=8,PROBE14_WIDTH=9,PROBE19_WIDTH=8,PROBE20_WIDTH=8,PROBE21_WIDTH=8,PROBE23_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1,PROBE23_TYPE=1,PROBE24_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3669) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:274) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5533) compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5533) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5533) compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5533) compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5738) compiling module 'trigger_unit(WIDTH=32'b011001,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4887) compiling module 'la_biu(CAPTURE_WIDTH=32'b01010001)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4629) compiling module 'fifo_with_read(DATA_WIDTH=32'b01010010)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4579) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:483) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:352) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:155) input port 'probe25[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5539) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5540) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5750) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:498) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4642) Removing redundant signal : din[81]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4921) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4922) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1106) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1108) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1109) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1113) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1124) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[24]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[23]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[22]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[21]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[20]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[19]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[18]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[17]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[16]
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011001,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010010)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01010001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01010001)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=25,INPUT_PIPE_STAGES=2,UUID=128'b11011101101110101011110001100000000101000010001101000011001101011011101010111110111110000111011011101110101111001011011110110100,PROBE0_WIDTH=7,PROBE10_WIDTH=8,PROBE11_WIDTH=8,PROBE14_WIDTH=9,PROBE19_WIDTH=8,PROBE20_WIDTH=8,PROBE21_WIDTH=8,PROBE23_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1,PROBE23_TYPE=1,PROBE24_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=25,INPUT_PIPE_STAGES=2,UUID=128'b11011101101110101011110001100000000101000010001101000011001101011011101010111110111110000111011011101110101111001011011110110100,PROBE0_WIDTH=7,PROBE10_WIDTH=8,PROBE11_WIDTH=8,PROBE14_WIDTH=9,PROBE19_WIDTH=8,PROBE20_WIDTH=8,PROBE21_WIDTH=8,PROBE23_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1,PROBE23_TYPE=1,PROBE24_TYPE=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 3s CPU user time : 5s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network la0_clk with 909 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network bscan_TCK with 587 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 226 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1334, ed: 4247, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s CPU user time : 11s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 909 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n9 with 587 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s CPU user time : 11s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 6s CPU user time : 11s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 886724KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1297
[EFX-0000 INFO] EFX_FF          : 	1476
[EFX-0000 INFO] EFX_RAM_5K      : 	17
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 12:51:57
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 1123 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 580 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1124 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 355, ed: 1133, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 863 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 580 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 886724KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1635
[EFX-0000 INFO] EFX_FF          : 	1443
[EFX-0000 INFO] EFX_RAM_5K      : 	17
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 12:52:39
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:200) port 'probe25' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:573) compiling module 'edb_la_top(NUM_PROBES=25,INPUT_PIPE_STAGES=2,UUID=128'b011111101110100101010000011010011101010001101001000100111001111010110001010000101100110011010001001111001100110101111110010000,PROBE0_WIDTH=7,PROBE10_WIDTH=8,PROBE11_WIDTH=8,PROBE14_WIDTH=9,PROBE19_WIDTH=8,PROBE20_WIDTH=8,PROBE21_WIDTH=8,PROBE23_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1,PROBE23_TYPE=1,PROBE24_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3669) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:274) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5533) compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5533) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5533) compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5533) compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5738) compiling module 'trigger_unit(WIDTH=32'b011001,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4887) compiling module 'la_biu(CAPTURE_WIDTH=32'b01010001)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4629) compiling module 'fifo_with_read(DATA_WIDTH=32'b01010010)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4579) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:483) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:352) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:155) input port 'probe25[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5539) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5540) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5750) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:498) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4642) Removing redundant signal : din[81]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4921) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4922) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1106) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1108) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1109) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1113) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1124) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[24]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[23]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[22]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[21]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[20]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[19]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[18]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[17]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[16]
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011001,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010010)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01010001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01010001)" end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=25,INPUT_PIPE_STAGES=2,UUID=128'b011111101110100101010000011010011101010001101001000100111001111010110001010000101100110011010001001111001100110101111110010000,PROBE0_WIDTH=7,PROBE10_WIDTH=8,PROBE11_WIDTH=8,PROBE14_WIDTH=9,PROBE19_WIDTH=8,PROBE20_WIDTH=8,PROBE21_WIDTH=8,PROBE23_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1,PROBE23_TYPE=1,PROBE24_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=25,INPUT_PIPE_STAGES=2,UUID=128'b011111101110100101010000011010011101010001101001000100111001111010110001010000101100110011010001001111001100110101111110010000,PROBE0_WIDTH=7,PROBE10_WIDTH=8,PROBE11_WIDTH=8,PROBE14_WIDTH=9,PROBE19_WIDTH=8,PROBE20_WIDTH=8,PROBE21_WIDTH=8,PROBE23_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1,PROBE23_TYPE=1,PROBE24_TYPE=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 3s CPU user time : 5s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network la0_clk with 909 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network bscan_TCK with 587 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 223 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 6s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1322, ed: 4233, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 11s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 909 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n9 with 587 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 6s CPU user time : 11s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 887244KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1285
[EFX-0000 INFO] EFX_FF          : 	1476
[EFX-0000 INFO] EFX_RAM_5K      : 	17
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 12:52:52
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 1123 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 580 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1138 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 364, ed: 1160, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 861 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 580 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 887244KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1631
[EFX-0000 INFO] EFX_FF          : 	1441
[EFX-0000 INFO] EFX_RAM_5K      : 	17
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 12:56:03
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:200) port 'probe25' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:573) compiling module 'edb_la_top(NUM_PROBES=25,INPUT_PIPE_STAGES=2,UUID=128'b01010000001011010000111000000001001010010011110101000101011001001010010100011001000110100011110100001001001000010000101101001001,PROBE0_WIDTH=7,PROBE10_WIDTH=8,PROBE11_WIDTH=8,PROBE14_WIDTH=9,PROBE19_WIDTH=8,PROBE20_WIDTH=8,PROBE21_WIDTH=8,PROBE23_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1,PROBE23_TYPE=1,PROBE24_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3669) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:274) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5533) compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5533) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5533) compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5533) compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5738) compiling module 'trigger_unit(WIDTH=32'b011001,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4887) compiling module 'la_biu(CAPTURE_WIDTH=32'b01010001)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4629) compiling module 'fifo_with_read(DATA_WIDTH=32'b01010010)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4579) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:483) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:352) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:155) input port 'probe25[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5539) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5540) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5750) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:498) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4642) Removing redundant signal : din[81]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4921) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4922) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1106) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1108) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1109) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1113) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1124) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[24]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[23]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[22]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[21]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[20]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[19]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[18]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[17]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[16]
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011001,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010010)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01010001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01010001)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=25,INPUT_PIPE_STAGES=2,UUID=128'b01010000001011010000111000000001001010010011110101000101011001001010010100011001000110100011110100001001001000010000101101001001,PROBE0_WIDTH=7,PROBE10_WIDTH=8,PROBE11_WIDTH=8,PROBE14_WIDTH=9,PROBE19_WIDTH=8,PROBE20_WIDTH=8,PROBE21_WIDTH=8,PROBE23_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1,PROBE23_TYPE=1,PROBE24_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=25,INPUT_PIPE_STAGES=2,UUID=128'b01010000001011010000111000000001001010010011110101000101011001001010010100011001000110100011110100001001001000010000101101001001,PROBE0_WIDTH=7,PROBE10_WIDTH=8,PROBE11_WIDTH=8,PROBE14_WIDTH=9,PROBE19_WIDTH=8,PROBE20_WIDTH=8,PROBE21_WIDTH=8,PROBE23_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1,PROBE23_TYPE=1,PROBE24_TYPE=1)" end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 3s CPU user time : 5s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network la0_clk with 909 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network bscan_TCK with 587 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 217 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 6s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1326, ed: 4171, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s CPU user time : 11s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 909 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n9 with 587 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 5s CPU user time : 11s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 888740KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1289
[EFX-0000 INFO] EFX_FF          : 	1476
[EFX-0000 INFO] EFX_RAM_5K      : 	17
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 12:56:15
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 1123 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 580 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1169 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 344, ed: 1101, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 2s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 851 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 580 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 2s CPU user time : 2s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 888740KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1609
[EFX-0000 INFO] EFX_FF          : 	1430
[EFX-0000 INFO] EFX_RAM_5K      : 	17
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 13:07:09
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:200) port 'probe25' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:573) compiling module 'edb_la_top(NUM_PROBES=25,UUID=128'b10100101111000001001011111001110110011001010101101000000010110011001111010001011110000011110010110110110101111011010101111010010,PROBE0_WIDTH=7,PROBE10_WIDTH=8,PROBE11_WIDTH=8,PROBE14_WIDTH=9,PROBE19_WIDTH=8,PROBE20_WIDTH=8,PROBE21_WIDTH=8,PROBE23_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1,PROBE23_TYPE=1,PROBE24_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3669) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:274) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5533) compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5533) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5533) compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5533) compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5738) compiling module 'trigger_unit(WIDTH=32'b011001,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4887) compiling module 'la_biu(CAPTURE_WIDTH=32'b01010001)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4629) compiling module 'fifo_with_read(DATA_WIDTH=32'b01010010)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4579) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:483) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01010010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:352) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:155) input port 'probe25[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5539) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5540) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5750) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:498) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4642) Removing redundant signal : din[81]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4921) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4922) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1106) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1108) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1109) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1113) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1124) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[24]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[23]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[22]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[21]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[20]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[19]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[18]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[17]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3530) Removing redundant signal : mux_capture_cmp[16]
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 191744KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 191744KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 191744KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 191744KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 191744KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 191744KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 191744KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011001,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 191744KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 191744KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01010010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 191744KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01010010)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 191744KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01010001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01010001)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 191744KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=25,UUID=128'b10100101111000001001011111001110110011001010101101000000010110011001111010001011110000011110010110110110101111011010101111010010,PROBE0_WIDTH=7,PROBE10_WIDTH=8,PROBE11_WIDTH=8,PROBE14_WIDTH=9,PROBE19_WIDTH=8,PROBE20_WIDTH=8,PROBE21_WIDTH=8,PROBE23_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1,PROBE23_TYPE=1,PROBE24_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=25,UUID=128'b10100101111000001001011111001110110011001010101101000000010110011001111010001011110000011110010110110110101111011010101111010010,PROBE0_WIDTH=7,PROBE10_WIDTH=8,PROBE11_WIDTH=8,PROBE14_WIDTH=9,PROBE19_WIDTH=8,PROBE20_WIDTH=8,PROBE21_WIDTH=8,PROBE23_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1,PROBE23_TYPE=1,PROBE24_TYPE=1)" end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 191744KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 191744KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 3s CPU user time : 5s CPU sys time : 0s MEM : 191744KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 191744KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 191744KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 191744KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 191744KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network la0_clk with 747 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network bscan_TCK with 587 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 227 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 6s CPU sys time : 0s MEM : 191744KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 191744KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1338, ed: 4190, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s CPU user time : 11s CPU sys time : 0s MEM : 198484KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 198484KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 747 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n9 with 587 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 198484KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 5s CPU user time : 11s CPU sys time : 0s MEM : 198484KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 11s CPU sys time : 0s MEM : 198484KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1301
[EFX-0000 INFO] EFX_FF          : 	1314
[EFX-0000 INFO] EFX_RAM_5K      : 	17
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 13:07:21
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 191744KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 191744KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 191744KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 191744KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 191744KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 191744KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 1s CPU user time : 0s CPU sys time : 0s MEM : 191744KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 191744KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 191744KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 191744KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 191744KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 191744KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 191744KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 191744KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 961 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 580 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1078 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 191744KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 191744KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 345, ed: 1096, lv: 5
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 2s CPU sys time : 0s MEM : 191744KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 191744KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 755 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 580 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 191744KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 2s CPU user time : 2s CPU sys time : 0s MEM : 191744KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 191744KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1620
[EFX-0000 INFO] EFX_FF          : 	1334
[EFX-0000 INFO] EFX_RAM_5K      : 	17
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 13:11:07
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:164) port 'probe16' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:537) compiling module 'edb_la_top(NUM_PROBES=16,UUID=128'b01011110010011111100010000010011100100000101111101001001001100111000111001011011010010110111110100011101110111001001111001100011,PROBE0_WIDTH=7,PROBE1_WIDTH=8,PROBE2_WIDTH=9,PROBE4_WIDTH=8,PROBE5_WIDTH=8,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3633) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:238) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5497) compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5497) compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5497) compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5497) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5702) compiling module 'trigger_unit(WIDTH=32'b010000,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4851) compiling module 'la_biu(CAPTURE_WIDTH=32'b01000001)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4593) compiling module 'fifo_with_read(DATA_WIDTH=32'b01000010)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4543) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:447) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01000010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:316) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:128) input port 'probe16[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5503) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5504) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5714) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:462) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4606) Removing redundant signal : din[65]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4885) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4886) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1070) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1072) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1073) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1077) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1088) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[15]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[14]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[13]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[12]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[11]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[10]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[9]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[8]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[7]
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 325184KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 325184KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 325184KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 325184KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 325184KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 325184KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 325184KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010000,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 325184KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 325184KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 325184KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000010)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 325184KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000001)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 325184KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=16,UUID=128'b01011110010011111100010000010011100100000101111101001001001100111000111001011011010010110111110100011101110111001001111001100011,PROBE0_WIDTH=7,PROBE1_WIDTH=8,PROBE2_WIDTH=9,PROBE4_WIDTH=8,PROBE5_WIDTH=8,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=16,UUID=128'b01011110010011111100010000010011100100000101111101001001001100111000111001011011010010110111110100011101110111001001111001100011,PROBE0_WIDTH=7,PROBE1_WIDTH=8,PROBE2_WIDTH=9,PROBE4_WIDTH=8,PROBE5_WIDTH=8,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1)" end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 325184KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 325184KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 325184KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 325184KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 325184KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 325184KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 325184KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network la0_clk with 616 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network bscan_TCK with 544 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 258 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 325184KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 325184KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1225, ed: 3831, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s CPU user time : 9s CPU sys time : 0s MEM : 325184KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 325184KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 616 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n9 with 544 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 325184KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 6s CPU user time : 9s CPU sys time : 0s MEM : 325184KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 325184KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1188
[EFX-0000 INFO] EFX_FF          : 	1140
[EFX-0000 INFO] EFX_RAM_5K      : 	14
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 13:11:18
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 325260KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 325260KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 325260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 325260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 325260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 325260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 325260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 325260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 325260KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 325260KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 325260KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 325260KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 325260KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 325260KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 830 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 537 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1025 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 325260KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 325260KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 347, ed: 1097, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 325260KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 325260KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 683 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 537 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 325260KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 325260KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 325260KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1517
[EFX-0000 INFO] EFX_FF          : 	1219
[EFX-0000 INFO] EFX_RAM_5K      : 	14
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 13:13:11
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:164) port 'probe16' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:537) compiling module 'edb_la_top(NUM_PROBES=16,UUID=128'b11111000111010000011001110000001111010111001000101000010100110001011100111010111001010100110111110001000000011010011100100101001,PROBE0_WIDTH=7,PROBE1_WIDTH=8,PROBE2_WIDTH=9,PROBE4_WIDTH=8,PROBE5_WIDTH=8,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3633) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:238) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5497) compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5497) compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5497) compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5497) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5702) compiling module 'trigger_unit(WIDTH=32'b010000,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4851) compiling module 'la_biu(CAPTURE_WIDTH=32'b01000001)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4593) compiling module 'fifo_with_read(DATA_WIDTH=32'b01000010)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4543) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:447) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01000010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:316) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:128) input port 'probe16[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5503) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5504) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5714) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:462) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4606) Removing redundant signal : din[65]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4885) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4886) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1070) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1072) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1073) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1077) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1088) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[15]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[14]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[13]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[12]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[11]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[10]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[9]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[8]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[7]
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 457180KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 457180KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 457180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 457180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 457180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 457180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 457180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010000,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 457180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 457180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 457180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000010)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 457180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000001)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 457180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=16,UUID=128'b11111000111010000011001110000001111010111001000101000010100110001011100111010111001010100110111110001000000011010011100100101001,PROBE0_WIDTH=7,PROBE1_WIDTH=8,PROBE2_WIDTH=9,PROBE4_WIDTH=8,PROBE5_WIDTH=8,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=16,UUID=128'b11111000111010000011001110000001111010111001000101000010100110001011100111010111001010100110111110001000000011010011100100101001,PROBE0_WIDTH=7,PROBE1_WIDTH=8,PROBE2_WIDTH=9,PROBE4_WIDTH=8,PROBE5_WIDTH=8,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 457180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 457180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s CPU user time : 3s CPU sys time : 0s MEM : 457180KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 457180KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 457180KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 457180KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 457180KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network la0_clk with 616 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network bscan_TCK with 544 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 258 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 457180KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 457180KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1212, ed: 3802, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s CPU user time : 8s CPU sys time : 0s MEM : 457180KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 457180KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 616 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n9 with 544 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 457180KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 6s CPU user time : 9s CPU sys time : 0s MEM : 457180KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 457180KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1175
[EFX-0000 INFO] EFX_FF          : 	1140
[EFX-0000 INFO] EFX_RAM_5K      : 	14
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 13:13:21
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 457244KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 457244KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 457244KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 457244KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 457244KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 457244KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 457244KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 457244KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 457244KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 457244KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 457244KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 457244KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 457244KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 457244KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 830 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 537 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1023 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 457244KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 457244KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 358, ed: 1127, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 457244KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 457244KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 683 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 537 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 457244KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 457244KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 457244KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1515
[EFX-0000 INFO] EFX_FF          : 	1219
[EFX-0000 INFO] EFX_RAM_5K      : 	14
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 13:15:30
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:164) port 'probe16' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:537) compiling module 'edb_la_top(NUM_PROBES=16,UUID=128'b0100000111011000010110111011000010001010110111001001000100101111011110011001000110010001101010011011110001100101011011101011101,PROBE0_WIDTH=7,PROBE1_WIDTH=8,PROBE2_WIDTH=9,PROBE4_WIDTH=8,PROBE5_WIDTH=8,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3633) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:238) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5497) compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5497) compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5497) compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5497) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5702) compiling module 'trigger_unit(WIDTH=32'b010000,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4851) compiling module 'la_biu(CAPTURE_WIDTH=32'b01000001)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4593) compiling module 'fifo_with_read(DATA_WIDTH=32'b01000010)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4543) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:447) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01000010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:316) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:128) input port 'probe16[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5503) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5504) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5714) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:462) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4606) Removing redundant signal : din[65]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4885) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4886) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1070) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1072) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1073) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1077) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1088) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[15]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[14]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[13]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[12]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[11]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[10]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[9]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[8]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3494) Removing redundant signal : mux_capture_cmp[7]
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 585808KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 585808KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 585808KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 585808KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 585808KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 585808KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 585808KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010000,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 585808KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 585808KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 585808KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000010)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 585808KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000001)" end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 585808KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=16,UUID=128'b0100000111011000010110111011000010001010110111001001000100101111011110011001000110010001101010011011110001100101011011101011101,PROBE0_WIDTH=7,PROBE1_WIDTH=8,PROBE2_WIDTH=9,PROBE4_WIDTH=8,PROBE5_WIDTH=8,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=16,UUID=128'b0100000111011000010110111011000010001010110111001001000100101111011110011001000110010001101010011011110001100101011011101011101,PROBE0_WIDTH=7,PROBE1_WIDTH=8,PROBE2_WIDTH=9,PROBE4_WIDTH=8,PROBE5_WIDTH=8,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 585808KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 585808KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s CPU user time : 3s CPU sys time : 0s MEM : 585808KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 585808KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 585808KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 585808KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 585808KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network la0_clk with 616 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network bscan_TCK with 544 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 256 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 585808KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 585808KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1217, ed: 3785, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s CPU user time : 9s CPU sys time : 0s MEM : 585808KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 585808KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 616 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n9 with 544 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 585808KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 6s CPU user time : 9s CPU sys time : 0s MEM : 585808KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 585808KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1181
[EFX-0000 INFO] EFX_FF          : 	1140
[EFX-0000 INFO] EFX_RAM_5K      : 	14
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 13:15:40
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 585820KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 585820KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 585820KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 585820KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 585820KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 585820KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 585820KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 585820KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 585820KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 585820KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 585820KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 585820KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 585820KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 585820KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 830 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 537 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1035 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 585820KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 585820KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 333, ed: 1076, lv: 5
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 585820KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 585820KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 683 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 537 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 585820KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 585820KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 585820KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1497
[EFX-0000 INFO] EFX_FF          : 	1219
[EFX-0000 INFO] EFX_RAM_5K      : 	14
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 13:17:55
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:160) port 'probe15' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:533) compiling module 'edb_la_top(NUM_PROBES=15,INPUT_PIPE_STAGES=2,UUID=128'b01111110110000101011001010000111011110101001110101000101101000111011110111100100111100011010010110110110111111101000001100010011,PROBE0_WIDTH=7,PROBE1_WIDTH=8,PROBE2_WIDTH=9,PROBE4_WIDTH=8,PROBE5_WIDTH=8,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3629) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:234) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5493) compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5493) compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5493) compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5493) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5698) compiling module 'trigger_unit(WIDTH=32'b01111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4847) compiling module 'la_biu(CAPTURE_WIDTH=32'b01000000)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4589) compiling module 'fifo_with_read(DATA_WIDTH=32'b01000001)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4539) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:443) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01000001,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:312) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:125) input port 'probe15[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5499) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5500) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5710) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:458) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4602) Removing redundant signal : din[64]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4881) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4882) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1066) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1068) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1069) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1073) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1084) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3490) Removing redundant signal : mux_capture_cmp[14]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3490) Removing redundant signal : mux_capture_cmp[13]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3490) Removing redundant signal : mux_capture_cmp[12]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3490) Removing redundant signal : mux_capture_cmp[11]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3490) Removing redundant signal : mux_capture_cmp[10]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3490) Removing redundant signal : mux_capture_cmp[9]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3490) Removing redundant signal : mux_capture_cmp[8]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3490) Removing redundant signal : mux_capture_cmp[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3490) Removing redundant signal : mux_capture_cmp[6]
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 711232KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 711232KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 711232KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 711232KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 711232KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 711232KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 711232KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01111,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 711232KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 711232KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000001,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000001,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 711232KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000001)" end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 711232KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000000)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 711232KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=15,INPUT_PIPE_STAGES=2,UUID=128'b01111110110000101011001010000111011110101001110101000101101000111011110111100100111100011010010110110110111111101000001100010011,PROBE0_WIDTH=7,PROBE1_WIDTH=8,PROBE2_WIDTH=9,PROBE4_WIDTH=8,PROBE5_WIDTH=8,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=15,INPUT_PIPE_STAGES=2,UUID=128'b01111110110000101011001010000111011110101001110101000101101000111011110111100100111100011010010110110110111111101000001100010011,PROBE0_WIDTH=7,PROBE1_WIDTH=8,PROBE2_WIDTH=9,PROBE4_WIDTH=8,PROBE5_WIDTH=8,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 711232KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 711232KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 711232KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 711232KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 711232KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 711232KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 711232KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network la0_clk with 734 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network bscan_TCK with 541 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 254 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 711232KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 711232KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1219, ed: 3795, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s CPU user time : 8s CPU sys time : 0s MEM : 711232KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 711232KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 734 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n9 with 541 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 711232KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 5s CPU user time : 8s CPU sys time : 0s MEM : 711232KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 711232KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1182
[EFX-0000 INFO] EFX_FF          : 	1255
[EFX-0000 INFO] EFX_RAM_5K      : 	13
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 13:18:04
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 711232KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 711232KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 711232KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 711232KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 711232KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 711232KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 711232KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 711232KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 711232KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 711232KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 711232KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 711232KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 711232KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 711232KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 948 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 534 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1075 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 711232KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 711232KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 343, ed: 1103, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 711232KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 711232KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 757 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 534 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 711232KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 711232KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 711232KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1514
[EFX-0000 INFO] EFX_FF          : 	1290
[EFX-0000 INFO] EFX_RAM_5K      : 	13
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 13:49:39
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:108) port 'probe2' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:481) compiling module 'edb_la_top(NUM_PROBES=2,INPUT_PIPE_STAGES=2,UUID=128'b01101101100110110100011011010100100110111100000001001011011101011010100100111001001101101110011111000101111110001111111101001001,PROBE1_WIDTH=7,PROBE0_TYPE=1,PROBE1_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3577) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:182) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5441) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5441) compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5646) compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4795) compiling module 'la_biu(CAPTURE_WIDTH=32'b01000)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4537) compiling module 'fifo_with_read(DATA_WIDTH=32'b01001)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4487) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:391) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01001,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:260) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:86) input port 'probe2[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5447) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5448) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5658) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:406) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4550) Removing redundant signal : din[8]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4829) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4830) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1014) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1016) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1017) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1021) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1032) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3438) Removing redundant signal : mux_capture_cmp[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3438) Removing redundant signal : mux_capture_cmp[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:265) Removing redundant signal : bscan_CAPTURE
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:266) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:268) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:273) Removing redundant signal : bscan_TMS
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001)" end (Real time : 1s CPU user time : 0s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=2,INPUT_PIPE_STAGES=2,UUID=128'b01101101100110110100011011010100100110111100000001001011011101011010100100111001001101101110011111000101111110001111111101001001,PROBE1_WIDTH=7,PROBE0_TYPE=1,PROBE1_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=2,INPUT_PIPE_STAGES=2,UUID=128'b01101101100110110100011011010100100110111100000001001011011101011010100100111001001101101110011111000101111110001111111101001001,PROBE1_WIDTH=7,PROBE0_TYPE=1,PROBE1_TYPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network bscan_TCK with 403 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network la0_clk with 185 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 249 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 754, ed: 2498, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s CPU user time : 5s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n9 with 403 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 185 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 4s CPU user time : 5s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 717212KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	715
[EFX-0000 INFO] EFX_FF          : 	568
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 13:49:45
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:10) Removing redundant signal : i2c_write_done_i
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:11) Removing redundant signal : i2c_data_out_valid_i
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 399 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 396 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 912 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 325, ed: 1032, lv: 5
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 2s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 396 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 356 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 2s CPU user time : 2s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 717212KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1039
[EFX-0000 INFO] EFX_FF          : 	751
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 14:40:43
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:108) port 'probe2' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:481) compiling module 'edb_la_top(NUM_PROBES=2,INPUT_PIPE_STAGES=2,UUID=128'b11001110010101110110110011111010100111001001101101000101000000001000100000110001011111000100100111100000100111111110001110111111,PROBE1_WIDTH=7,PROBE0_TYPE=1,PROBE1_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3577) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:182) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5441) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5441) compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5646) compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4795) compiling module 'la_biu(CAPTURE_WIDTH=32'b01000)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4537) compiling module 'fifo_with_read(DATA_WIDTH=32'b01001)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4487) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:391) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01001,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:260) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:86) input port 'probe2[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5447) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5448) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5658) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:406) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4550) Removing redundant signal : din[8]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4829) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4830) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1014) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1016) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1017) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1021) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1032) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3438) Removing redundant signal : mux_capture_cmp[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3438) Removing redundant signal : mux_capture_cmp[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:265) Removing redundant signal : bscan_CAPTURE
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:266) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:268) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:273) Removing redundant signal : bscan_TMS
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=2,INPUT_PIPE_STAGES=2,UUID=128'b11001110010101110110110011111010100111001001101101000101000000001000100000110001011111000100100111100000100111111110001110111111,PROBE1_WIDTH=7,PROBE0_TYPE=1,PROBE1_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=2,INPUT_PIPE_STAGES=2,UUID=128'b11001110010101110110110011111010100111001001101101000101000000001000100000110001011111000100100111100000100111111110001110111111,PROBE1_WIDTH=7,PROBE0_TYPE=1,PROBE1_TYPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network bscan_TCK with 403 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network la0_clk with 185 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 249 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 752, ed: 2504, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s CPU user time : 5s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n9 with 403 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 185 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 4s CPU user time : 5s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 701424KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	713
[EFX-0000 INFO] EFX_FF          : 	568
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 14:40:49
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:10) Removing redundant signal : i2c_write_done_i
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:11) Removing redundant signal : i2c_data_out_valid_i
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 399 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 396 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 914 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 323, ed: 1041, lv: 5
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 2s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 396 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 356 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 2s CPU user time : 2s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 701424KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1035
[EFX-0000 INFO] EFX_FF          : 	751
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 14:42:00
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:108) port 'probe2' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:481) compiling module 'edb_la_top(NUM_PROBES=2,INPUT_PIPE_STAGES=2,UUID=128'b01001000110110001001010000000101010011100110000001001110111010011001010000100001001011001000000001100100000011100010101111011010,PROBE1_WIDTH=7,PROBE0_TYPE=1,PROBE1_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3577) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:182) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5441) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5441) compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5646) compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4795) compiling module 'la_biu(CAPTURE_WIDTH=32'b01000)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4537) compiling module 'fifo_with_read(DATA_WIDTH=32'b01001)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4487) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:391) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01001,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:260) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:86) input port 'probe2[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5447) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5448) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5658) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:406) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4550) Removing redundant signal : din[8]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4829) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4830) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1014) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1016) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1017) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1021) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1032) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3438) Removing redundant signal : mux_capture_cmp[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3438) Removing redundant signal : mux_capture_cmp[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:265) Removing redundant signal : bscan_CAPTURE
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:266) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:268) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:273) Removing redundant signal : bscan_TMS
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=2,INPUT_PIPE_STAGES=2,UUID=128'b01001000110110001001010000000101010011100110000001001110111010011001010000100001001011001000000001100100000011100010101111011010,PROBE1_WIDTH=7,PROBE0_TYPE=1,PROBE1_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=2,INPUT_PIPE_STAGES=2,UUID=128'b01001000110110001001010000000101010011100110000001001110111010011001010000100001001011001000000001100100000011100010101111011010,PROBE1_WIDTH=7,PROBE0_TYPE=1,PROBE1_TYPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network bscan_TCK with 403 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network la0_clk with 185 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 249 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 778, ed: 2536, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s CPU user time : 5s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n9 with 403 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 185 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 4s CPU user time : 5s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 702436KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	741
[EFX-0000 INFO] EFX_FF          : 	568
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 14:42:06
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:10) Removing redundant signal : i2c_write_done_i
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:11) Removing redundant signal : i2c_data_out_valid_i
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 399 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 396 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 903 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 325, ed: 1043, lv: 5
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 396 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 356 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 702436KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1065
[EFX-0000 INFO] EFX_FF          : 	751
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 14:47:01
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:108) port 'probe2' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:481) compiling module 'edb_la_top(NUM_PROBES=2,INPUT_PIPE_STAGES=2,UUID=128'b11001111110100111000100100110110110110111011001001000011101010101001101000101111110101111100101000000100001000100101100010101000,PROBE1_WIDTH=7,PROBE0_TYPE=1,PROBE1_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3577) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:182) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5441) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5441) compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5646) compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4795) compiling module 'la_biu(CAPTURE_WIDTH=32'b01000)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4537) compiling module 'fifo_with_read(DATA_WIDTH=32'b01001)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4487) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:391) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01001,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:260) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:86) input port 'probe2[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5447) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5448) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5658) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:406) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4550) Removing redundant signal : din[8]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4829) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4830) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1014) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1016) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1017) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1021) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1032) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3438) Removing redundant signal : mux_capture_cmp[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3438) Removing redundant signal : mux_capture_cmp[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:265) Removing redundant signal : bscan_CAPTURE
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:266) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:268) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:273) Removing redundant signal : bscan_TMS
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=2,INPUT_PIPE_STAGES=2,UUID=128'b11001111110100111000100100110110110110111011001001000011101010101001101000101111110101111100101000000100001000100101100010101000,PROBE1_WIDTH=7,PROBE0_TYPE=1,PROBE1_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=2,INPUT_PIPE_STAGES=2,UUID=128'b11001111110100111000100100110110110110111011001001000011101010101001101000101111110101111100101000000100001000100101100010101000,PROBE1_WIDTH=7,PROBE0_TYPE=1,PROBE1_TYPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network bscan_TCK with 403 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network la0_clk with 185 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 249 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 766, ed: 2505, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s CPU user time : 5s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n9 with 403 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 185 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 4s CPU user time : 5s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 703520KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	729
[EFX-0000 INFO] EFX_FF          : 	568
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 14:47:07
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:10) Removing redundant signal : i2c_write_done_i
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:11) Removing redundant signal : i2c_data_out_valid_i
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 399 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 396 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 915 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 333, ed: 1061, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 396 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 356 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 703520KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1060
[EFX-0000 INFO] EFX_FF          : 	751
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 14:48:31
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:108) port 'probe2' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:481) compiling module 'edb_la_top(NUM_PROBES=2,INPUT_PIPE_STAGES=2,UUID=128'b0111001001010011001101101010101100010000101011001001000110011101001111001111111001101101010110101100000110100100001110011010100,PROBE1_WIDTH=7,PROBE0_TYPE=1,PROBE1_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3577) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:182) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5441) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5441) compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5646) compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4795) compiling module 'la_biu(CAPTURE_WIDTH=32'b01000)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4537) compiling module 'fifo_with_read(DATA_WIDTH=32'b01001)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4487) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:391) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01001,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:260) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:86) input port 'probe2[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5447) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5448) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5658) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:406) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4550) Removing redundant signal : din[8]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4829) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4830) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1014) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1016) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1017) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1021) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1032) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3438) Removing redundant signal : mux_capture_cmp[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3438) Removing redundant signal : mux_capture_cmp[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:265) Removing redundant signal : bscan_CAPTURE
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:266) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:268) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:273) Removing redundant signal : bscan_TMS
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=2,INPUT_PIPE_STAGES=2,UUID=128'b0111001001010011001101101010101100010000101011001001000110011101001111001111111001101101010110101100000110100100001110011010100,PROBE1_WIDTH=7,PROBE0_TYPE=1,PROBE1_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=2,INPUT_PIPE_STAGES=2,UUID=128'b0111001001010011001101101010101100010000101011001001000110011101001111001111111001101101010110101100000110100100001110011010100,PROBE1_WIDTH=7,PROBE0_TYPE=1,PROBE1_TYPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network bscan_TCK with 403 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network la0_clk with 185 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 250 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 791, ed: 2584, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s CPU user time : 5s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n9 with 403 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 185 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 4s CPU user time : 5s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 704516KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	755
[EFX-0000 INFO] EFX_FF          : 	568
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 14:48:37
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:10) Removing redundant signal : i2c_write_done_i
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:11) Removing redundant signal : i2c_data_out_valid_i
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 0s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 399 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 396 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 905 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 340, ed: 1089, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 396 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 356 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 704516KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1096
[EFX-0000 INFO] EFX_FF          : 	762
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 14:50:45
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:108) port 'probe2' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:481) compiling module 'edb_la_top(NUM_PROBES=2,INPUT_PIPE_STAGES=2,UUID=128'b11011000000101010101000111101010100100000011000101000110101000011010010101100111000110101111010111110011101001110010100001111110,PROBE1_WIDTH=7,PROBE0_TYPE=1,PROBE1_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3577) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:182) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5441) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5441) compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5646) compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4795) compiling module 'la_biu(CAPTURE_WIDTH=32'b01000)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4537) compiling module 'fifo_with_read(DATA_WIDTH=32'b01001)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4487) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:391) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01001,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:260) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:86) input port 'probe2[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5447) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5448) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5658) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:406) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4550) Removing redundant signal : din[8]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4829) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4830) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1014) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1016) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1017) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1021) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1032) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3438) Removing redundant signal : mux_capture_cmp[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3438) Removing redundant signal : mux_capture_cmp[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:265) Removing redundant signal : bscan_CAPTURE
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:266) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:268) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:273) Removing redundant signal : bscan_TMS
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 144952KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 144952KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 144952KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 144952KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 144952KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 144952KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 144952KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 144952KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 144952KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 144952KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=2,INPUT_PIPE_STAGES=2,UUID=128'b11011000000101010101000111101010100100000011000101000110101000011010010101100111000110101111010111110011101001110010100001111110,PROBE1_WIDTH=7,PROBE0_TYPE=1,PROBE1_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=2,INPUT_PIPE_STAGES=2,UUID=128'b11011000000101010101000111101010100100000011000101000110101000011010010101100111000110101111010111110011101001110010100001111110,PROBE1_WIDTH=7,PROBE0_TYPE=1,PROBE1_TYPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 144952KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 144952KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 144952KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 144952KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 144952KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 144952KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 144952KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network bscan_TCK with 403 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network la0_clk with 185 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 249 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 144952KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 144952KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 756, ed: 2510, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s CPU user time : 5s CPU sys time : 0s MEM : 144952KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 144952KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n9 with 403 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 185 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 144952KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 4s CPU user time : 5s CPU sys time : 0s MEM : 144952KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 144952KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	718
[EFX-0000 INFO] EFX_FF          : 	568
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 14:50:51
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:10) Removing redundant signal : i2c_write_done_i
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:11) Removing redundant signal : i2c_data_out_valid_i
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s CPU user time : 0s CPU sys time : 0s MEM : 144952KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 144952KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 144952KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 144952KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 144952KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 144952KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 144952KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 144952KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 144952KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 144952KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 144952KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 144952KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 144952KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 144952KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 399 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 396 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 917 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 144952KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 144952KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 333, ed: 1076, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 144952KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 144952KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 396 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 356 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 144952KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 144952KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 144952KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1050
[EFX-0000 INFO] EFX_FF          : 	751
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 14:53:41
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:108) port 'probe2' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:481) compiling module 'edb_la_top(NUM_PROBES=2,INPUT_PIPE_STAGES=2,UUID=128'b0110011001100001111011100010011010101110010001001000110110100011000010011010001000011010100010110010101001000010100000000111001,PROBE1_WIDTH=7,PROBE0_TYPE=1,PROBE1_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3577) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:182) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5441) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5441) compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5646) compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4795) compiling module 'la_biu(CAPTURE_WIDTH=32'b01000)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4537) compiling module 'fifo_with_read(DATA_WIDTH=32'b01001)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4487) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:391) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01001,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:260) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:86) input port 'probe2[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5447) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5448) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5658) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:406) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4550) Removing redundant signal : din[8]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4829) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4830) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1014) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1016) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1017) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1021) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1032) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3438) Removing redundant signal : mux_capture_cmp[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3438) Removing redundant signal : mux_capture_cmp[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:265) Removing redundant signal : bscan_CAPTURE
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:266) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:268) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:273) Removing redundant signal : bscan_TMS
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 257540KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 257540KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 257540KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 257540KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 257540KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 257540KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 257540KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 257540KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 257540KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000)" end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 257540KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=2,INPUT_PIPE_STAGES=2,UUID=128'b0110011001100001111011100010011010101110010001001000110110100011000010011010001000011010100010110010101001000010100000000111001,PROBE1_WIDTH=7,PROBE0_TYPE=1,PROBE1_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=2,INPUT_PIPE_STAGES=2,UUID=128'b0110011001100001111011100010011010101110010001001000110110100011000010011010001000011010100010110010101001000010100000000111001,PROBE1_WIDTH=7,PROBE0_TYPE=1,PROBE1_TYPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 257540KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 257540KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 257540KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 257540KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 257540KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 257540KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 257540KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network bscan_TCK with 403 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network la0_clk with 185 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 250 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 257540KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 257540KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 772, ed: 2510, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s CPU user time : 5s CPU sys time : 0s MEM : 257540KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 5s CPU sys time : 0s MEM : 257540KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n9 with 403 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 185 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 257540KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 5s CPU user time : 5s CPU sys time : 0s MEM : 257540KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 257540KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	736
[EFX-0000 INFO] EFX_FF          : 	568
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 26, 2021 14:53:48
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:10) Removing redundant signal : i2c_write_done_i
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/level_fsm.sv:11) Removing redundant signal : i2c_data_out_valid_i
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 257540KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 257540KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 257540KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 257540KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 257540KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 257540KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 257540KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 257540KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 257540KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 257540KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 257540KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 257540KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 257540KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 257540KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 399 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 396 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 927 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 257540KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 257540KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 345, ed: 1087, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 2s CPU sys time : 0s MEM : 257540KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 257540KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 396 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 356 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 257540KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 2s CPU user time : 2s CPU sys time : 0s MEM : 257540KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 257540KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1078
[EFX-0000 INFO] EFX_FF          : 	751
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 16:27:28
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:108) port 'probe2' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:481) compiling module 'edb_la_top(NUM_PROBES=2,INPUT_PIPE_STAGES=2,UUID=128'b11100100111010001110111100001110110101100100100001000110001011011010000101100100010001001111101101010001010010011001010111001100,PROBE1_WIDTH=7,PROBE0_TYPE=1,PROBE1_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3577) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:182) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5441) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5441) compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5646) compiling module 'trigger_unit(WIDTH=32'b010,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4795) compiling module 'la_biu(CAPTURE_WIDTH=32'b01000)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4537) compiling module 'fifo_with_read(DATA_WIDTH=32'b01001)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4487) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:391) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01001,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:260) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:86) input port 'probe2[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5447) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5448) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5658) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:406) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4550) Removing redundant signal : din[8]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4829) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4830) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1014) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1016) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1017) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1021) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1032) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3438) Removing redundant signal : mux_capture_cmp[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3438) Removing redundant signal : mux_capture_cmp[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:265) Removing redundant signal : bscan_CAPTURE
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:266) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:268) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:273) Removing redundant signal : bscan_TMS
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 281336KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 281336KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 281336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 281336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 281336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010,PIPE=1)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 281336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 281336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 281336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 281336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01000)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 281336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=2,INPUT_PIPE_STAGES=2,UUID=128'b11100100111010001110111100001110110101100100100001000110001011011010000101100100010001001111101101010001010010011001010111001100,PROBE1_WIDTH=7,PROBE0_TYPE=1,PROBE1_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=2,INPUT_PIPE_STAGES=2,UUID=128'b11100100111010001110111100001110110101100100100001000110001011011010000101100100010001001111101101010001010010011001010111001100,PROBE1_WIDTH=7,PROBE0_TYPE=1,PROBE1_TYPE=1)" end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 281336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 281336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 281336KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 281336KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 281336KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 281336KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 281336KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network bscan_TCK with 403 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network la0_clk with 185 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 249 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 281336KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 281336KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 766, ed: 2522, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s CPU user time : 5s CPU sys time : 0s MEM : 281336KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 281336KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n9 with 403 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 185 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 281336KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 4s CPU user time : 5s CPU sys time : 0s MEM : 281336KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 281336KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	729
[EFX-0000 INFO] EFX_FF          : 	568
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 16:27:34
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 281336KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 281336KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 281336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 281336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 281336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 281336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 281336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 281336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 281336KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 1s CPU user time : 0s CPU sys time : 0s MEM : 281336KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 281336KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 281336KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 281336KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 281336KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 399 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 396 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 870 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 281336KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 281336KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 372, ed: 1179, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 281336KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 281336KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 396 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 365 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 281336KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 281336KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 281336KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1100
[EFX-0000 INFO] EFX_FF          : 	761
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 16:29:16
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:224) port 'probe31' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:597) compiling module 'edb_la_top(NUM_PROBES=31,INPUT_PIPE_STAGES=2,UUID=128'b01011111110010101110100111111010101100001100001101000101001001001001001010111100010110010110100110111100010010001000100100101100,PROBE1_WIDTH=7,PROBE2_WIDTH=8,PROBE3_WIDTH=8,PROBE7_WIDTH=8,PROBE9_WIDTH=8,PROBE11_WIDTH=8,PROBE14_WIDTH=9,PROBE16_WIDTH=8,PROBE19_WIDTH=8,PROBE20_WIDTH=8,PROBE21_WIDTH=8,PROBE25_WIDTH=8,PROBE27_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1,PROBE23_TYPE=1,PROBE24_TYPE=1,PROBE25_TYPE=1,PROBE26_TYPE=1,PROBE27_TYPE=1,PROBE28_TYPE=1,PROBE29_TYPE=1,PROBE30_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3693) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:298) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5557) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5557) compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5557) compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5557) compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5762) compiling module 'trigger_unit(WIDTH=32'b011111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4911) compiling module 'la_biu(CAPTURE_WIDTH=32'b01111010)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4653) compiling module 'fifo_with_read(DATA_WIDTH=32'b01111011)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4603) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:507) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01111011,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:376) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:173) input port 'probe31[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5563) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5564) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5774) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:522) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4666) Removing redundant signal : din[122]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4945) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4946) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1130) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1132) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1133) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1137) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1148) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3554) Removing redundant signal : mux_capture_cmp[30]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3554) Removing redundant signal : mux_capture_cmp[29]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3554) Removing redundant signal : mux_capture_cmp[28]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3554) Removing redundant signal : mux_capture_cmp[27]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3554) Removing redundant signal : mux_capture_cmp[26]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3554) Removing redundant signal : mux_capture_cmp[25]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3554) Removing redundant signal : mux_capture_cmp[24]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3554) Removing redundant signal : mux_capture_cmp[23]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3554) Removing redundant signal : mux_capture_cmp[22]
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011111,PIPE=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01111011,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01111011,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01111011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01111011)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01111010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01111010)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=31,INPUT_PIPE_STAGES=2,UUID=128'b01011111110010101110100111111010101100001100001101000101001001001001001010111100010110010110100110111100010010001000100100101100,PROBE1_WIDTH=7,PROBE2_WIDTH=8,PROBE3_WIDTH=8,PROBE7_WIDTH=8,PROBE9_WIDTH=8,PROBE11_WIDTH=8,PROBE14_WIDTH=9,PROBE16_WIDTH=8,PROBE19_WIDTH=8,PROBE20_WIDTH=8,PROBE21_WIDTH=8,PROBE25_WIDTH=8,PROBE27_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1,PROBE23_TYPE=1,PROBE24_TYPE=1,PROBE25_TYPE=1,PROBE26_TYPE=1,PROBE27_TYPE=1,PROBE28_TYPE=1,PROBE29_TYPE=1,PROBE30_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=31,INPUT_PIPE_STAGES=2,UUID=128'b01011111110010101110100111111010101100001100001101000101001001001001001010111100010110010110100110111100010010001000100100101100,PROBE1_WIDTH=7,PROBE2_WIDTH=8,PROBE3_WIDTH=8,PROBE7_WIDTH=8,PROBE9_WIDTH=8,PROBE11_WIDTH=8,PROBE14_WIDTH=9,PROBE16_WIDTH=8,PROBE19_WIDTH=8,PROBE20_WIDTH=8,PROBE21_WIDTH=8,PROBE25_WIDTH=8,PROBE27_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1,PROBE23_TYPE=1,PROBE24_TYPE=1,PROBE25_TYPE=1,PROBE26_TYPE=1,PROBE27_TYPE=1,PROBE28_TYPE=1,PROBE29_TYPE=1,PROBE30_TYPE=1)" end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 5s CPU user time : 7s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network la0_clk with 1256 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network bscan_TCK with 685 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 236 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1557, ed: 4848, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 13s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 1256 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n9 with 685 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 6s CPU user time : 13s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 402152KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1521
[EFX-0000 INFO] EFX_FF          : 	1921
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 16:29:30
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 1470 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 678 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1447 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 352, ed: 1147, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 914 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 678 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 402152KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1831
[EFX-0000 INFO] EFX_FF          : 	1592
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 16:30:02
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:224) port 'probe31' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:597) compiling module 'edb_la_top(NUM_PROBES=31,INPUT_PIPE_STAGES=2,UUID=128'b01000110011101100111000100000111111110111110110101001011001100011001001010100000011100110000010001100000100000011011001111001100,PROBE1_WIDTH=7,PROBE2_WIDTH=8,PROBE3_WIDTH=8,PROBE7_WIDTH=8,PROBE9_WIDTH=8,PROBE11_WIDTH=8,PROBE14_WIDTH=9,PROBE16_WIDTH=8,PROBE19_WIDTH=8,PROBE20_WIDTH=8,PROBE21_WIDTH=8,PROBE25_WIDTH=8,PROBE27_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1,PROBE23_TYPE=1,PROBE24_TYPE=1,PROBE25_TYPE=1,PROBE26_TYPE=1,PROBE27_TYPE=1,PROBE28_TYPE=1,PROBE29_TYPE=1,PROBE30_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3693) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:298) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5557) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5557) compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5557) compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5557) compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5762) compiling module 'trigger_unit(WIDTH=32'b011111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4911) compiling module 'la_biu(CAPTURE_WIDTH=32'b01111010)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4653) compiling module 'fifo_with_read(DATA_WIDTH=32'b01111011)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4603) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:507) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01111011,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:376) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:173) input port 'probe31[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5563) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5564) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5774) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:522) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4666) Removing redundant signal : din[122]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4945) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4946) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1130) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1132) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1133) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1137) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1148) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3554) Removing redundant signal : mux_capture_cmp[30]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3554) Removing redundant signal : mux_capture_cmp[29]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3554) Removing redundant signal : mux_capture_cmp[28]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3554) Removing redundant signal : mux_capture_cmp[27]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3554) Removing redundant signal : mux_capture_cmp[26]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3554) Removing redundant signal : mux_capture_cmp[25]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3554) Removing redundant signal : mux_capture_cmp[24]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3554) Removing redundant signal : mux_capture_cmp[23]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3554) Removing redundant signal : mux_capture_cmp[22]
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 402156KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 402156KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 402156KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 402156KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 402156KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 402156KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 402156KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b011111,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 402156KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 402156KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01111011,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01111011,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 402156KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01111011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01111011)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 402156KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01111010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01111010)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 402156KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=31,INPUT_PIPE_STAGES=2,UUID=128'b01000110011101100111000100000111111110111110110101001011001100011001001010100000011100110000010001100000100000011011001111001100,PROBE1_WIDTH=7,PROBE2_WIDTH=8,PROBE3_WIDTH=8,PROBE7_WIDTH=8,PROBE9_WIDTH=8,PROBE11_WIDTH=8,PROBE14_WIDTH=9,PROBE16_WIDTH=8,PROBE19_WIDTH=8,PROBE20_WIDTH=8,PROBE21_WIDTH=8,PROBE25_WIDTH=8,PROBE27_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1,PROBE23_TYPE=1,PROBE24_TYPE=1,PROBE25_TYPE=1,PROBE26_TYPE=1,PROBE27_TYPE=1,PROBE28_TYPE=1,PROBE29_TYPE=1,PROBE30_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=31,INPUT_PIPE_STAGES=2,UUID=128'b01000110011101100111000100000111111110111110110101001011001100011001001010100000011100110000010001100000100000011011001111001100,PROBE1_WIDTH=7,PROBE2_WIDTH=8,PROBE3_WIDTH=8,PROBE7_WIDTH=8,PROBE9_WIDTH=8,PROBE11_WIDTH=8,PROBE14_WIDTH=9,PROBE16_WIDTH=8,PROBE19_WIDTH=8,PROBE20_WIDTH=8,PROBE21_WIDTH=8,PROBE25_WIDTH=8,PROBE27_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1,PROBE19_TYPE=1,PROBE20_TYPE=1,PROBE21_TYPE=1,PROBE22_TYPE=1,PROBE23_TYPE=1,PROBE24_TYPE=1,PROBE25_TYPE=1,PROBE26_TYPE=1,PROBE27_TYPE=1,PROBE28_TYPE=1,PROBE29_TYPE=1,PROBE30_TYPE=1)" end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 402156KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 402156KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 5s CPU user time : 7s CPU sys time : 0s MEM : 402156KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 402156KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 402156KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 402156KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 7s CPU sys time : 0s MEM : 402156KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network la0_clk with 1256 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network bscan_TCK with 685 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 232 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 8s CPU sys time : 0s MEM : 402156KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s CPU user time : 8s CPU sys time : 0s MEM : 402156KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1549, ed: 4853, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s CPU user time : 13s CPU sys time : 0s MEM : 402156KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 402156KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 1256 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n9 with 685 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 402156KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 6s CPU user time : 13s CPU sys time : 0s MEM : 402156KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 13s CPU sys time : 0s MEM : 402156KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1512
[EFX-0000 INFO] EFX_FF          : 	1921
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 16:30:16
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 402296KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 402296KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 402296KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 402296KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 402296KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 402296KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 402296KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 402296KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 402296KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 402296KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 402296KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 402296KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 402296KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 402296KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 1470 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 678 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1442 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 402296KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 402296KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 359, ed: 1154, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 402296KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 402296KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 914 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 678 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 402296KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 402296KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 402296KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1831
[EFX-0000 INFO] EFX_FF          : 	1592
[EFX-0000 INFO] EFX_RAM_5K      : 	25
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 16:30:33
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:176) port 'probe19' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:549) compiling module 'edb_la_top(NUM_PROBES=19,INPUT_PIPE_STAGES=2,UUID=128'b0110010000111110100101000010001010111001011101001001001100011101011101000111110000100011010110101000101100100111001000011110100,PROBE1_WIDTH=7,PROBE2_WIDTH=8,PROBE3_WIDTH=8,PROBE7_WIDTH=8,PROBE9_WIDTH=8,PROBE11_WIDTH=8,PROBE14_WIDTH=9,PROBE16_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3645) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:250) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5509) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5509) compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5509) compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5509) compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5714) compiling module 'trigger_unit(WIDTH=32'b010011,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4863) compiling module 'la_biu(CAPTURE_WIDTH=32'b01001011)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4605) compiling module 'fifo_with_read(DATA_WIDTH=32'b01001100)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4555) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:459) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01001100,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:328) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:137) input port 'probe19[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5515) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5516) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5726) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:474) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4618) Removing redundant signal : din[75]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4897) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4898) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1082) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1084) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1085) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1089) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1100) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3506) Removing redundant signal : mux_capture_cmp[18]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3506) Removing redundant signal : mux_capture_cmp[17]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3506) Removing redundant signal : mux_capture_cmp[16]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3506) Removing redundant signal : mux_capture_cmp[15]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3506) Removing redundant signal : mux_capture_cmp[14]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3506) Removing redundant signal : mux_capture_cmp[13]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3506) Removing redundant signal : mux_capture_cmp[12]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3506) Removing redundant signal : mux_capture_cmp[11]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3506) Removing redundant signal : mux_capture_cmp[10]
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 403208KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 403208KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 403208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 403208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 403208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 403208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 403208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010011,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 403208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 403208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001100,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001100,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 403208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001100)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001100)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 403208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001011)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 403208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=19,INPUT_PIPE_STAGES=2,UUID=128'b0110010000111110100101000010001010111001011101001001001100011101011101000111110000100011010110101000101100100111001000011110100,PROBE1_WIDTH=7,PROBE2_WIDTH=8,PROBE3_WIDTH=8,PROBE7_WIDTH=8,PROBE9_WIDTH=8,PROBE11_WIDTH=8,PROBE14_WIDTH=9,PROBE16_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=19,INPUT_PIPE_STAGES=2,UUID=128'b0110010000111110100101000010001010111001011101001001001100011101011101000111110000100011010110101000101100100111001000011110100,PROBE1_WIDTH=7,PROBE2_WIDTH=8,PROBE3_WIDTH=8,PROBE7_WIDTH=8,PROBE9_WIDTH=8,PROBE11_WIDTH=8,PROBE14_WIDTH=9,PROBE16_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1)" end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 403208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 403208KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s CPU user time : 4s CPU sys time : 0s MEM : 403208KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 403208KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 403208KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 403208KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 403208KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network la0_clk with 837 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network bscan_TCK with 569 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 220 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 403208KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 403208KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1279, ed: 3971, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 9s CPU sys time : 0s MEM : 403208KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 403208KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 837 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n9 with 569 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 403208KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 6s CPU user time : 9s CPU sys time : 0s MEM : 403208KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 403208KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1243
[EFX-0000 INFO] EFX_FF          : 	1386
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 16:30:44
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 403672KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 403672KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 403672KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 403672KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 403672KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 403672KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 403672KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 403672KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 403672KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 403672KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 403672KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 403672KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 403672KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 403672KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 1051 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 562 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1095 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 403672KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 403672KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 359, ed: 1139, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 403672KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 403672KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 813 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 562 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 403672KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 403672KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 403672KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1592
[EFX-0000 INFO] EFX_FF          : 	1375
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 16:35:11
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:176) port 'probe19' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:549) compiling module 'edb_la_top(NUM_PROBES=19,INPUT_PIPE_STAGES=2,UUID=128'b10111100011001100100001101010011111001100011001101000100101110011010001011011100111010101110111101000010110011000100001011011011,PROBE9_WIDTH=8,PROBE12_WIDTH=8,PROBE13_WIDTH=8,PROBE17_WIDTH=8,PROBE18_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3645) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:250) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5509) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5509) compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5714) compiling module 'trigger_unit(WIDTH=32'b010011,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4863) compiling module 'la_biu(CAPTURE_WIDTH=32'b0110110)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4605) compiling module 'fifo_with_read(DATA_WIDTH=32'b0110111)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4555) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:459) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b0110111,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:328) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:137) input port 'probe19[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5515) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5516) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5726) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:474) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4618) Removing redundant signal : din[54]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4897) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4898) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1082) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1084) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1085) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1089) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1100) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3506) Removing redundant signal : mux_capture_cmp[18]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3506) Removing redundant signal : mux_capture_cmp[17]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3506) Removing redundant signal : mux_capture_cmp[16]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3506) Removing redundant signal : mux_capture_cmp[15]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3506) Removing redundant signal : mux_capture_cmp[14]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3506) Removing redundant signal : mux_capture_cmp[13]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3506) Removing redundant signal : mux_capture_cmp[12]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3506) Removing redundant signal : mux_capture_cmp[11]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3506) Removing redundant signal : mux_capture_cmp[10]
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 538372KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 538372KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 538372KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 538372KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 538372KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010011,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010011,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 538372KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 538372KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110111,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b0110111,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 538372KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110111)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b0110111)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 538372KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110110)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0110110)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 538372KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=19,INPUT_PIPE_STAGES=2,UUID=128'b10111100011001100100001101010011111001100011001101000100101110011010001011011100111010101110111101000010110011000100001011011011,PROBE9_WIDTH=8,PROBE12_WIDTH=8,PROBE13_WIDTH=8,PROBE17_WIDTH=8,PROBE18_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=19,INPUT_PIPE_STAGES=2,UUID=128'b10111100011001100100001101010011111001100011001101000100101110011010001011011100111010101110111101000010110011000100001011011011,PROBE9_WIDTH=8,PROBE12_WIDTH=8,PROBE13_WIDTH=8,PROBE17_WIDTH=8,PROBE18_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1,PROBE18_TYPE=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 538372KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 538372KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s CPU user time : 4s CPU sys time : 0s MEM : 538372KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 538372KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 538372KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 538372KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 538372KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network la0_clk with 663 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network bscan_TCK with 520 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 205 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 538372KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 538372KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1110, ed: 3570, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s CPU user time : 9s CPU sys time : 0s MEM : 538372KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 538372KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 663 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n9 with 520 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 538372KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 5s CPU user time : 9s CPU sys time : 0s MEM : 538372KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 538372KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1071
[EFX-0000 INFO] EFX_FF          : 	1163
[EFX-0000 INFO] EFX_RAM_5K      : 	11
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 16:35:21
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 538424KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 538424KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 538424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 538424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 538424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 538424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 538424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 538424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 538424KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 538424KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 538424KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 538424KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 538424KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 538424KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 877 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 513 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1055 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 538424KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 538424KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 363, ed: 1163, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 538424KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 538424KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 668 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 513 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 538424KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 2s CPU user time : 3s CPU sys time : 0s MEM : 538424KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 538424KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1427
[EFX-0000 INFO] EFX_FF          : 	1181
[EFX-0000 INFO] EFX_RAM_5K      : 	11
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 16:39:44
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:128) port 'probe7' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:501) compiling module 'edb_la_top(NUM_PROBES=7,INPUT_PIPE_STAGES=2,UUID=128'b10010011110101000110111100101011111000011001010101001111000111001001011001111001000110000100110000000111111100011110101101110101,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3597) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:202) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5461) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5666) compiling module 'trigger_unit(WIDTH=32'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4815) compiling module 'la_biu(CAPTURE_WIDTH=32'b0111)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4557) compiling module 'fifo_with_read(DATA_WIDTH=32'b01000)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4507) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:411) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01000,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:280) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:101) input port 'probe7[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5467) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5468) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5678) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:426) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4570) Removing redundant signal : din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4849) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4850) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1034) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1036) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1037) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1041) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1052) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:285) Removing redundant signal : bscan_CAPTURE
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:286) Removing redundant signal : bscan_DRCK
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 99568KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 99568KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 99568KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 99568KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 99568KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 99568KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 99568KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 99568KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0111)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0111)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 99568KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=7,INPUT_PIPE_STAGES=2,UUID=128'b10010011110101000110111100101011111000011001010101001111000111001001011001111001000110000100110000000111111100011110101101110101,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=7,INPUT_PIPE_STAGES=2,UUID=128'b10010011110101000110111100101011111000011001010101001111000111001001011001111001000110000100110000000111111100011110101101110101,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1)" end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 101692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 101692KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 108556KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 108556KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 108556KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 108556KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 108556KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network bscan_TCK with 404 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network la0_clk with 197 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 269 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 114224KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 114224KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 774, ed: 2543, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 3s CPU user time : 5s CPU sys time : 0s MEM : 145268KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 145624KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n9 with 404 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 197 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 145624KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 3s CPU user time : 5s CPU sys time : 0s MEM : 145624KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 5s CPU sys time : 0s MEM : 145624KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	737
[EFX-0000 INFO] EFX_FF          : 	581
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 16:39:50
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 86152KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 86152KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 88212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 88212KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 88652KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 1s CPU user time : 0s CPU sys time : 0s MEM : 89180KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 90236KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 90500KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 90500KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 91292KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 91292KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 91292KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 91292KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 91292KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 411 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 397 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 880 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 99356KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 99356KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 359, ed: 1151, lv: 5
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 131396KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 131396KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 397 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 377 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 131396KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 131396KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 131396KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1098
[EFX-0000 INFO] EFX_FF          : 	774
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 16:44:15
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:128) port 'probe7' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:501) compiling module 'edb_la_top(NUM_PROBES=7,INPUT_PIPE_STAGES=2,UUID=128'b10010110001011100101010011111111001100011110111101000000101010011011100000101001111110001011000000011110010010101001001011111011,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3597) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:202) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5461) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5666) compiling module 'trigger_unit(WIDTH=32'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4815) compiling module 'la_biu(CAPTURE_WIDTH=32'b0111)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4557) compiling module 'fifo_with_read(DATA_WIDTH=32'b01000)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4507) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:411) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01000,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:280) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:101) input port 'probe7[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5467) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5468) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5678) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:426) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4570) Removing redundant signal : din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4849) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4850) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1034) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1036) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1037) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1041) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1052) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:285) Removing redundant signal : bscan_CAPTURE
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:286) Removing redundant signal : bscan_DRCK
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 193888KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 193888KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 193888KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 193888KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 193888KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 193888KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 193888KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 193888KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0111)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0111)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 193888KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=7,INPUT_PIPE_STAGES=2,UUID=128'b10010110001011100101010011111111001100011110111101000000101010011011100000101001111110001011000000011110010010101001001011111011,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=7,INPUT_PIPE_STAGES=2,UUID=128'b10010110001011100101010011111111001100011110111101000000101010011011100000101001111110001011000000011110010010101001001011111011,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 193888KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 193888KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 193888KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 193888KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 193888KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 193888KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 193888KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network bscan_TCK with 404 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network la0_clk with 197 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 269 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 193888KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 193888KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 790, ed: 2617, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s CPU user time : 6s CPU sys time : 0s MEM : 193888KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 193888KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n9 with 404 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 197 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 193888KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 4s CPU user time : 6s CPU sys time : 0s MEM : 193888KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 193888KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	752
[EFX-0000 INFO] EFX_FF          : 	581
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 16:44:22
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 193888KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 193888KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 193888KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 193888KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 193888KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 193888KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 193888KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 193888KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 193888KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 193888KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 193888KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 193888KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 193888KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 193888KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 411 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 397 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 872 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 193888KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 193888KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 349, ed: 1116, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 193888KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 193888KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 397 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 376 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 193888KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 193888KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 193888KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1103
[EFX-0000 INFO] EFX_FF          : 	773
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 16:49:18
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:128) port 'probe7' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:501) compiling module 'edb_la_top(NUM_PROBES=7,INPUT_PIPE_STAGES=2,UUID=128'b01001010101000010010100000000110100011101001001001000010110010001001001100001000101110011000000101101111100001110011001010110111,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3597) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:202) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5461) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5666) compiling module 'trigger_unit(WIDTH=32'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4815) compiling module 'la_biu(CAPTURE_WIDTH=32'b0111)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4557) compiling module 'fifo_with_read(DATA_WIDTH=32'b01000)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4507) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:411) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01000,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:280) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:101) input port 'probe7[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5467) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5468) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5678) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:426) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4570) Removing redundant signal : din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4849) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4850) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1034) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1036) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1037) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1041) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1052) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:285) Removing redundant signal : bscan_CAPTURE
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:286) Removing redundant signal : bscan_DRCK
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0111)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0111)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=7,INPUT_PIPE_STAGES=2,UUID=128'b01001010101000010010100000000110100011101001001001000010110010001001001100001000101110011000000101101111100001110011001010110111,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=7,INPUT_PIPE_STAGES=2,UUID=128'b01001010101000010010100000000110100011101001001001000010110010001001001100001000101110011000000101101111100001110011001010110111,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network bscan_TCK with 404 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network la0_clk with 197 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 269 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 788, ed: 2572, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s CPU user time : 6s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n9 with 404 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 197 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 4s CPU user time : 6s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 6s CPU sys time : 0s MEM : 305076KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	751
[EFX-0000 INFO] EFX_FF          : 	581
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 16:49:24
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 411 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 397 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 869 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 357, ed: 1140, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 397 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 375 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 2s CPU user time : 2s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 305076KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1108
[EFX-0000 INFO] EFX_FF          : 	772
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 16:51:41
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:128) port 'probe7' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:501) compiling module 'edb_la_top(NUM_PROBES=7,INPUT_PIPE_STAGES=2,UUID=128'b10011011110100001110110001001001010011001001011101001011100000001000000001100001010110101111101000100010001110101010100011011000,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3597) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:202) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5461) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5666) compiling module 'trigger_unit(WIDTH=32'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4815) compiling module 'la_biu(CAPTURE_WIDTH=32'b0111)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4557) compiling module 'fifo_with_read(DATA_WIDTH=32'b01000)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4507) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:411) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01000,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:280) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:101) input port 'probe7[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5467) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5468) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5678) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:426) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4570) Removing redundant signal : din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4849) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4850) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1034) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1036) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1037) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1041) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1052) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:285) Removing redundant signal : bscan_CAPTURE
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:286) Removing redundant signal : bscan_DRCK
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 306620KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 306620KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 306620KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 306620KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 306620KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 306620KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 306620KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 306620KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0111)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0111)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 306620KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=7,INPUT_PIPE_STAGES=2,UUID=128'b10011011110100001110110001001001010011001001011101001011100000001000000001100001010110101111101000100010001110101010100011011000,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=7,INPUT_PIPE_STAGES=2,UUID=128'b10011011110100001110110001001001010011001001011101001011100000001000000001100001010110101111101000100010001110101010100011011000,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 306620KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 306620KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 306620KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 306620KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 306620KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 306620KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 306620KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network bscan_TCK with 404 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network la0_clk with 197 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 269 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 306620KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 306620KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 787, ed: 2572, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s CPU user time : 5s CPU sys time : 0s MEM : 306620KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 306620KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n9 with 404 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 197 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 306620KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 4s CPU user time : 6s CPU sys time : 0s MEM : 306620KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 306620KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	751
[EFX-0000 INFO] EFX_FF          : 	581
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 16:51:48
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 306620KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 306620KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 306620KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 306620KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 306620KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 306620KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 306620KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 306620KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 306620KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 306620KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 306620KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 306620KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 306620KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 306620KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 411 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 397 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 871 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 306620KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 306620KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 350, ed: 1112, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 306620KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 306620KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 397 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 377 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 306620KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 306620KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 306620KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1103
[EFX-0000 INFO] EFX_FF          : 	774
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 18:38:28
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:128) port 'probe7' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:501) compiling module 'edb_la_top(NUM_PROBES=7,INPUT_PIPE_STAGES=2,UUID=128'b01000000100011000110001010011111100000110011001001000001001001011000110010100111010110011011101100110001100000111010011000101011,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3597) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:202) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5461) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5666) compiling module 'trigger_unit(WIDTH=32'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4815) compiling module 'la_biu(CAPTURE_WIDTH=32'b0111)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4557) compiling module 'fifo_with_read(DATA_WIDTH=32'b01000)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4507) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:411) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01000,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:280) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:101) input port 'probe7[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5467) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5468) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5678) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:426) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4570) Removing redundant signal : din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4849) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4850) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1034) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1036) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1037) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1041) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1052) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:285) Removing redundant signal : bscan_CAPTURE
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:286) Removing redundant signal : bscan_DRCK
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 405472KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 405472KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 405472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 405472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 405472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 405472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 405472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 405472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0111)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0111)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 405472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=7,INPUT_PIPE_STAGES=2,UUID=128'b01000000100011000110001010011111100000110011001001000001001001011000110010100111010110011011101100110001100000111010011000101011,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=7,INPUT_PIPE_STAGES=2,UUID=128'b01000000100011000110001010011111100000110011001001000001001001011000110010100111010110011011101100110001100000111010011000101011,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 405472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 405472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 405472KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 405472KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 405472KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 405472KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 405472KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network bscan_TCK with 404 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network la0_clk with 197 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 269 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 405472KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 405472KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 777, ed: 2555, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s CPU user time : 6s CPU sys time : 0s MEM : 405472KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 405472KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n9 with 404 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 197 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 405472KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 4s CPU user time : 6s CPU sys time : 0s MEM : 405472KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 405472KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	739
[EFX-0000 INFO] EFX_FF          : 	581
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 18:38:34
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 405472KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 405472KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 405472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 405472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 405472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 405472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 1s CPU user time : 0s CPU sys time : 0s MEM : 405472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 405472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 405472KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 405472KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 405472KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 405472KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 405472KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 405472KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 411 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 397 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 888 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 405472KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 405472KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 355, ed: 1120, lv: 5
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 405472KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 405472KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 397 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 375 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 405472KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 405472KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 405472KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1094
[EFX-0000 INFO] EFX_FF          : 	772
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 18:43:03
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:128) port 'probe7' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:501) compiling module 'edb_la_top(NUM_PROBES=7,INPUT_PIPE_STAGES=2,UUID=128'b01000011101101011011000000100011010011111100110001001100000110101001111111010010010110110101110011011110000010000101001110110000,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3597) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:202) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5461) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5666) compiling module 'trigger_unit(WIDTH=32'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4815) compiling module 'la_biu(CAPTURE_WIDTH=32'b0111)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4557) compiling module 'fifo_with_read(DATA_WIDTH=32'b01000)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4507) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:411) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01000,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:280) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:101) input port 'probe7[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5467) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5468) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5678) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:426) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4570) Removing redundant signal : din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4849) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4850) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1034) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1036) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1037) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1041) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1052) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3458) Removing redundant signal : mux_capture_cmp[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:285) Removing redundant signal : bscan_CAPTURE
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:286) Removing redundant signal : bscan_DRCK
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 499996KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 499996KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 499996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 499996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b0111,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 499996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 499996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01000,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 499996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01000)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 499996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0111)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b0111)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 499996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=7,INPUT_PIPE_STAGES=2,UUID=128'b01000011101101011011000000100011010011111100110001001100000110101001111111010010010110110101110011011110000010000101001110110000,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=7,INPUT_PIPE_STAGES=2,UUID=128'b01000011101101011011000000100011010011111100110001001100000110101001111111010010010110110101110011011110000010000101001110110000,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 499996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 499996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 499996KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 499996KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 499996KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 499996KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 499996KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network bscan_TCK with 404 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network la0_clk with 197 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 270 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 499996KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 499996KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 773, ed: 2571, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 4s CPU user time : 6s CPU sys time : 0s MEM : 499996KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 499996KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n9 with 404 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 197 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 499996KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 4s CPU user time : 6s CPU sys time : 0s MEM : 499996KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 499996KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	735
[EFX-0000 INFO] EFX_FF          : 	581
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 18:43:09
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 499996KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 499996KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 499996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 499996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 499996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 499996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 499996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 499996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 499996KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 1s CPU user time : 0s CPU sys time : 0s MEM : 499996KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 499996KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 499996KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 499996KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 499996KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 411 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 397 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 884 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 499996KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 499996KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 351, ed: 1121, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 499996KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 499996KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 397 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n3 with 375 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 499996KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 499996KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 499996KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1086
[EFX-0000 INFO] EFX_FF          : 	772
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 18:47:45
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:172) port 'probe18' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:545) compiling module 'edb_la_top(NUM_PROBES=18,INPUT_PIPE_STAGES=2,UUID=128'b11000001110100101111010000100000000101110111011101001001011101101011000101000101101010110100101110110011111000001001011011011010,PROBE0_WIDTH=8,PROBE1_WIDTH=9,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE13_WIDTH=8,PROBE14_WIDTH=7,PROBE15_WIDTH=8,PROBE16_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3641) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:246) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5505) compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5505) compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5505) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5505) compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5710) compiling module 'trigger_unit(WIDTH=32'b010010,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4859) compiling module 'la_biu(CAPTURE_WIDTH=32'b01001010)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4601) compiling module 'fifo_with_read(DATA_WIDTH=32'b01001011)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4551) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:455) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01001011,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:324) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:134) input port 'probe18[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5511) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5512) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5722) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:470) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4614) Removing redundant signal : din[74]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4893) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4894) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1078) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1080) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1081) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1085) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1096) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[17]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[16]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[15]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[14]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[13]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[12]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[11]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[10]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[9]
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010010,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001011,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001011,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001011)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001010)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=18,INPUT_PIPE_STAGES=2,UUID=128'b11000001110100101111010000100000000101110111011101001001011101101011000101000101101010110100101110110011111000001001011011011010,PROBE0_WIDTH=8,PROBE1_WIDTH=9,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE13_WIDTH=8,PROBE14_WIDTH=7,PROBE15_WIDTH=8,PROBE16_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=18,INPUT_PIPE_STAGES=2,UUID=128'b11000001110100101111010000100000000101110111011101001001011101101011000101000101101010110100101110110011111000001001011011011010,PROBE0_WIDTH=8,PROBE1_WIDTH=9,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE13_WIDTH=8,PROBE14_WIDTH=7,PROBE15_WIDTH=8,PROBE16_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s CPU user time : 4s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network la0_clk with 825 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network bscan_TCK with 566 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 264 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1271, ed: 3953, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s CPU user time : 9s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 825 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n9 with 566 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 6s CPU user time : 9s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 10s CPU sys time : 0s MEM : 512956KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1234
[EFX-0000 INFO] EFX_FF          : 	1371
[EFX-0000 INFO] EFX_RAM_5K      : 	15
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 18:47:56
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 1039 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 559 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1075 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 350, ed: 1130, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 810 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 559 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 512956KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1574
[EFX-0000 INFO] EFX_FF          : 	1369
[EFX-0000 INFO] EFX_RAM_5K      : 	15
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 18:51:22
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:172) port 'probe18' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:545) compiling module 'edb_la_top(NUM_PROBES=18,INPUT_PIPE_STAGES=2,UUID=128'b011001101101000110100011101011111110111001001101001111100010001010010101010101011011101100110101010110010100010100111101011111,PROBE0_WIDTH=8,PROBE1_WIDTH=9,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE13_WIDTH=8,PROBE14_WIDTH=7,PROBE15_WIDTH=8,PROBE16_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3641) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:246) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5505) compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5505) compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5505) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5505) compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5710) compiling module 'trigger_unit(WIDTH=32'b010010,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4859) compiling module 'la_biu(CAPTURE_WIDTH=32'b01001010)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4601) compiling module 'fifo_with_read(DATA_WIDTH=32'b01001011)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4551) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:455) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01001011,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:324) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:134) input port 'probe18[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5511) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5512) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5722) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:470) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4614) Removing redundant signal : din[74]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4893) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4894) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1078) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1080) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1081) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1085) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1096) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[17]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[16]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[15]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[14]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[13]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[12]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[11]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[10]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[9]
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010010,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001011,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001011,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001011)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001010)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=18,INPUT_PIPE_STAGES=2,UUID=128'b011001101101000110100011101011111110111001001101001111100010001010010101010101011011101100110101010110010100010100111101011111,PROBE0_WIDTH=8,PROBE1_WIDTH=9,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE13_WIDTH=8,PROBE14_WIDTH=7,PROBE15_WIDTH=8,PROBE16_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=18,INPUT_PIPE_STAGES=2,UUID=128'b011001101101000110100011101011111110111001001101001111100010001010010101010101011011101100110101010110010100010100111101011111,PROBE0_WIDTH=8,PROBE1_WIDTH=9,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE13_WIDTH=8,PROBE14_WIDTH=7,PROBE15_WIDTH=8,PROBE16_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1)" end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s CPU user time : 4s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network la0_clk with 825 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network bscan_TCK with 566 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 261 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1274, ed: 3955, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s CPU user time : 9s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 825 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n9 with 566 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 6s CPU user time : 9s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 552848KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1236
[EFX-0000 INFO] EFX_FF          : 	1371
[EFX-0000 INFO] EFX_RAM_5K      : 	15
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 18:51:33
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 1039 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 559 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1084 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 365, ed: 1180, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 810 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 559 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 552848KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1593
[EFX-0000 INFO] EFX_FF          : 	1369
[EFX-0000 INFO] EFX_RAM_5K      : 	15
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 18:58:07
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:172) port 'probe18' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:545) compiling module 'edb_la_top(NUM_PROBES=18,UUID=128'b01010011001000110010011110001000000101110111000001001101100011111001100100111101000111101000100000010000100101011011111111001011,PROBE0_WIDTH=8,PROBE1_WIDTH=9,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE13_WIDTH=8,PROBE14_WIDTH=7,PROBE15_WIDTH=8,PROBE16_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3641) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:246) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5505) compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5505) compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5505) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5505) compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5710) compiling module 'trigger_unit(WIDTH=32'b010010,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4859) compiling module 'la_biu(CAPTURE_WIDTH=32'b01001010)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4601) compiling module 'fifo_with_read(DATA_WIDTH=32'b01001011)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4551) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:455) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01001011,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:324) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:134) input port 'probe18[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5511) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5512) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5722) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:470) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4614) Removing redundant signal : din[74]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4893) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4894) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1078) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1080) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1081) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1085) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1096) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[17]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[16]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[15]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[14]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[13]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[12]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[11]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[10]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[9]
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010010,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001011,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001011,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001011)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001010)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=18,UUID=128'b01010011001000110010011110001000000101110111000001001101100011111001100100111101000111101000100000010000100101011011111111001011,PROBE0_WIDTH=8,PROBE1_WIDTH=9,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE13_WIDTH=8,PROBE14_WIDTH=7,PROBE15_WIDTH=8,PROBE16_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=18,UUID=128'b01010011001000110010011110001000000101110111000001001101100011111001100100111101000111101000100000010000100101011011111111001011,PROBE0_WIDTH=8,PROBE1_WIDTH=9,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE13_WIDTH=8,PROBE14_WIDTH=7,PROBE15_WIDTH=8,PROBE16_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s CPU user time : 4s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network la0_clk with 677 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network bscan_TCK with 566 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 262 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1268, ed: 3985, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s CPU user time : 9s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 677 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n9 with 566 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 5s CPU user time : 9s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 638416KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1231
[EFX-0000 INFO] EFX_FF          : 	1223
[EFX-0000 INFO] EFX_RAM_5K      : 	15
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 18:58:17
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 1s CPU user time : 0s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 891 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 559 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1018 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 357, ed: 1132, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 2s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 720 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 559 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 2s CPU user time : 3s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 638416KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1575
[EFX-0000 INFO] EFX_FF          : 	1279
[EFX-0000 INFO] EFX_RAM_5K      : 	15
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 19:02:02
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:172) port 'probe18' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:545) compiling module 'edb_la_top(NUM_PROBES=18,UUID=128'b11111011000101001010111000110011010101101100101001001010101100011011111110100101001001001011001101010000101011111001001011100100,PROBE0_WIDTH=8,PROBE1_WIDTH=9,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE13_WIDTH=8,PROBE14_WIDTH=7,PROBE15_WIDTH=8,PROBE16_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3641) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:246) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5505) compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5505) compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5505) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5505) compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5710) compiling module 'trigger_unit(WIDTH=32'b010010,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4859) compiling module 'la_biu(CAPTURE_WIDTH=32'b01001010)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4601) compiling module 'fifo_with_read(DATA_WIDTH=32'b01001011)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4551) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:455) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01001011,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:324) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:134) input port 'probe18[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5511) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5512) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5722) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:470) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4614) Removing redundant signal : din[74]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4893) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4894) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1078) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1080) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1081) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1085) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1096) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[17]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[16]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[15]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[14]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[13]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[12]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[11]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[10]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[9]
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010010,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001011,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001011,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001011)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001010)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=18,UUID=128'b11111011000101001010111000110011010101101100101001001010101100011011111110100101001001001011001101010000101011111001001011100100,PROBE0_WIDTH=8,PROBE1_WIDTH=9,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE13_WIDTH=8,PROBE14_WIDTH=7,PROBE15_WIDTH=8,PROBE16_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=18,UUID=128'b11111011000101001010111000110011010101101100101001001010101100011011111110100101001001001011001101010000101011111001001011100100,PROBE0_WIDTH=8,PROBE1_WIDTH=9,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE13_WIDTH=8,PROBE14_WIDTH=7,PROBE15_WIDTH=8,PROBE16_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s CPU user time : 4s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network la0_clk with 677 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network bscan_TCK with 566 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 262 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1266, ed: 3922, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s CPU user time : 9s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 677 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n9 with 566 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 5s CPU user time : 9s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 673364KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1229
[EFX-0000 INFO] EFX_FF          : 	1223
[EFX-0000 INFO] EFX_RAM_5K      : 	15
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 19:02:12
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 891 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 559 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1018 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 363, ed: 1154, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 720 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 559 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 673364KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1579
[EFX-0000 INFO] EFX_FF          : 	1279
[EFX-0000 INFO] EFX_RAM_5K      : 	15
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 19:04:11
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:172) port 'probe18' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:545) compiling module 'edb_la_top(NUM_PROBES=18,UUID=128'b01100100111010100110001110101001100110001101001001001110111011111010100000101100110111111111000101100111011101110100101011110110,PROBE0_WIDTH=8,PROBE1_WIDTH=9,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE13_WIDTH=8,PROBE14_WIDTH=7,PROBE15_WIDTH=8,PROBE16_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3641) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:246) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5505) compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5505) compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5505) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5505) compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5710) compiling module 'trigger_unit(WIDTH=32'b010010,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4859) compiling module 'la_biu(CAPTURE_WIDTH=32'b01001010)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4601) compiling module 'fifo_with_read(DATA_WIDTH=32'b01001011)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4551) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:455) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01001011,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:324) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:134) input port 'probe18[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5511) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5512) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5722) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:470) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4614) Removing redundant signal : din[74]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4893) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4894) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1078) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1080) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1081) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1085) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1096) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[17]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[16]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[15]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[14]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[13]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[12]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[11]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[10]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[9]
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010010,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001011,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001011,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001011)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001010)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=18,UUID=128'b01100100111010100110001110101001100110001101001001001110111011111010100000101100110111111111000101100111011101110100101011110110,PROBE0_WIDTH=8,PROBE1_WIDTH=9,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE13_WIDTH=8,PROBE14_WIDTH=7,PROBE15_WIDTH=8,PROBE16_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=18,UUID=128'b01100100111010100110001110101001100110001101001001001110111011111010100000101100110111111111000101100111011101110100101011110110,PROBE0_WIDTH=8,PROBE1_WIDTH=9,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE13_WIDTH=8,PROBE14_WIDTH=7,PROBE15_WIDTH=8,PROBE16_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1)" end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s CPU user time : 3s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network la0_clk with 677 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network bscan_TCK with 566 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 254 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1279, ed: 3971, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s CPU user time : 9s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 677 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n9 with 566 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 6s CPU user time : 9s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 677832KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1243
[EFX-0000 INFO] EFX_FF          : 	1223
[EFX-0000 INFO] EFX_RAM_5K      : 	15
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 19:04:22
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 891 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 559 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1003 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 356, ed: 1140, lv: 4
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 722 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 559 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 677832KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1586
[EFX-0000 INFO] EFX_FF          : 	1281
[EFX-0000 INFO] EFX_RAM_5K      : 	15
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 19:09:45
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:172) port 'probe18' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:545) compiling module 'edb_la_top(NUM_PROBES=18,UUID=128'b0111110000010010100110000100010100001100100110101001111000111111001100101001110101100100010100011000101100100010001000000101100,PROBE0_WIDTH=8,PROBE1_WIDTH=9,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE13_WIDTH=8,PROBE14_WIDTH=7,PROBE15_WIDTH=8,PROBE16_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3641) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:246) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5505) compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5505) compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5505) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5505) compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5710) compiling module 'trigger_unit(WIDTH=32'b010010,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4859) compiling module 'la_biu(CAPTURE_WIDTH=32'b01001010)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4601) compiling module 'fifo_with_read(DATA_WIDTH=32'b01001011)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4551) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:455) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01001011,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:324) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:134) input port 'probe18[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5511) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5512) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5722) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:470) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4614) Removing redundant signal : din[74]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4893) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4894) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1078) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1080) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1081) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1085) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1096) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[17]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[16]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[15]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[14]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[13]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[12]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[11]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[10]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[9]
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010010,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001011,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001011,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001011)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001010)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=18,UUID=128'b0111110000010010100110000100010100001100100110101001111000111111001100101001110101100100010100011000101100100010001000000101100,PROBE0_WIDTH=8,PROBE1_WIDTH=9,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE13_WIDTH=8,PROBE14_WIDTH=7,PROBE15_WIDTH=8,PROBE16_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=18,UUID=128'b0111110000010010100110000100010100001100100110101001111000111111001100101001110101100100010100011000101100100010001000000101100,PROBE0_WIDTH=8,PROBE1_WIDTH=9,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE13_WIDTH=8,PROBE14_WIDTH=7,PROBE15_WIDTH=8,PROBE16_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1)" end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s CPU user time : 3s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network la0_clk with 677 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network bscan_TCK with 566 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 260 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1269, ed: 3950, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s CPU user time : 9s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s CPU user time : 9s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 677 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n9 with 566 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 6s CPU user time : 9s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 714348KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1232
[EFX-0000 INFO] EFX_FF          : 	1223
[EFX-0000 INFO] EFX_RAM_5K      : 	15
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 19:09:56
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_af469c96d90849609c727d81dd7df5b2" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_af469c96d90849609c727d81dd7df5b2(DATA_BYTE_WIDTH=8,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_af469c96d90849609c727d81dd7df5b2(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,I2C_FAST_MODE=0,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 891 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 559 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1004 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 1s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 361, ed: 1130, lv: 5
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 724 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 559 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 1s CPU user time : 2s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 714348KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1580
[EFX-0000 INFO] EFX_FF          : 	1283
[EFX-0000 INFO] EFX_RAM_5K      : 	15
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 19:17:53
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "/home/vlad/efinity/2021.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:172) port 'probe18' remains unconnected for this instance (VERI-1927)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:10) compiling module 'edb_top' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:545) compiling module 'edb_la_top(NUM_PROBES=18,UUID=128'b10111100000110001000101001011010001101001011001101000101100000101001001100001001010100110000011011011000010011001010110111111010,PROBE0_WIDTH=8,PROBE1_WIDTH=9,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE13_WIDTH=8,PROBE14_WIDTH=7,PROBE15_WIDTH=8,PROBE16_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1)' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3641) expression size 256 truncated to fit in target size 64 (VERI-1209)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:246) compiling module 'edb_adbg_crc32' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5505) compiling module 'compare_unit(WIDTH=11'b01000,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5505) compiling module 'compare_unit(WIDTH=11'b01001,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5505) compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5505) compiling module 'compare_unit(WIDTH=11'b0111,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5710) compiling module 'trigger_unit(WIDTH=32'b010010,PIPE=1)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4859) compiling module 'la_biu(CAPTURE_WIDTH=32'b01001010)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4601) compiling module 'fifo_with_read(DATA_WIDTH=32'b01001011)' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4551) compiling module 'fifo_address_trancode_unit' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:455) compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b01001011,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:324) compiling module 'debug_hub' (VERI-1018)
[EFX-0011 VERI-WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:134) input port 'probe18[0]' remains unconnected for this instance (VDB-1053)
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:6) compiling module 'EFX_ADD' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:19) compiling module 'EFX_FF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:36) compiling module 'EFX_COMB4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:46) compiling module 'EFX_GBUFCE' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:55) compiling module 'EFX_IDDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:69) compiling module 'EFX_ODDR' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:85) compiling module 'EFX_IOBUF' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:97) compiling module 'EFX_LUT4' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:105) compiling module 'EFX_MULT' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:140) compiling module 'EFX_DSP48' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:196) compiling module 'EFX_DSP24' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:249) compiling module 'EFX_DSP12' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:302) compiling module 'EFX_RAM_4K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:362) compiling module 'EFX_RAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:434) compiling module 'EFX_DPRAM_5K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:539) compiling module 'RAMB5' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:601) compiling module 'EFX_RAM_10K' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:693) compiling module 'EFX_RAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:794) compiling module 'EFX_DPRAM10' (VERI-1018)
[EFX-0012 VERI-INFO] (/home/vlad/efinity/2021.1/sim_models/maplib/efinix_maplib.v:924) compiling module 'EFX_SRL8' (VERI-1018)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5511) Removing redundant signal : compared_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5512) Removing redundant signal : mask_in[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:5722) Removing redundant signal : trigger_in
[EFX-0677 INFO] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:470) Zero initialization of uninitialized memory block 'ram'.
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4614) Removing redundant signal : din[74]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4893) Removing redundant signal : trig_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:4894) Removing redundant signal : trig_out_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1078) Removing redundant signal : bscan_DRCK
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1080) Removing redundant signal : bscan_RUNTEST
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1081) Removing redundant signal : bscan_SEL
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1085) Removing redundant signal : bscan_TMS
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:1096) Removing redundant signal : trig_in_ack
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[17]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[16]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[15]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[14]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[13]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[12]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[11]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[10]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/work_dbg/debug_top.v:3502) Removing redundant signal : mux_capture_cmp[9]
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_in=0).
[EFX-0266 WARNING] Module Instance 'la0' input pin tied to constant (trig_out_ack=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01000,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01001,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b0111,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010010,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b010010,PIPE=1)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001011,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Clocked Read Port Synthesis for ram net: ram
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b01001011,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001011)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b01001011)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01001010)" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=18,UUID=128'b10111100000110001000101001011010001101001011001101000101100000101001001100001001010100110000011011011000010011001010110111111010,PROBE0_WIDTH=8,PROBE1_WIDTH=9,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE13_WIDTH=8,PROBE14_WIDTH=7,PROBE15_WIDTH=8,PROBE16_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(NUM_PROBES=18,UUID=128'b10111100000110001000101001011010001101001011001101000101100000101001001100001001010100110000011011011000010011001010110111111010,PROBE0_WIDTH=8,PROBE1_WIDTH=9,PROBE8_WIDTH=8,PROBE9_WIDTH=8,PROBE13_WIDTH=8,PROBE14_WIDTH=7,PROBE15_WIDTH=8,PROBE16_WIDTH=8,PROBE0_TYPE=1,PROBE1_TYPE=1,PROBE2_TYPE=1,PROBE3_TYPE=1,PROBE4_TYPE=1,PROBE5_TYPE=1,PROBE6_TYPE=1,PROBE7_TYPE=1,PROBE8_TYPE=1,PROBE9_TYPE=1,PROBE10_TYPE=1,PROBE11_TYPE=1,PROBE12_TYPE=1,PROBE13_TYPE=1,PROBE14_TYPE=1,PROBE15_TYPE=1,PROBE16_TYPE=1,PROBE17_TYPE=1)" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s CPU user time : 2s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 2s CPU user time : 3s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network la0_clk with 677 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network bscan_TCK with 566 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 259 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s CPU user time : 4s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 4s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1263, ed: 3950, lv: 7
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s CPU user time : 9s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n13 with 677 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n9 with 566 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 5s CPU user time : 9s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 9s CPU sys time : 0s MEM : 733268KB)
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_DRCK is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_RUNTEST is unconnected and will be removed
[EFX-0011 VERI-WARNING] Input/Inout Port bscan_TMS is unconnected and will be removed
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist.
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1227
[EFX-0000 INFO] EFX_FF          : 	1223
[EFX-0000 INFO] EFX_RAM_5K      : 	15
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Sep 27, 2021 19:18:03
///////////////////////////////////

[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:959) Removing redundant signal : restart
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:961) Removing redundant signal : MADR[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:1127) Removing redundant signal : sdaInS0
[EFX-0266 WARNING] Module Instance 'u_i2c_mstrslv_ctl' input pin tied to constant (mif_clr=0).
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:201) Removing redundant signal : slv_sda_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:202) Removing redundant signal : slv_sda_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:203) Removing redundant signal : slv_sda_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:205) Removing redundant signal : slv_scl_out
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:206) Removing redundant signal : slv_scl_oe
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:207) Removing redundant signal : slv_scl_in
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:210) Removing redundant signal : slv_read
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:211) Removing redundant signal : slv_write
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[7]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[6]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[5]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[4]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[3]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[2]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[1]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:212) Removing redundant signal : slv_din[0]
[EFX-0200 WARNING] (/home/vlad/Documents/level_project/ip/i2c_interface/i2c_interface.v:213) Removing redundant signal : slv_data_out[7]
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Mapping design "level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level_fsm" end (Real time : 1s CPU user time : 0s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_9bd986d2c50c42408599aadc2fe618a0" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pulse_gen_fts_9bd986d2c50c42408599aadc2fe618a0" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0(I2C_FAST_MODE=1,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_mstrslv_ctl_9bd986d2c50c42408599aadc2fe618a0(I2C_FAST_MODE=1,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=1,CLOCK_FREQ=50)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_master_ctl_9bd986d2c50c42408599aadc2fe618a0(DATA_BYTE_WIDTH=8,I2C_FAST_MODE=1,CLOCK_FREQ=50)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_9bd986d2c50c42408599aadc2fe618a0(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,SLAVE_ADDR=84)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_controller_9bd986d2c50c42408599aadc2fe618a0(CLOCK_FREQ=50,DATA_BYTE_WIDTH=8,SLAVE_ADDR=84)" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "i2c_interface" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 46 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "level" end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network clk with 891 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network jtag_inst1_TCK with 559 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1028 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis begin
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s CPU user time : 1s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 354, ed: 1125, lv: 5
[EFX-0000 INFO] ... LUT mapping end (Real time : 2s CPU user time : 2s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n3 with 722 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network n13 with 559 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Top level netlist IO pre-synthesis end (Real time : 2s CPU user time : 3s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 733268KB)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	25
[EFX-0000 INFO] EFX_LUT4        : 	1568
[EFX-0000 INFO] EFX_FF          : 	1281
[EFX-0000 INFO] EFX_RAM_5K      : 	15
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 
