#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Dec 12 13:53:54 2021
# Process ID: 73336
# Current directory: C:/Users/LVCS/Desktop/RISCVCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent76892 C:\Users\LVCS\Desktop\RISCVCPU\RISCVCPU.xpr
# Log file: C:/Users/LVCS/Desktop/RISCVCPU/vivado.log
# Journal file: C:/Users/LVCS/Desktop/RISCVCPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/llq/Desktop/a.o.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd}
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - IO_memory
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - ID_memory
Adding cell -- xilinx.com:module_ref:mem_control:1.0 - mem_control_0
Adding cell -- xilinx.com:module_ref:CPU:1.0 - CPU_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /mem_control_0/rstio(undef) and /IO_memory/rsta(rst)
Successfully read diagram <TOP> from BD file <C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 959.531 ; gain = 97.730
INFO: [Device 21-403] Loading part xc7z020clg400-2
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Coe_File {C:/Users/LVCS/Desktop/a.coe} CONFIG.Fill_Remaining_Memory_Locations {false}] [get_bd_cells ID_memory]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/LVCS/Desktop/a.coe' provided. It will be converted relative to IP Instance files '../../../../../../../a.coe'
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.Coe_File {D:/a.coe}] [get_bd_cells ID_memory]
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
endgroup
save_bd_design
Wrote  : <C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd> 
Wrote  : <C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ui/bd_ccbd7b55.ui> 
reset_run TOP_blk_mem_gen_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
CRITICAL WARNING: [BD 41-1348] Reset pin /mem_control_0/RSTn (associated clock /mem_control_0/CLK) is connected to asynchronous reset source /RSTn_0.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK1.
CRITICAL WARNING: [BD 41-1348] Reset pin /CPU_0/RSTn (associated clock /CPU_0/CLK) is connected to asynchronous reset source /RSTn_0.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK1.
WARNING: [BD 41-927] Following properties on pin /mem_control_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=TOP_processing_system7_0_0_FCLK_CLK1 
WARNING: [BD 41-927] Following properties on pin /CPU_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=TOP_processing_system7_0_0_FCLK_CLK1 
Wrote  : <C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/IO_memory/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/synth/TOP.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/IO_memory/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/sim/TOP.v
VHDL Output written to : C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/hdl/TOP_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block CPU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mem_control_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IO_memory .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
Exporting to file c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/hw_handoff/TOP_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/hw_handoff/TOP_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/synth/TOP_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ID_memory .
Exporting to file C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/hw_handoff/TOP.hwh
Generated Block Design Tcl file C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/hw_handoff/TOP_bd.tcl
Generated Hardware Definition File C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/synth/TOP.hwdef
[Sun Dec 12 13:56:36 2021] Launched TOP_blk_mem_gen_0_1_synth_1, TOP_CPU_0_0_synth_1, TOP_mem_control_0_0_synth_1, synth_1...
Run output will be captured here:
TOP_blk_mem_gen_0_1_synth_1: C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.runs/TOP_blk_mem_gen_0_1_synth_1/runme.log
TOP_CPU_0_0_synth_1: C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.runs/TOP_CPU_0_0_synth_1/runme.log
TOP_mem_control_0_0_synth_1: C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.runs/TOP_mem_control_0_0_synth_1/runme.log
synth_1: C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.runs/synth_1/runme.log
[Sun Dec 12 13:56:36 2021] Launched impl_1...
Run output will be captured here: C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1376.492 ; gain = 157.230
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
update_module_reference TOP_CPU_0_0
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'RSTn' as interface 'RSTn'.
INFO: [IP_Flow 19-4728] Bus Interface 'RSTn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'CLK' as interface 'CLK'.
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'RSTn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd'
INFO: [IP_Flow 19-1972] Upgraded TOP_CPU_0_0 from CPU_v1_0 1.0 to CPU_v1_0 1.0
Wrote  : <C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd> 
update_module_reference TOP_CPU_0_0
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'RSTn' as interface 'RSTn'.
INFO: [IP_Flow 19-4728] Bus Interface 'RSTn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'CLK' as interface 'CLK'.
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'RSTn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd'
INFO: [IP_Flow 19-1972] Upgraded TOP_CPU_0_0 from CPU_v1_0 1.0 to CPU_v1_0 1.0
Wrote  : <C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd> 
regenerate_bd_layout
undo
INFO: [Common 17-17] undo 'regenerate_bd_layout'
save_bd_design
generate_target all [get_files C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd]
CRITICAL WARNING: [BD 41-1348] Reset pin /mem_control_0/RSTn (associated clock /mem_control_0/CLK) is connected to asynchronous reset source /RSTn_0.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK1.
CRITICAL WARNING: [BD 41-1348] Reset pin /CPU_0/RSTn (associated clock /CPU_0/CLK) is connected to asynchronous reset source /RSTn_0.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK1.
WARNING: [BD 41-927] Following properties on pin /mem_control_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=TOP_processing_system7_0_0_FCLK_CLK1 
Wrote  : <C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/IO_memory/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/synth/TOP.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/IO_memory/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/sim/TOP.v
VHDL Output written to : C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/hdl/TOP_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block CPU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mem_control_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IO_memory .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
Exporting to file c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/hw_handoff/TOP_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/hw_handoff/TOP_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/synth/TOP_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ID_memory .
Exporting to file C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/hw_handoff/TOP.hwh
Generated Block Design Tcl file C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/hw_handoff/TOP_bd.tcl
Generated Hardware Definition File C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/synth/TOP.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1501.629 ; gain = 96.227
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd]
launch_runs TOP_CPU_0_0_synth_1
[Sun Dec 12 14:01:56 2021] Launched TOP_CPU_0_0_synth_1...
Run output will be captured here: C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.runs/TOP_CPU_0_0_synth_1/runme.log
wait_on_run TOP_CPU_0_0_synth_1
[Sun Dec 12 14:01:56 2021] Waiting for TOP_CPU_0_0_synth_1 to finish...
[Sun Dec 12 14:02:01 2021] Waiting for TOP_CPU_0_0_synth_1 to finish...
[Sun Dec 12 14:02:06 2021] Waiting for TOP_CPU_0_0_synth_1 to finish...
[Sun Dec 12 14:02:11 2021] Waiting for TOP_CPU_0_0_synth_1 to finish...
[Sun Dec 12 14:02:21 2021] Waiting for TOP_CPU_0_0_synth_1 to finish...
[Sun Dec 12 14:02:31 2021] Waiting for TOP_CPU_0_0_synth_1 to finish...

*** Running vivado
    with args -log TOP_CPU_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_CPU_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TOP_CPU_0_0.tcl -notrace
Command: synth_design -top TOP_CPU_0_0 -part xc7z020clg400-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 65328 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 403.984 ; gain = 104.125
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_CPU_0_0' [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_CPU_0_0/synth/TOP_CPU_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'CPU' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/CPU.v:23]
INFO: [Synth 8-638] synthesizing module 'PCC' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/PCC.v:7]
INFO: [Synth 8-638] synthesizing module 'MUX2' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/MUX2.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX2' (1#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/MUX2.v:23]
INFO: [Synth 8-256] done synthesizing module 'PCC' (2#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/PCC.v:7]
INFO: [Synth 8-638] synthesizing module 'REG_HE_PC' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_HE_PC.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-3848] Net out_f in module/entity REG_HE_PC does not have driver. [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_HE_PC.v:36]
INFO: [Synth 8-256] done synthesizing module 'REG_HE_PC' (3#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_HE_PC.v:23]
WARNING: [Synth 8-350] instance 'PCREG' of module 'REG_HE_PC' requires 9 connections, but only 6 given [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/CPU.v:75]
WARNING: [Synth 8-350] instance 'RI2DC_PC' of module 'REG_HE_PC' requires 9 connections, but only 6 given [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/CPU.v:88]
INFO: [Synth 8-638] synthesizing module 'DC' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/DC.v:39]
INFO: [Synth 8-638] synthesizing module '_MUX8' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/_MUX8.v:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module '_MUX8' (4#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/_MUX8.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX2__parameterized0' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/MUX2.v:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX2__parameterized0' (4#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/MUX2.v:23]
INFO: [Synth 8-638] synthesizing module '_MUX16' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/_MUX16.v:23]
	Parameter WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module '_MUX16' (5#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/_MUX16.v:23]
INFO: [Synth 8-638] synthesizing module '_MUX8__parameterized0' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/_MUX8.v:23]
	Parameter WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module '_MUX8__parameterized0' (5#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/_MUX8.v:23]
INFO: [Synth 8-638] synthesizing module '_MUX8__parameterized1' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/_MUX8.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module '_MUX8__parameterized1' (5#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/_MUX8.v:23]
INFO: [Synth 8-256] done synthesizing module 'DC' (6#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/DC.v:39]
INFO: [Synth 8-638] synthesizing module 'REG_FILE' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v:23]
WARNING: [Synth 8-5788] Register regfile_reg[31] in module REG_FILE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v:57]
WARNING: [Synth 8-5788] Register regfile_reg[30] in module REG_FILE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v:57]
WARNING: [Synth 8-5788] Register regfile_reg[29] in module REG_FILE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v:57]
WARNING: [Synth 8-5788] Register regfile_reg[28] in module REG_FILE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v:57]
WARNING: [Synth 8-5788] Register regfile_reg[27] in module REG_FILE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v:57]
WARNING: [Synth 8-5788] Register regfile_reg[26] in module REG_FILE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v:57]
WARNING: [Synth 8-5788] Register regfile_reg[25] in module REG_FILE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v:57]
WARNING: [Synth 8-5788] Register regfile_reg[24] in module REG_FILE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v:57]
WARNING: [Synth 8-5788] Register regfile_reg[23] in module REG_FILE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v:57]
WARNING: [Synth 8-5788] Register regfile_reg[22] in module REG_FILE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v:57]
WARNING: [Synth 8-5788] Register regfile_reg[21] in module REG_FILE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v:57]
WARNING: [Synth 8-5788] Register regfile_reg[20] in module REG_FILE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v:57]
WARNING: [Synth 8-5788] Register regfile_reg[19] in module REG_FILE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v:57]
WARNING: [Synth 8-5788] Register regfile_reg[18] in module REG_FILE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v:57]
WARNING: [Synth 8-5788] Register regfile_reg[17] in module REG_FILE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v:57]
WARNING: [Synth 8-5788] Register regfile_reg[16] in module REG_FILE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v:57]
WARNING: [Synth 8-5788] Register regfile_reg[15] in module REG_FILE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v:57]
WARNING: [Synth 8-5788] Register regfile_reg[14] in module REG_FILE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v:57]
WARNING: [Synth 8-5788] Register regfile_reg[13] in module REG_FILE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v:57]
WARNING: [Synth 8-5788] Register regfile_reg[12] in module REG_FILE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v:57]
WARNING: [Synth 8-5788] Register regfile_reg[11] in module REG_FILE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v:57]
WARNING: [Synth 8-5788] Register regfile_reg[10] in module REG_FILE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v:57]
WARNING: [Synth 8-5788] Register regfile_reg[1] in module REG_FILE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v:57]
WARNING: [Synth 8-5788] Register regfile_reg[0] in module REG_FILE is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v:57]
INFO: [Synth 8-256] done synthesizing module 'REG_FILE' (7#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v:23]
INFO: [Synth 8-638] synthesizing module 'REG_HE' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_HE.v:23]
	Parameter WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'REG_HE' (8#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_HE.v:23]
INFO: [Synth 8-638] synthesizing module 'REG_HE__parameterized0' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_HE.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'REG_HE__parameterized0' (8#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_HE.v:23]
INFO: [Synth 8-638] synthesizing module 'REG_HE__parameterized1' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_HE.v:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'REG_HE__parameterized1' (8#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_HE.v:23]
INFO: [Synth 8-638] synthesizing module 'EXE' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/EXE.v:17]
INFO: [Synth 8-638] synthesizing module 'MUX16' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/MUX16.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX16' (9#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/MUX16.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX16__parameterized0' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/MUX16.v:23]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX16__parameterized0' (9#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/MUX16.v:23]
INFO: [Synth 8-256] done synthesizing module 'EXE' (10#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/EXE.v:17]
WARNING: [Synth 8-350] instance 'EXE' of module 'EXE' requires 16 connections, but only 14 given [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/CPU.v:187]
INFO: [Synth 8-638] synthesizing module 'REG_HE__parameterized2' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_HE.v:23]
	Parameter WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'REG_HE__parameterized2' (10#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_HE.v:23]
INFO: [Synth 8-638] synthesizing module 'MEM' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/MEM.v:3]
INFO: [Synth 8-638] synthesizing module 'MUX2__parameterized1' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/MUX2.v:23]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX2__parameterized1' (10#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/MUX2.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'A' does not match port width (1) of module 'MUX2__parameterized1' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/MEM.v:33]
INFO: [Synth 8-256] done synthesizing module 'MEM' (11#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/MEM.v:3]
WARNING: [Synth 8-689] width (5) of port connection 'MEM2WB_result_idx' does not match port width (32) of module 'MEM' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/CPU.v:242]
INFO: [Synth 8-638] synthesizing module 'REG_HE__parameterized3' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_HE.v:23]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'REG_HE__parameterized3' (11#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_HE.v:23]
INFO: [Synth 8-638] synthesizing module 'WB' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/WB.v:9]
INFO: [Synth 8-638] synthesizing module 'MUX8' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/MUX8.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX8' (12#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/MUX8.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'D6' does not match port width (32) of module 'MUX8' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/WB.v:40]
INFO: [Synth 8-256] done synthesizing module 'WB' (13#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/WB.v:9]
INFO: [Synth 8-638] synthesizing module 'pipe_control' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/pipe_control.v:3]
WARNING: [Synth 8-3848] Net J_block in module/entity pipe_control does not have driver. [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/pipe_control.v:15]
INFO: [Synth 8-256] done synthesizing module 'pipe_control' (14#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/pipe_control.v:3]
INFO: [Synth 8-256] done synthesizing module 'CPU' (15#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/CPU.v:23]
INFO: [Synth 8-256] done synthesizing module 'TOP_CPU_0_0' (16#1) [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_CPU_0_0/synth/TOP_CPU_0_0.v:57]
WARNING: [Synth 8-3331] design pipe_control has unconnected port J_block
WARNING: [Synth 8-3331] design pipe_control has unconnected port DC_OP0_idx[4]
WARNING: [Synth 8-3331] design pipe_control has unconnected port DC_OP0_idx[3]
WARNING: [Synth 8-3331] design pipe_control has unconnected port DC_OP0_idx[2]
WARNING: [Synth 8-3331] design pipe_control has unconnected port DC_OP0_idx[1]
WARNING: [Synth 8-3331] design pipe_control has unconnected port DC_OP1_idx[4]
WARNING: [Synth 8-3331] design pipe_control has unconnected port DC_OP1_idx[3]
WARNING: [Synth 8-3331] design pipe_control has unconnected port DC_OP1_idx[2]
WARNING: [Synth 8-3331] design pipe_control has unconnected port DC_OP1_idx[1]
WARNING: [Synth 8-3331] design pipe_control has unconnected port EXE_result_idx[4]
WARNING: [Synth 8-3331] design pipe_control has unconnected port EXE_result_idx[3]
WARNING: [Synth 8-3331] design pipe_control has unconnected port EXE_result_idx[2]
WARNING: [Synth 8-3331] design pipe_control has unconnected port EXE_result_idx[1]
WARNING: [Synth 8-3331] design pipe_control has unconnected port MEM_result_idx[4]
WARNING: [Synth 8-3331] design pipe_control has unconnected port MEM_result_idx[3]
WARNING: [Synth 8-3331] design pipe_control has unconnected port MEM_result_idx[2]
WARNING: [Synth 8-3331] design pipe_control has unconnected port MEM_result_idx[1]
WARNING: [Synth 8-3331] design pipe_control has unconnected port WB_result_idx[4]
WARNING: [Synth 8-3331] design pipe_control has unconnected port WB_result_idx[3]
WARNING: [Synth 8-3331] design pipe_control has unconnected port WB_result_idx[2]
WARNING: [Synth 8-3331] design pipe_control has unconnected port WB_result_idx[1]
WARNING: [Synth 8-3331] design pipe_control has unconnected port DC_jtype[3]
WARNING: [Synth 8-3331] design pipe_control has unconnected port DC_jtype[2]
WARNING: [Synth 8-3331] design pipe_control has unconnected port DC_jtype[1]
WARNING: [Synth 8-3331] design pipe_control has unconnected port DC_jtype[0]
WARNING: [Synth 8-3331] design pipe_control has unconnected port EXE_jtype[3]
WARNING: [Synth 8-3331] design pipe_control has unconnected port EXE_jtype[2]
WARNING: [Synth 8-3331] design pipe_control has unconnected port EXE_jtype[1]
WARNING: [Synth 8-3331] design pipe_control has unconnected port EXE_jtype[0]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[31]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[30]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[29]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[28]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[27]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[26]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[25]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[24]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[23]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[22]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[21]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[20]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[19]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[18]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[17]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[16]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[15]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[14]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[13]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[12]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[11]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[10]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[9]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[8]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[7]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[6]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[5]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[4]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[3]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[2]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[1]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[0]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port J_block
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port J_sig
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 456.430 ; gain = 156.570
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 456.430 ; gain = 156.570
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 815.234 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 815.234 ; gain = 515.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 815.234 ; gain = 515.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 815.234 ; gain = 515.375
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "regfile_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[0]" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 815.234 ; gain = 515.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 43    
	               15 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
	  33 Input     32 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MUX2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PCC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module REG_HE_PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MUX2__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module REG_FILE 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	  33 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
Module REG_HE 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module REG_HE__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module REG_HE__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module EXE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module REG_HE__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module MUX2__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module REG_HE__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[31]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[30]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[29]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[28]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[27]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[26]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[25]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[24]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[23]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[22]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[21]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[20]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[19]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[18]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[17]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[16]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[15]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[14]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[13]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[12]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[11]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[10]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[9]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[8]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[7]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[6]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[5]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[4]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[3]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[2]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[1]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port out_f[0]
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port J_block
WARNING: [Synth 8-3331] design REG_HE_PC has unconnected port J_sig
INFO: [Synth 8-3886] merging instance 'inst/DC2EXE0/out_reg[5]' (FDCE) to 'inst/DC2EXE0/out_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/EXE2MEM0/out_reg[5]' (FDCE) to 'inst/EXE2MEM0/out_reg[6]'
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][31]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][30]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][29]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][28]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][27]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][26]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][25]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][24]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][23]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][22]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][21]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][20]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][19]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][18]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][17]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][16]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][15]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][14]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][13]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][12]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][11]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][10]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][9]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][8]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][7]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][6]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][5]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][4]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][3]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][2]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][1]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (regfile_reg[0][0]) is unused and will be removed from module REG_FILE.
WARNING: [Synth 8-3332] Sequential element (EXE2MEM0/out_reg[6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (EXE2MEM0/out_reg[4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (EXE2MEM0/out_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (DC2EXE0/out_reg[6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (DC2EXE0/out_reg[4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (DC2EXE0/out_reg[3]) is unused and will be removed from module CPU.
INFO: [Synth 8-3886] merging instance 'inst/DC2EXE3/out_reg[5]' (FDCE) to 'inst/DC2EXE3/out_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/DC2EXE3/out_reg[6]' (FDCE) to 'inst/DC2EXE3/out_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/DC2EXE3/out_reg[7]' (FDCE) to 'inst/DC2EXE3/out_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/DC2EXE3/out_reg[8]' (FDCE) to 'inst/DC2EXE3/out_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/DC2EXE3/out_reg[9]' (FDCE) to 'inst/DC2EXE3/out_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/DC2EXE3/out_reg[10]' (FDCE) to 'inst/DC2EXE3/out_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/DC2EXE3/out_reg[11]' (FDCE) to 'inst/DC2EXE3/out_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/DC2EXE3/out_reg[12]' (FDCE) to 'inst/DC2EXE3/out_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/DC2EXE3/out_reg[13]' (FDCE) to 'inst/DC2EXE3/out_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/DC2EXE3/out_reg[14]' (FDCE) to 'inst/DC2EXE3/out_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/DC2EXE3/out_reg[15]' (FDCE) to 'inst/DC2EXE3/out_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/DC2EXE3/out_reg[16]' (FDCE) to 'inst/DC2EXE3/out_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/DC2EXE3/out_reg[17]' (FDCE) to 'inst/DC2EXE3/out_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/DC2EXE3/out_reg[18]' (FDCE) to 'inst/DC2EXE3/out_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/DC2EXE3/out_reg[19]' (FDCE) to 'inst/DC2EXE3/out_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/DC2EXE3/out_reg[20]' (FDCE) to 'inst/DC2EXE3/out_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/DC2EXE3/out_reg[21]' (FDCE) to 'inst/DC2EXE3/out_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/DC2EXE3/out_reg[22]' (FDCE) to 'inst/DC2EXE3/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/DC2EXE3/out_reg[23]' (FDCE) to 'inst/DC2EXE3/out_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/DC2EXE3/out_reg[24]' (FDCE) to 'inst/DC2EXE3/out_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/DC2EXE3/out_reg[25]' (FDCE) to 'inst/DC2EXE3/out_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/DC2EXE3/out_reg[26]' (FDCE) to 'inst/DC2EXE3/out_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/DC2EXE3/out_reg[27]' (FDCE) to 'inst/DC2EXE3/out_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/DC2EXE3/out_reg[28]' (FDCE) to 'inst/DC2EXE3/out_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/DC2EXE3/out_reg[29]' (FDCE) to 'inst/DC2EXE3/out_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/DC2EXE3/out_reg[30]' (FDCE) to 'inst/DC2EXE3/out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/DC2EXE3/\out_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/DC2EXE5/out_reg[20]' (FDCE) to 'inst/DC2EXE5/out_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/DC2EXE5/out_reg[21]' (FDCE) to 'inst/DC2EXE5/out_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/DC2EXE5/out_reg[22]' (FDCE) to 'inst/DC2EXE5/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/DC2EXE5/out_reg[23]' (FDCE) to 'inst/DC2EXE5/out_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/DC2EXE5/out_reg[24]' (FDCE) to 'inst/DC2EXE5/out_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/DC2EXE5/out_reg[25]' (FDCE) to 'inst/DC2EXE5/out_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/DC2EXE5/out_reg[26]' (FDCE) to 'inst/DC2EXE5/out_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/DC2EXE5/out_reg[27]' (FDCE) to 'inst/DC2EXE5/out_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/DC2EXE5/out_reg[28]' (FDCE) to 'inst/DC2EXE5/out_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/DC2EXE5/out_reg[29]' (FDCE) to 'inst/DC2EXE5/out_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/DC2EXE5/out_reg[30]' (FDCE) to 'inst/DC2EXE5/out_reg[31]'
WARNING: [Synth 8-3332] Sequential element (out_reg[31]) is unused and will be removed from module REG_HE__parameterized0__3.
WARNING: [Synth 8-3332] Sequential element (out_reg[31]) is unused and will be removed from module REG_HE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (out_reg[30]) is unused and will be removed from module REG_HE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (out_reg[29]) is unused and will be removed from module REG_HE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (out_reg[28]) is unused and will be removed from module REG_HE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (out_reg[27]) is unused and will be removed from module REG_HE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (out_reg[26]) is unused and will be removed from module REG_HE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (out_reg[25]) is unused and will be removed from module REG_HE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (out_reg[24]) is unused and will be removed from module REG_HE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (out_reg[23]) is unused and will be removed from module REG_HE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (out_reg[22]) is unused and will be removed from module REG_HE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (out_reg[21]) is unused and will be removed from module REG_HE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (out_reg[20]) is unused and will be removed from module REG_HE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (out_reg[19]) is unused and will be removed from module REG_HE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (out_reg[18]) is unused and will be removed from module REG_HE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (out_reg[17]) is unused and will be removed from module REG_HE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (out_reg[16]) is unused and will be removed from module REG_HE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (out_reg[15]) is unused and will be removed from module REG_HE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (out_reg[14]) is unused and will be removed from module REG_HE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (out_reg[13]) is unused and will be removed from module REG_HE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (out_reg[12]) is unused and will be removed from module REG_HE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (out_reg[11]) is unused and will be removed from module REG_HE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (out_reg[10]) is unused and will be removed from module REG_HE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (out_reg[9]) is unused and will be removed from module REG_HE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (out_reg[8]) is unused and will be removed from module REG_HE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (out_reg[7]) is unused and will be removed from module REG_HE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (out_reg[6]) is unused and will be removed from module REG_HE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (out_reg[5]) is unused and will be removed from module REG_HE__parameterized0__8.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 815.234 ; gain = 515.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 832.289 ; gain = 532.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 835.324 ; gain = 535.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 877.465 ; gain = 577.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 877.465 ; gain = 577.605
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 877.465 ; gain = 577.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 877.465 ; gain = 577.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 877.465 ; gain = 577.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 877.465 ; gain = 577.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 877.465 ; gain = 577.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    47|
|2     |LUT1   |     7|
|3     |LUT2   |   246|
|4     |LUT3   |   133|
|5     |LUT4   |    64|
|6     |LUT5   |   246|
|7     |LUT6   |   821|
|8     |MUXF7  |   288|
|9     |MUXF8  |   128|
|10    |FDCE   |   572|
|11    |FDPE   |     3|
|12    |FDRE   |   207|
|13    |FDSE   |   529|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+-------------------------+------+
|      |Instance         |Module                   |Cells |
+------+-----------------+-------------------------+------+
|1     |top              |                         |  3291|
|2     |  inst           |CPU                      |  3291|
|3     |    DC2EXE0      |REG_HE                   |   244|
|4     |    DC2EXE1      |REG_HE__parameterized0   |   250|
|5     |    DC2EXE2      |REG_HE__parameterized0_0 |   209|
|6     |    DC2EXE3      |REG_HE__parameterized0_1 |     5|
|7     |    DC2EXE4      |REG_HE__parameterized0_2 |    72|
|8     |    DC2EXE5      |REG_HE__parameterized0_3 |    63|
|9     |    DC2EXE6      |REG_HE__parameterized0_4 |    46|
|10    |    DC2EXE7      |REG_HE__parameterized1   |     5|
|11    |    EXE2MEM0     |REG_HE__parameterized2   |     3|
|12    |    EXE2MEM1     |REG_HE__parameterized0_5 |    32|
|13    |    EXE2MEM2     |REG_HE__parameterized0_6 |     6|
|14    |    EXE2MEM3     |REG_HE__parameterized1_7 |     5|
|15    |    MEM2WB0      |REG_HE__parameterized3   |    69|
|16    |    MEM2WB1      |REG_HE__parameterized0_8 |    32|
|17    |    MEM2WB2      |REG_HE__parameterized1_9 |   125|
|18    |    PCREG        |REG_HE_PC                |   103|
|19    |    REG_FILE     |REG_FILE                 |  1988|
|20    |    RI2DC_PC     |REG_HE_PC_10             |    33|
|21    |    pipe_control |pipe_control             |     1|
+------+-----------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 877.465 ; gain = 577.605
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 100 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 877.465 ; gain = 218.801
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 877.465 ; gain = 577.605
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 463 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
133 Infos, 195 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 877.465 ; gain = 587.836
INFO: [Common 17-1381] The checkpoint 'C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.runs/TOP_CPU_0_0_synth_1/TOP_CPU_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 20 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.runs/TOP_CPU_0_0_synth_1/TOP_CPU_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_CPU_0_0_utilization_synth.rpt -pb TOP_CPU_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 877.465 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec 12 14:02:35 2021...
[Sun Dec 12 14:02:36 2021] TOP_CPU_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:40 . Memory (MB): peak = 1505.934 ; gain = 0.129
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-2
Top: TOP_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1609.934 ; gain = 103.805
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_wrapper' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/hdl/TOP_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/synth/TOP.v:13]
INFO: [Synth 8-638] synthesizing module 'TOP_CPU_0_0' [C:/Users/LVCS/Desktop/RISCVCPU/.Xil/Vivado-73336-LVCS-Air14Plus/realtime/TOP_CPU_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'TOP_CPU_0_0' (1#1) [C:/Users/LVCS/Desktop/RISCVCPU/.Xil/Vivado-73336-LVCS-Air14Plus/realtime/TOP_CPU_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'TOP_blk_mem_gen_0_1' [C:/Users/LVCS/Desktop/RISCVCPU/.Xil/Vivado-73336-LVCS-Air14Plus/realtime/TOP_blk_mem_gen_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'TOP_blk_mem_gen_0_1' (2#1) [C:/Users/LVCS/Desktop/RISCVCPU/.Xil/Vivado-73336-LVCS-Air14Plus/realtime/TOP_blk_mem_gen_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'TOP_blk_mem_gen_1_0' [C:/Users/LVCS/Desktop/RISCVCPU/.Xil/Vivado-73336-LVCS-Air14Plus/realtime/TOP_blk_mem_gen_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'TOP_blk_mem_gen_1_0' (3#1) [C:/Users/LVCS/Desktop/RISCVCPU/.Xil/Vivado-73336-LVCS-Air14Plus/realtime/TOP_blk_mem_gen_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'TOP_axi_bram_ctrl_0_0' [C:/Users/LVCS/Desktop/RISCVCPU/.Xil/Vivado-73336-LVCS-Air14Plus/realtime/TOP_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'TOP_axi_bram_ctrl_0_0' (4#1) [C:/Users/LVCS/Desktop/RISCVCPU/.Xil/Vivado-73336-LVCS-Air14Plus/realtime/TOP_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'TOP_axi_smc_0' [C:/Users/LVCS/Desktop/RISCVCPU/.Xil/Vivado-73336-LVCS-Air14Plus/realtime/TOP_axi_smc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'TOP_axi_smc_0' (5#1) [C:/Users/LVCS/Desktop/RISCVCPU/.Xil/Vivado-73336-LVCS-Air14Plus/realtime/TOP_axi_smc_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_smc' of module 'TOP_axi_smc_0' requires 73 connections, but only 71 given [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/synth/TOP.v:275]
INFO: [Synth 8-638] synthesizing module 'TOP_mem_control_0_0' [C:/Users/LVCS/Desktop/RISCVCPU/.Xil/Vivado-73336-LVCS-Air14Plus/realtime/TOP_mem_control_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'TOP_mem_control_0_0' (6#1) [C:/Users/LVCS/Desktop/RISCVCPU/.Xil/Vivado-73336-LVCS-Air14Plus/realtime/TOP_mem_control_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'TOP_processing_system7_0_0' [C:/Users/LVCS/Desktop/RISCVCPU/.Xil/Vivado-73336-LVCS-Air14Plus/realtime/TOP_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'TOP_processing_system7_0_0' (7#1) [C:/Users/LVCS/Desktop/RISCVCPU/.Xil/Vivado-73336-LVCS-Air14Plus/realtime/TOP_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'TOP_processing_system7_0_0' requires 66 connections, but only 64 given [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/synth/TOP.v:378]
INFO: [Synth 8-638] synthesizing module 'TOP_rst_ps7_0_50M_0' [C:/Users/LVCS/Desktop/RISCVCPU/.Xil/Vivado-73336-LVCS-Air14Plus/realtime/TOP_rst_ps7_0_50M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'TOP_rst_ps7_0_50M_0' (8#1) [C:/Users/LVCS/Desktop/RISCVCPU/.Xil/Vivado-73336-LVCS-Air14Plus/realtime/TOP_rst_ps7_0_50M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_50M' of module 'TOP_rst_ps7_0_50M_0' requires 10 connections, but only 6 given [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/synth/TOP.v:443]
INFO: [Synth 8-256] done synthesizing module 'TOP' (9#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/synth/TOP.v:13]
INFO: [Synth 8-256] done synthesizing module 'TOP_wrapper' (10#1) [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/hdl/TOP_wrapper.v:12]
WARNING: [Synth 8-3331] design TOP has unconnected port CLK_0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1649.660 ; gain = 143.531
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1649.660 ; gain = 143.531
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_CPU_0_0/TOP_CPU_0_0.dcp' for cell 'TOP_i/CPU_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_blk_mem_gen_0_1/TOP_blk_mem_gen_0_1.dcp' for cell 'TOP_i/ID_memory'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_blk_mem_gen_1_0/TOP_blk_mem_gen_1_0.dcp' for cell 'TOP_i/IO_memory'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_bram_ctrl_0_0/TOP_axi_bram_ctrl_0_0.dcp' for cell 'TOP_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/TOP_axi_smc_0.dcp' for cell 'TOP_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_mem_control_0_0/TOP_mem_control_0_0.dcp' for cell 'TOP_i/mem_control_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_processing_system7_0_0/TOP_processing_system7_0_0.dcp' for cell 'TOP_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_rst_ps7_0_50M_0/TOP_rst_ps7_0_50M_0.dcp' for cell 'TOP_i/rst_ps7_0_50M'
INFO: [Netlist 29-17] Analyzing 808 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_processing_system7_0_0/TOP_processing_system7_0_0.xdc] for cell 'TOP_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_processing_system7_0_0/TOP_processing_system7_0_0.xdc] for cell 'TOP_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_processing_system7_0_0/TOP_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_rst_ps7_0_50M_0/TOP_rst_ps7_0_50M_0_board.xdc] for cell 'TOP_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_rst_ps7_0_50M_0/TOP_rst_ps7_0_50M_0_board.xdc] for cell 'TOP_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_rst_ps7_0_50M_0/TOP_rst_ps7_0_50M_0.xdc] for cell 'TOP_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_rst_ps7_0_50M_0/TOP_rst_ps7_0_50M_0.xdc] for cell 'TOP_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_1/bd_ab6f_psr_aclk_0_board.xdc] for cell 'TOP_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_1/bd_ab6f_psr_aclk_0_board.xdc] for cell 'TOP_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_1/bd_ab6f_psr_aclk_0.xdc] for cell 'TOP_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_1/bd_ab6f_psr_aclk_0.xdc] for cell 'TOP_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/constrs_1/new/top.xdc]
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'TOP_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'TOP_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'TOP_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'TOP_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'TOP_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'TOP_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'TOP_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'TOP_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'TOP_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'TOP_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 80 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 80 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1871.172 ; gain = 365.043
37 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1871.172 ; gain = 365.238
open_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Dec 12 14:03:09 2021] Launched synth_1...
Run output will be captured here: C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.runs/synth_1/runme.log
[Sun Dec 12 14:03:09 2021] Launched impl_1...
Run output will be captured here: C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.runs/impl_1/runme.log
update_module_reference TOP_CPU_0_0
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'RSTn' as interface 'RSTn'.
INFO: [IP_Flow 19-4728] Bus Interface 'RSTn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'CLK' as interface 'CLK'.
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'RSTn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd'
INFO: [IP_Flow 19-1972] Upgraded TOP_CPU_0_0 from CPU_v1_0 1.0 to CPU_v1_0 1.0
Wrote  : <C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd> 
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd]
set_property synth_checkpoint_mode None [get_files  C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd]
generate_target all [get_files  C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd]
CRITICAL WARNING: [BD 41-1348] Reset pin /mem_control_0/RSTn (associated clock /mem_control_0/CLK) is connected to asynchronous reset source /RSTn_0.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK1.
CRITICAL WARNING: [BD 41-1348] Reset pin /CPU_0/RSTn (associated clock /CPU_0/CLK) is connected to asynchronous reset source /RSTn_0.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK1.
WARNING: [BD 41-927] Following properties on pin /mem_control_0/CLK have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=TOP_processing_system7_0_0_FCLK_CLK1 
Wrote  : <C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/IO_memory/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/synth/TOP.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/IO_memory/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/sim/TOP.v
VHDL Output written to : C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/hdl/TOP_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block CPU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mem_control_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IO_memory .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
Exporting to file c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/hw_handoff/TOP_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/hw_handoff/TOP_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/synth/TOP_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ID_memory .
Exporting to file C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/hw_handoff/TOP.hwh
Generated Block Design Tcl file C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/hw_handoff/TOP_bd.tcl
Generated Hardware Definition File C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/synth/TOP.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2095.953 ; gain = 62.531
export_ip_user_files -of_objects [get_files C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd] -directory C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files -ipstatic_source_dir C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/modelsim} {questa=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/questa} {riviera=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/riviera} {activehdl=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Dec 12 14:18:54 2021] Launched synth_1...
Run output will be captured here: C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.runs/synth_1/runme.log
[Sun Dec 12 14:18:54 2021] Launched impl_1...
Run output will be captured here: C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.runs/impl_1/runme.log
reset_target all [get_files  C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd]
export_ip_user_files -of_objects  [get_files  C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd] -sync -no_script -force -quiet
generate_target all [get_files  C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd]
INFO: [BD 41-1662] The design 'TOP.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/IO_memory/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/synth/TOP.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/IO_memory/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/sim/TOP.v
VHDL Output written to : C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/hdl/TOP_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block CPU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mem_control_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IO_memory .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
Exporting to file c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/hw_handoff/TOP_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/hw_handoff/TOP_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/synth/TOP_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ID_memory .
Exporting to file C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/hw_handoff/TOP.hwh
Generated Block Design Tcl file C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/hw_handoff/TOP_bd.tcl
Generated Hardware Definition File C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/synth/TOP.hwdef
generate_target: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2260.582 ; gain = 157.480
export_ip_user_files -of_objects [get_files C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd] -directory C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files -ipstatic_source_dir C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/modelsim} {questa=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/questa} {riviera=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/riviera} {activehdl=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Dec 12 14:20:37 2021] Launched synth_1...
Run output will be captured here: C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.runs/synth_1/runme.log
[Sun Dec 12 14:20:37 2021] Launched impl_1...
Run output will be captured here: C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files C:/Users/LVCS/Desktop/a.coe] -no_script -reset -force -quiet
remove_files  C:/Users/LVCS/Desktop/a.coe
export_ip_user_files -of_objects  [get_files C:/Users/llq/Desktop/a.o.coe] -no_script -reset -force -quiet
remove_files  C:/Users/llq/Desktop/a.o.coe
export_ip_user_files -of_objects  [get_files C:/Users/LVCS/Desktop/a.o.coe] -no_script -reset -force -quiet
remove_files  C:/Users/LVCS/Desktop/a.o.coe
update_module_reference TOP_mem_control_0_0
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'RSTn' as interface 'RSTn'.
INFO: [IP_Flow 19-4728] Bus Interface 'RSTn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'CLK' as interface 'CLK'.
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'RSTn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd'
INFO: [IP_Flow 19-1972] Upgraded TOP_mem_control_0_0 from mem_control_v1_0 1.0 to mem_control_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /IO_memory/rsta(rst) and /mem_control_0_upgraded_ipi/rstio(undef)
Wrote  : <C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd> 
update_module_reference TOP_CPU_0_0
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'RSTn' as interface 'RSTn'.
INFO: [IP_Flow 19-4728] Bus Interface 'RSTn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'CLK' as interface 'CLK'.
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'RSTn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd'
INFO: [IP_Flow 19-1972] Upgraded TOP_CPU_0_0 from CPU_v1_0 1.0 to CPU_v1_0 1.0
Wrote  : <C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd> 
reset_target all [get_files  C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd]
export_ip_user_files -of_objects  [get_files  C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd] -sync -no_script -force -quiet
generate_target all [get_files  C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd]
CRITICAL WARNING: [BD 41-1348] Reset pin /mem_control_0/RSTn (associated clock /mem_control_0/CLK) is connected to asynchronous reset source /RSTn_0.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK1.
CRITICAL WARNING: [BD 41-1348] Reset pin /CPU_0/RSTn (associated clock /CPU_0/CLK) is connected to asynchronous reset source /RSTn_0.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK1.
Wrote  : <C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/IO_memory/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/synth/TOP.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/IO_memory/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/sim/TOP.v
VHDL Output written to : C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/hdl/TOP_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block CPU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mem_control_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IO_memory .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
Exporting to file c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/hw_handoff/TOP_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/hw_handoff/TOP_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/ip/TOP_axi_smc_0/bd_0/synth/TOP_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ID_memory .
Exporting to file C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/hw_handoff/TOP.hwh
Generated Block Design Tcl file C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/hw_handoff/TOP_bd.tcl
Generated Hardware Definition File C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/synth/TOP.hwdef
generate_target: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2374.352 ; gain = 109.289
export_ip_user_files -of_objects [get_files C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd] -directory C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files -ipstatic_source_dir C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/modelsim} {questa=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/questa} {riviera=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/riviera} {activehdl=C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Dec 12 14:23:05 2021] Launched synth_1...
Run output will be captured here: C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.runs/synth_1/runme.log
[Sun Dec 12 14:23:05 2021] Launched impl_1...
Run output will be captured here: C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 753 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/LVCS/Desktop/RISCVCPU/.Xil/Vivado-73336-LVCS-Air14Plus/dcp29/TOP_wrapper_board.xdc]
Finished Parsing XDC File [C:/Users/LVCS/Desktop/RISCVCPU/.Xil/Vivado-73336-LVCS-Air14Plus/dcp29/TOP_wrapper_board.xdc]
Parsing XDC File [C:/Users/LVCS/Desktop/RISCVCPU/.Xil/Vivado-73336-LVCS-Air14Plus/dcp29/TOP_wrapper_early.xdc]
Finished Parsing XDC File [C:/Users/LVCS/Desktop/RISCVCPU/.Xil/Vivado-73336-LVCS-Air14Plus/dcp29/TOP_wrapper_early.xdc]
Parsing XDC File [C:/Users/LVCS/Desktop/RISCVCPU/.Xil/Vivado-73336-LVCS-Air14Plus/dcp29/TOP_wrapper.xdc]
Finished Parsing XDC File [C:/Users/LVCS/Desktop/RISCVCPU/.Xil/Vivado-73336-LVCS-Air14Plus/dcp29/TOP_wrapper.xdc]
Parsing XDC File [C:/Users/LVCS/Desktop/RISCVCPU/.Xil/Vivado-73336-LVCS-Air14Plus/dcp29/TOP_wrapper_late.xdc]
Finished Parsing XDC File [C:/Users/LVCS/Desktop/RISCVCPU/.Xil/Vivado-73336-LVCS-Air14Plus/dcp29/TOP_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.657 . Memory (MB): peak = 2542.680 ; gain = 9.152
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.657 . Memory (MB): peak = 2542.680 ; gain = 9.152
Generating merged BMM file for the design top 'TOP_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 25 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 25 instances

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2617.191 ; gain = 232.262
file copy -force C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.runs/impl_1/TOP_wrapper.sysdef C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sdk/TOP_wrapper.hdf

launch_sdk -workspace C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sdk -hwspec C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sdk/TOP_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sdk -hwspec C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sdk/TOP_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_simulation
Generating merged BMM file for the design top 'testbench'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'testbench'...
Generating merged BMM file for the design top 'testbench'...
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sim/sim_1/behav/xsim/a.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sim/sim_1/behav/xsim/TOP_blk_mem_gen_0_1.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L processing_system7_vip_v1_0_3 -L xil_defaultlib -L xilinx_vip -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/DC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/EXE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/MUX16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/MUX2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/MUX8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/PCC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_FILE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_FILE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_HE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_HE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/REG_HE_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_HE_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/_MUX16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _MUX16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/_MUX8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _MUX8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/pipe_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/mem_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/bd/TOP/ip/TOP_CPU_0_0/sim/TOP_CPU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_CPU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/bd/TOP/ip/TOP_mem_control_0_0/sim/TOP_mem_control_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_mem_control_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/bd/TOP/ip/TOP_blk_mem_gen_1_0/sim/TOP_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/bd/TOP/ip/TOP_processing_system7_0_0/sim/TOP_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_5/sim/bd_ab6f_s00a2s_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ab6f_s00a2s_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_11/sim/bd_ab6f_m00s2a_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ab6f_m00s2a_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_12/sim/bd_ab6f_m00e_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ab6f_m00e_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_6/sim/bd_ab6f_sarn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ab6f_sarn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_7/sim/bd_ab6f_srn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ab6f_srn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_8/sim/bd_ab6f_sawn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ab6f_sawn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_9/sim/bd_ab6f_swn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ab6f_swn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_10/sim/bd_ab6f_sbn_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ab6f_sbn_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_2/sim/bd_ab6f_s00mmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ab6f_s00mmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_3/sim/bd_ab6f_s00tr_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ab6f_s00tr_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_4/sim/bd_ab6f_s00sic_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ab6f_s00sic_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_0/sim/bd_ab6f_one_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ab6f_one_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/bd/TOP/ip/TOP_axi_smc_0/bd_0/sim/bd_ab6f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_ab6f
INFO: [VRFC 10-311] analyzing module clk_map_imp_1LCUJPM
INFO: [VRFC 10-311] analyzing module m00_exit_pipeline_imp_F0D1G1
INFO: [VRFC 10-311] analyzing module s00_entry_pipeline_imp_1E9VD02
INFO: [VRFC 10-311] analyzing module s00_nodes_imp_18JIGZS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/bd/TOP/ip/TOP_axi_smc_0/sim/TOP_axi_smc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_axi_smc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/bd/TOP/ip/TOP_blk_mem_gen_0_1/sim/TOP_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/bd/TOP/sim/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/hdl/TOP_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/bd/TOP/ip/TOP_axi_bram_ctrl_0_0/sim/TOP_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TOP_axi_bram_ctrl_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/bd/TOP/ip/TOP_rst_ps7_0_50M_0/sim/TOP_rst_ps7_0_50M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TOP_rst_ps7_0_50M_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.ip_user_files/bd/TOP/ip/TOP_axi_smc_0/bd_0/ip/ip_1/sim/bd_ab6f_psr_aclk_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bd_ab6f_psr_aclk_0
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 59f54633cabf488fb8d233ad092d7d16 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_1 -L blk_mem_gen_v8_3_6 -L axi_bram_ctrl_v4_0_13 -L axi_infrastructure_v1_1_0 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L processing_system7_vip_v1_0_3 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_12 -L xlconstant_v1_1_3 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port sel13 [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/DC.v:147]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 32 for port MEM2WB_result_idx [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/CPU.v:242]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port A [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/MEM.v:29]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port A [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/MEM.v:33]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port D6 [C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/imports/new/WB.v:37]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 6 for port m_axi_bid [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4598]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 6 for port m_axi_rid [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4616]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 6 for port m_axi_bid [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6554]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 6 for port m_axi_rid [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6572]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 64 for port m_axi_rdata [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6573]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 64 for port m_axi_rdata [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:4617]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
WARNING: [VRFC 10-597] element index 1 into s_axi_arid is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/sc_si_converter_v1_0/hdl/sc_si_converter_v1_0_vl_rfs.sv:3106]
WARNING: [VRFC 10-597] element index 1 into m_axi_rid is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/sc_si_converter_v1_0/hdl/sc_si_converter_v1_0_vl_rfs.sv:3155]
Completed static elaboration
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4703 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4706 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4712 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4715 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4721 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4724 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4730 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4733 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4739 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4742 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4748 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4751 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4757 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4760 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4766 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4769 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4775 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4778 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4784 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4789 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4795 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4798 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4804 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4807 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4815 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4820 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4826 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4831 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4837 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4842 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4848 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4853 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4859 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4864 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4871 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4876 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4882 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4887 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4893 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4898 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4904 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4909 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4915 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4920 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4926 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4931 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4937 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4942 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4948 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4953 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4959 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4964 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4970 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4975 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4981 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4986 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4992 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4997 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5003 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5008 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5014 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5019 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5025 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5030 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5036 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5041 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5047 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5052 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5058 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5063 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5069 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5074 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5080 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5085 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5091 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5096 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5102 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5107 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4703 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4706 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4712 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4715 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4721 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4724 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4730 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4733 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4739 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4742 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4748 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4751 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4757 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4760 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4766 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4769 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4775 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4778 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4784 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4789 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4795 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4798 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4804 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4807 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4815 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4820 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4826 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4831 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4837 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4842 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4848 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4853 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4859 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4864 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4871 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4876 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4882 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4887 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4893 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4898 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4904 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4909 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4915 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4920 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4926 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4931 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4937 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4942 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4948 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4953 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4959 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4964 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4970 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4975 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4981 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4986 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4992 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4997 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5003 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5008 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5014 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5019 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5025 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5030 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5036 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5041 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5047 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5052 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5058 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5063 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5069 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5074 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5080 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5085 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5091 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5096 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5102 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5107 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4703 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4706 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4712 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4715 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4721 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4724 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4730 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4733 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4739 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4742 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4748 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4751 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4757 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4760 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4766 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4769 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4775 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4778 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4784 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4789 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4795 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4798 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4804 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4807 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4815 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4820 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4826 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4831 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4837 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4842 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4848 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4853 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4859 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4864 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4871 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4876 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4882 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4887 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4893 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4898 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4904 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4909 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4915 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4920 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4926 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4931 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4937 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4942 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4948 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4953 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4959 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4964 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4970 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4975 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4981 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4986 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4992 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4997 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5003 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5008 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5014 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5019 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5025 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5030 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5036 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5041 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5047 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5052 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5058 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5063 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5069 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5074 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5080 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5085 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5091 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5096 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5102 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5107 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4703 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4706 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4712 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4715 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4721 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4724 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4730 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4733 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4739 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4742 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4748 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4751 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4757 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4760 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4766 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4769 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4775 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4778 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4784 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4789 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4795 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4798 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4804 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4807 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4815 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4820 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4826 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4831 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4837 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4842 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4848 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4853 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4859 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4864 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4871 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4876 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4882 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4887 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4893 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4898 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4904 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4909 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4915 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4920 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4926 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4931 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4937 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4942 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4948 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4953 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4959 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4964 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4970 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4975 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4981 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4986 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4992 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 4997 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5003 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5008 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5014 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5019 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5025 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5030 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5036 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5041 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5047 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5052 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5058 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5063 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5069 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5074 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5080 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5085 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5091 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5096 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5102 : The "System Verilog Property Declaration" is not supported yet for simulation. The statement will be ignored.
WARNING: [XSIM 43-4127] File "/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" Line 5107 : The "System Verilog Assertion" is not supported yet for simulation. The statement will be ignored.
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_0_13.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.PCC
Compiling module xil_defaultlib.REG_HE_PC
Compiling module xil_defaultlib._MUX8(WIDTH=5)
Compiling module xil_defaultlib.MUX2(WIDTH=5)
Compiling module xil_defaultlib._MUX16(WIDTH=15)
Compiling module xil_defaultlib._MUX8(WIDTH=15)
Compiling module xil_defaultlib._MUX8
Compiling module xil_defaultlib.DC
Compiling module xil_defaultlib.REG_FILE
Compiling module xil_defaultlib.REG_HE(WIDTH=15)
Compiling module xil_defaultlib.REG_HE
Compiling module xil_defaultlib.REG_HE(WIDTH=5)
Compiling module xil_defaultlib.MUX16
Compiling module xil_defaultlib.MUX16(WIDTH=1)
Compiling module xil_defaultlib.EXE
Compiling module xil_defaultlib.REG_HE(WIDTH=7)
Compiling module xil_defaultlib.MUX2(WIDTH=4)
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.REG_HE(WIDTH=3)
Compiling module xil_defaultlib.MUX8
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.pipe_control
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.TOP_CPU_0_0
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.TOP_blk_mem_gen_0_1
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.TOP_blk_mem_gen_1_0
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_13.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_13.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_0_13.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_13.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_13.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_13.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_13.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_0_13.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture top_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.TOP_axi_bram_ctrl_0_0 [top_axi_bram_ctrl_0_0_default]
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.bd_ab6f_one_0
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture bd_ab6f_psr_aclk_0_arch of entity xil_defaultlib.bd_ab6f_psr_aclk_0 [bd_ab6f_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_1LCUJPM
Compiling module smartconnect_v1_0.sc_exit_v1_0_6_splitter(C_RDATA_...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_srl_rtl_default
Compiling module smartconnect_v1_0.sc_util_v1_0_2_axic_reg_srl_fifo...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_axic_reg_srl_fifo...
Compiling module smartconnect_v1_0.sc_exit_v1_0_6_exit(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_axi2vector(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_vector2axi(C_ADDR...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_axi_reg_stall(C_R...
Compiling module smartconnect_v1_0.sc_exit_v1_0_6_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_ab6f_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_F0D1G1
Compiling module smartconnect_v1_0.sc_sc2axi_v1_0_5_top(C_AXI_ADDR_...
Compiling module xil_defaultlib.bd_ab6f_m00s2a_0
Compiling module smartconnect_v1_0.sc_axi2sc_v1_0_5_top(C_AXI_ID_WI...
Compiling module xil_defaultlib.bd_ab6f_s00a2s_0
Compiling module smartconnect_v1_0.sc_mmu_v1_0_5_addr_decoder(C_FAM...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_5_decerr_slave(C_AXI...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_axi2vector(C_ID_W...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_axi2vector(C_ID_W...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_vector2axi(C_ID_W...
Compiling module smartconnect_v1_0.sc_mmu_v1_0_5_top(C_FAMILY="zynq...
Compiling module xil_defaultlib.bd_ab6f_s00mmu_0
Compiling module smartconnect_v1_0.sc_util_v1_0_2_axic_reg_srl_fifo...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_axic_reg_srl_fifo...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_5_offset_fi...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_axic_reg_srl_fifo...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_5_offset_fi...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_axi2vector(C_ID_W...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_vector2axi(C_RDAT...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_5_wrap_narr...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_axic_reg_srl_fifo...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_axi_reg_stall_def...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_5_splitter(...
Compiling module smartconnect_v1_0.sc_si_converter_v1_0_5_top(C_LIM...
Compiling module xil_defaultlib.bd_ab6f_s00sic_0
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_6_...
Compiling module smartconnect_v1_0.sc_transaction_regulator_v1_0_6_...
Compiling module xil_defaultlib.bd_ab6f_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_1E9VD02
Compiling module smartconnect_v1_0.sc_util_v1_0_2_axic_register_sli...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_pipeline_default
Compiling module smartconnect_v1_0.sc_node_v1_0_7_si_handler(C_NUM_...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_pipeline(C_DEPTH=...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_counter_default
Compiling module smartconnect_v1_0.sc_node_v1_0_7_ingress(C_PAYLD_W...
Compiling module smartconnect_v1_0.sc_node_v1_0_7_reg_slice3(C_PAYL...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=49...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_counter(C_WIDTH=6...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_counter(C_WIDTH=6...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_xpm_memory_fifo(C...
Compiling module smartconnect_v1_0.sc_node_v1_0_7_fifo(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_node_v1_0_7_egress(C_NODE_PAY...
Compiling module smartconnect_v1_0.sc_node_v1_0_7_mi_handler(C_NUM_...
Compiling module smartconnect_v1_0.sc_node_v1_0_7_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_ab6f_sarn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_7_si_handler(C_NUM_...
Compiling module smartconnect_v1_0.sc_node_v1_0_7_ingress(C_PAYLD_W...
Compiling module smartconnect_v1_0.sc_node_v1_0_7_egress(C_NODE_PAY...
Compiling module smartconnect_v1_0.sc_node_v1_0_7_mi_handler(C_NUM_...
Compiling module smartconnect_v1_0.sc_node_v1_0_7_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_ab6f_sawn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_7_si_handler(C_NUM_...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_7_ingress(C_PAYLD_W...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=73...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_xpm_memory_fifo(C...
Compiling module smartconnect_v1_0.sc_node_v1_0_7_fifo(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_node_v1_0_7_egress(C_NODE_PAY...
Compiling module smartconnect_v1_0.sc_node_v1_0_7_mi_handler(C_NUM_...
Compiling module smartconnect_v1_0.sc_node_v1_0_7_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_ab6f_sbn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_7_si_handler(C_NUM_...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_7_ingress(C_PAYLD_W...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=22...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_xpm_memory_fifo(C...
Compiling module smartconnect_v1_0.sc_node_v1_0_7_fifo(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_node_v1_0_7_egress(C_NODE_PAY...
Compiling module smartconnect_v1_0.sc_node_v1_0_7_mi_handler(C_NUM_...
Compiling module smartconnect_v1_0.sc_node_v1_0_7_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_ab6f_srn_0
Compiling module smartconnect_v1_0.sc_node_v1_0_7_si_handler(C_NUM_...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_pipeline(C_DWIDTH...
Compiling module smartconnect_v1_0.sc_node_v1_0_7_ingress(C_PAYLD_W...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=22...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_xpm_memory_fifo(C...
Compiling module smartconnect_v1_0.sc_node_v1_0_7_fifo(C_FAMILY="zy...
Compiling module smartconnect_v1_0.sc_node_v1_0_7_egress(C_NODE_PAY...
Compiling module smartconnect_v1_0.sc_node_v1_0_7_mi_handler(C_NUM_...
Compiling module smartconnect_v1_0.sc_node_v1_0_7_top(C_FAMILY="zyn...
Compiling module xil_defaultlib.bd_ab6f_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_18JIGZS
Compiling module xil_defaultlib.bd_ab6f
Compiling module xil_defaultlib.TOP_axi_smc_0
Compiling module xil_defaultlib.REG_HE(WIDTH=1)
Compiling module xil_defaultlib.mem_control
Compiling module xil_defaultlib.TOP_mem_control_0_0
Compiling module processing_system7_vip_v1_0_3.processing_system7_vip_v1_0_3_ge...
Compiling module processing_system7_vip_v1_0_3.processing_system7_vip_v1_0_3_ge...
Compiling module processing_system7_vip_v1_0_3.processing_system7_vip_v1_0_3_ar...
Compiling module processing_system7_vip_v1_0_3.processing_system7_vip_v1_0_3_ar...
Compiling module processing_system7_vip_v1_0_3.processing_system7_vip_v1_0_3_fm...
Compiling module processing_system7_vip_v1_0_3.processing_system7_vip_v1_0_3_ar...
Compiling module processing_system7_vip_v1_0_3.processing_system7_vip_v1_0_3_ar...
Compiling module processing_system7_vip_v1_0_3.processing_system7_vip_v1_0_3_ar...
Compiling module processing_system7_vip_v1_0_3.processing_system7_vip_v1_0_3_ar...
Compiling module processing_system7_vip_v1_0_3.processing_system7_vip_v1_0_3_ss...
Compiling module processing_system7_vip_v1_0_3.processing_system7_vip_v1_0_3_in...
Compiling module processing_system7_vip_v1_0_3.processing_system7_vip_v1_0_3_sp...
Compiling module processing_system7_vip_v1_0_3.processing_system7_vip_v1_0_3_dd...
Compiling module processing_system7_vip_v1_0_3.processing_system7_vip_v1_0_3_oc...
Compiling module processing_system7_vip_v1_0_3.processing_system7_vip_v1_0_3_oc...
Compiling module processing_system7_vip_v1_0_3.processing_system7_vip_v1_0_3_re...
Compiling module processing_system7_vip_v1_0_3.processing_system7_vip_v1_0_3_re...
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_srl_rtl(C_A_WIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_axic_reg_srl_fifo...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_thre...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_syn_...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_axi4...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_syn_...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_syn_...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_core...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_repo...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_top(...
Compiling module axi_vip_v1_1_1.axi_vip_v1_1_1_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_3.processing_system7_vip_v1_0_3_ax...
Compiling module processing_system7_vip_v1_0_3.processing_system7_vip_v1_0_3_ax...
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_srl_rtl(C_A_WIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_axic_reg_srl_fifo...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_thre...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_axi4...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_syn_...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_core...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_repo...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_top(...
Compiling module axi_vip_v1_1_1.axi_vip_v1_1_1_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_3.processing_system7_vip_v1_0_3_ax...
Compiling module processing_system7_vip_v1_0_3.processing_system7_vip_v1_0_3_ax...
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_axi4...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_syn_...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_core...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_repo...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_top(...
Compiling module axi_vip_v1_1_1.axi_vip_v1_1_1_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_3.processing_system7_vip_v1_0_3_in...
Compiling module processing_system7_vip_v1_0_3.processing_system7_vip_v1_0_3_in...
Compiling module processing_system7_vip_v1_0_3.processing_system7_vip_v1_0_3_af...
Compiling module processing_system7_vip_v1_0_3.processing_system7_vip_v1_0_3_af...
Compiling module processing_system7_vip_v1_0_3.processing_system7_vip_v1_0_3_af...
Compiling module processing_system7_vip_v1_0_3.processing_system7_vip_v1_0_3_af...
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_onehot_to_binary(...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_srl_rtl(C_A_WIDTH...
Compiling module smartconnect_v1_0.sc_util_v1_0_2_axic_reg_srl_fifo...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_thre...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_axi4...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_core...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_repo...
Compiling module axi_protocol_checker_v2_0_1.axi_protocol_checker_v2_0_1_top(...
Compiling module axi_vip_v1_1_1.axi_vip_v1_1_1_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_3.processing_system7_vip_v1_0_3_ax...
Compiling module processing_system7_vip_v1_0_3.processing_system7_vip_v1_0_3(C_...
Compiling module xil_defaultlib.TOP_processing_system7_0_0
Compiling architecture imp of entity proc_sys_reset_v5_0_12.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_12.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture top_rst_ps7_0_50m_0_arch of entity xil_defaultlib.TOP_rst_ps7_0_50M_0 [top_rst_ps7_0_50m_0_default]
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TOP_wrapper
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Compiling package smartconnect_v1_0.sc_util_v1_0_2_pkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 3115.195 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '35' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/LVCS/Desktop/RISCVCPU/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/LVCS/Desktop/RISCVCPU/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.Tw.TOP_i.ID_memory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module testbench.Tw.TOP_i.IO_memory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
XilinxAXIVIP: Found at Path: testbench.Tw.TOP_i.processing_system7_0.inst.M_AXI_GP0.master
[0] : *ZYNQ_VIP_INFO : M_AXI_GP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: testbench.Tw.TOP_i.processing_system7_0.inst.M_AXI_GP1.master
[0] : *ZYNQ_VIP_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.Tw.TOP_i.processing_system7_0.inst.S_AXI_GP0.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.Tw.TOP_i.processing_system7_0.inst.S_AXI_GP1.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.Tw.TOP_i.processing_system7_0.inst.S_AXI_HP0.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.Tw.TOP_i.processing_system7_0.inst.S_AXI_HP1.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.Tw.TOP_i.processing_system7_0.inst.S_AXI_HP2.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.Tw.TOP_i.processing_system7_0.inst.S_AXI_HP3.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP3 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.Tw.TOP_i.processing_system7_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_ACP : Port is DISABLED.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:44 . Memory (MB): peak = 3208.207 ; gain = 93.012
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.Tw.TOP_i.ID_memory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module testbench.Tw.TOP_i.IO_memory.inst.native_mem_mapped_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
XilinxAXIVIP: Found at Path: testbench.Tw.TOP_i.processing_system7_0.inst.M_AXI_GP0.master
[0] : *ZYNQ_VIP_INFO : M_AXI_GP0 : Port is ENABLED.
XilinxAXIVIP: Found at Path: testbench.Tw.TOP_i.processing_system7_0.inst.M_AXI_GP1.master
[0] : *ZYNQ_VIP_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.Tw.TOP_i.processing_system7_0.inst.S_AXI_GP0.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.Tw.TOP_i.processing_system7_0.inst.S_AXI_GP1.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.Tw.TOP_i.processing_system7_0.inst.S_AXI_HP0.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.Tw.TOP_i.processing_system7_0.inst.S_AXI_HP1.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.Tw.TOP_i.processing_system7_0.inst.S_AXI_HP2.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP2 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.Tw.TOP_i.processing_system7_0.inst.S_AXI_HP3.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP3 : Port is DISABLED.
XilinxAXIVIP: Found at Path: testbench.Tw.TOP_i.processing_system7_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_ACP : Port is DISABLED.
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run all
WARNING: [Simulator 45-29] Cannot open source file /wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv: file does not exist.
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3259.043 ; gain = 7.312
save_wave_config {C:/Users/LVCS/Desktop/RISCVCPU/testbench_behav.wcfg}
save_wave_config {C:/Users/LVCS/Desktop/RISCVCPU/testbench_behav.wcfg}
save_wave_config {C:/Users/LVCS/Desktop/RISCVCPU/testbench_behav.wcfg}
save_wave_config {C:/Users/LVCS/Desktop/RISCVCPU/testbench_behav.wcfg}
open_bd_design {C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd}
update_module_reference TOP_CPU_0_0
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'RSTn' as interface 'RSTn'.
INFO: [IP_Flow 19-4728] Bus Interface 'RSTn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'CLK' as interface 'CLK'.
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'RSTn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd'
INFO: [IP_Flow 19-1972] Upgraded TOP_CPU_0_0 from CPU_v1_0 1.0 to CPU_v1_0 1.0
Wrote  : <C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd> 
update_module_reference TOP_mem_control_0_0
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'RSTn' as interface 'RSTn'.
INFO: [IP_Flow 19-4728] Bus Interface 'RSTn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'CLK' as interface 'CLK'.
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'RSTn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd'
INFO: [IP_Flow 19-1972] Upgraded TOP_mem_control_0_0 from mem_control_v1_0 1.0 to mem_control_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /IO_memory/rsta(rst) and /mem_control_0_upgraded_ipi/rstio(undef)
Wrote  : <C:/Users/LVCS/Desktop/RISCVCPU/RISCVCPU.srcs/sources_1/bd/TOP/TOP.bd> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 12 16:03:32 2021...
