# End time: 16:41:31 on Feb 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 25
# vsim -modelsimini C:/Users/mgann/Xilinix_Projects/svpwm_PL/vunit_tests/vunit_out/modelsim/modelsim.ini -wlf C:/Users/mgann/Xilinix_Projects/svpwm_PL/vunit_tests/vunit_out/test_output/testbench_lib.firing_time_generator_vunit_tb.s667a4baea525cd9cde9ba2ae7b44d612c0600ba2/modelsim/vsim.wlf -quiet -t ps -onfinish stop testbench_lib.firing_time_generator_vunit_tb(tb) -L vunit_lib -L design_lib -L testbench_lib -g/firing_time_generator_vunit_tb/runner_cfg="active python runner : true,enabled_test_cases : single_calculation_check,output path : C::/Users/mgann/Xilinix_Projects/svpwm_PL/vunit_tests/vunit_out/test_output/testbench_lib.firing_time_generator_vunit_tb.s667a4baea525cd9cde9ba2ae7b44d612c0600ba2/,tb path : C::/Users/mgann/Xilinix_Projects/svpwm_PL/vunit_tests/test_benches/,use_color : true" 
# Start time: 16:41:32 on Feb 06,2022
# ** Warning: (vsim-1425) C:/Users/mgann/Xilinix_Projects/svpwm_PL/vunit_tests/vunit_out/preprocessed/testbench_lib/firing_time_generator_vunit_tb.vhd(107): Absolute pathname for a VHDL external name does not start
# with an entity name that is a design root. Instead, an object with the name 'firing_time_generator_tb_inst'
# was found in the scope of design root 'firing_time_generator_vunit_tb'. This object was used as the starting
# point of the external name.
#    Time: 0 ps  Iteration: 0  Instance: /firing_time_generator_vunit_tb File: C:/Users/mgann/Xilinix_Projects/svpwm_PL/vunit_tests/vunit_out/preprocessed/testbench_lib/firing_time_generator_vunit_tb.vhd
# ** Warning: (vsim-1425) C:/Users/mgann/Xilinix_Projects/svpwm_PL/vunit_tests/vunit_out/preprocessed/testbench_lib/firing_time_generator_vunit_tb.vhd(110): Absolute pathname for a VHDL external name does not start
# with an entity name that is a design root. Instead, an object with the name 'firing_time_generator_tb_inst'
# was found in the scope of design root 'firing_time_generator_vunit_tb'. This object was used as the starting
# point of the external name.
#    Time: 0 ps  Iteration: 0  Instance: /firing_time_generator_vunit_tb File: C:/Users/mgann/Xilinix_Projects/svpwm_PL/vunit_tests/vunit_out/preprocessed/testbench_lib/firing_time_generator_vunit_tb.vhd
# ** Warning: (vsim-1425) C:/Users/mgann/Xilinix_Projects/svpwm_PL/vunit_tests/vunit_out/preprocessed/testbench_lib/firing_time_generator_vunit_tb.vhd(107): Absolute pathname for a VHDL external name does not start
# with an entity name that is a design root. Instead, an object with the name 'firing_time_generator_tb_inst'
# was found in the scope of design root 'firing_time_generator_vunit_tb'. This object was used as the starting
# point of the external name.
#    Time: 0 ps  Iteration: 0  Instance: /firing_time_generator_vunit_tb File: C:/Users/mgann/Xilinix_Projects/svpwm_PL/vunit_tests/vunit_out/preprocessed/testbench_lib/firing_time_generator_vunit_tb.vhd
# ** Warning: (vsim-8523) Cannot reference the signal "/firing_time_generator_vunit_tb/firing_time_generator_tb_inst/sim_Sector" before it has been elaborated.
#    Time: 0 ps  Iteration: 0  Instance: /firing_time_generator_vunit_tb File: C:/Users/mgann/Xilinix_Projects/svpwm_PL/vunit_tests/vunit_out/preprocessed/testbench_lib/firing_time_generator_vunit_tb.vhd
# ** Warning: (vsim-1425) C:/Users/mgann/Xilinix_Projects/svpwm_PL/vunit_tests/vunit_out/preprocessed/testbench_lib/firing_time_generator_vunit_tb.vhd(110): Absolute pathname for a VHDL external name does not start
# with an entity name that is a design root. Instead, an object with the name 'firing_time_generator_tb_inst'
# was found in the scope of design root 'firing_time_generator_vunit_tb'. This object was used as the starting
# point of the external name.
#    Time: 0 ps  Iteration: 0  Instance: /firing_time_generator_vunit_tb File: C:/Users/mgann/Xilinix_Projects/svpwm_PL/vunit_tests/vunit_out/preprocessed/testbench_lib/firing_time_generator_vunit_tb.vhd
# ** Warning: (vsim-8523) Cannot reference the signal "/firing_time_generator_vunit_tb/firing_time_generator_tb_inst/state" before it has been elaborated.
#    Time: 0 ps  Iteration: 0  Instance: /firing_time_generator_vunit_tb File: C:/Users/mgann/Xilinix_Projects/svpwm_PL/vunit_tests/vunit_out/preprocessed/testbench_lib/firing_time_generator_vunit_tb.vhd
# ** Warning: Design size of 21994 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
#             0 ps - default              -    INFO - -------------------------------------------------------------------------------- (firing_time_generator_vunit_tb.vhd:231)
#             0 ps - default              -    INFO - TEST CASE: single_calculation_check (firing_time_generator_vunit_tb.vhd:232)
#             0 ps - default              -    INFO - -------------------------------------------------------------------------------- (firing_time_generator_vunit_tb.vhd:233)
# Break in Subprogram stop at C:/Python310/Lib/site-packages/vunit_hdl-4.6.1rc0-py3.10.egg/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at C:/Python310/Lib/site-packages/vunit_hdl-4.6.1rc0-py3.10.egg/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
