Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Dec  7 13:29:34 2021
| Host         : DESKTOP-2VTSK6A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file siren_timing_summary_routed.rpt -pb siren_timing_summary_routed.pb -rpx siren_timing_summary_routed.rpx -warn_on_violation
| Design       : siren
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    74          
TIMING-18  Warning           Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (74)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (74)
5. checking no_input_delay (9)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (74)
-------------------------
 There are 28 register/latch pins with no clock driven by root clock pin: tcount_reg[19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tcount_reg[4]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: tcount_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (74)
-------------------------------------------------
 There are 74 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.836        0.000                      0                   22        0.206        0.000                      0                   22        9.500        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk_50MHz  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50MHz          15.836        0.000                      0                   22        0.206        0.000                      0                   22        9.500        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz
  To Clock:  clk_50MHz

Setup :            0  Failing Endpoints,  Worst Slack       15.836ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.836ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 1.674ns (40.183%)  route 2.492ns (59.817%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 24.927 - 20.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.625     5.228    clk_50MHz_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  tcount_reg[9]/Q
                         net (fo=3, routed)           0.721     6.404    dac_LRCK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.500 r  dac_LRCK_OBUF_BUFG_inst/O
                         net (fo=32, routed)          1.771     8.272    dac_LRCK_OBUF_BUFG
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.946 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.946    tcount_reg[8]_i_1_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.060 r  tcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.060    tcount_reg[12]_i_1_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.394 r  tcount_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.394    tcount_reg[16]_i_1_n_6
    SLICE_X53Y96         FDRE                                         r  tcount_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.504    24.927    clk_50MHz_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  tcount_reg[17]/C
                         clock pessimism              0.276    25.203    
                         clock uncertainty           -0.035    25.167    
    SLICE_X53Y96         FDRE (Setup_fdre_C_D)        0.062    25.229    tcount_reg[17]
  -------------------------------------------------------------------
                         required time                         25.229    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                 15.836    

Slack (MET) :             15.857ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 1.653ns (39.880%)  route 2.492ns (60.120%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 24.927 - 20.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.625     5.228    clk_50MHz_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  tcount_reg[9]/Q
                         net (fo=3, routed)           0.721     6.404    dac_LRCK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.500 r  dac_LRCK_OBUF_BUFG_inst/O
                         net (fo=32, routed)          1.771     8.272    dac_LRCK_OBUF_BUFG
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.946 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.946    tcount_reg[8]_i_1_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.060 r  tcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.060    tcount_reg[12]_i_1_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.373 r  tcount_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.373    tcount_reg[16]_i_1_n_4
    SLICE_X53Y96         FDRE                                         r  tcount_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.504    24.927    clk_50MHz_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  tcount_reg[19]/C
                         clock pessimism              0.276    25.203    
                         clock uncertainty           -0.035    25.167    
    SLICE_X53Y96         FDRE (Setup_fdre_C_D)        0.062    25.229    tcount_reg[19]
  -------------------------------------------------------------------
                         required time                         25.229    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                 15.857    

Slack (MET) :             15.931ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        4.071ns  (logic 1.579ns (38.787%)  route 2.492ns (61.213%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 24.927 - 20.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.625     5.228    clk_50MHz_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  tcount_reg[9]/Q
                         net (fo=3, routed)           0.721     6.404    dac_LRCK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.500 r  dac_LRCK_OBUF_BUFG_inst/O
                         net (fo=32, routed)          1.771     8.272    dac_LRCK_OBUF_BUFG
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.946 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.946    tcount_reg[8]_i_1_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.060 r  tcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.060    tcount_reg[12]_i_1_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.299 r  tcount_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.299    tcount_reg[16]_i_1_n_5
    SLICE_X53Y96         FDRE                                         r  tcount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.504    24.927    clk_50MHz_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  tcount_reg[18]/C
                         clock pessimism              0.276    25.203    
                         clock uncertainty           -0.035    25.167    
    SLICE_X53Y96         FDRE (Setup_fdre_C_D)        0.062    25.229    tcount_reg[18]
  -------------------------------------------------------------------
                         required time                         25.229    
                         arrival time                          -9.299    
  -------------------------------------------------------------------
                         slack                                 15.931    

Slack (MET) :             15.947ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 1.563ns (38.546%)  route 2.492ns (61.454%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 24.927 - 20.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.625     5.228    clk_50MHz_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  tcount_reg[9]/Q
                         net (fo=3, routed)           0.721     6.404    dac_LRCK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.500 r  dac_LRCK_OBUF_BUFG_inst/O
                         net (fo=32, routed)          1.771     8.272    dac_LRCK_OBUF_BUFG
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.946 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.946    tcount_reg[8]_i_1_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.060 r  tcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.060    tcount_reg[12]_i_1_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.283 r  tcount_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.283    tcount_reg[16]_i_1_n_7
    SLICE_X53Y96         FDRE                                         r  tcount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.504    24.927    clk_50MHz_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  tcount_reg[16]/C
                         clock pessimism              0.276    25.203    
                         clock uncertainty           -0.035    25.167    
    SLICE_X53Y96         FDRE (Setup_fdre_C_D)        0.062    25.229    tcount_reg[16]
  -------------------------------------------------------------------
                         required time                         25.229    
                         arrival time                          -9.283    
  -------------------------------------------------------------------
                         slack                                 15.947    

Slack (MET) :             15.950ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 1.560ns (38.500%)  route 2.492ns (61.500%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 24.927 - 20.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.625     5.228    clk_50MHz_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  tcount_reg[9]/Q
                         net (fo=3, routed)           0.721     6.404    dac_LRCK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.500 r  dac_LRCK_OBUF_BUFG_inst/O
                         net (fo=32, routed)          1.771     8.272    dac_LRCK_OBUF_BUFG
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.946 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.946    tcount_reg[8]_i_1_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.280 r  tcount_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.280    tcount_reg[12]_i_1_n_6
    SLICE_X53Y95         FDRE                                         r  tcount_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.504    24.927    clk_50MHz_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  tcount_reg[13]/C
                         clock pessimism              0.276    25.203    
                         clock uncertainty           -0.035    25.167    
    SLICE_X53Y95         FDRE (Setup_fdre_C_D)        0.062    25.229    tcount_reg[13]
  -------------------------------------------------------------------
                         required time                         25.229    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                 15.950    

Slack (MET) :             15.971ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 1.539ns (38.180%)  route 2.492ns (61.820%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 24.927 - 20.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.625     5.228    clk_50MHz_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  tcount_reg[9]/Q
                         net (fo=3, routed)           0.721     6.404    dac_LRCK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.500 r  dac_LRCK_OBUF_BUFG_inst/O
                         net (fo=32, routed)          1.771     8.272    dac_LRCK_OBUF_BUFG
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.946 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.946    tcount_reg[8]_i_1_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.259 r  tcount_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.259    tcount_reg[12]_i_1_n_4
    SLICE_X53Y95         FDRE                                         r  tcount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.504    24.927    clk_50MHz_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  tcount_reg[15]/C
                         clock pessimism              0.276    25.203    
                         clock uncertainty           -0.035    25.167    
    SLICE_X53Y95         FDRE (Setup_fdre_C_D)        0.062    25.229    tcount_reg[15]
  -------------------------------------------------------------------
                         required time                         25.229    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                 15.971    

Slack (MET) :             16.045ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 1.465ns (37.024%)  route 2.492ns (62.976%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 24.927 - 20.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.625     5.228    clk_50MHz_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  tcount_reg[9]/Q
                         net (fo=3, routed)           0.721     6.404    dac_LRCK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.500 r  dac_LRCK_OBUF_BUFG_inst/O
                         net (fo=32, routed)          1.771     8.272    dac_LRCK_OBUF_BUFG
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.946 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.946    tcount_reg[8]_i_1_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.185 r  tcount_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.185    tcount_reg[12]_i_1_n_5
    SLICE_X53Y95         FDRE                                         r  tcount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.504    24.927    clk_50MHz_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  tcount_reg[14]/C
                         clock pessimism              0.276    25.203    
                         clock uncertainty           -0.035    25.167    
    SLICE_X53Y95         FDRE (Setup_fdre_C_D)        0.062    25.229    tcount_reg[14]
  -------------------------------------------------------------------
                         required time                         25.229    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                 16.045    

Slack (MET) :             16.061ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 1.449ns (36.768%)  route 2.492ns (63.232%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 24.927 - 20.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.625     5.228    clk_50MHz_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  tcount_reg[9]/Q
                         net (fo=3, routed)           0.721     6.404    dac_LRCK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.500 r  dac_LRCK_OBUF_BUFG_inst/O
                         net (fo=32, routed)          1.771     8.272    dac_LRCK_OBUF_BUFG
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.946 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.946    tcount_reg[8]_i_1_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.169 r  tcount_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.169    tcount_reg[12]_i_1_n_7
    SLICE_X53Y95         FDRE                                         r  tcount_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.504    24.927    clk_50MHz_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  tcount_reg[12]/C
                         clock pessimism              0.276    25.203    
                         clock uncertainty           -0.035    25.167    
    SLICE_X53Y95         FDRE (Setup_fdre_C_D)        0.062    25.229    tcount_reg[12]
  -------------------------------------------------------------------
                         required time                         25.229    
                         arrival time                          -9.169    
  -------------------------------------------------------------------
                         slack                                 16.061    

Slack (MET) :             16.219ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 1.316ns (34.559%)  route 2.492ns (65.441%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 24.927 - 20.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.625     5.228    clk_50MHz_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  tcount_reg[9]/Q
                         net (fo=3, routed)           0.721     6.404    dac_LRCK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.500 r  dac_LRCK_OBUF_BUFG_inst/O
                         net (fo=32, routed)          1.771     8.272    dac_LRCK_OBUF_BUFG
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     9.036 r  tcount_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.036    tcount_reg[8]_i_1_n_4
    SLICE_X53Y94         FDRE                                         r  tcount_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.504    24.927    clk_50MHz_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  tcount_reg[11]/C
                         clock pessimism              0.301    25.228    
                         clock uncertainty           -0.035    25.192    
    SLICE_X53Y94         FDRE (Setup_fdre_C_D)        0.062    25.254    tcount_reg[11]
  -------------------------------------------------------------------
                         required time                         25.254    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                 16.219    

Slack (MET) :             16.279ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 1.256ns (33.512%)  route 2.492ns (66.488%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 24.927 - 20.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.625     5.228    clk_50MHz_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  tcount_reg[9]/Q
                         net (fo=3, routed)           0.721     6.404    dac_LRCK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.500 r  dac_LRCK_OBUF_BUFG_inst/O
                         net (fo=32, routed)          1.771     8.272    dac_LRCK_OBUF_BUFG
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     8.976 r  tcount_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.976    tcount_reg[8]_i_1_n_5
    SLICE_X53Y94         FDRE                                         r  tcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.504    24.927    clk_50MHz_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  tcount_reg[10]/C
                         clock pessimism              0.301    25.228    
                         clock uncertainty           -0.035    25.192    
    SLICE_X53Y94         FDRE (Setup_fdre_C_D)        0.062    25.254    tcount_reg[10]
  -------------------------------------------------------------------
                         required time                         25.254    
                         arrival time                          -8.976    
  -------------------------------------------------------------------
                         slack                                 16.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 tcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_load_R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.189ns (57.393%)  route 0.140ns (42.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.564     1.483    clk_50MHz_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  tcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  tcount_reg[7]/Q
                         net (fo=3, routed)           0.140     1.765    tcount_reg_n_0_[7]
    SLICE_X55Y94         LUT5 (Prop_lut5_I3_O)        0.048     1.813 r  dac_load_R_i_1/O
                         net (fo=1, routed)           0.000     1.813    dac_load_R0
    SLICE_X55Y94         FDRE                                         r  dac_load_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.834     1.999    clk_50MHz_IBUF_BUFG
    SLICE_X55Y94         FDRE                                         r  dac_load_R_reg/C
                         clock pessimism             -0.499     1.499    
    SLICE_X55Y94         FDRE (Hold_fdre_C_D)         0.107     1.606    dac_load_R_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 tcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_load_L_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.002%)  route 0.140ns (42.998%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.564     1.483    clk_50MHz_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  tcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  tcount_reg[7]/Q
                         net (fo=3, routed)           0.140     1.765    tcount_reg_n_0_[7]
    SLICE_X55Y94         LUT5 (Prop_lut5_I3_O)        0.045     1.810 r  dac_load_L_i_1/O
                         net (fo=1, routed)           0.000     1.810    dac_load_L0
    SLICE_X55Y94         FDRE                                         r  dac_load_L_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.834     1.999    clk_50MHz_IBUF_BUFG
    SLICE_X55Y94         FDRE                                         r  dac_load_L_reg/C
                         clock pessimism             -0.499     1.499    
    SLICE_X55Y94         FDRE (Hold_fdre_C_D)         0.091     1.590    dac_load_L_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 tcount_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.564     1.483    clk_50MHz_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  tcount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  tcount_reg[11]/Q
                         net (fo=1, routed)           0.108     1.733    tcount_reg_n_0_[11]
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  tcount_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    tcount_reg[8]_i_1_n_4
    SLICE_X53Y94         FDRE                                         r  tcount_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.834     1.999    clk_50MHz_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  tcount_reg[11]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y94         FDRE (Hold_fdre_C_D)         0.105     1.588    tcount_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 tcount_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.564     1.483    clk_50MHz_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  tcount_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  tcount_reg[15]/Q
                         net (fo=1, routed)           0.108     1.733    tcount_reg_n_0_[15]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  tcount_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    tcount_reg[12]_i_1_n_4
    SLICE_X53Y95         FDRE                                         r  tcount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.834     1.999    clk_50MHz_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  tcount_reg[15]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y95         FDRE (Hold_fdre_C_D)         0.105     1.588    tcount_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 tcount_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.564     1.483    clk_50MHz_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  tcount_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  tcount_reg[12]/Q
                         net (fo=1, routed)           0.105     1.730    tcount_reg_n_0_[12]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.845 r  tcount_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.845    tcount_reg[12]_i_1_n_7
    SLICE_X53Y95         FDRE                                         r  tcount_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.834     1.999    clk_50MHz_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  tcount_reg[12]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y95         FDRE (Hold_fdre_C_D)         0.105     1.588    tcount_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 tcount_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.564     1.483    clk_50MHz_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  tcount_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  tcount_reg[16]/Q
                         net (fo=1, routed)           0.105     1.730    tcount_reg_n_0_[16]
    SLICE_X53Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.845 r  tcount_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.845    tcount_reg[16]_i_1_n_7
    SLICE_X53Y96         FDRE                                         r  tcount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.834     1.999    clk_50MHz_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  tcount_reg[16]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.105     1.588    tcount_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 tcount_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.564     1.483    clk_50MHz_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  tcount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  tcount_reg[14]/Q
                         net (fo=1, routed)           0.109     1.734    tcount_reg_n_0_[14]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.845 r  tcount_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    tcount_reg[12]_i_1_n_5
    SLICE_X53Y95         FDRE                                         r  tcount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.834     1.999    clk_50MHz_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  tcount_reg[14]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y95         FDRE (Hold_fdre_C_D)         0.105     1.588    tcount_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 tcount_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.564     1.483    clk_50MHz_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  tcount_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  tcount_reg[18]/Q
                         net (fo=1, routed)           0.109     1.734    tcount_reg_n_0_[18]
    SLICE_X53Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.845 r  tcount_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    tcount_reg[16]_i_1_n_5
    SLICE_X53Y96         FDRE                                         r  tcount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.834     1.999    clk_50MHz_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  tcount_reg[18]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.105     1.588    tcount_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 tcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.563     1.482    clk_50MHz_IBUF_BUFG
    SLICE_X53Y92         FDRE                                         r  tcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  tcount_reg[3]/Q
                         net (fo=2, routed)           0.120     1.744    tcount_reg_n_0_[3]
    SLICE_X53Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.852 r  tcount_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.852    tcount_reg[0]_i_1_n_4
    SLICE_X53Y92         FDRE                                         r  tcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.833     1.998    clk_50MHz_IBUF_BUFG
    SLICE_X53Y92         FDRE                                         r  tcount_reg[3]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X53Y92         FDRE (Hold_fdre_C_D)         0.105     1.587    tcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 tcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.564     1.483    clk_50MHz_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  tcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  tcount_reg[7]/Q
                         net (fo=3, routed)           0.120     1.745    tcount_reg_n_0_[7]
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.853 r  tcount_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.853    tcount_reg[4]_i_1_n_4
    SLICE_X53Y93         FDRE                                         r  tcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.834     1.999    clk_50MHz_IBUF_BUFG
    SLICE_X53Y93         FDRE                                         r  tcount_reg[7]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y93         FDRE (Hold_fdre_C_D)         0.105     1.588    tcount_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50MHz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_50MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X55Y94    dac_load_L_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X55Y94    dac_load_R_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X56Y94    hi_tone_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X56Y94    hi_tone_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X56Y93    hi_tone_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X56Y95    hi_tone_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X55Y95    hi_tone_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X56Y94    hi_tone_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X53Y97    lo_tone_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X55Y94    dac_load_L_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X55Y94    dac_load_L_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X55Y94    dac_load_R_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X55Y94    dac_load_R_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X56Y94    hi_tone_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X56Y94    hi_tone_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X56Y94    hi_tone_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X56Y94    hi_tone_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X56Y93    hi_tone_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X56Y93    hi_tone_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X55Y94    dac_load_L_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X55Y94    dac_load_L_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X55Y94    dac_load_R_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X55Y94    dac_load_R_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X56Y94    hi_tone_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X56Y94    hi_tone_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X56Y94    hi_tone_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X56Y94    hi_tone_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X56Y93    hi_tone_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X56Y93    hi_tone_reg[2]/C



