#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat Dec 18 11:49:30 2021
# Process ID: 13848
# Current directory: C:/Users/Acer/Documents/final_project/final_project.runs/synth_1
# Command line: vivado.exe -log calculator_system.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source calculator_system.tcl
# Log file: C:/Users/Acer/Documents/final_project/final_project.runs/synth_1/calculator_system.vds
# Journal file: C:/Users/Acer/Documents/final_project/final_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source calculator_system.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1142.188 ; gain = 24.031
Command: synth_design -top calculator_system -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6064
WARNING: [Synth 8-2611] redeclaration of ansi port end_state is not allowed [C:/Users/Acer/Documents/final_project/final_project.srcs/sources_1/new/ALU.v:36]
WARNING: [Synth 8-2611] redeclaration of ansi port NaN is not allowed [C:/Users/Acer/Documents/final_project/final_project.srcs/sources_1/new/ALU.v:37]
WARNING: [Synth 8-2611] redeclaration of ansi port send is not allowed [C:/Users/Acer/Documents/final_project/final_project.srcs/sources_1/new/display_input.v:31]
WARNING: [Synth 8-2611] redeclaration of ansi port clear is not allowed [C:/Users/Acer/Documents/final_project/final_project.srcs/sources_1/new/input_filter.v:35]
WARNING: [Synth 8-2611] redeclaration of ansi port ascii_fin_out is not allowed [C:/Users/Acer/Documents/final_project/final_project.srcs/sources_1/new/output_generator.v:33]
WARNING: [Synth 8-2292] literal value truncated to fit in 88 bits [C:/Users/Acer/Documents/final_project/final_project.srcs/sources_1/new/output_generator.v:47]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1142.188 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculator_system' [C:/Users/Acer/Documents/final_project/final_project.srcs/sources_1/new/calculator_system.v:23]
INFO: [Synth 8-6157] synthesizing module 'display_system' [C:/Users/Acer/Documents/final_project/final_project.srcs/sources_1/new/display_system.v:23]
INFO: [Synth 8-6157] synthesizing module 'baudrate_generator' [C:/Users/Acer/Documents/final_project/final_project.srcs/sources_1/new/baudrate_generator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'baudrate_generator' (1#1) [C:/Users/Acer/Documents/final_project/final_project.srcs/sources_1/new/baudrate_generator.v:23]
INFO: [Synth 8-6157] synthesizing module 'display_input' [C:/Users/Acer/Documents/final_project/final_project.srcs/sources_1/new/display_input.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Acer/Documents/final_project/final_project.srcs/sources_1/new/display_input.v:51]
INFO: [Synth 8-6155] done synthesizing module 'display_input' (2#1) [C:/Users/Acer/Documents/final_project/final_project.srcs/sources_1/new/display_input.v:23]
INFO: [Synth 8-6157] synthesizing module 'display_output' [C:/Users/Acer/Documents/final_project/final_project.srcs/sources_1/new/display_output.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Acer/Documents/final_project/final_project.srcs/sources_1/new/display_output.v:47]
INFO: [Synth 8-6155] done synthesizing module 'display_output' (3#1) [C:/Users/Acer/Documents/final_project/final_project.srcs/sources_1/new/display_output.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display_system' (4#1) [C:/Users/Acer/Documents/final_project/final_project.srcs/sources_1/new/display_system.v:23]
INFO: [Synth 8-6157] synthesizing module 'bcdToBinary_converter' [C:/Users/Acer/Documents/final_project/final_project.srcs/sources_1/new/bcdToBinary_converter.v:22]
INFO: [Synth 8-6155] done synthesizing module 'bcdToBinary_converter' (5#1) [C:/Users/Acer/Documents/final_project/final_project.srcs/sources_1/new/bcdToBinary_converter.v:22]
INFO: [Synth 8-6157] synthesizing module 'binaryToBCD_converter' [C:/Users/Acer/Documents/final_project/final_project.srcs/sources_1/new/binaryToBCD_converter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'binaryToBCD_converter' (6#1) [C:/Users/Acer/Documents/final_project/final_project.srcs/sources_1/new/binaryToBCD_converter.v:23]
INFO: [Synth 8-6157] synthesizing module 'input_filter' [C:/Users/Acer/Documents/final_project/final_project.srcs/sources_1/new/input_filter.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Acer/Documents/final_project/final_project.srcs/sources_1/new/input_filter.v:47]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Acer/Documents/final_project/final_project.srcs/sources_1/new/input_filter.v:53]
INFO: [Synth 8-6155] done synthesizing module 'input_filter' (7#1) [C:/Users/Acer/Documents/final_project/final_project.srcs/sources_1/new/input_filter.v:23]
INFO: [Synth 8-6157] synthesizing module 'sign_ops_decision_unit' [C:/Users/Acer/Documents/final_project/final_project.srcs/sources_1/new/sign_ops_decision_unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sign_ops_decision_unit' (8#1) [C:/Users/Acer/Documents/final_project/final_project.srcs/sources_1/new/sign_ops_decision_unit.v:23]
WARNING: [Synth 8-689] width (3) of port connection 'ops' does not match port width (1) of module 'sign_ops_decision_unit' [C:/Users/Acer/Documents/final_project/final_project.srcs/sources_1/new/calculator_system.v:89]
WARNING: [Synth 8-689] width (3) of port connection 'alu_ops' does not match port width (1) of module 'sign_ops_decision_unit' [C:/Users/Acer/Documents/final_project/final_project.srcs/sources_1/new/calculator_system.v:90]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/Acer/Documents/final_project/final_project.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Acer/Documents/final_project/final_project.srcs/sources_1/new/ALU.v:49]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (9#1) [C:/Users/Acer/Documents/final_project/final_project.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'whole_out' does not match port width (20) of module 'ALU' [C:/Users/Acer/Documents/final_project/final_project.srcs/sources_1/new/calculator_system.v:93]
WARNING: [Synth 8-689] width (1) of port connection 'frac_out' does not match port width (20) of module 'ALU' [C:/Users/Acer/Documents/final_project/final_project.srcs/sources_1/new/calculator_system.v:93]
INFO: [Synth 8-6157] synthesizing module 'output_generator' [C:/Users/Acer/Documents/final_project/final_project.srcs/sources_1/new/output_generator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'output_generator' (10#1) [C:/Users/Acer/Documents/final_project/final_project.srcs/sources_1/new/output_generator.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Acer/Documents/final_project/final_project.srcs/sources_1/new/calculator_system.v:116]
INFO: [Synth 8-6155] done synthesizing module 'calculator_system' (11#1) [C:/Users/Acer/Documents/final_project/final_project.srcs/sources_1/new/calculator_system.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1142.188 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1142.188 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1142.188 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1142.188 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Acer/Downloads/HW-Syn-Lab-master1/HW-Syn-Lab-master/Lab06/Lab06.srcs/constrs_1/new/Basys 3 Master.xdc]
Finished Parsing XDC File [C:/Users/Acer/Downloads/HW-Syn-Lab-master1/HW-Syn-Lab-master/Lab06/Lab06.srcs/constrs_1/new/Basys 3 Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Acer/Downloads/HW-Syn-Lab-master1/HW-Syn-Lab-master/Lab06/Lab06.srcs/constrs_1/new/Basys 3 Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/calculator_system_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/calculator_system_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1142.188 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 1142.188 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 1142.188 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 1142.188 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 1142.188 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:34 . Memory (MB): peak = 1142.188 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   80 Bit       Adders := 1     
	   2 Input   41 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 130   
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 1     
+---Registers : 
	              208 Bit    Registers := 1     
	              120 Bit    Registers := 1     
	               80 Bit    Registers := 1     
	               48 Bit    Registers := 4     
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 4     
	                8 Bit    Registers := 6     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 30    
+---Muxes : 
	   2 Input  208 Bit        Muxes := 1     
	   2 Input  120 Bit        Muxes := 3     
	   4 Input   80 Bit        Muxes := 1     
	   4 Input   20 Bit        Muxes := 2     
	  10 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 121   
	   2 Input    6 Bit        Muxes := 5     
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 43    
	  10 Input    1 Bit        Muxes := 4     
	   5 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 5     
	   8 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP alu_result0, operation Mode is: A*B.
DSP Report: operator alu_result0 is absorbed into DSP alu_result0.
DSP Report: operator alu_result0 is absorbed into DSP alu_result0.
DSP Report: Generating DSP alu_result0, operation Mode is: A*B.
DSP Report: operator alu_result0 is absorbed into DSP alu_result0.
DSP Report: operator alu_result0 is absorbed into DSP alu_result0.
DSP Report: Generating DSP alu_result0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator alu_result0 is absorbed into DSP alu_result0.
DSP Report: operator alu_result0 is absorbed into DSP alu_result0.
DSP Report: Generating DSP alu_result0, operation Mode is: A*B.
DSP Report: operator alu_result0 is absorbed into DSP alu_result0.
DSP Report: operator alu_result0 is absorbed into DSP alu_result0.
DSP Report: Generating DSP alu_result0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator alu_result0 is absorbed into DSP alu_result0.
DSP Report: operator alu_result0 is absorbed into DSP alu_result0.
DSP Report: Generating DSP bcdToBinary_converter/binary_whole_inp_reg, operation Mode is: (P+A*B)'.
DSP Report: register bcdToBinary_converter/binary_whole_inp_reg is absorbed into DSP bcdToBinary_converter/binary_whole_inp_reg.
DSP Report: operator bcdToBinary_converter/binary_whole_inp0 is absorbed into DSP bcdToBinary_converter/binary_whole_inp_reg.
DSP Report: operator bcdToBinary_converter/binary_whole_inp1 is absorbed into DSP bcdToBinary_converter/binary_whole_inp_reg.
DSP Report: Generating DSP bcdToBinary_converter/binary_frac_inp_reg, operation Mode is: (P+A*B)'.
DSP Report: register bcdToBinary_converter/binary_frac_inp_reg is absorbed into DSP bcdToBinary_converter/binary_frac_inp_reg.
DSP Report: operator bcdToBinary_converter/binary_frac_inp0 is absorbed into DSP bcdToBinary_converter/binary_frac_inp_reg.
DSP Report: operator bcdToBinary_converter/binary_frac_inp1 is absorbed into DSP bcdToBinary_converter/binary_frac_inp_reg.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin done_state with 1st driver pin 'input_filter/done_state_reg/Q' [C:/Users/Acer/Documents/final_project/final_project.srcs/sources_1/new/input_filter.v:39]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin done_state with 2nd driver pin 'GND' [C:/Users/Acer/Documents/final_project/final_project.srcs/sources_1/new/input_filter.v:39]
CRITICAL WARNING: [Synth 8-6858] multi-driven net done_state is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Acer/Documents/final_project/final_project.srcs/sources_1/new/input_filter.v:39]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin state_end with 1st driver pin 'sign_ops_decision_unit/state_end_reg/Q' [C:/Users/Acer/Documents/final_project/final_project.srcs/sources_1/new/sign_ops_decision_unit.v:39]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin state_end with 2nd driver pin 'GND' [C:/Users/Acer/Documents/final_project/final_project.srcs/sources_1/new/sign_ops_decision_unit.v:39]
CRITICAL WARNING: [Synth 8-6858] multi-driven net state_end is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Acer/Documents/final_project/final_project.srcs/sources_1/new/sign_ops_decision_unit.v:39]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin end_state with 1st driver pin 'ALU/end_state' [C:/Users/Acer/Documents/final_project/final_project.srcs/sources_1/new/calculator_system.v:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin end_state with 2nd driver pin 'GND' [C:/Users/Acer/Documents/final_project/final_project.srcs/sources_1/new/calculator_system.v:92]
CRITICAL WARNING: [Synth 8-6858] multi-driven net end_state is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/Acer/Documents/final_project/final_project.srcs/sources_1/new/calculator_system.v:92]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 1142.188 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below)
+----------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name           | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU                   | A*B            | 24     | 7      | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU                   | A*B            | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU                   | (PCIN>>17)+A*B | 24     | 18     | -      | -      | 46     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU                   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU                   | (PCIN>>17)+A*B | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|bcdToBinary_converter | (P+A*B)'       | 20     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|bcdToBinary_converter | (P+A*B)'       | 20     | 5      | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+----------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:51 . Memory (MB): peak = 1142.188 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:51 . Memory (MB): peak = 1145.336 ; gain = 3.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:51 . Memory (MB): peak = 1154.352 ; gain = 12.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:56 . Memory (MB): peak = 1154.352 ; gain = 12.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:56 . Memory (MB): peak = 1154.352 ; gain = 12.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:56 . Memory (MB): peak = 1154.352 ; gain = 12.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:56 . Memory (MB): peak = 1154.352 ; gain = 12.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:56 . Memory (MB): peak = 1154.352 ; gain = 12.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:56 . Memory (MB): peak = 1154.352 ; gain = 12.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    16|
|3     |LUT1   |     3|
|4     |LUT2   |     8|
|5     |LUT3   |     5|
|6     |LUT4   |     3|
|7     |LUT5   |     7|
|8     |LUT6   |    28|
|9     |FDRE   |    69|
|10    |IBUF   |     1|
|11    |OBUF   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:56 . Memory (MB): peak = 1154.352 ; gain = 12.164
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 9 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:47 . Memory (MB): peak = 1154.352 ; gain = 12.164
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 1154.352 ; gain = 12.164
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1164.914 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1172.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 587e7857
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 10 Warnings, 9 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:01:07 . Memory (MB): peak = 1172.598 ; gain = 30.410
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/Acer/Documents/final_project/final_project.runs/synth_1/calculator_system.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file calculator_system_utilization_synth.rpt -pb calculator_system_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 18 11:50:55 2021...
