
13a_MP3_Player.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f688  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008fc  0800f818  0800f818  0001f818  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010114  08010114  000301d4  2**0
                  CONTENTS
  4 .ARM          00000008  08010114  08010114  00020114  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801011c  0801011c  000301d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801011c  0801011c  0002011c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010120  08010120  00020120  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08010124  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000301d4  2**0
                  CONTENTS
 10 .bss          00000d68  200001d4  200001d4  000301d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000f3c  20000f3c  000301d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000301d4  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00030204  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001c762  00000000  00000000  00030247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003d3c  00000000  00000000  0004c9a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001ae0  00000000  00000000  000506e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000150e  00000000  00000000  000521c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00006a53  00000000  00000000  000536d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00023173  00000000  00000000  0005a129  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000e6256  00000000  00000000  0007d29c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000083ac  00000000  00000000  001634f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005f  00000000  00000000  0016b8a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800f800 	.word	0x0800f800

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	0800f800 	.word	0x0800f800

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b970 	b.w	8000ea0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9e08      	ldr	r6, [sp, #32]
 8000bde:	460d      	mov	r5, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	460f      	mov	r7, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4694      	mov	ip, r2
 8000bec:	d965      	bls.n	8000cba <__udivmoddi4+0xe2>
 8000bee:	fab2 f382 	clz	r3, r2
 8000bf2:	b143      	cbz	r3, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000bf8:	f1c3 0220 	rsb	r2, r3, #32
 8000bfc:	409f      	lsls	r7, r3
 8000bfe:	fa20 f202 	lsr.w	r2, r0, r2
 8000c02:	4317      	orrs	r7, r2
 8000c04:	409c      	lsls	r4, r3
 8000c06:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c0a:	fa1f f58c 	uxth.w	r5, ip
 8000c0e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c12:	0c22      	lsrs	r2, r4, #16
 8000c14:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c18:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c1c:	fb01 f005 	mul.w	r0, r1, r5
 8000c20:	4290      	cmp	r0, r2
 8000c22:	d90a      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c24:	eb1c 0202 	adds.w	r2, ip, r2
 8000c28:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c2c:	f080 811c 	bcs.w	8000e68 <__udivmoddi4+0x290>
 8000c30:	4290      	cmp	r0, r2
 8000c32:	f240 8119 	bls.w	8000e68 <__udivmoddi4+0x290>
 8000c36:	3902      	subs	r1, #2
 8000c38:	4462      	add	r2, ip
 8000c3a:	1a12      	subs	r2, r2, r0
 8000c3c:	b2a4      	uxth	r4, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c4a:	fb00 f505 	mul.w	r5, r0, r5
 8000c4e:	42a5      	cmp	r5, r4
 8000c50:	d90a      	bls.n	8000c68 <__udivmoddi4+0x90>
 8000c52:	eb1c 0404 	adds.w	r4, ip, r4
 8000c56:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c5a:	f080 8107 	bcs.w	8000e6c <__udivmoddi4+0x294>
 8000c5e:	42a5      	cmp	r5, r4
 8000c60:	f240 8104 	bls.w	8000e6c <__udivmoddi4+0x294>
 8000c64:	4464      	add	r4, ip
 8000c66:	3802      	subs	r0, #2
 8000c68:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6c:	1b64      	subs	r4, r4, r5
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11e      	cbz	r6, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40dc      	lsrs	r4, r3
 8000c74:	2300      	movs	r3, #0
 8000c76:	e9c6 4300 	strd	r4, r3, [r6]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d908      	bls.n	8000c94 <__udivmoddi4+0xbc>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f000 80ed 	beq.w	8000e62 <__udivmoddi4+0x28a>
 8000c88:	2100      	movs	r1, #0
 8000c8a:	e9c6 0500 	strd	r0, r5, [r6]
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c94:	fab3 f183 	clz	r1, r3
 8000c98:	2900      	cmp	r1, #0
 8000c9a:	d149      	bne.n	8000d30 <__udivmoddi4+0x158>
 8000c9c:	42ab      	cmp	r3, r5
 8000c9e:	d302      	bcc.n	8000ca6 <__udivmoddi4+0xce>
 8000ca0:	4282      	cmp	r2, r0
 8000ca2:	f200 80f8 	bhi.w	8000e96 <__udivmoddi4+0x2be>
 8000ca6:	1a84      	subs	r4, r0, r2
 8000ca8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cac:	2001      	movs	r0, #1
 8000cae:	4617      	mov	r7, r2
 8000cb0:	2e00      	cmp	r6, #0
 8000cb2:	d0e2      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cb8:	e7df      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cba:	b902      	cbnz	r2, 8000cbe <__udivmoddi4+0xe6>
 8000cbc:	deff      	udf	#255	; 0xff
 8000cbe:	fab2 f382 	clz	r3, r2
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	f040 8090 	bne.w	8000de8 <__udivmoddi4+0x210>
 8000cc8:	1a8a      	subs	r2, r1, r2
 8000cca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cce:	fa1f fe8c 	uxth.w	lr, ip
 8000cd2:	2101      	movs	r1, #1
 8000cd4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000cd8:	fb07 2015 	mls	r0, r7, r5, r2
 8000cdc:	0c22      	lsrs	r2, r4, #16
 8000cde:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000ce2:	fb0e f005 	mul.w	r0, lr, r5
 8000ce6:	4290      	cmp	r0, r2
 8000ce8:	d908      	bls.n	8000cfc <__udivmoddi4+0x124>
 8000cea:	eb1c 0202 	adds.w	r2, ip, r2
 8000cee:	f105 38ff 	add.w	r8, r5, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x122>
 8000cf4:	4290      	cmp	r0, r2
 8000cf6:	f200 80cb 	bhi.w	8000e90 <__udivmoddi4+0x2b8>
 8000cfa:	4645      	mov	r5, r8
 8000cfc:	1a12      	subs	r2, r2, r0
 8000cfe:	b2a4      	uxth	r4, r4
 8000d00:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d04:	fb07 2210 	mls	r2, r7, r0, r2
 8000d08:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d0c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d10:	45a6      	cmp	lr, r4
 8000d12:	d908      	bls.n	8000d26 <__udivmoddi4+0x14e>
 8000d14:	eb1c 0404 	adds.w	r4, ip, r4
 8000d18:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x14c>
 8000d1e:	45a6      	cmp	lr, r4
 8000d20:	f200 80bb 	bhi.w	8000e9a <__udivmoddi4+0x2c2>
 8000d24:	4610      	mov	r0, r2
 8000d26:	eba4 040e 	sub.w	r4, r4, lr
 8000d2a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d2e:	e79f      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d30:	f1c1 0720 	rsb	r7, r1, #32
 8000d34:	408b      	lsls	r3, r1
 8000d36:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d3a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d3e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d42:	fa20 f307 	lsr.w	r3, r0, r7
 8000d46:	40fd      	lsrs	r5, r7
 8000d48:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d4c:	4323      	orrs	r3, r4
 8000d4e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d52:	fa1f fe8c 	uxth.w	lr, ip
 8000d56:	fb09 5518 	mls	r5, r9, r8, r5
 8000d5a:	0c1c      	lsrs	r4, r3, #16
 8000d5c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d60:	fb08 f50e 	mul.w	r5, r8, lr
 8000d64:	42a5      	cmp	r5, r4
 8000d66:	fa02 f201 	lsl.w	r2, r2, r1
 8000d6a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b0>
 8000d70:	eb1c 0404 	adds.w	r4, ip, r4
 8000d74:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d78:	f080 8088 	bcs.w	8000e8c <__udivmoddi4+0x2b4>
 8000d7c:	42a5      	cmp	r5, r4
 8000d7e:	f240 8085 	bls.w	8000e8c <__udivmoddi4+0x2b4>
 8000d82:	f1a8 0802 	sub.w	r8, r8, #2
 8000d86:	4464      	add	r4, ip
 8000d88:	1b64      	subs	r4, r4, r5
 8000d8a:	b29d      	uxth	r5, r3
 8000d8c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d90:	fb09 4413 	mls	r4, r9, r3, r4
 8000d94:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d98:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1da>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000da8:	d26c      	bcs.n	8000e84 <__udivmoddi4+0x2ac>
 8000daa:	45a6      	cmp	lr, r4
 8000dac:	d96a      	bls.n	8000e84 <__udivmoddi4+0x2ac>
 8000dae:	3b02      	subs	r3, #2
 8000db0:	4464      	add	r4, ip
 8000db2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000db6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dba:	eba4 040e 	sub.w	r4, r4, lr
 8000dbe:	42ac      	cmp	r4, r5
 8000dc0:	46c8      	mov	r8, r9
 8000dc2:	46ae      	mov	lr, r5
 8000dc4:	d356      	bcc.n	8000e74 <__udivmoddi4+0x29c>
 8000dc6:	d053      	beq.n	8000e70 <__udivmoddi4+0x298>
 8000dc8:	b156      	cbz	r6, 8000de0 <__udivmoddi4+0x208>
 8000dca:	ebb0 0208 	subs.w	r2, r0, r8
 8000dce:	eb64 040e 	sbc.w	r4, r4, lr
 8000dd2:	fa04 f707 	lsl.w	r7, r4, r7
 8000dd6:	40ca      	lsrs	r2, r1
 8000dd8:	40cc      	lsrs	r4, r1
 8000dda:	4317      	orrs	r7, r2
 8000ddc:	e9c6 7400 	strd	r7, r4, [r6]
 8000de0:	4618      	mov	r0, r3
 8000de2:	2100      	movs	r1, #0
 8000de4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de8:	f1c3 0120 	rsb	r1, r3, #32
 8000dec:	fa02 fc03 	lsl.w	ip, r2, r3
 8000df0:	fa20 f201 	lsr.w	r2, r0, r1
 8000df4:	fa25 f101 	lsr.w	r1, r5, r1
 8000df8:	409d      	lsls	r5, r3
 8000dfa:	432a      	orrs	r2, r5
 8000dfc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e08:	fb07 1510 	mls	r5, r7, r0, r1
 8000e0c:	0c11      	lsrs	r1, r2, #16
 8000e0e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e12:	fb00 f50e 	mul.w	r5, r0, lr
 8000e16:	428d      	cmp	r5, r1
 8000e18:	fa04 f403 	lsl.w	r4, r4, r3
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0x258>
 8000e1e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e22:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e26:	d22f      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e28:	428d      	cmp	r5, r1
 8000e2a:	d92d      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e2c:	3802      	subs	r0, #2
 8000e2e:	4461      	add	r1, ip
 8000e30:	1b49      	subs	r1, r1, r5
 8000e32:	b292      	uxth	r2, r2
 8000e34:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e38:	fb07 1115 	mls	r1, r7, r5, r1
 8000e3c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e40:	fb05 f10e 	mul.w	r1, r5, lr
 8000e44:	4291      	cmp	r1, r2
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x282>
 8000e48:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e50:	d216      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000e52:	4291      	cmp	r1, r2
 8000e54:	d914      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000e56:	3d02      	subs	r5, #2
 8000e58:	4462      	add	r2, ip
 8000e5a:	1a52      	subs	r2, r2, r1
 8000e5c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e60:	e738      	b.n	8000cd4 <__udivmoddi4+0xfc>
 8000e62:	4631      	mov	r1, r6
 8000e64:	4630      	mov	r0, r6
 8000e66:	e708      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000e68:	4639      	mov	r1, r7
 8000e6a:	e6e6      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e6c:	4610      	mov	r0, r2
 8000e6e:	e6fb      	b.n	8000c68 <__udivmoddi4+0x90>
 8000e70:	4548      	cmp	r0, r9
 8000e72:	d2a9      	bcs.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e74:	ebb9 0802 	subs.w	r8, r9, r2
 8000e78:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e7c:	3b01      	subs	r3, #1
 8000e7e:	e7a3      	b.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e80:	4645      	mov	r5, r8
 8000e82:	e7ea      	b.n	8000e5a <__udivmoddi4+0x282>
 8000e84:	462b      	mov	r3, r5
 8000e86:	e794      	b.n	8000db2 <__udivmoddi4+0x1da>
 8000e88:	4640      	mov	r0, r8
 8000e8a:	e7d1      	b.n	8000e30 <__udivmoddi4+0x258>
 8000e8c:	46d0      	mov	r8, sl
 8000e8e:	e77b      	b.n	8000d88 <__udivmoddi4+0x1b0>
 8000e90:	3d02      	subs	r5, #2
 8000e92:	4462      	add	r2, ip
 8000e94:	e732      	b.n	8000cfc <__udivmoddi4+0x124>
 8000e96:	4608      	mov	r0, r1
 8000e98:	e70a      	b.n	8000cb0 <__udivmoddi4+0xd8>
 8000e9a:	4464      	add	r4, ip
 8000e9c:	3802      	subs	r0, #2
 8000e9e:	e742      	b.n	8000d26 <__udivmoddi4+0x14e>

08000ea0 <__aeabi_idiv0>:
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop

08000ea4 <CLCD_GPIO_Init>:
 */

#include "CLCD.h"

void CLCD_GPIO_Init(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b086      	sub	sp, #24
 8000ea8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOE Periph clock enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000eaa:	2300      	movs	r3, #0
 8000eac:	603b      	str	r3, [r7, #0]
 8000eae:	4b23      	ldr	r3, [pc, #140]	; (8000f3c <CLCD_GPIO_Init+0x98>)
 8000eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eb2:	4a22      	ldr	r2, [pc, #136]	; (8000f3c <CLCD_GPIO_Init+0x98>)
 8000eb4:	f043 0310 	orr.w	r3, r3, #16
 8000eb8:	6313      	str	r3, [r2, #48]	; 0x30
 8000eba:	4b20      	ldr	r3, [pc, #128]	; (8000f3c <CLCD_GPIO_Init+0x98>)
 8000ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ebe:	f003 0310 	and.w	r3, r3, #16
 8000ec2:	603b      	str	r3, [r7, #0]
 8000ec4:	683b      	ldr	r3, [r7, #0]
	
	/* Configure RS, RW, EN, D4, D5, D6, D7 in output pushpull mode */
	GPIO_InitStruct.Pin = GPIO_PIN_RS;
 8000ec6:	2301      	movs	r3, #1
 8000ec8:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eca:	2301      	movs	r3, #1
 8000ecc:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIO_RS, &GPIO_InitStruct);
 8000ed6:	1d3b      	adds	r3, r7, #4
 8000ed8:	4619      	mov	r1, r3
 8000eda:	4819      	ldr	r0, [pc, #100]	; (8000f40 <CLCD_GPIO_Init+0x9c>)
 8000edc:	f003 fa78 	bl	80043d0 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_RW;
 8000ee0:	2302      	movs	r3, #2
 8000ee2:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_RW, &GPIO_InitStruct);
 8000ee4:	1d3b      	adds	r3, r7, #4
 8000ee6:	4619      	mov	r1, r3
 8000ee8:	4815      	ldr	r0, [pc, #84]	; (8000f40 <CLCD_GPIO_Init+0x9c>)
 8000eea:	f003 fa71 	bl	80043d0 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_EN;
 8000eee:	2304      	movs	r3, #4
 8000ef0:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_EN, &GPIO_InitStruct);
 8000ef2:	1d3b      	adds	r3, r7, #4
 8000ef4:	4619      	mov	r1, r3
 8000ef6:	4812      	ldr	r0, [pc, #72]	; (8000f40 <CLCD_GPIO_Init+0x9c>)
 8000ef8:	f003 fa6a 	bl	80043d0 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D4;
 8000efc:	2310      	movs	r3, #16
 8000efe:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D4, &GPIO_InitStruct);
 8000f00:	1d3b      	adds	r3, r7, #4
 8000f02:	4619      	mov	r1, r3
 8000f04:	480e      	ldr	r0, [pc, #56]	; (8000f40 <CLCD_GPIO_Init+0x9c>)
 8000f06:	f003 fa63 	bl	80043d0 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D5;
 8000f0a:	2320      	movs	r3, #32
 8000f0c:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D5, &GPIO_InitStruct);
 8000f0e:	1d3b      	adds	r3, r7, #4
 8000f10:	4619      	mov	r1, r3
 8000f12:	480b      	ldr	r0, [pc, #44]	; (8000f40 <CLCD_GPIO_Init+0x9c>)
 8000f14:	f003 fa5c 	bl	80043d0 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D6;
 8000f18:	2340      	movs	r3, #64	; 0x40
 8000f1a:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D6, &GPIO_InitStruct);
 8000f1c:	1d3b      	adds	r3, r7, #4
 8000f1e:	4619      	mov	r1, r3
 8000f20:	4807      	ldr	r0, [pc, #28]	; (8000f40 <CLCD_GPIO_Init+0x9c>)
 8000f22:	f003 fa55 	bl	80043d0 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D7;
 8000f26:	2380      	movs	r3, #128	; 0x80
 8000f28:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D7, &GPIO_InitStruct);
 8000f2a:	1d3b      	adds	r3, r7, #4
 8000f2c:	4619      	mov	r1, r3
 8000f2e:	4804      	ldr	r0, [pc, #16]	; (8000f40 <CLCD_GPIO_Init+0x9c>)
 8000f30:	f003 fa4e 	bl	80043d0 <HAL_GPIO_Init>
}
 8000f34:	bf00      	nop
 8000f36:	3718      	adds	r7, #24
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	40023800 	.word	0x40023800
 8000f40:	40021000 	.word	0x40021000

08000f44 <CLCD_Write_Instruction>:

void CLCD_Write_Instruction(unsigned char b)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b082      	sub	sp, #8
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	71fb      	strb	r3, [r7, #7]
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8000f4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	da04      	bge.n	8000f60 <CLCD_Write_Instruction+0x1c>
 8000f56:	4b5f      	ldr	r3, [pc, #380]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000f58:	695b      	ldr	r3, [r3, #20]
 8000f5a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f5e:	e003      	b.n	8000f68 <CLCD_Write_Instruction+0x24>
 8000f60:	4b5c      	ldr	r3, [pc, #368]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000f62:	695b      	ldr	r3, [r3, #20]
 8000f64:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000f68:	4a5a      	ldr	r2, [pc, #360]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000f6a:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8000f6c:	79fb      	ldrb	r3, [r7, #7]
 8000f6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d004      	beq.n	8000f80 <CLCD_Write_Instruction+0x3c>
 8000f76:	4b57      	ldr	r3, [pc, #348]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000f78:	695b      	ldr	r3, [r3, #20]
 8000f7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000f7e:	e003      	b.n	8000f88 <CLCD_Write_Instruction+0x44>
 8000f80:	4b54      	ldr	r3, [pc, #336]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000f82:	695b      	ldr	r3, [r3, #20]
 8000f84:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000f88:	4a52      	ldr	r2, [pc, #328]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000f8a:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8000f8c:	79fb      	ldrb	r3, [r7, #7]
 8000f8e:	f003 0320 	and.w	r3, r3, #32
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d004      	beq.n	8000fa0 <CLCD_Write_Instruction+0x5c>
 8000f96:	4b4f      	ldr	r3, [pc, #316]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000f98:	695b      	ldr	r3, [r3, #20]
 8000f9a:	f043 0320 	orr.w	r3, r3, #32
 8000f9e:	e003      	b.n	8000fa8 <CLCD_Write_Instruction+0x64>
 8000fa0:	4b4c      	ldr	r3, [pc, #304]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000fa2:	695b      	ldr	r3, [r3, #20]
 8000fa4:	f023 0320 	bic.w	r3, r3, #32
 8000fa8:	4a4a      	ldr	r2, [pc, #296]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000faa:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8000fac:	79fb      	ldrb	r3, [r7, #7]
 8000fae:	f003 0310 	and.w	r3, r3, #16
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d004      	beq.n	8000fc0 <CLCD_Write_Instruction+0x7c>
 8000fb6:	4b47      	ldr	r3, [pc, #284]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000fb8:	695b      	ldr	r3, [r3, #20]
 8000fba:	f043 0310 	orr.w	r3, r3, #16
 8000fbe:	e003      	b.n	8000fc8 <CLCD_Write_Instruction+0x84>
 8000fc0:	4b44      	ldr	r3, [pc, #272]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000fc2:	695b      	ldr	r3, [r3, #20]
 8000fc4:	f023 0310 	bic.w	r3, r3, #16
 8000fc8:	4a42      	ldr	r2, [pc, #264]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000fca:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 8000fcc:	4b41      	ldr	r3, [pc, #260]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000fce:	695b      	ldr	r3, [r3, #20]
 8000fd0:	4a40      	ldr	r2, [pc, #256]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000fd2:	f023 0301 	bic.w	r3, r3, #1
 8000fd6:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8000fd8:	4b3e      	ldr	r3, [pc, #248]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000fda:	695b      	ldr	r3, [r3, #20]
 8000fdc:	4a3d      	ldr	r2, [pc, #244]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000fde:	f023 0302 	bic.w	r3, r3, #2
 8000fe2:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8000fe4:	4b3b      	ldr	r3, [pc, #236]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000fe6:	695b      	ldr	r3, [r3, #20]
 8000fe8:	4a3a      	ldr	r2, [pc, #232]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000fea:	f023 0304 	bic.w	r3, r3, #4
 8000fee:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8000ff0:	4b38      	ldr	r3, [pc, #224]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000ff2:	695b      	ldr	r3, [r3, #20]
 8000ff4:	4a37      	ldr	r2, [pc, #220]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000ff6:	f043 0304 	orr.w	r3, r3, #4
 8000ffa:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8000ffc:	4b35      	ldr	r3, [pc, #212]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8000ffe:	695b      	ldr	r3, [r3, #20]
 8001000:	4a34      	ldr	r2, [pc, #208]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8001002:	f023 0304 	bic.w	r3, r3, #4
 8001006:	6153      	str	r3, [r2, #20]
	
	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8001008:	79fb      	ldrb	r3, [r7, #7]
 800100a:	f003 0308 	and.w	r3, r3, #8
 800100e:	2b00      	cmp	r3, #0
 8001010:	d004      	beq.n	800101c <CLCD_Write_Instruction+0xd8>
 8001012:	4b30      	ldr	r3, [pc, #192]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8001014:	695b      	ldr	r3, [r3, #20]
 8001016:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800101a:	e003      	b.n	8001024 <CLCD_Write_Instruction+0xe0>
 800101c:	4b2d      	ldr	r3, [pc, #180]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 800101e:	695b      	ldr	r3, [r3, #20]
 8001020:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001024:	4a2b      	ldr	r2, [pc, #172]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8001026:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8001028:	79fb      	ldrb	r3, [r7, #7]
 800102a:	f003 0304 	and.w	r3, r3, #4
 800102e:	2b00      	cmp	r3, #0
 8001030:	d004      	beq.n	800103c <CLCD_Write_Instruction+0xf8>
 8001032:	4b28      	ldr	r3, [pc, #160]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8001034:	695b      	ldr	r3, [r3, #20]
 8001036:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800103a:	e003      	b.n	8001044 <CLCD_Write_Instruction+0x100>
 800103c:	4b25      	ldr	r3, [pc, #148]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 800103e:	695b      	ldr	r3, [r3, #20]
 8001040:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001044:	4a23      	ldr	r2, [pc, #140]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8001046:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8001048:	79fb      	ldrb	r3, [r7, #7]
 800104a:	f003 0302 	and.w	r3, r3, #2
 800104e:	2b00      	cmp	r3, #0
 8001050:	d004      	beq.n	800105c <CLCD_Write_Instruction+0x118>
 8001052:	4b20      	ldr	r3, [pc, #128]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8001054:	695b      	ldr	r3, [r3, #20]
 8001056:	f043 0320 	orr.w	r3, r3, #32
 800105a:	e003      	b.n	8001064 <CLCD_Write_Instruction+0x120>
 800105c:	4b1d      	ldr	r3, [pc, #116]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 800105e:	695b      	ldr	r3, [r3, #20]
 8001060:	f023 0320 	bic.w	r3, r3, #32
 8001064:	4a1b      	ldr	r2, [pc, #108]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8001066:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8001068:	79fb      	ldrb	r3, [r7, #7]
 800106a:	f003 0301 	and.w	r3, r3, #1
 800106e:	2b00      	cmp	r3, #0
 8001070:	d004      	beq.n	800107c <CLCD_Write_Instruction+0x138>
 8001072:	4b18      	ldr	r3, [pc, #96]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8001074:	695b      	ldr	r3, [r3, #20]
 8001076:	f043 0310 	orr.w	r3, r3, #16
 800107a:	e003      	b.n	8001084 <CLCD_Write_Instruction+0x140>
 800107c:	4b15      	ldr	r3, [pc, #84]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 800107e:	695b      	ldr	r3, [r3, #20]
 8001080:	f023 0310 	bic.w	r3, r3, #16
 8001084:	4a13      	ldr	r2, [pc, #76]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8001086:	6153      	str	r3, [r2, #20]

	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 8001088:	4b12      	ldr	r3, [pc, #72]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 800108a:	695b      	ldr	r3, [r3, #20]
 800108c:	4a11      	ldr	r2, [pc, #68]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 800108e:	f023 0301 	bic.w	r3, r3, #1
 8001092:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8001094:	4b0f      	ldr	r3, [pc, #60]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 8001096:	695b      	ldr	r3, [r3, #20]
 8001098:	4a0e      	ldr	r2, [pc, #56]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 800109a:	f023 0302 	bic.w	r3, r3, #2
 800109e:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80010a0:	4b0c      	ldr	r3, [pc, #48]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 80010a2:	695b      	ldr	r3, [r3, #20]
 80010a4:	4a0b      	ldr	r2, [pc, #44]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 80010a6:	f023 0304 	bic.w	r3, r3, #4
 80010aa:	6153      	str	r3, [r2, #20]

	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 80010ac:	4b09      	ldr	r3, [pc, #36]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 80010ae:	695b      	ldr	r3, [r3, #20]
 80010b0:	4a08      	ldr	r2, [pc, #32]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 80010b2:	f043 0304 	orr.w	r3, r3, #4
 80010b6:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80010b8:	4b06      	ldr	r3, [pc, #24]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 80010ba:	695b      	ldr	r3, [r3, #20]
 80010bc:	4a05      	ldr	r2, [pc, #20]	; (80010d4 <CLCD_Write_Instruction+0x190>)
 80010be:	f023 0304 	bic.w	r3, r3, #4
 80010c2:	6153      	str	r3, [r2, #20]

	HAL_Delay(1);
 80010c4:	2001      	movs	r0, #1
 80010c6:	f002 f9dd 	bl	8003484 <HAL_Delay>
}
 80010ca:	bf00      	nop
 80010cc:	3708      	adds	r7, #8
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop
 80010d4:	40021000 	.word	0x40021000

080010d8 <CLCD_Write_Display>:

void CLCD_Write_Display(unsigned char b)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b082      	sub	sp, #8
 80010dc:	af00      	add	r7, sp, #0
 80010de:	4603      	mov	r3, r0
 80010e0:	71fb      	strb	r3, [r7, #7]
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 80010e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	da04      	bge.n	80010f4 <CLCD_Write_Display+0x1c>
 80010ea:	4b5f      	ldr	r3, [pc, #380]	; (8001268 <CLCD_Write_Display+0x190>)
 80010ec:	695b      	ldr	r3, [r3, #20]
 80010ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80010f2:	e003      	b.n	80010fc <CLCD_Write_Display+0x24>
 80010f4:	4b5c      	ldr	r3, [pc, #368]	; (8001268 <CLCD_Write_Display+0x190>)
 80010f6:	695b      	ldr	r3, [r3, #20]
 80010f8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80010fc:	4a5a      	ldr	r2, [pc, #360]	; (8001268 <CLCD_Write_Display+0x190>)
 80010fe:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8001100:	79fb      	ldrb	r3, [r7, #7]
 8001102:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001106:	2b00      	cmp	r3, #0
 8001108:	d004      	beq.n	8001114 <CLCD_Write_Display+0x3c>
 800110a:	4b57      	ldr	r3, [pc, #348]	; (8001268 <CLCD_Write_Display+0x190>)
 800110c:	695b      	ldr	r3, [r3, #20]
 800110e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001112:	e003      	b.n	800111c <CLCD_Write_Display+0x44>
 8001114:	4b54      	ldr	r3, [pc, #336]	; (8001268 <CLCD_Write_Display+0x190>)
 8001116:	695b      	ldr	r3, [r3, #20]
 8001118:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800111c:	4a52      	ldr	r2, [pc, #328]	; (8001268 <CLCD_Write_Display+0x190>)
 800111e:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8001120:	79fb      	ldrb	r3, [r7, #7]
 8001122:	f003 0320 	and.w	r3, r3, #32
 8001126:	2b00      	cmp	r3, #0
 8001128:	d004      	beq.n	8001134 <CLCD_Write_Display+0x5c>
 800112a:	4b4f      	ldr	r3, [pc, #316]	; (8001268 <CLCD_Write_Display+0x190>)
 800112c:	695b      	ldr	r3, [r3, #20]
 800112e:	f043 0320 	orr.w	r3, r3, #32
 8001132:	e003      	b.n	800113c <CLCD_Write_Display+0x64>
 8001134:	4b4c      	ldr	r3, [pc, #304]	; (8001268 <CLCD_Write_Display+0x190>)
 8001136:	695b      	ldr	r3, [r3, #20]
 8001138:	f023 0320 	bic.w	r3, r3, #32
 800113c:	4a4a      	ldr	r2, [pc, #296]	; (8001268 <CLCD_Write_Display+0x190>)
 800113e:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8001140:	79fb      	ldrb	r3, [r7, #7]
 8001142:	f003 0310 	and.w	r3, r3, #16
 8001146:	2b00      	cmp	r3, #0
 8001148:	d004      	beq.n	8001154 <CLCD_Write_Display+0x7c>
 800114a:	4b47      	ldr	r3, [pc, #284]	; (8001268 <CLCD_Write_Display+0x190>)
 800114c:	695b      	ldr	r3, [r3, #20]
 800114e:	f043 0310 	orr.w	r3, r3, #16
 8001152:	e003      	b.n	800115c <CLCD_Write_Display+0x84>
 8001154:	4b44      	ldr	r3, [pc, #272]	; (8001268 <CLCD_Write_Display+0x190>)
 8001156:	695b      	ldr	r3, [r3, #20]
 8001158:	f023 0310 	bic.w	r3, r3, #16
 800115c:	4a42      	ldr	r2, [pc, #264]	; (8001268 <CLCD_Write_Display+0x190>)
 800115e:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 8001160:	4b41      	ldr	r3, [pc, #260]	; (8001268 <CLCD_Write_Display+0x190>)
 8001162:	695b      	ldr	r3, [r3, #20]
 8001164:	4a40      	ldr	r2, [pc, #256]	; (8001268 <CLCD_Write_Display+0x190>)
 8001166:	f043 0301 	orr.w	r3, r3, #1
 800116a:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 800116c:	4b3e      	ldr	r3, [pc, #248]	; (8001268 <CLCD_Write_Display+0x190>)
 800116e:	695b      	ldr	r3, [r3, #20]
 8001170:	4a3d      	ldr	r2, [pc, #244]	; (8001268 <CLCD_Write_Display+0x190>)
 8001172:	f023 0302 	bic.w	r3, r3, #2
 8001176:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001178:	4b3b      	ldr	r3, [pc, #236]	; (8001268 <CLCD_Write_Display+0x190>)
 800117a:	695b      	ldr	r3, [r3, #20]
 800117c:	4a3a      	ldr	r2, [pc, #232]	; (8001268 <CLCD_Write_Display+0x190>)
 800117e:	f023 0304 	bic.w	r3, r3, #4
 8001182:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8001184:	4b38      	ldr	r3, [pc, #224]	; (8001268 <CLCD_Write_Display+0x190>)
 8001186:	695b      	ldr	r3, [r3, #20]
 8001188:	4a37      	ldr	r2, [pc, #220]	; (8001268 <CLCD_Write_Display+0x190>)
 800118a:	f043 0304 	orr.w	r3, r3, #4
 800118e:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001190:	4b35      	ldr	r3, [pc, #212]	; (8001268 <CLCD_Write_Display+0x190>)
 8001192:	695b      	ldr	r3, [r3, #20]
 8001194:	4a34      	ldr	r2, [pc, #208]	; (8001268 <CLCD_Write_Display+0x190>)
 8001196:	f023 0304 	bic.w	r3, r3, #4
 800119a:	6153      	str	r3, [r2, #20]
	
	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 800119c:	79fb      	ldrb	r3, [r7, #7]
 800119e:	f003 0308 	and.w	r3, r3, #8
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d004      	beq.n	80011b0 <CLCD_Write_Display+0xd8>
 80011a6:	4b30      	ldr	r3, [pc, #192]	; (8001268 <CLCD_Write_Display+0x190>)
 80011a8:	695b      	ldr	r3, [r3, #20]
 80011aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011ae:	e003      	b.n	80011b8 <CLCD_Write_Display+0xe0>
 80011b0:	4b2d      	ldr	r3, [pc, #180]	; (8001268 <CLCD_Write_Display+0x190>)
 80011b2:	695b      	ldr	r3, [r3, #20]
 80011b4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80011b8:	4a2b      	ldr	r2, [pc, #172]	; (8001268 <CLCD_Write_Display+0x190>)
 80011ba:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 80011bc:	79fb      	ldrb	r3, [r7, #7]
 80011be:	f003 0304 	and.w	r3, r3, #4
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d004      	beq.n	80011d0 <CLCD_Write_Display+0xf8>
 80011c6:	4b28      	ldr	r3, [pc, #160]	; (8001268 <CLCD_Write_Display+0x190>)
 80011c8:	695b      	ldr	r3, [r3, #20]
 80011ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80011ce:	e003      	b.n	80011d8 <CLCD_Write_Display+0x100>
 80011d0:	4b25      	ldr	r3, [pc, #148]	; (8001268 <CLCD_Write_Display+0x190>)
 80011d2:	695b      	ldr	r3, [r3, #20]
 80011d4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80011d8:	4a23      	ldr	r2, [pc, #140]	; (8001268 <CLCD_Write_Display+0x190>)
 80011da:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 80011dc:	79fb      	ldrb	r3, [r7, #7]
 80011de:	f003 0302 	and.w	r3, r3, #2
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d004      	beq.n	80011f0 <CLCD_Write_Display+0x118>
 80011e6:	4b20      	ldr	r3, [pc, #128]	; (8001268 <CLCD_Write_Display+0x190>)
 80011e8:	695b      	ldr	r3, [r3, #20]
 80011ea:	f043 0320 	orr.w	r3, r3, #32
 80011ee:	e003      	b.n	80011f8 <CLCD_Write_Display+0x120>
 80011f0:	4b1d      	ldr	r3, [pc, #116]	; (8001268 <CLCD_Write_Display+0x190>)
 80011f2:	695b      	ldr	r3, [r3, #20]
 80011f4:	f023 0320 	bic.w	r3, r3, #32
 80011f8:	4a1b      	ldr	r2, [pc, #108]	; (8001268 <CLCD_Write_Display+0x190>)
 80011fa:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 80011fc:	79fb      	ldrb	r3, [r7, #7]
 80011fe:	f003 0301 	and.w	r3, r3, #1
 8001202:	2b00      	cmp	r3, #0
 8001204:	d004      	beq.n	8001210 <CLCD_Write_Display+0x138>
 8001206:	4b18      	ldr	r3, [pc, #96]	; (8001268 <CLCD_Write_Display+0x190>)
 8001208:	695b      	ldr	r3, [r3, #20]
 800120a:	f043 0310 	orr.w	r3, r3, #16
 800120e:	e003      	b.n	8001218 <CLCD_Write_Display+0x140>
 8001210:	4b15      	ldr	r3, [pc, #84]	; (8001268 <CLCD_Write_Display+0x190>)
 8001212:	695b      	ldr	r3, [r3, #20]
 8001214:	f023 0310 	bic.w	r3, r3, #16
 8001218:	4a13      	ldr	r2, [pc, #76]	; (8001268 <CLCD_Write_Display+0x190>)
 800121a:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 800121c:	4b12      	ldr	r3, [pc, #72]	; (8001268 <CLCD_Write_Display+0x190>)
 800121e:	695b      	ldr	r3, [r3, #20]
 8001220:	4a11      	ldr	r2, [pc, #68]	; (8001268 <CLCD_Write_Display+0x190>)
 8001222:	f043 0301 	orr.w	r3, r3, #1
 8001226:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8001228:	4b0f      	ldr	r3, [pc, #60]	; (8001268 <CLCD_Write_Display+0x190>)
 800122a:	695b      	ldr	r3, [r3, #20]
 800122c:	4a0e      	ldr	r2, [pc, #56]	; (8001268 <CLCD_Write_Display+0x190>)
 800122e:	f023 0302 	bic.w	r3, r3, #2
 8001232:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001234:	4b0c      	ldr	r3, [pc, #48]	; (8001268 <CLCD_Write_Display+0x190>)
 8001236:	695b      	ldr	r3, [r3, #20]
 8001238:	4a0b      	ldr	r2, [pc, #44]	; (8001268 <CLCD_Write_Display+0x190>)
 800123a:	f023 0304 	bic.w	r3, r3, #4
 800123e:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8001240:	4b09      	ldr	r3, [pc, #36]	; (8001268 <CLCD_Write_Display+0x190>)
 8001242:	695b      	ldr	r3, [r3, #20]
 8001244:	4a08      	ldr	r2, [pc, #32]	; (8001268 <CLCD_Write_Display+0x190>)
 8001246:	f043 0304 	orr.w	r3, r3, #4
 800124a:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 800124c:	4b06      	ldr	r3, [pc, #24]	; (8001268 <CLCD_Write_Display+0x190>)
 800124e:	695b      	ldr	r3, [r3, #20]
 8001250:	4a05      	ldr	r2, [pc, #20]	; (8001268 <CLCD_Write_Display+0x190>)
 8001252:	f023 0304 	bic.w	r3, r3, #4
 8001256:	6153      	str	r3, [r2, #20]
	
	HAL_Delay(1);
 8001258:	2001      	movs	r0, #1
 800125a:	f002 f913 	bl	8003484 <HAL_Delay>
}
 800125e:	bf00      	nop
 8001260:	3708      	adds	r7, #8
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	40021000 	.word	0x40021000

0800126c <CLCD_Gotoxy>:


void CLCD_Gotoxy(unsigned char x, unsigned char y)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b082      	sub	sp, #8
 8001270:	af00      	add	r7, sp, #0
 8001272:	4603      	mov	r3, r0
 8001274:	460a      	mov	r2, r1
 8001276:	71fb      	strb	r3, [r7, #7]
 8001278:	4613      	mov	r3, r2
 800127a:	71bb      	strb	r3, [r7, #6]
	// 16 * 2 character LCD
	switch(y)
 800127c:	79bb      	ldrb	r3, [r7, #6]
 800127e:	2b00      	cmp	r3, #0
 8001280:	d002      	beq.n	8001288 <CLCD_Gotoxy+0x1c>
 8001282:	2b01      	cmp	r3, #1
 8001284:	d007      	beq.n	8001296 <CLCD_Gotoxy+0x2a>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
		//case 2 : CLCD_Write_Instruction(0x90+x); break; //Uncomment for 16 * 4 character LCD
		//case 3 : CLCD_Write_Instruction(0xd0+x); break; //Uncomment for 16 * 4 character LCD
	}
}
 8001286:	e00d      	b.n	80012a4 <CLCD_Gotoxy+0x38>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
 8001288:	79fb      	ldrb	r3, [r7, #7]
 800128a:	3b80      	subs	r3, #128	; 0x80
 800128c:	b2db      	uxtb	r3, r3
 800128e:	4618      	mov	r0, r3
 8001290:	f7ff fe58 	bl	8000f44 <CLCD_Write_Instruction>
 8001294:	e006      	b.n	80012a4 <CLCD_Gotoxy+0x38>
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
 8001296:	79fb      	ldrb	r3, [r7, #7]
 8001298:	3b40      	subs	r3, #64	; 0x40
 800129a:	b2db      	uxtb	r3, r3
 800129c:	4618      	mov	r0, r3
 800129e:	f7ff fe51 	bl	8000f44 <CLCD_Write_Instruction>
 80012a2:	bf00      	nop
}
 80012a4:	bf00      	nop
 80012a6:	3708      	adds	r7, #8
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}

080012ac <CLCD_Puts>:

void CLCD_Puts(unsigned char x, unsigned char y, unsigned char *str)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b084      	sub	sp, #16
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	4603      	mov	r3, r0
 80012b4:	603a      	str	r2, [r7, #0]
 80012b6:	71fb      	strb	r3, [r7, #7]
 80012b8:	460b      	mov	r3, r1
 80012ba:	71bb      	strb	r3, [r7, #6]
	unsigned int i=0;
 80012bc:	2300      	movs	r3, #0
 80012be:	60fb      	str	r3, [r7, #12]

	CLCD_Gotoxy(x,y);
 80012c0:	79ba      	ldrb	r2, [r7, #6]
 80012c2:	79fb      	ldrb	r3, [r7, #7]
 80012c4:	4611      	mov	r1, r2
 80012c6:	4618      	mov	r0, r3
 80012c8:	f7ff ffd0 	bl	800126c <CLCD_Gotoxy>
	do
	{
		CLCD_Write_Display(str[i]);
 80012cc:	683a      	ldr	r2, [r7, #0]
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	4413      	add	r3, r2
 80012d2:	781b      	ldrb	r3, [r3, #0]
 80012d4:	4618      	mov	r0, r3
 80012d6:	f7ff feff 	bl	80010d8 <CLCD_Write_Display>
	}
	while(str[++i]!='\0');
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	3301      	adds	r3, #1
 80012de:	60fb      	str	r3, [r7, #12]
 80012e0:	683a      	ldr	r2, [r7, #0]
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	4413      	add	r3, r2
 80012e6:	781b      	ldrb	r3, [r3, #0]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d1ef      	bne.n	80012cc <CLCD_Puts+0x20>
}
 80012ec:	bf00      	nop
 80012ee:	bf00      	nop
 80012f0:	3710      	adds	r7, #16
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}

080012f6 <CLCD_Init>:

void CLCD_Init(void)
{
 80012f6:	b580      	push	{r7, lr}
 80012f8:	af00      	add	r7, sp, #0
	HAL_Delay(100);
 80012fa:	2064      	movs	r0, #100	; 0x64
 80012fc:	f002 f8c2 	bl	8003484 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 8001300:	2028      	movs	r0, #40	; 0x28
 8001302:	f7ff fe1f 	bl	8000f44 <CLCD_Write_Instruction>
	HAL_Delay(10);
 8001306:	200a      	movs	r0, #10
 8001308:	f002 f8bc 	bl	8003484 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 800130c:	2028      	movs	r0, #40	; 0x28
 800130e:	f7ff fe19 	bl	8000f44 <CLCD_Write_Instruction>
	HAL_Delay(10);
 8001312:	200a      	movs	r0, #10
 8001314:	f002 f8b6 	bl	8003484 <HAL_Delay>
	CLCD_Write_Instruction(0x0C);
 8001318:	200c      	movs	r0, #12
 800131a:	f7ff fe13 	bl	8000f44 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x06);
 800131e:	2006      	movs	r0, #6
 8001320:	f7ff fe10 	bl	8000f44 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x02);
 8001324:	2002      	movs	r0, #2
 8001326:	f7ff fe0d 	bl	8000f44 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 800132a:	2001      	movs	r0, #1
 800132c:	f7ff fe0a 	bl	8000f44 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 8001330:	2001      	movs	r0, #1
 8001332:	f7ff fe07 	bl	8000f44 <CLCD_Write_Instruction>
}
 8001336:	bf00      	nop
 8001338:	bd80      	pop	{r7, pc}

0800133a <CLCD_Clear>:

void CLCD_Clear(void)
{
 800133a:	b580      	push	{r7, lr}
 800133c:	af00      	add	r7, sp, #0
	CLCD_Write_Instruction(0x01);
 800133e:	2001      	movs	r0, #1
 8001340:	f7ff fe00 	bl	8000f44 <CLCD_Write_Instruction>
	HAL_Delay(10);
 8001344:	200a      	movs	r0, #10
 8001346:	f002 f89d 	bl	8003484 <HAL_Delay>
}
 800134a:	bf00      	nop
 800134c:	bd80      	pop	{r7, pc}
	...

08001350 <VS1003_SPI_Init>:

static SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void VS1003_SPI_Init(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0
	/* SPI2 clock enable */
	__HAL_RCC_SPI2_CLK_ENABLE();
 8001356:	2300      	movs	r3, #0
 8001358:	607b      	str	r3, [r7, #4]
 800135a:	4b1f      	ldr	r3, [pc, #124]	; (80013d8 <VS1003_SPI_Init+0x88>)
 800135c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800135e:	4a1e      	ldr	r2, [pc, #120]	; (80013d8 <VS1003_SPI_Init+0x88>)
 8001360:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001364:	6413      	str	r3, [r2, #64]	; 0x40
 8001366:	4b1c      	ldr	r3, [pc, #112]	; (80013d8 <VS1003_SPI_Init+0x88>)
 8001368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800136a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800136e:	607b      	str	r3, [r7, #4]
 8001370:	687b      	ldr	r3, [r7, #4]

	hspi2.Instance = SPI2;
 8001372:	4b1a      	ldr	r3, [pc, #104]	; (80013dc <VS1003_SPI_Init+0x8c>)
 8001374:	4a1a      	ldr	r2, [pc, #104]	; (80013e0 <VS1003_SPI_Init+0x90>)
 8001376:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8001378:	4b18      	ldr	r3, [pc, #96]	; (80013dc <VS1003_SPI_Init+0x8c>)
 800137a:	f44f 7282 	mov.w	r2, #260	; 0x104
 800137e:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001380:	4b16      	ldr	r3, [pc, #88]	; (80013dc <VS1003_SPI_Init+0x8c>)
 8001382:	2200      	movs	r2, #0
 8001384:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001386:	4b15      	ldr	r3, [pc, #84]	; (80013dc <VS1003_SPI_Init+0x8c>)
 8001388:	2200      	movs	r2, #0
 800138a:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800138c:	4b13      	ldr	r3, [pc, #76]	; (80013dc <VS1003_SPI_Init+0x8c>)
 800138e:	2202      	movs	r2, #2
 8001390:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001392:	4b12      	ldr	r3, [pc, #72]	; (80013dc <VS1003_SPI_Init+0x8c>)
 8001394:	2201      	movs	r2, #1
 8001396:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 8001398:	4b10      	ldr	r3, [pc, #64]	; (80013dc <VS1003_SPI_Init+0x8c>)
 800139a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800139e:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80013a0:	4b0e      	ldr	r3, [pc, #56]	; (80013dc <VS1003_SPI_Init+0x8c>)
 80013a2:	2210      	movs	r2, #16
 80013a4:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80013a6:	4b0d      	ldr	r3, [pc, #52]	; (80013dc <VS1003_SPI_Init+0x8c>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80013ac:	4b0b      	ldr	r3, [pc, #44]	; (80013dc <VS1003_SPI_Init+0x8c>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013b2:	4b0a      	ldr	r3, [pc, #40]	; (80013dc <VS1003_SPI_Init+0x8c>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 0;
 80013b8:	4b08      	ldr	r3, [pc, #32]	; (80013dc <VS1003_SPI_Init+0x8c>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80013be:	4807      	ldr	r0, [pc, #28]	; (80013dc <VS1003_SPI_Init+0x8c>)
 80013c0:	f005 fafb 	bl	80069ba <HAL_SPI_Init>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d001      	beq.n	80013ce <VS1003_SPI_Init+0x7e>
	{
		Error_Handler();
 80013ca:	f001 fa75 	bl	80028b8 <Error_Handler>
	}
}
 80013ce:	bf00      	nop
 80013d0:	3708      	adds	r7, #8
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	40023800 	.word	0x40023800
 80013dc:	200001f0 	.word	0x200001f0
 80013e0:	40003800 	.word	0x40003800

080013e4 <VS1003_Init>:
* Output         : None
* Return         : None
* Attention		 : None
*******************************************************************************/
void VS1003_Init(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b088      	sub	sp, #32
 80013e8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIO clock enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80013ea:	2300      	movs	r3, #0
 80013ec:	60bb      	str	r3, [r7, #8]
 80013ee:	4b40      	ldr	r3, [pc, #256]	; (80014f0 <VS1003_Init+0x10c>)
 80013f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013f2:	4a3f      	ldr	r2, [pc, #252]	; (80014f0 <VS1003_Init+0x10c>)
 80013f4:	f043 0301 	orr.w	r3, r3, #1
 80013f8:	6313      	str	r3, [r2, #48]	; 0x30
 80013fa:	4b3d      	ldr	r3, [pc, #244]	; (80014f0 <VS1003_Init+0x10c>)
 80013fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013fe:	f003 0301 	and.w	r3, r3, #1
 8001402:	60bb      	str	r3, [r7, #8]
 8001404:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001406:	2300      	movs	r3, #0
 8001408:	607b      	str	r3, [r7, #4]
 800140a:	4b39      	ldr	r3, [pc, #228]	; (80014f0 <VS1003_Init+0x10c>)
 800140c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800140e:	4a38      	ldr	r2, [pc, #224]	; (80014f0 <VS1003_Init+0x10c>)
 8001410:	f043 0302 	orr.w	r3, r3, #2
 8001414:	6313      	str	r3, [r2, #48]	; 0x30
 8001416:	4b36      	ldr	r3, [pc, #216]	; (80014f0 <VS1003_Init+0x10c>)
 8001418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800141a:	f003 0302 	and.w	r3, r3, #2
 800141e:	607b      	str	r3, [r7, #4]
 8001420:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001422:	2300      	movs	r3, #0
 8001424:	603b      	str	r3, [r7, #0]
 8001426:	4b32      	ldr	r3, [pc, #200]	; (80014f0 <VS1003_Init+0x10c>)
 8001428:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800142a:	4a31      	ldr	r2, [pc, #196]	; (80014f0 <VS1003_Init+0x10c>)
 800142c:	f043 0304 	orr.w	r3, r3, #4
 8001430:	6313      	str	r3, [r2, #48]	; 0x30
 8001432:	4b2f      	ldr	r3, [pc, #188]	; (80014f0 <VS1003_Init+0x10c>)
 8001434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001436:	f003 0304 	and.w	r3, r3, #4
 800143a:	603b      	str	r3, [r7, #0]
 800143c:	683b      	ldr	r3, [r7, #0]

	/* /CS */
	GPIO_InitStruct.Pin = GPIO_PIN_9;
 800143e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001442:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001444:	2301      	movs	r3, #1
 8001446:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;//GPIO_PULLUP //GPIO_NOPULL
 8001448:	2300      	movs	r3, #0
 800144a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800144c:	2303      	movs	r3, #3
 800144e:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001450:	f107 030c 	add.w	r3, r7, #12
 8001454:	4619      	mov	r1, r3
 8001456:	4827      	ldr	r0, [pc, #156]	; (80014f4 <VS1003_Init+0x110>)
 8001458:	f002 ffba 	bl	80043d0 <HAL_GPIO_Init>

	/* XDCS */
	GPIO_InitStruct.Pin = GPIO_PIN_4;
 800145c:	2310      	movs	r3, #16
 800145e:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001460:	f107 030c 	add.w	r3, r7, #12
 8001464:	4619      	mov	r1, r3
 8001466:	4824      	ldr	r0, [pc, #144]	; (80014f8 <VS1003_Init+0x114>)
 8001468:	f002 ffb2 	bl	80043d0 <HAL_GPIO_Init>

	/* XRESET */
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 800146c:	2340      	movs	r3, #64	; 0x40
 800146e:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001470:	f107 030c 	add.w	r3, r7, #12
 8001474:	4619      	mov	r1, r3
 8001476:	4820      	ldr	r0, [pc, #128]	; (80014f8 <VS1003_Init+0x114>)
 8001478:	f002 ffaa 	bl	80043d0 <HAL_GPIO_Init>

	/* DREQ */
	GPIO_InitStruct.Pin = GPIO_PIN_7;
 800147c:	2380      	movs	r3, #128	; 0x80
 800147e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001480:	2300      	movs	r3, #0
 8001482:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001484:	f107 030c 	add.w	r3, r7, #12
 8001488:	4619      	mov	r1, r3
 800148a:	481c      	ldr	r0, [pc, #112]	; (80014fc <VS1003_Init+0x118>)
 800148c:	f002 ffa0 	bl	80043d0 <HAL_GPIO_Init>
	/**SPI2 GPIO Configuration
	PB10     ------> SPI2_SCK
	PB14     ------> SPI2_MISO
	PB15     ------> SPI2_MOSI
	*/
	GPIO_InitStruct.Pin = GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15;
 8001490:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 8001494:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001496:	2302      	movs	r3, #2
 8001498:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800149a:	2300      	movs	r3, #0
 800149c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800149e:	2303      	movs	r3, #3
 80014a0:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80014a2:	2305      	movs	r3, #5
 80014a4:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014a6:	f107 030c 	add.w	r3, r7, #12
 80014aa:	4619      	mov	r1, r3
 80014ac:	4811      	ldr	r0, [pc, #68]	; (80014f4 <VS1003_Init+0x110>)
 80014ae:	f002 ff8f 	bl	80043d0 <HAL_GPIO_Init>

	MP3_RESET(0);
 80014b2:	2200      	movs	r2, #0
 80014b4:	2140      	movs	r1, #64	; 0x40
 80014b6:	4810      	ldr	r0, [pc, #64]	; (80014f8 <VS1003_Init+0x114>)
 80014b8:	f003 f93e 	bl	8004738 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80014bc:	2001      	movs	r0, #1
 80014be:	f001 ffe1 	bl	8003484 <HAL_Delay>
	MP3_RESET(1);
 80014c2:	2201      	movs	r2, #1
 80014c4:	2140      	movs	r1, #64	; 0x40
 80014c6:	480c      	ldr	r0, [pc, #48]	; (80014f8 <VS1003_Init+0x114>)
 80014c8:	f003 f936 	bl	8004738 <HAL_GPIO_WritePin>

	MP3_DCS(1);
 80014cc:	2201      	movs	r2, #1
 80014ce:	2110      	movs	r1, #16
 80014d0:	4809      	ldr	r0, [pc, #36]	; (80014f8 <VS1003_Init+0x114>)
 80014d2:	f003 f931 	bl	8004738 <HAL_GPIO_WritePin>
	MP3_CCS(1);
 80014d6:	2201      	movs	r2, #1
 80014d8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80014dc:	4805      	ldr	r0, [pc, #20]	; (80014f4 <VS1003_Init+0x110>)
 80014de:	f003 f92b 	bl	8004738 <HAL_GPIO_WritePin>

	VS1003_SPI_Init();
 80014e2:	f7ff ff35 	bl	8001350 <VS1003_SPI_Init>
}
 80014e6:	bf00      	nop
 80014e8:	3720      	adds	r7, #32
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	40023800 	.word	0x40023800
 80014f4:	40020400 	.word	0x40020400
 80014f8:	40020000 	.word	0x40020000
 80014fc:	40020800 	.word	0x40020800

08001500 <VS1003_SPI_SetSpeed>:
* Output         : None
* Return         : None
* Attention		 : None
*******************************************************************************/
static void VS1003_SPI_SetSpeed(uint8_t SpeedSet)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b082      	sub	sp, #8
 8001504:	af00      	add	r7, sp, #0
 8001506:	4603      	mov	r3, r0
 8001508:	71fb      	strb	r3, [r7, #7]
	hspi2.Instance = SPI2;
 800150a:	4b1c      	ldr	r3, [pc, #112]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 800150c:	4a1c      	ldr	r2, [pc, #112]	; (8001580 <VS1003_SPI_SetSpeed+0x80>)
 800150e:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8001510:	4b1a      	ldr	r3, [pc, #104]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 8001512:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001516:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001518:	4b18      	ldr	r3, [pc, #96]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 800151a:	2200      	movs	r2, #0
 800151c:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800151e:	4b17      	ldr	r3, [pc, #92]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 8001520:	2200      	movs	r2, #0
 8001522:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001524:	4b15      	ldr	r3, [pc, #84]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 8001526:	2202      	movs	r2, #2
 8001528:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 800152a:	4b14      	ldr	r3, [pc, #80]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 800152c:	2201      	movs	r2, #1
 800152e:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 8001530:	4b12      	ldr	r3, [pc, #72]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 8001532:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001536:	619a      	str	r2, [r3, #24]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001538:	4b10      	ldr	r3, [pc, #64]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 800153a:	2200      	movs	r2, #0
 800153c:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800153e:	4b0f      	ldr	r3, [pc, #60]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 8001540:	2200      	movs	r2, #0
 8001542:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001544:	4b0d      	ldr	r3, [pc, #52]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 8001546:	2200      	movs	r2, #0
 8001548:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 0;
 800154a:	4b0c      	ldr	r3, [pc, #48]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 800154c:	2200      	movs	r2, #0
 800154e:	62da      	str	r2, [r3, #44]	; 0x2c

	if(SpeedSet == SPI_SPEED_LOW)
 8001550:	79fb      	ldrb	r3, [r7, #7]
 8001552:	2b00      	cmp	r3, #0
 8001554:	d103      	bne.n	800155e <VS1003_SPI_SetSpeed+0x5e>
	{
		hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001556:	4b09      	ldr	r3, [pc, #36]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 8001558:	2218      	movs	r2, #24
 800155a:	61da      	str	r2, [r3, #28]
 800155c:	e002      	b.n	8001564 <VS1003_SPI_SetSpeed+0x64>
	}
	else
	{
		hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800155e:	4b07      	ldr	r3, [pc, #28]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 8001560:	2210      	movs	r2, #16
 8001562:	61da      	str	r2, [r3, #28]
	}

	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001564:	4805      	ldr	r0, [pc, #20]	; (800157c <VS1003_SPI_SetSpeed+0x7c>)
 8001566:	f005 fa28 	bl	80069ba <HAL_SPI_Init>
 800156a:	4603      	mov	r3, r0
 800156c:	2b00      	cmp	r3, #0
 800156e:	d001      	beq.n	8001574 <VS1003_SPI_SetSpeed+0x74>
	{
		Error_Handler();
 8001570:	f001 f9a2 	bl	80028b8 <Error_Handler>
	}
}
 8001574:	bf00      	nop
 8001576:	3708      	adds	r7, #8
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}
 800157c:	200001f0 	.word	0x200001f0
 8001580:	40003800 	.word	0x40003800

08001584 <VS1003_SPI_ReadWriteByte>:
* Output         : None
* Return         : None
* Attention		 : None
*******************************************************************************/
static uint16_t VS1003_SPI_ReadWriteByte(uint16_t TxData)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b086      	sub	sp, #24
 8001588:	af02      	add	r7, sp, #8
 800158a:	4603      	mov	r3, r0
 800158c:	80fb      	strh	r3, [r7, #6]
	uint8_t RxData;
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)&TxData, &RxData, 1, 10);
 800158e:	f107 020f 	add.w	r2, r7, #15
 8001592:	1db9      	adds	r1, r7, #6
 8001594:	230a      	movs	r3, #10
 8001596:	9300      	str	r3, [sp, #0]
 8001598:	2301      	movs	r3, #1
 800159a:	4804      	ldr	r0, [pc, #16]	; (80015ac <VS1003_SPI_ReadWriteByte+0x28>)
 800159c:	f005 fa96 	bl	8006acc <HAL_SPI_TransmitReceive>
	return RxData;
 80015a0:	7bfb      	ldrb	r3, [r7, #15]
 80015a2:	b29b      	uxth	r3, r3
}
 80015a4:	4618      	mov	r0, r3
 80015a6:	3710      	adds	r7, #16
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	200001f0 	.word	0x200001f0

080015b0 <VS1003_WriteReg>:
* Output         : None
* Return         : None
* Attention	  : None
*******************************************************************************/
void VS1003_WriteReg(uint8_t reg, uint16_t value)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b082      	sub	sp, #8
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	4603      	mov	r3, r0
 80015b8:	460a      	mov	r2, r1
 80015ba:	71fb      	strb	r3, [r7, #7]
 80015bc:	4613      	mov	r3, r2
 80015be:	80bb      	strh	r3, [r7, #4]
	while(MP3_DREQ == 0);
 80015c0:	bf00      	nop
 80015c2:	2180      	movs	r1, #128	; 0x80
 80015c4:	4819      	ldr	r0, [pc, #100]	; (800162c <VS1003_WriteReg+0x7c>)
 80015c6:	f003 f89f 	bl	8004708 <HAL_GPIO_ReadPin>
 80015ca:	4603      	mov	r3, r0
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d0f8      	beq.n	80015c2 <VS1003_WriteReg+0x12>

	VS1003_SPI_SetSpeed(SPI_SPEED_LOW);
 80015d0:	2000      	movs	r0, #0
 80015d2:	f7ff ff95 	bl	8001500 <VS1003_SPI_SetSpeed>
	MP3_DCS(1);
 80015d6:	2201      	movs	r2, #1
 80015d8:	2110      	movs	r1, #16
 80015da:	4815      	ldr	r0, [pc, #84]	; (8001630 <VS1003_WriteReg+0x80>)
 80015dc:	f003 f8ac 	bl	8004738 <HAL_GPIO_WritePin>
	MP3_CCS(0);
 80015e0:	2200      	movs	r2, #0
 80015e2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80015e6:	4813      	ldr	r0, [pc, #76]	; (8001634 <VS1003_WriteReg+0x84>)
 80015e8:	f003 f8a6 	bl	8004738 <HAL_GPIO_WritePin>
	VS1003_SPI_ReadWriteByte(VS1003_WRITE_COMMAND);
 80015ec:	2002      	movs	r0, #2
 80015ee:	f7ff ffc9 	bl	8001584 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(reg);
 80015f2:	79fb      	ldrb	r3, [r7, #7]
 80015f4:	b29b      	uxth	r3, r3
 80015f6:	4618      	mov	r0, r3
 80015f8:	f7ff ffc4 	bl	8001584 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(value >> 8);
 80015fc:	88bb      	ldrh	r3, [r7, #4]
 80015fe:	0a1b      	lsrs	r3, r3, #8
 8001600:	b29b      	uxth	r3, r3
 8001602:	4618      	mov	r0, r3
 8001604:	f7ff ffbe 	bl	8001584 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(value);
 8001608:	88bb      	ldrh	r3, [r7, #4]
 800160a:	4618      	mov	r0, r3
 800160c:	f7ff ffba 	bl	8001584 <VS1003_SPI_ReadWriteByte>
	MP3_CCS(1);
 8001610:	2201      	movs	r2, #1
 8001612:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001616:	4807      	ldr	r0, [pc, #28]	; (8001634 <VS1003_WriteReg+0x84>)
 8001618:	f003 f88e 	bl	8004738 <HAL_GPIO_WritePin>
	VS1003_SPI_SetSpeed(SPI_SPEED_HIGH);
 800161c:	2001      	movs	r0, #1
 800161e:	f7ff ff6f 	bl	8001500 <VS1003_SPI_SetSpeed>
}
 8001622:	bf00      	nop
 8001624:	3708      	adds	r7, #8
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	40020800 	.word	0x40020800
 8001630:	40020000 	.word	0x40020000
 8001634:	40020400 	.word	0x40020400

08001638 <VS1003_ReadReg>:
* Output         : None
* Return         : - value:  
* Attention	  : None
*******************************************************************************/
uint16_t VS1003_ReadReg(uint8_t reg)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b084      	sub	sp, #16
 800163c:	af00      	add	r7, sp, #0
 800163e:	4603      	mov	r3, r0
 8001640:	71fb      	strb	r3, [r7, #7]
	uint16_t value;

	while(MP3_DREQ == 0);
 8001642:	bf00      	nop
 8001644:	2180      	movs	r1, #128	; 0x80
 8001646:	481d      	ldr	r0, [pc, #116]	; (80016bc <VS1003_ReadReg+0x84>)
 8001648:	f003 f85e 	bl	8004708 <HAL_GPIO_ReadPin>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d0f8      	beq.n	8001644 <VS1003_ReadReg+0xc>
	VS1003_SPI_SetSpeed(SPI_SPEED_LOW );
 8001652:	2000      	movs	r0, #0
 8001654:	f7ff ff54 	bl	8001500 <VS1003_SPI_SetSpeed>
	MP3_DCS(1);
 8001658:	2201      	movs	r2, #1
 800165a:	2110      	movs	r1, #16
 800165c:	4818      	ldr	r0, [pc, #96]	; (80016c0 <VS1003_ReadReg+0x88>)
 800165e:	f003 f86b 	bl	8004738 <HAL_GPIO_WritePin>
	MP3_CCS(0);
 8001662:	2200      	movs	r2, #0
 8001664:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001668:	4816      	ldr	r0, [pc, #88]	; (80016c4 <VS1003_ReadReg+0x8c>)
 800166a:	f003 f865 	bl	8004738 <HAL_GPIO_WritePin>
	VS1003_SPI_ReadWriteByte(VS1003_READ_COMMAND);
 800166e:	2003      	movs	r0, #3
 8001670:	f7ff ff88 	bl	8001584 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(reg);
 8001674:	79fb      	ldrb	r3, [r7, #7]
 8001676:	b29b      	uxth	r3, r3
 8001678:	4618      	mov	r0, r3
 800167a:	f7ff ff83 	bl	8001584 <VS1003_SPI_ReadWriteByte>
	value = VS1003_SPI_ReadWriteByte(0xff);
 800167e:	20ff      	movs	r0, #255	; 0xff
 8001680:	f7ff ff80 	bl	8001584 <VS1003_SPI_ReadWriteByte>
 8001684:	4603      	mov	r3, r0
 8001686:	81fb      	strh	r3, [r7, #14]
	value = value << 8;
 8001688:	89fb      	ldrh	r3, [r7, #14]
 800168a:	021b      	lsls	r3, r3, #8
 800168c:	81fb      	strh	r3, [r7, #14]
	value |= VS1003_SPI_ReadWriteByte(0xff);
 800168e:	20ff      	movs	r0, #255	; 0xff
 8001690:	f7ff ff78 	bl	8001584 <VS1003_SPI_ReadWriteByte>
 8001694:	4603      	mov	r3, r0
 8001696:	461a      	mov	r2, r3
 8001698:	89fb      	ldrh	r3, [r7, #14]
 800169a:	4313      	orrs	r3, r2
 800169c:	81fb      	strh	r3, [r7, #14]
	MP3_CCS(1);
 800169e:	2201      	movs	r2, #1
 80016a0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80016a4:	4807      	ldr	r0, [pc, #28]	; (80016c4 <VS1003_ReadReg+0x8c>)
 80016a6:	f003 f847 	bl	8004738 <HAL_GPIO_WritePin>
	VS1003_SPI_SetSpeed(SPI_SPEED_HIGH);
 80016aa:	2001      	movs	r0, #1
 80016ac:	f7ff ff28 	bl	8001500 <VS1003_SPI_SetSpeed>
	return value;
 80016b0:	89fb      	ldrh	r3, [r7, #14]
}
 80016b2:	4618      	mov	r0, r3
 80016b4:	3710      	adds	r7, #16
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	40020800 	.word	0x40020800
 80016c0:	40020000 	.word	0x40020000
 80016c4:	40020400 	.word	0x40020400

080016c8 <VS1003_ResetDecodeTime>:
* Output         : None
* Return         : None
* Attention	  : None
*******************************************************************************/
void VS1003_ResetDecodeTime(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	af00      	add	r7, sp, #0
	VS1003_WriteReg(SPI_DECODE_TIME, 0x0000);
 80016cc:	2100      	movs	r1, #0
 80016ce:	2004      	movs	r0, #4
 80016d0:	f7ff ff6e 	bl	80015b0 <VS1003_WriteReg>
	VS1003_WriteReg(SPI_DECODE_TIME, 0x0000);
 80016d4:	2100      	movs	r1, #0
 80016d6:	2004      	movs	r0, #4
 80016d8:	f7ff ff6a 	bl	80015b0 <VS1003_WriteReg>
}
 80016dc:	bf00      	nop
 80016de:	bd80      	pop	{r7, pc}

080016e0 <VS1003_SoftReset>:
* Output         : None
* Return         : None
* Attention	  : None
*******************************************************************************/
void VS1003_SoftReset(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b082      	sub	sp, #8
 80016e4:	af00      	add	r7, sp, #0
	uint8_t retry;

	while(MP3_DREQ == 0);
 80016e6:	bf00      	nop
 80016e8:	2180      	movs	r1, #128	; 0x80
 80016ea:	483e      	ldr	r0, [pc, #248]	; (80017e4 <VS1003_SoftReset+0x104>)
 80016ec:	f003 f80c 	bl	8004708 <HAL_GPIO_ReadPin>
 80016f0:	4603      	mov	r3, r0
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d0f8      	beq.n	80016e8 <VS1003_SoftReset+0x8>
	VS1003_SPI_ReadWriteByte(0xff);
 80016f6:	20ff      	movs	r0, #255	; 0xff
 80016f8:	f7ff ff44 	bl	8001584 <VS1003_SPI_ReadWriteByte>
	retry = 0;
 80016fc:	2300      	movs	r3, #0
 80016fe:	71fb      	strb	r3, [r7, #7]
	while(VS1003_ReadReg(SPI_MODE) != 0x0804)
 8001700:	e00c      	b.n	800171c <VS1003_SoftReset+0x3c>
	{
		VS1003_WriteReg(SPI_MODE, 0x0804);
 8001702:	f640 0104 	movw	r1, #2052	; 0x804
 8001706:	2000      	movs	r0, #0
 8001708:	f7ff ff52 	bl	80015b0 <VS1003_WriteReg>
		HAL_Delay(2);
 800170c:	2002      	movs	r0, #2
 800170e:	f001 feb9 	bl	8003484 <HAL_Delay>
		if(retry++ > 100)
 8001712:	79fb      	ldrb	r3, [r7, #7]
 8001714:	1c5a      	adds	r2, r3, #1
 8001716:	71fa      	strb	r2, [r7, #7]
 8001718:	2b64      	cmp	r3, #100	; 0x64
 800171a:	d809      	bhi.n	8001730 <VS1003_SoftReset+0x50>
	while(VS1003_ReadReg(SPI_MODE) != 0x0804)
 800171c:	2000      	movs	r0, #0
 800171e:	f7ff ff8b 	bl	8001638 <VS1003_ReadReg>
 8001722:	4603      	mov	r3, r0
 8001724:	461a      	mov	r2, r3
 8001726:	f640 0304 	movw	r3, #2052	; 0x804
 800172a:	429a      	cmp	r2, r3
 800172c:	d1e9      	bne.n	8001702 <VS1003_SoftReset+0x22>
 800172e:	e000      	b.n	8001732 <VS1003_SoftReset+0x52>
		{
			break;
 8001730:	bf00      	nop
		}
	}

	while(MP3_DREQ == 0);
 8001732:	bf00      	nop
 8001734:	2180      	movs	r1, #128	; 0x80
 8001736:	482b      	ldr	r0, [pc, #172]	; (80017e4 <VS1003_SoftReset+0x104>)
 8001738:	f002 ffe6 	bl	8004708 <HAL_GPIO_ReadPin>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d0f8      	beq.n	8001734 <VS1003_SoftReset+0x54>
	retry = 0;
 8001742:	2300      	movs	r3, #0
 8001744:	71fb      	strb	r3, [r7, #7]
	while( VS1003_ReadReg(SPI_CLOCKF) != 0x9800)
 8001746:	e009      	b.n	800175c <VS1003_SoftReset+0x7c>
	{
		VS1003_WriteReg(SPI_CLOCKF, 0x9800);
 8001748:	f44f 4118 	mov.w	r1, #38912	; 0x9800
 800174c:	2003      	movs	r0, #3
 800174e:	f7ff ff2f 	bl	80015b0 <VS1003_WriteReg>
		if(retry++ > 100)
 8001752:	79fb      	ldrb	r3, [r7, #7]
 8001754:	1c5a      	adds	r2, r3, #1
 8001756:	71fa      	strb	r2, [r7, #7]
 8001758:	2b64      	cmp	r3, #100	; 0x64
 800175a:	d807      	bhi.n	800176c <VS1003_SoftReset+0x8c>
	while( VS1003_ReadReg(SPI_CLOCKF) != 0x9800)
 800175c:	2003      	movs	r0, #3
 800175e:	f7ff ff6b 	bl	8001638 <VS1003_ReadReg>
 8001762:	4603      	mov	r3, r0
 8001764:	f5b3 4f18 	cmp.w	r3, #38912	; 0x9800
 8001768:	d1ee      	bne.n	8001748 <VS1003_SoftReset+0x68>
 800176a:	e000      	b.n	800176e <VS1003_SoftReset+0x8e>
		{
			break;
 800176c:	bf00      	nop
		}
	}

	retry = 0;
 800176e:	2300      	movs	r3, #0
 8001770:	71fb      	strb	r3, [r7, #7]
	while( VS1003_ReadReg(SPI_AUDATA) != 0xBB81)
 8001772:	e009      	b.n	8001788 <VS1003_SoftReset+0xa8>
	{
		VS1003_WriteReg(SPI_AUDATA, 0xBB81);
 8001774:	f64b 3181 	movw	r1, #48001	; 0xbb81
 8001778:	2005      	movs	r0, #5
 800177a:	f7ff ff19 	bl	80015b0 <VS1003_WriteReg>
		if(retry++ > 100)
 800177e:	79fb      	ldrb	r3, [r7, #7]
 8001780:	1c5a      	adds	r2, r3, #1
 8001782:	71fa      	strb	r2, [r7, #7]
 8001784:	2b64      	cmp	r3, #100	; 0x64
 8001786:	d809      	bhi.n	800179c <VS1003_SoftReset+0xbc>
	while( VS1003_ReadReg(SPI_AUDATA) != 0xBB81)
 8001788:	2005      	movs	r0, #5
 800178a:	f7ff ff55 	bl	8001638 <VS1003_ReadReg>
 800178e:	4603      	mov	r3, r0
 8001790:	461a      	mov	r2, r3
 8001792:	f64b 3381 	movw	r3, #48001	; 0xbb81
 8001796:	429a      	cmp	r2, r3
 8001798:	d1ec      	bne.n	8001774 <VS1003_SoftReset+0x94>
 800179a:	e000      	b.n	800179e <VS1003_SoftReset+0xbe>
		{
			break;
 800179c:	bf00      	nop
		}
	}

	VS1003_WriteReg(SPI_VOL, 0x0000);
 800179e:	2100      	movs	r1, #0
 80017a0:	200b      	movs	r0, #11
 80017a2:	f7ff ff05 	bl	80015b0 <VS1003_WriteReg>
	VS1003_ResetDecodeTime();
 80017a6:	f7ff ff8f 	bl	80016c8 <VS1003_ResetDecodeTime>

	MP3_DCS(0);
 80017aa:	2200      	movs	r2, #0
 80017ac:	2110      	movs	r1, #16
 80017ae:	480e      	ldr	r0, [pc, #56]	; (80017e8 <VS1003_SoftReset+0x108>)
 80017b0:	f002 ffc2 	bl	8004738 <HAL_GPIO_WritePin>
	VS1003_SPI_ReadWriteByte(0xFF);
 80017b4:	20ff      	movs	r0, #255	; 0xff
 80017b6:	f7ff fee5 	bl	8001584 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(0xFF);
 80017ba:	20ff      	movs	r0, #255	; 0xff
 80017bc:	f7ff fee2 	bl	8001584 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(0xFF);
 80017c0:	20ff      	movs	r0, #255	; 0xff
 80017c2:	f7ff fedf 	bl	8001584 <VS1003_SPI_ReadWriteByte>
	VS1003_SPI_ReadWriteByte(0xFF);
 80017c6:	20ff      	movs	r0, #255	; 0xff
 80017c8:	f7ff fedc 	bl	8001584 <VS1003_SPI_ReadWriteByte>
	MP3_DCS(1);
 80017cc:	2201      	movs	r2, #1
 80017ce:	2110      	movs	r1, #16
 80017d0:	4805      	ldr	r0, [pc, #20]	; (80017e8 <VS1003_SoftReset+0x108>)
 80017d2:	f002 ffb1 	bl	8004738 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 80017d6:	2014      	movs	r0, #20
 80017d8:	f001 fe54 	bl	8003484 <HAL_Delay>
}
 80017dc:	bf00      	nop
 80017de:	3708      	adds	r7, #8
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	40020800 	.word	0x40020800
 80017e8:	40020000 	.word	0x40020000

080017ec <VS1003_WriteData>:
* Output         : None
* Return         : None
* Attention		 : None
*******************************************************************************/
void VS1003_WriteData(uint8_t* buf)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b084      	sub	sp, #16
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
	uint8_t count = 32;
 80017f4:	2320      	movs	r3, #32
 80017f6:	73fb      	strb	r3, [r7, #15]

	MP3_DCS(0);
 80017f8:	2200      	movs	r2, #0
 80017fa:	2110      	movs	r1, #16
 80017fc:	480f      	ldr	r0, [pc, #60]	; (800183c <VS1003_WriteData+0x50>)
 80017fe:	f002 ff9b 	bl	8004738 <HAL_GPIO_WritePin>
	while(count--)
 8001802:	e007      	b.n	8001814 <VS1003_WriteData+0x28>
	{
		VS1003_SPI_ReadWriteByte(*buf++);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	1c5a      	adds	r2, r3, #1
 8001808:	607a      	str	r2, [r7, #4]
 800180a:	781b      	ldrb	r3, [r3, #0]
 800180c:	b29b      	uxth	r3, r3
 800180e:	4618      	mov	r0, r3
 8001810:	f7ff feb8 	bl	8001584 <VS1003_SPI_ReadWriteByte>
	while(count--)
 8001814:	7bfb      	ldrb	r3, [r7, #15]
 8001816:	1e5a      	subs	r2, r3, #1
 8001818:	73fa      	strb	r2, [r7, #15]
 800181a:	2b00      	cmp	r3, #0
 800181c:	d1f2      	bne.n	8001804 <VS1003_WriteData+0x18>
	}
	MP3_DCS(1);
 800181e:	2201      	movs	r2, #1
 8001820:	2110      	movs	r1, #16
 8001822:	4806      	ldr	r0, [pc, #24]	; (800183c <VS1003_WriteData+0x50>)
 8001824:	f002 ff88 	bl	8004738 <HAL_GPIO_WritePin>
	MP3_CCS(1);
 8001828:	2201      	movs	r2, #1
 800182a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800182e:	4804      	ldr	r0, [pc, #16]	; (8001840 <VS1003_WriteData+0x54>)
 8001830:	f002 ff82 	bl	8004738 <HAL_GPIO_WritePin>
}
 8001834:	bf00      	nop
 8001836:	3710      	adds	r7, #16
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}
 800183c:	40020000 	.word	0x40020000
 8001840:	40020400 	.word	0x40020400

08001844 <_write>:
static void MX_SPI2_Init(void);
static void MX_SDIO_SD_Init(void);
static void MX_NVIC_Init(void);
/* USER CODE BEGIN PFP */
int _write(int file, char *p, int len)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b084      	sub	sp, #16
 8001848:	af00      	add	r7, sp, #0
 800184a:	60f8      	str	r0, [r7, #12]
 800184c:	60b9      	str	r1, [r7, #8]
 800184e:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart3, p, len, 10);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	b29a      	uxth	r2, r3
 8001854:	230a      	movs	r3, #10
 8001856:	68b9      	ldr	r1, [r7, #8]
 8001858:	4803      	ldr	r0, [pc, #12]	; (8001868 <_write+0x24>)
 800185a:	f006 fb3e 	bl	8007eda <HAL_UART_Transmit>
	return len;
 800185e:	687b      	ldr	r3, [r7, #4]
}
 8001860:	4618      	mov	r0, r3
 8001862:	3710      	adds	r7, #16
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}
 8001868:	20000690 	.word	0x20000690

0800186c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b082      	sub	sp, #8
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4a17      	ldr	r2, [pc, #92]	; (80018d8 <HAL_UART_RxCpltCallback+0x6c>)
 800187a:	4293      	cmp	r3, r2
 800187c:	d127      	bne.n	80018ce <HAL_UART_RxCpltCallback+0x62>
	{
		if (buf < 100 - 1)
 800187e:	4b17      	ldr	r3, [pc, #92]	; (80018dc <HAL_UART_RxCpltCallback+0x70>)
 8001880:	781b      	ldrb	r3, [r3, #0]
 8001882:	2b62      	cmp	r3, #98	; 0x62
 8001884:	d806      	bhi.n	8001894 <HAL_UART_RxCpltCallback+0x28>
		{
			buf++;
 8001886:	4b15      	ldr	r3, [pc, #84]	; (80018dc <HAL_UART_RxCpltCallback+0x70>)
 8001888:	781b      	ldrb	r3, [r3, #0]
 800188a:	3301      	adds	r3, #1
 800188c:	b2da      	uxtb	r2, r3
 800188e:	4b13      	ldr	r3, [pc, #76]	; (80018dc <HAL_UART_RxCpltCallback+0x70>)
 8001890:	701a      	strb	r2, [r3, #0]
 8001892:	e002      	b.n	800189a <HAL_UART_RxCpltCallback+0x2e>
		}
		else
		{
			buf = 0;
 8001894:	4b11      	ldr	r3, [pc, #68]	; (80018dc <HAL_UART_RxCpltCallback+0x70>)
 8001896:	2200      	movs	r2, #0
 8001898:	701a      	strb	r2, [r3, #0]
		}

		if (rx3_buf[buf - 1] == '\n')
 800189a:	4b10      	ldr	r3, [pc, #64]	; (80018dc <HAL_UART_RxCpltCallback+0x70>)
 800189c:	781b      	ldrb	r3, [r3, #0]
 800189e:	3b01      	subs	r3, #1
 80018a0:	4a0f      	ldr	r2, [pc, #60]	; (80018e0 <HAL_UART_RxCpltCallback+0x74>)
 80018a2:	5cd3      	ldrb	r3, [r2, r3]
 80018a4:	2b0a      	cmp	r3, #10
 80018a6:	d108      	bne.n	80018ba <HAL_UART_RxCpltCallback+0x4e>
		{
			rx3_buf[buf - 1] = '\0';
 80018a8:	4b0c      	ldr	r3, [pc, #48]	; (80018dc <HAL_UART_RxCpltCallback+0x70>)
 80018aa:	781b      	ldrb	r3, [r3, #0]
 80018ac:	3b01      	subs	r3, #1
 80018ae:	4a0c      	ldr	r2, [pc, #48]	; (80018e0 <HAL_UART_RxCpltCallback+0x74>)
 80018b0:	2100      	movs	r1, #0
 80018b2:	54d1      	strb	r1, [r2, r3]
			buf = 0;
 80018b4:	4b09      	ldr	r3, [pc, #36]	; (80018dc <HAL_UART_RxCpltCallback+0x70>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	701a      	strb	r2, [r3, #0]
		}

		HAL_UART_Receive_IT(&huart3, &rx3_buf[buf], 1);
 80018ba:	4b08      	ldr	r3, [pc, #32]	; (80018dc <HAL_UART_RxCpltCallback+0x70>)
 80018bc:	781b      	ldrb	r3, [r3, #0]
 80018be:	461a      	mov	r2, r3
 80018c0:	4b07      	ldr	r3, [pc, #28]	; (80018e0 <HAL_UART_RxCpltCallback+0x74>)
 80018c2:	4413      	add	r3, r2
 80018c4:	2201      	movs	r2, #1
 80018c6:	4619      	mov	r1, r3
 80018c8:	4806      	ldr	r0, [pc, #24]	; (80018e4 <HAL_UART_RxCpltCallback+0x78>)
 80018ca:	f006 fb98 	bl	8007ffe <HAL_UART_Receive_IT>
	}
}
 80018ce:	bf00      	nop
 80018d0:	3708      	adds	r7, #8
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	40004800 	.word	0x40004800
 80018dc:	200006d4 	.word	0x200006d4
 80018e0:	200006d8 	.word	0x200006d8
 80018e4:	20000690 	.word	0x20000690

080018e8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80018e8:	b480      	push	{r7}
 80018ea:	b083      	sub	sp, #12
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
//		/*Sin wave*/
//		HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, (sinf(2 * 3.1415926535f * 100 * cnt / 1000.f) + 1) * 2047); // 100Hz code (this code MAX Frequency 499Hz)
//		cnt++;
//		if(cnt > 999) cnt = 0;
//	}
}
 80018f0:	bf00      	nop
 80018f2:	370c      	adds	r7, #12
 80018f4:	46bd      	mov	sp, r7
 80018f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fa:	4770      	bx	lr

080018fc <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80018fc:	b480      	push	{r7}
 80018fe:	b083      	sub	sp, #12
 8001900:	af00      	add	r7, sp, #0
 8001902:	4603      	mov	r3, r0
 8001904:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_3)
 8001906:	88fb      	ldrh	r3, [r7, #6]
 8001908:	2b08      	cmp	r3, #8
 800190a:	d102      	bne.n	8001912 <HAL_GPIO_EXTI_Callback+0x16>
	{
		sw1_flag = 1;
 800190c:	4b0e      	ldr	r3, [pc, #56]	; (8001948 <HAL_GPIO_EXTI_Callback+0x4c>)
 800190e:	2201      	movs	r2, #1
 8001910:	701a      	strb	r2, [r3, #0]
	}
	if (GPIO_Pin == GPIO_PIN_15)
 8001912:	88fb      	ldrh	r3, [r7, #6]
 8001914:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001918:	d102      	bne.n	8001920 <HAL_GPIO_EXTI_Callback+0x24>
	{
		sw2_flag = 1;
 800191a:	4b0c      	ldr	r3, [pc, #48]	; (800194c <HAL_GPIO_EXTI_Callback+0x50>)
 800191c:	2201      	movs	r2, #1
 800191e:	701a      	strb	r2, [r3, #0]
	}
	if (GPIO_Pin == GPIO_PIN_4)
 8001920:	88fb      	ldrh	r3, [r7, #6]
 8001922:	2b10      	cmp	r3, #16
 8001924:	d102      	bne.n	800192c <HAL_GPIO_EXTI_Callback+0x30>
	{
		sw3_flag = 1;
 8001926:	4b0a      	ldr	r3, [pc, #40]	; (8001950 <HAL_GPIO_EXTI_Callback+0x54>)
 8001928:	2201      	movs	r2, #1
 800192a:	701a      	strb	r2, [r3, #0]
	}
	if (GPIO_Pin == GPIO_PIN_10)
 800192c:	88fb      	ldrh	r3, [r7, #6]
 800192e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001932:	d102      	bne.n	800193a <HAL_GPIO_EXTI_Callback+0x3e>
	{
		sw4_flag = 1;
 8001934:	4b07      	ldr	r3, [pc, #28]	; (8001954 <HAL_GPIO_EXTI_Callback+0x58>)
 8001936:	2201      	movs	r2, #1
 8001938:	701a      	strb	r2, [r3, #0]
	}
}
 800193a:	bf00      	nop
 800193c:	370c      	adds	r7, #12
 800193e:	46bd      	mov	sp, r7
 8001940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001944:	4770      	bx	lr
 8001946:	bf00      	nop
 8001948:	2000073c 	.word	0x2000073c
 800194c:	2000073d 	.word	0x2000073d
 8001950:	2000073e 	.word	0x2000073e
 8001954:	2000073f 	.word	0x2000073f

08001958 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b09e      	sub	sp, #120	; 0x78
 800195c:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800195e:	f001 fd1f 	bl	80033a0 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001962:	f000 fa31 	bl	8001dc8 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001966:	f000 fec7 	bl	80026f8 <MX_GPIO_Init>
	MX_DMA_Init();
 800196a:	f000 fe95 	bl	8002698 <MX_DMA_Init>
	MX_USART3_UART_Init();
 800196e:	f000 fe69 	bl	8002644 <MX_USART3_UART_Init>
	MX_TIM7_Init();
 8001972:	f000 fde3 	bl	800253c <MX_TIM7_Init>
	MX_TIM3_Init();
 8001976:	f000 fc35 	bl	80021e4 <MX_TIM3_Init>
	MX_TIM4_Init();
 800197a:	f000 fcc7 	bl	800230c <MX_TIM4_Init>
	MX_TIM10_Init();
 800197e:	f000 fe13 	bl	80025a8 <MX_TIM10_Init>
	MX_TIM2_Init();
 8001982:	f000 fbb9 	bl	80020f8 <MX_TIM2_Init>
	MX_TIM5_Init();
 8001986:	f000 fd55 	bl	8002434 <MX_TIM5_Init>
	MX_ADC1_Init();
 800198a:	f000 fab3 	bl	8001ef4 <MX_ADC1_Init>
	MX_I2C1_Init();
 800198e:	f000 fb2d 	bl	8001fec <MX_I2C1_Init>
	MX_SPI2_Init();
 8001992:	f000 fb7b 	bl	800208c <MX_SPI2_Init>
	MX_SDIO_SD_Init();
 8001996:	f000 fb57 	bl	8002048 <MX_SDIO_SD_Init>
	MX_FATFS_Init();
 800199a:	f008 f83d 	bl	8009a18 <MX_FATFS_Init>

	/* Initialize interrupts */
	MX_NVIC_Init();
 800199e:	f000 fa7d 	bl	8001e9c <MX_NVIC_Init>
	/* USER CODE BEGIN 2 */
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 80019a2:	2201      	movs	r2, #1
 80019a4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019a8:	48bc      	ldr	r0, [pc, #752]	; (8001c9c <main+0x344>)
 80019aa:	f002 fec5 	bl	8004738 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
 80019ae:	2201      	movs	r2, #1
 80019b0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80019b4:	48b9      	ldr	r0, [pc, #740]	; (8001c9c <main+0x344>)
 80019b6:	f002 febf 	bl	8004738 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 80019ba:	2201      	movs	r2, #1
 80019bc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80019c0:	48b6      	ldr	r0, [pc, #728]	; (8001c9c <main+0x344>)
 80019c2:	f002 feb9 	bl	8004738 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 80019c6:	2201      	movs	r2, #1
 80019c8:	2140      	movs	r1, #64	; 0x40
 80019ca:	48b5      	ldr	r0, [pc, #724]	; (8001ca0 <main+0x348>)
 80019cc:	f002 feb4 	bl	8004738 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 80019d0:	2201      	movs	r2, #1
 80019d2:	2101      	movs	r1, #1
 80019d4:	48b3      	ldr	r0, [pc, #716]	; (8001ca4 <main+0x34c>)
 80019d6:	f002 feaf 	bl	8004738 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 80019da:	2201      	movs	r2, #1
 80019dc:	2120      	movs	r1, #32
 80019de:	48b1      	ldr	r0, [pc, #708]	; (8001ca4 <main+0x34c>)
 80019e0:	f002 feaa 	bl	8004738 <HAL_GPIO_WritePin>

//	HAL_UART_Receive_IT(&huart3, &rx3_buf[buf], 1);
	HAL_TIM_Base_Start_IT(&htim7);
 80019e4:	48b0      	ldr	r0, [pc, #704]	; (8001ca8 <main+0x350>)
 80019e6:	f005 fb2d 	bl	8007044 <HAL_TIM_Base_Start_IT>
//	TIM5->CCR4 = 0;
//	TIM5->CCR1 = 5000;
//
//	HAL_ADC_Start_DMA(&hadc1, &adcval[0], 4);
//	HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
	VS1003_Init();
 80019ea:	f7ff fcfb 	bl	80013e4 <VS1003_Init>
	VS1003_SoftReset();
 80019ee:	f7ff fe77 	bl	80016e0 <VS1003_SoftReset>

	CLCD_GPIO_Init();
 80019f2:	f7ff fa57 	bl	8000ea4 <CLCD_GPIO_Init>
	CLCD_Init();
 80019f6:	f7ff fc7e 	bl	80012f6 <CLCD_Init>

	CLCD_Puts(0, 0, "Welcome to");
 80019fa:	4aac      	ldr	r2, [pc, #688]	; (8001cac <main+0x354>)
 80019fc:	2100      	movs	r1, #0
 80019fe:	2000      	movs	r0, #0
 8001a00:	f7ff fc54 	bl	80012ac <CLCD_Puts>
	CLCD_Puts(0, 1, "Kkang Home");
 8001a04:	4aaa      	ldr	r2, [pc, #680]	; (8001cb0 <main+0x358>)
 8001a06:	2101      	movs	r1, #1
 8001a08:	2000      	movs	r0, #0
 8001a0a:	f7ff fc4f 	bl	80012ac <CLCD_Puts>

	CLCD_Clear();
 8001a0e:	f7ff fc94 	bl	800133a <CLCD_Clear>
//	_7SEG_GPIO_Init();
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	uint8_t a = 0;
 8001a12:	2300      	movs	r3, #0
 8001a14:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73
	uint8_t str[20];
	uint16_t ccr = 0;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
	uint16_t arr = 1000;
 8001a1e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a22:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
	uint16_t psc = 1000;
 8001a26:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a2a:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
	uint8_t ud_flag = 0;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
	uint16_t dacval = 0;
 8001a34:	2300      	movs	r3, #0
 8001a36:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
	uint8_t eeprom[10] = { 0x00, 0x11, 0x22, 0x33, 0x44, 0x55, 0x66, 0x77, 0x88, 0x99 };
 8001a3a:	4a9e      	ldr	r2, [pc, #632]	; (8001cb4 <main+0x35c>)
 8001a3c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001a40:	ca07      	ldmia	r2, {r0, r1, r2}
 8001a42:	c303      	stmia	r3!, {r0, r1}
 8001a44:	801a      	strh	r2, [r3, #0]
	int i = 0;
 8001a46:	2300      	movs	r3, #0
 8001a48:	667b      	str	r3, [r7, #100]	; 0x64

	BYTE buf[32] = "Hello world";
 8001a4a:	4a9b      	ldr	r2, [pc, #620]	; (8001cb8 <main+0x360>)
 8001a4c:	f107 031c 	add.w	r3, r7, #28
 8001a50:	ca07      	ldmia	r2, {r0, r1, r2}
 8001a52:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001a56:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	601a      	str	r2, [r3, #0]
 8001a5e:	605a      	str	r2, [r3, #4]
 8001a60:	609a      	str	r2, [r3, #8]
 8001a62:	60da      	str	r2, [r3, #12]
 8001a64:	611a      	str	r2, [r3, #16]
	uint32_t bw, br;
	uint8_t pp_flag = 0;
 8001a66:	2300      	movs	r3, #0
 8001a68:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77

	/*FS Initialized ===> allocate '0:/'Drive*/
	if ((retSD = f_mount(&SDFatFS, &SDPath[0], 1)) == FR_OK)
 8001a6c:	2201      	movs	r2, #1
 8001a6e:	4993      	ldr	r1, [pc, #588]	; (8001cbc <main+0x364>)
 8001a70:	4893      	ldr	r0, [pc, #588]	; (8001cc0 <main+0x368>)
 8001a72:	f00a fb33 	bl	800c0dc <f_mount>
 8001a76:	4603      	mov	r3, r0
 8001a78:	461a      	mov	r2, r3
 8001a7a:	4b92      	ldr	r3, [pc, #584]	; (8001cc4 <main+0x36c>)
 8001a7c:	701a      	strb	r2, [r3, #0]
 8001a7e:	4b91      	ldr	r3, [pc, #580]	; (8001cc4 <main+0x36c>)
 8001a80:	781b      	ldrb	r3, [r3, #0]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d110      	bne.n	8001aa8 <main+0x150>
	{
		sprintf(str, "f_mount OK %d", retSD);
 8001a86:	4b8f      	ldr	r3, [pc, #572]	; (8001cc4 <main+0x36c>)
 8001a88:	781b      	ldrb	r3, [r3, #0]
 8001a8a:	461a      	mov	r2, r3
 8001a8c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001a90:	498d      	ldr	r1, [pc, #564]	; (8001cc8 <main+0x370>)
 8001a92:	4618      	mov	r0, r3
 8001a94:	f00b fd58 	bl	800d548 <siprintf>
		CLCD_Puts(0, 0, str);
 8001a98:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001a9c:	461a      	mov	r2, r3
 8001a9e:	2100      	movs	r1, #0
 8001aa0:	2000      	movs	r0, #0
 8001aa2:	f7ff fc03 	bl	80012ac <CLCD_Puts>
 8001aa6:	e00f      	b.n	8001ac8 <main+0x170>
	}
	else
	{
		sprintf(str, "f_mount failed %d", retSD);
 8001aa8:	4b86      	ldr	r3, [pc, #536]	; (8001cc4 <main+0x36c>)
 8001aaa:	781b      	ldrb	r3, [r3, #0]
 8001aac:	461a      	mov	r2, r3
 8001aae:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001ab2:	4986      	ldr	r1, [pc, #536]	; (8001ccc <main+0x374>)
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f00b fd47 	bl	800d548 <siprintf>
		CLCD_Puts(0, 0, str);
 8001aba:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001abe:	461a      	mov	r2, r3
 8001ac0:	2100      	movs	r1, #0
 8001ac2:	2000      	movs	r0, #0
 8001ac4:	f7ff fbf2 	bl	80012ac <CLCD_Puts>
	}

	/*Open File*/
	unsigned char filename[20] = "0:/1.mp3";
 8001ac8:	4a81      	ldr	r2, [pc, #516]	; (8001cd0 <main+0x378>)
 8001aca:	1d3b      	adds	r3, r7, #4
 8001acc:	ca07      	ldmia	r2, {r0, r1, r2}
 8001ace:	c303      	stmia	r3!, {r0, r1}
 8001ad0:	701a      	strb	r2, [r3, #0]
 8001ad2:	f107 030d 	add.w	r3, r7, #13
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	601a      	str	r2, [r3, #0]
 8001ada:	605a      	str	r2, [r3, #4]
 8001adc:	f8c3 2007 	str.w	r2, [r3, #7]
	uint16_t index = 0;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74

	if ((retSD = f_open(&SDFile, filename, FA_OPEN_EXISTING | FA_READ)) == FR_OK)
 8001ae6:	1d3b      	adds	r3, r7, #4
 8001ae8:	2201      	movs	r2, #1
 8001aea:	4619      	mov	r1, r3
 8001aec:	4879      	ldr	r0, [pc, #484]	; (8001cd4 <main+0x37c>)
 8001aee:	f00a fb3b 	bl	800c168 <f_open>
 8001af2:	4603      	mov	r3, r0
 8001af4:	461a      	mov	r2, r3
 8001af6:	4b73      	ldr	r3, [pc, #460]	; (8001cc4 <main+0x36c>)
 8001af8:	701a      	strb	r2, [r3, #0]
 8001afa:	4b72      	ldr	r3, [pc, #456]	; (8001cc4 <main+0x36c>)
 8001afc:	781b      	ldrb	r3, [r3, #0]
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d110      	bne.n	8001b24 <main+0x1cc>
	{
		CLCD_Clear();
 8001b02:	f7ff fc1a 	bl	800133a <CLCD_Clear>
		sprintf(str, "%s opened", filename);
 8001b06:	1d3a      	adds	r2, r7, #4
 8001b08:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001b0c:	4972      	ldr	r1, [pc, #456]	; (8001cd8 <main+0x380>)
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f00b fd1a 	bl	800d548 <siprintf>
		CLCD_Puts(0, 0, str);
 8001b14:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001b18:	461a      	mov	r2, r3
 8001b1a:	2100      	movs	r1, #0
 8001b1c:	2000      	movs	r0, #0
 8001b1e:	f7ff fbc5 	bl	80012ac <CLCD_Puts>
 8001b22:	e00f      	b.n	8001b44 <main+0x1ec>
	}
	else
	{
		sprintf(str, "open error %d\n", retSD);
 8001b24:	4b67      	ldr	r3, [pc, #412]	; (8001cc4 <main+0x36c>)
 8001b26:	781b      	ldrb	r3, [r3, #0]
 8001b28:	461a      	mov	r2, r3
 8001b2a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001b2e:	496b      	ldr	r1, [pc, #428]	; (8001cdc <main+0x384>)
 8001b30:	4618      	mov	r0, r3
 8001b32:	f00b fd09 	bl	800d548 <siprintf>
		CLCD_Puts(0, 0, str);
 8001b36:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001b3a:	461a      	mov	r2, r3
 8001b3c:	2100      	movs	r1, #0
 8001b3e:	2000      	movs	r0, #0
 8001b40:	f7ff fbb4 	bl	80012ac <CLCD_Puts>
	}

	while (1)
	{
		if (MP3_DREQ == 1)
 8001b44:	2180      	movs	r1, #128	; 0x80
 8001b46:	4856      	ldr	r0, [pc, #344]	; (8001ca0 <main+0x348>)
 8001b48:	f002 fdde 	bl	8004708 <HAL_GPIO_ReadPin>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	2b01      	cmp	r3, #1
 8001b50:	d113      	bne.n	8001b7a <main+0x222>
		{
			if (pp_flag)
 8001b52:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d00f      	beq.n	8001b7a <main+0x222>
			{
				f_read(&SDFile, buf, 32, &br);
 8001b5a:	f107 0318 	add.w	r3, r7, #24
 8001b5e:	f107 011c 	add.w	r1, r7, #28
 8001b62:	2220      	movs	r2, #32
 8001b64:	485b      	ldr	r0, [pc, #364]	; (8001cd4 <main+0x37c>)
 8001b66:	f00a fcbd 	bl	800c4e4 <f_read>
				if (br >= 32)
 8001b6a:	69bb      	ldr	r3, [r7, #24]
 8001b6c:	2b1f      	cmp	r3, #31
 8001b6e:	d904      	bls.n	8001b7a <main+0x222>
				{
					VS1003_WriteData(buf);
 8001b70:	f107 031c 	add.w	r3, r7, #28
 8001b74:	4618      	mov	r0, r3
 8001b76:	f7ff fe39 	bl	80017ec <VS1003_WriteData>
				}
			}
		}

		/*play to previous song*/
		if (sw1_flag)
 8001b7a:	4b59      	ldr	r3, [pc, #356]	; (8001ce0 <main+0x388>)
 8001b7c:	781b      	ldrb	r3, [r3, #0]
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d05f      	beq.n	8001c42 <main+0x2ea>
		{
			sw1_flag = 0;
 8001b82:	4b57      	ldr	r3, [pc, #348]	; (8001ce0 <main+0x388>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	701a      	strb	r2, [r3, #0]

			index = index == 0 ? 2 : index - 1;
 8001b88:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d004      	beq.n	8001b9a <main+0x242>
 8001b90:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 8001b94:	3b01      	subs	r3, #1
 8001b96:	b29b      	uxth	r3, r3
 8001b98:	e000      	b.n	8001b9c <main+0x244>
 8001b9a:	2302      	movs	r3, #2
 8001b9c:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
			switch (index)
 8001ba0:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 8001ba4:	2b02      	cmp	r3, #2
 8001ba6:	d012      	beq.n	8001bce <main+0x276>
 8001ba8:	2b02      	cmp	r3, #2
 8001baa:	dc16      	bgt.n	8001bda <main+0x282>
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d002      	beq.n	8001bb6 <main+0x25e>
 8001bb0:	2b01      	cmp	r3, #1
 8001bb2:	d006      	beq.n	8001bc2 <main+0x26a>
 8001bb4:	e011      	b.n	8001bda <main+0x282>
			{
				case 0:
					strcpy(filename, "0:/1.mp3");
 8001bb6:	1d3b      	adds	r3, r7, #4
 8001bb8:	4a4a      	ldr	r2, [pc, #296]	; (8001ce4 <main+0x38c>)
 8001bba:	ca07      	ldmia	r2, {r0, r1, r2}
 8001bbc:	c303      	stmia	r3!, {r0, r1}
 8001bbe:	701a      	strb	r2, [r3, #0]
					break;
 8001bc0:	e00b      	b.n	8001bda <main+0x282>
				case 1:
					strcpy(filename, "0:/2.mp3");
 8001bc2:	1d3b      	adds	r3, r7, #4
 8001bc4:	4a48      	ldr	r2, [pc, #288]	; (8001ce8 <main+0x390>)
 8001bc6:	ca07      	ldmia	r2, {r0, r1, r2}
 8001bc8:	c303      	stmia	r3!, {r0, r1}
 8001bca:	701a      	strb	r2, [r3, #0]
					break;
 8001bcc:	e005      	b.n	8001bda <main+0x282>
				case 2:
					strcpy(filename, "0:/3.mp3");
 8001bce:	1d3b      	adds	r3, r7, #4
 8001bd0:	4a46      	ldr	r2, [pc, #280]	; (8001cec <main+0x394>)
 8001bd2:	ca07      	ldmia	r2, {r0, r1, r2}
 8001bd4:	c303      	stmia	r3!, {r0, r1}
 8001bd6:	701a      	strb	r2, [r3, #0]
					break;
 8001bd8:	bf00      	nop
			}

			f_close(&SDFile);
 8001bda:	483e      	ldr	r0, [pc, #248]	; (8001cd4 <main+0x37c>)
 8001bdc:	f00a fe3f 	bl	800c85e <f_close>

			if ((retSD = f_open(&SDFile, filename, FA_OPEN_EXISTING | FA_READ)) == FR_OK)
 8001be0:	1d3b      	adds	r3, r7, #4
 8001be2:	2201      	movs	r2, #1
 8001be4:	4619      	mov	r1, r3
 8001be6:	483b      	ldr	r0, [pc, #236]	; (8001cd4 <main+0x37c>)
 8001be8:	f00a fabe 	bl	800c168 <f_open>
 8001bec:	4603      	mov	r3, r0
 8001bee:	461a      	mov	r2, r3
 8001bf0:	4b34      	ldr	r3, [pc, #208]	; (8001cc4 <main+0x36c>)
 8001bf2:	701a      	strb	r2, [r3, #0]
 8001bf4:	4b33      	ldr	r3, [pc, #204]	; (8001cc4 <main+0x36c>)
 8001bf6:	781b      	ldrb	r3, [r3, #0]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d110      	bne.n	8001c1e <main+0x2c6>
			{
				CLCD_Clear();
 8001bfc:	f7ff fb9d 	bl	800133a <CLCD_Clear>
				sprintf(str, "%s opened", filename);
 8001c00:	1d3a      	adds	r2, r7, #4
 8001c02:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001c06:	4934      	ldr	r1, [pc, #208]	; (8001cd8 <main+0x380>)
 8001c08:	4618      	mov	r0, r3
 8001c0a:	f00b fc9d 	bl	800d548 <siprintf>
				CLCD_Puts(0, 0, str);
 8001c0e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001c12:	461a      	mov	r2, r3
 8001c14:	2100      	movs	r1, #0
 8001c16:	2000      	movs	r0, #0
 8001c18:	f7ff fb48 	bl	80012ac <CLCD_Puts>
 8001c1c:	e00f      	b.n	8001c3e <main+0x2e6>
			}
			else
			{
				sprintf(str, "open error %d\n", retSD);
 8001c1e:	4b29      	ldr	r3, [pc, #164]	; (8001cc4 <main+0x36c>)
 8001c20:	781b      	ldrb	r3, [r3, #0]
 8001c22:	461a      	mov	r2, r3
 8001c24:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001c28:	492c      	ldr	r1, [pc, #176]	; (8001cdc <main+0x384>)
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	f00b fc8c 	bl	800d548 <siprintf>
				CLCD_Puts(0, 0, str);
 8001c30:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001c34:	461a      	mov	r2, r3
 8001c36:	2100      	movs	r1, #0
 8001c38:	2000      	movs	r0, #0
 8001c3a:	f7ff fb37 	bl	80012ac <CLCD_Puts>
			}

			VS1003_SoftReset();
 8001c3e:	f7ff fd4f 	bl	80016e0 <VS1003_SoftReset>
		}

		/*pause & play song*/
		if (sw2_flag)
 8001c42:	4b2b      	ldr	r3, [pc, #172]	; (8001cf0 <main+0x398>)
 8001c44:	781b      	ldrb	r3, [r3, #0]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d017      	beq.n	8001c7a <main+0x322>
		{
			sw2_flag = 0;
 8001c4a:	4b29      	ldr	r3, [pc, #164]	; (8001cf0 <main+0x398>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	701a      	strb	r2, [r3, #0]
			if (pp_flag)
 8001c50:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d008      	beq.n	8001c6a <main+0x312>
			{
				pp_flag = 0;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				CLCD_Puts(0, 1, "paused");
 8001c5e:	4a25      	ldr	r2, [pc, #148]	; (8001cf4 <main+0x39c>)
 8001c60:	2101      	movs	r1, #1
 8001c62:	2000      	movs	r0, #0
 8001c64:	f7ff fb22 	bl	80012ac <CLCD_Puts>
 8001c68:	e007      	b.n	8001c7a <main+0x322>
			}
			else
			{
				pp_flag = 1;
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				CLCD_Puts(0, 1, "playing");
 8001c70:	4a21      	ldr	r2, [pc, #132]	; (8001cf8 <main+0x3a0>)
 8001c72:	2101      	movs	r1, #1
 8001c74:	2000      	movs	r0, #0
 8001c76:	f7ff fb19 	bl	80012ac <CLCD_Puts>
			}
		}

		/*play to next song*/
		if (sw3_flag)
 8001c7a:	4b20      	ldr	r3, [pc, #128]	; (8001cfc <main+0x3a4>)
 8001c7c:	781b      	ldrb	r3, [r3, #0]
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	f43f af60 	beq.w	8001b44 <main+0x1ec>
		{
			sw3_flag = 0;
 8001c84:	4b1d      	ldr	r3, [pc, #116]	; (8001cfc <main+0x3a4>)
 8001c86:	2200      	movs	r2, #0
 8001c88:	701a      	strb	r2, [r3, #0]

			index = index == 2 ? 0 : index + 1;
 8001c8a:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 8001c8e:	2b02      	cmp	r3, #2
 8001c90:	d036      	beq.n	8001d00 <main+0x3a8>
 8001c92:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 8001c96:	3301      	adds	r3, #1
 8001c98:	b29b      	uxth	r3, r3
 8001c9a:	e032      	b.n	8001d02 <main+0x3aa>
 8001c9c:	40020c00 	.word	0x40020c00
 8001ca0:	40020800 	.word	0x40020800
 8001ca4:	40020400 	.word	0x40020400
 8001ca8:	20000600 	.word	0x20000600
 8001cac:	0800f818 	.word	0x0800f818
 8001cb0:	0800f824 	.word	0x0800f824
 8001cb4:	0800f8a4 	.word	0x0800f8a4
 8001cb8:	0800f8b0 	.word	0x0800f8b0
 8001cbc:	2000074c 	.word	0x2000074c
 8001cc0:	20000750 	.word	0x20000750
 8001cc4:	20000748 	.word	0x20000748
 8001cc8:	0800f830 	.word	0x0800f830
 8001ccc:	0800f840 	.word	0x0800f840
 8001cd0:	0800f8d0 	.word	0x0800f8d0
 8001cd4:	20000984 	.word	0x20000984
 8001cd8:	0800f854 	.word	0x0800f854
 8001cdc:	0800f860 	.word	0x0800f860
 8001ce0:	2000073c 	.word	0x2000073c
 8001ce4:	0800f870 	.word	0x0800f870
 8001ce8:	0800f87c 	.word	0x0800f87c
 8001cec:	0800f888 	.word	0x0800f888
 8001cf0:	2000073d 	.word	0x2000073d
 8001cf4:	0800f894 	.word	0x0800f894
 8001cf8:	0800f89c 	.word	0x0800f89c
 8001cfc:	2000073e 	.word	0x2000073e
 8001d00:	2300      	movs	r3, #0
 8001d02:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
			switch (index)
 8001d06:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 8001d0a:	2b02      	cmp	r3, #2
 8001d0c:	d012      	beq.n	8001d34 <main+0x3dc>
 8001d0e:	2b02      	cmp	r3, #2
 8001d10:	dc16      	bgt.n	8001d40 <main+0x3e8>
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d002      	beq.n	8001d1c <main+0x3c4>
 8001d16:	2b01      	cmp	r3, #1
 8001d18:	d006      	beq.n	8001d28 <main+0x3d0>
 8001d1a:	e011      	b.n	8001d40 <main+0x3e8>
			{
				case 0:
					strcpy(filename, "0:/1.mp3");
 8001d1c:	1d3b      	adds	r3, r7, #4
 8001d1e:	4a23      	ldr	r2, [pc, #140]	; (8001dac <main+0x454>)
 8001d20:	ca07      	ldmia	r2, {r0, r1, r2}
 8001d22:	c303      	stmia	r3!, {r0, r1}
 8001d24:	701a      	strb	r2, [r3, #0]
					break;
 8001d26:	e00b      	b.n	8001d40 <main+0x3e8>
				case 1:
					strcpy(filename, "0:/2.mp3");
 8001d28:	1d3b      	adds	r3, r7, #4
 8001d2a:	4a21      	ldr	r2, [pc, #132]	; (8001db0 <main+0x458>)
 8001d2c:	ca07      	ldmia	r2, {r0, r1, r2}
 8001d2e:	c303      	stmia	r3!, {r0, r1}
 8001d30:	701a      	strb	r2, [r3, #0]
					break;
 8001d32:	e005      	b.n	8001d40 <main+0x3e8>
				case 2:
					strcpy(filename, "0:/3.mp3");
 8001d34:	1d3b      	adds	r3, r7, #4
 8001d36:	4a1f      	ldr	r2, [pc, #124]	; (8001db4 <main+0x45c>)
 8001d38:	ca07      	ldmia	r2, {r0, r1, r2}
 8001d3a:	c303      	stmia	r3!, {r0, r1}
 8001d3c:	701a      	strb	r2, [r3, #0]
					break;
 8001d3e:	bf00      	nop
			}

			f_close(&SDFile);
 8001d40:	481d      	ldr	r0, [pc, #116]	; (8001db8 <main+0x460>)
 8001d42:	f00a fd8c 	bl	800c85e <f_close>

			if ((retSD = f_open(&SDFile, filename, FA_OPEN_EXISTING | FA_READ)) == FR_OK)
 8001d46:	1d3b      	adds	r3, r7, #4
 8001d48:	2201      	movs	r2, #1
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	481a      	ldr	r0, [pc, #104]	; (8001db8 <main+0x460>)
 8001d4e:	f00a fa0b 	bl	800c168 <f_open>
 8001d52:	4603      	mov	r3, r0
 8001d54:	461a      	mov	r2, r3
 8001d56:	4b19      	ldr	r3, [pc, #100]	; (8001dbc <main+0x464>)
 8001d58:	701a      	strb	r2, [r3, #0]
 8001d5a:	4b18      	ldr	r3, [pc, #96]	; (8001dbc <main+0x464>)
 8001d5c:	781b      	ldrb	r3, [r3, #0]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d110      	bne.n	8001d84 <main+0x42c>
			{
				CLCD_Clear();
 8001d62:	f7ff faea 	bl	800133a <CLCD_Clear>
				sprintf(str, "%s opened", filename);
 8001d66:	1d3a      	adds	r2, r7, #4
 8001d68:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001d6c:	4914      	ldr	r1, [pc, #80]	; (8001dc0 <main+0x468>)
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f00b fbea 	bl	800d548 <siprintf>
				CLCD_Puts(0, 0, str);
 8001d74:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001d78:	461a      	mov	r2, r3
 8001d7a:	2100      	movs	r1, #0
 8001d7c:	2000      	movs	r0, #0
 8001d7e:	f7ff fa95 	bl	80012ac <CLCD_Puts>
 8001d82:	e00f      	b.n	8001da4 <main+0x44c>
			}
			else
			{
				sprintf(str, "open error %d\n", retSD);
 8001d84:	4b0d      	ldr	r3, [pc, #52]	; (8001dbc <main+0x464>)
 8001d86:	781b      	ldrb	r3, [r3, #0]
 8001d88:	461a      	mov	r2, r3
 8001d8a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001d8e:	490d      	ldr	r1, [pc, #52]	; (8001dc4 <main+0x46c>)
 8001d90:	4618      	mov	r0, r3
 8001d92:	f00b fbd9 	bl	800d548 <siprintf>
				CLCD_Puts(0, 0, str);
 8001d96:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001d9a:	461a      	mov	r2, r3
 8001d9c:	2100      	movs	r1, #0
 8001d9e:	2000      	movs	r0, #0
 8001da0:	f7ff fa84 	bl	80012ac <CLCD_Puts>
			}

			VS1003_SoftReset();
 8001da4:	f7ff fc9c 	bl	80016e0 <VS1003_SoftReset>
		if (MP3_DREQ == 1)
 8001da8:	e6cc      	b.n	8001b44 <main+0x1ec>
 8001daa:	bf00      	nop
 8001dac:	0800f870 	.word	0x0800f870
 8001db0:	0800f87c 	.word	0x0800f87c
 8001db4:	0800f888 	.word	0x0800f888
 8001db8:	20000984 	.word	0x20000984
 8001dbc:	20000748 	.word	0x20000748
 8001dc0:	0800f854 	.word	0x0800f854
 8001dc4:	0800f860 	.word	0x0800f860

08001dc8 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b094      	sub	sp, #80	; 0x50
 8001dcc:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001dce:	f107 0320 	add.w	r3, r7, #32
 8001dd2:	2230      	movs	r2, #48	; 0x30
 8001dd4:	2100      	movs	r1, #0
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f00b fc19 	bl	800d60e <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001ddc:	f107 030c 	add.w	r3, r7, #12
 8001de0:	2200      	movs	r2, #0
 8001de2:	601a      	str	r2, [r3, #0]
 8001de4:	605a      	str	r2, [r3, #4]
 8001de6:	609a      	str	r2, [r3, #8]
 8001de8:	60da      	str	r2, [r3, #12]
 8001dea:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001dec:	2300      	movs	r3, #0
 8001dee:	60bb      	str	r3, [r7, #8]
 8001df0:	4b28      	ldr	r3, [pc, #160]	; (8001e94 <SystemClock_Config+0xcc>)
 8001df2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001df4:	4a27      	ldr	r2, [pc, #156]	; (8001e94 <SystemClock_Config+0xcc>)
 8001df6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001dfa:	6413      	str	r3, [r2, #64]	; 0x40
 8001dfc:	4b25      	ldr	r3, [pc, #148]	; (8001e94 <SystemClock_Config+0xcc>)
 8001dfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e04:	60bb      	str	r3, [r7, #8]
 8001e06:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e08:	2300      	movs	r3, #0
 8001e0a:	607b      	str	r3, [r7, #4]
 8001e0c:	4b22      	ldr	r3, [pc, #136]	; (8001e98 <SystemClock_Config+0xd0>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4a21      	ldr	r2, [pc, #132]	; (8001e98 <SystemClock_Config+0xd0>)
 8001e12:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e16:	6013      	str	r3, [r2, #0]
 8001e18:	4b1f      	ldr	r3, [pc, #124]	; (8001e98 <SystemClock_Config+0xd0>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e20:	607b      	str	r3, [r7, #4]
 8001e22:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001e24:	2301      	movs	r3, #1
 8001e26:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001e28:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001e2c:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e2e:	2302      	movs	r3, #2
 8001e30:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001e32:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001e36:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 4;
 8001e38:	2304      	movs	r3, #4
 8001e3a:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 168;
 8001e3c:	23a8      	movs	r3, #168	; 0xa8
 8001e3e:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001e40:	2302      	movs	r3, #2
 8001e42:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 7;
 8001e44:	2307      	movs	r3, #7
 8001e46:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e48:	f107 0320 	add.w	r3, r7, #32
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f002 fde9 	bl	8004a24 <HAL_RCC_OscConfig>
 8001e52:	4603      	mov	r3, r0
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d001      	beq.n	8001e5c <SystemClock_Config+0x94>
	{
		Error_Handler();
 8001e58:	f000 fd2e 	bl	80028b8 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001e5c:	230f      	movs	r3, #15
 8001e5e:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e60:	2302      	movs	r3, #2
 8001e62:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e64:	2300      	movs	r3, #0
 8001e66:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001e68:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001e6c:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001e6e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e72:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001e74:	f107 030c 	add.w	r3, r7, #12
 8001e78:	2105      	movs	r1, #5
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	f003 f84a 	bl	8004f14 <HAL_RCC_ClockConfig>
 8001e80:	4603      	mov	r3, r0
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d001      	beq.n	8001e8a <SystemClock_Config+0xc2>
	{
		Error_Handler();
 8001e86:	f000 fd17 	bl	80028b8 <Error_Handler>
	}
}
 8001e8a:	bf00      	nop
 8001e8c:	3750      	adds	r7, #80	; 0x50
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	40023800 	.word	0x40023800
 8001e98:	40007000 	.word	0x40007000

08001e9c <MX_NVIC_Init>:
/**
 * @brief NVIC Configuration.
 * @retval None
 */
static void MX_NVIC_Init(void)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	af00      	add	r7, sp, #0
	/* USART3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	2100      	movs	r1, #0
 8001ea4:	2027      	movs	r0, #39	; 0x27
 8001ea6:	f001 fe4e 	bl	8003b46 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001eaa:	2027      	movs	r0, #39	; 0x27
 8001eac:	f001 fe67 	bl	8003b7e <HAL_NVIC_EnableIRQ>
	/* TIM7_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	2100      	movs	r1, #0
 8001eb4:	2037      	movs	r0, #55	; 0x37
 8001eb6:	f001 fe46 	bl	8003b46 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001eba:	2037      	movs	r0, #55	; 0x37
 8001ebc:	f001 fe5f 	bl	8003b7e <HAL_NVIC_EnableIRQ>
	/* EXTI3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	2100      	movs	r1, #0
 8001ec4:	2009      	movs	r0, #9
 8001ec6:	f001 fe3e 	bl	8003b46 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001eca:	2009      	movs	r0, #9
 8001ecc:	f001 fe57 	bl	8003b7e <HAL_NVIC_EnableIRQ>
	/* EXTI4_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	2100      	movs	r1, #0
 8001ed4:	200a      	movs	r0, #10
 8001ed6:	f001 fe36 	bl	8003b46 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001eda:	200a      	movs	r0, #10
 8001edc:	f001 fe4f 	bl	8003b7e <HAL_NVIC_EnableIRQ>
	/* EXTI15_10_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	2100      	movs	r1, #0
 8001ee4:	2028      	movs	r0, #40	; 0x28
 8001ee6:	f001 fe2e 	bl	8003b46 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001eea:	2028      	movs	r0, #40	; 0x28
 8001eec:	f001 fe47 	bl	8003b7e <HAL_NVIC_EnableIRQ>
}
 8001ef0:	bf00      	nop
 8001ef2:	bd80      	pop	{r7, pc}

08001ef4 <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b084      	sub	sp, #16
 8001ef8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 8001efa:	463b      	mov	r3, r7
 8001efc:	2200      	movs	r2, #0
 8001efe:	601a      	str	r2, [r3, #0]
 8001f00:	605a      	str	r2, [r3, #4]
 8001f02:	609a      	str	r2, [r3, #8]
 8001f04:	60da      	str	r2, [r3, #12]

	/* USER CODE END ADC1_Init 1 */

	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 8001f06:	4b36      	ldr	r3, [pc, #216]	; (8001fe0 <MX_ADC1_Init+0xec>)
 8001f08:	4a36      	ldr	r2, [pc, #216]	; (8001fe4 <MX_ADC1_Init+0xf0>)
 8001f0a:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001f0c:	4b34      	ldr	r3, [pc, #208]	; (8001fe0 <MX_ADC1_Init+0xec>)
 8001f0e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001f12:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001f14:	4b32      	ldr	r3, [pc, #200]	; (8001fe0 <MX_ADC1_Init+0xec>)
 8001f16:	2200      	movs	r2, #0
 8001f18:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = ENABLE;
 8001f1a:	4b31      	ldr	r3, [pc, #196]	; (8001fe0 <MX_ADC1_Init+0xec>)
 8001f1c:	2201      	movs	r2, #1
 8001f1e:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = ENABLE;
 8001f20:	4b2f      	ldr	r3, [pc, #188]	; (8001fe0 <MX_ADC1_Init+0xec>)
 8001f22:	2201      	movs	r2, #1
 8001f24:	761a      	strb	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001f26:	4b2e      	ldr	r3, [pc, #184]	; (8001fe0 <MX_ADC1_Init+0xec>)
 8001f28:	2200      	movs	r2, #0
 8001f2a:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001f2e:	4b2c      	ldr	r3, [pc, #176]	; (8001fe0 <MX_ADC1_Init+0xec>)
 8001f30:	2200      	movs	r2, #0
 8001f32:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001f34:	4b2a      	ldr	r3, [pc, #168]	; (8001fe0 <MX_ADC1_Init+0xec>)
 8001f36:	4a2c      	ldr	r2, [pc, #176]	; (8001fe8 <MX_ADC1_Init+0xf4>)
 8001f38:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001f3a:	4b29      	ldr	r3, [pc, #164]	; (8001fe0 <MX_ADC1_Init+0xec>)
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 4;
 8001f40:	4b27      	ldr	r3, [pc, #156]	; (8001fe0 <MX_ADC1_Init+0xec>)
 8001f42:	2204      	movs	r2, #4
 8001f44:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = ENABLE;
 8001f46:	4b26      	ldr	r3, [pc, #152]	; (8001fe0 <MX_ADC1_Init+0xec>)
 8001f48:	2201      	movs	r2, #1
 8001f4a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001f4e:	4b24      	ldr	r3, [pc, #144]	; (8001fe0 <MX_ADC1_Init+0xec>)
 8001f50:	2201      	movs	r2, #1
 8001f52:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001f54:	4822      	ldr	r0, [pc, #136]	; (8001fe0 <MX_ADC1_Init+0xec>)
 8001f56:	f001 fab9 	bl	80034cc <HAL_ADC_Init>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d001      	beq.n	8001f64 <MX_ADC1_Init+0x70>
	{
		Error_Handler();
 8001f60:	f000 fcaa 	bl	80028b8 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_10;
 8001f64:	230a      	movs	r3, #10
 8001f66:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 8001f68:	2301      	movs	r3, #1
 8001f6a:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8001f6c:	2304      	movs	r3, #4
 8001f6e:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f70:	463b      	mov	r3, r7
 8001f72:	4619      	mov	r1, r3
 8001f74:	481a      	ldr	r0, [pc, #104]	; (8001fe0 <MX_ADC1_Init+0xec>)
 8001f76:	f001 faed 	bl	8003554 <HAL_ADC_ConfigChannel>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d001      	beq.n	8001f84 <MX_ADC1_Init+0x90>
	{
		Error_Handler();
 8001f80:	f000 fc9a 	bl	80028b8 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_12;
 8001f84:	230c      	movs	r3, #12
 8001f86:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 2;
 8001f88:	2302      	movs	r3, #2
 8001f8a:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f8c:	463b      	mov	r3, r7
 8001f8e:	4619      	mov	r1, r3
 8001f90:	4813      	ldr	r0, [pc, #76]	; (8001fe0 <MX_ADC1_Init+0xec>)
 8001f92:	f001 fadf 	bl	8003554 <HAL_ADC_ConfigChannel>
 8001f96:	4603      	mov	r3, r0
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d001      	beq.n	8001fa0 <MX_ADC1_Init+0xac>
	{
		Error_Handler();
 8001f9c:	f000 fc8c 	bl	80028b8 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_13;
 8001fa0:	230d      	movs	r3, #13
 8001fa2:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 3;
 8001fa4:	2303      	movs	r3, #3
 8001fa6:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001fa8:	463b      	mov	r3, r7
 8001faa:	4619      	mov	r1, r3
 8001fac:	480c      	ldr	r0, [pc, #48]	; (8001fe0 <MX_ADC1_Init+0xec>)
 8001fae:	f001 fad1 	bl	8003554 <HAL_ADC_ConfigChannel>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d001      	beq.n	8001fbc <MX_ADC1_Init+0xc8>
	{
		Error_Handler();
 8001fb8:	f000 fc7e 	bl	80028b8 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_9;
 8001fbc:	2309      	movs	r3, #9
 8001fbe:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 4;
 8001fc0:	2304      	movs	r3, #4
 8001fc2:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001fc4:	463b      	mov	r3, r7
 8001fc6:	4619      	mov	r1, r3
 8001fc8:	4805      	ldr	r0, [pc, #20]	; (8001fe0 <MX_ADC1_Init+0xec>)
 8001fca:	f001 fac3 	bl	8003554 <HAL_ADC_ConfigChannel>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d001      	beq.n	8001fd8 <MX_ADC1_Init+0xe4>
	{
		Error_Handler();
 8001fd4:	f000 fc70 	bl	80028b8 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 8001fd8:	bf00      	nop
 8001fda:	3710      	adds	r7, #16
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}
 8001fe0:	20000248 	.word	0x20000248
 8001fe4:	40012000 	.word	0x40012000
 8001fe8:	0f000001 	.word	0x0f000001

08001fec <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8001ff0:	4b12      	ldr	r3, [pc, #72]	; (800203c <MX_I2C1_Init+0x50>)
 8001ff2:	4a13      	ldr	r2, [pc, #76]	; (8002040 <MX_I2C1_Init+0x54>)
 8001ff4:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 400000;
 8001ff6:	4b11      	ldr	r3, [pc, #68]	; (800203c <MX_I2C1_Init+0x50>)
 8001ff8:	4a12      	ldr	r2, [pc, #72]	; (8002044 <MX_I2C1_Init+0x58>)
 8001ffa:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001ffc:	4b0f      	ldr	r3, [pc, #60]	; (800203c <MX_I2C1_Init+0x50>)
 8001ffe:	2200      	movs	r2, #0
 8002000:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 8002002:	4b0e      	ldr	r3, [pc, #56]	; (800203c <MX_I2C1_Init+0x50>)
 8002004:	2200      	movs	r2, #0
 8002006:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002008:	4b0c      	ldr	r3, [pc, #48]	; (800203c <MX_I2C1_Init+0x50>)
 800200a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800200e:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002010:	4b0a      	ldr	r3, [pc, #40]	; (800203c <MX_I2C1_Init+0x50>)
 8002012:	2200      	movs	r2, #0
 8002014:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 8002016:	4b09      	ldr	r3, [pc, #36]	; (800203c <MX_I2C1_Init+0x50>)
 8002018:	2200      	movs	r2, #0
 800201a:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800201c:	4b07      	ldr	r3, [pc, #28]	; (800203c <MX_I2C1_Init+0x50>)
 800201e:	2200      	movs	r2, #0
 8002020:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002022:	4b06      	ldr	r3, [pc, #24]	; (800203c <MX_I2C1_Init+0x50>)
 8002024:	2200      	movs	r2, #0
 8002026:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002028:	4804      	ldr	r0, [pc, #16]	; (800203c <MX_I2C1_Init+0x50>)
 800202a:	f002 fbb7 	bl	800479c <HAL_I2C_Init>
 800202e:	4603      	mov	r3, r0
 8002030:	2b00      	cmp	r3, #0
 8002032:	d001      	beq.n	8002038 <MX_I2C1_Init+0x4c>
	{
		Error_Handler();
 8002034:	f000 fc40 	bl	80028b8 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8002038:	bf00      	nop
 800203a:	bd80      	pop	{r7, pc}
 800203c:	200002f0 	.word	0x200002f0
 8002040:	40005400 	.word	0x40005400
 8002044:	00061a80 	.word	0x00061a80

08002048 <MX_SDIO_SD_Init>:
 * @brief SDIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_SDIO_SD_Init(void)
{
 8002048:	b480      	push	{r7}
 800204a:	af00      	add	r7, sp, #0
	/* USER CODE END SDIO_Init 0 */

	/* USER CODE BEGIN SDIO_Init 1 */

	/* USER CODE END SDIO_Init 1 */
	hsd.Instance = SDIO;
 800204c:	4b0d      	ldr	r3, [pc, #52]	; (8002084 <MX_SDIO_SD_Init+0x3c>)
 800204e:	4a0e      	ldr	r2, [pc, #56]	; (8002088 <MX_SDIO_SD_Init+0x40>)
 8002050:	601a      	str	r2, [r3, #0]
	hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8002052:	4b0c      	ldr	r3, [pc, #48]	; (8002084 <MX_SDIO_SD_Init+0x3c>)
 8002054:	2200      	movs	r2, #0
 8002056:	605a      	str	r2, [r3, #4]
	hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8002058:	4b0a      	ldr	r3, [pc, #40]	; (8002084 <MX_SDIO_SD_Init+0x3c>)
 800205a:	2200      	movs	r2, #0
 800205c:	609a      	str	r2, [r3, #8]
	hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800205e:	4b09      	ldr	r3, [pc, #36]	; (8002084 <MX_SDIO_SD_Init+0x3c>)
 8002060:	2200      	movs	r2, #0
 8002062:	60da      	str	r2, [r3, #12]
	hsd.Init.BusWide = SDIO_BUS_WIDE_4B;
 8002064:	4b07      	ldr	r3, [pc, #28]	; (8002084 <MX_SDIO_SD_Init+0x3c>)
 8002066:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800206a:	611a      	str	r2, [r3, #16]
	hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800206c:	4b05      	ldr	r3, [pc, #20]	; (8002084 <MX_SDIO_SD_Init+0x3c>)
 800206e:	2200      	movs	r2, #0
 8002070:	615a      	str	r2, [r3, #20]
	hsd.Init.ClockDiv = 0;
 8002072:	4b04      	ldr	r3, [pc, #16]	; (8002084 <MX_SDIO_SD_Init+0x3c>)
 8002074:	2200      	movs	r2, #0
 8002076:	619a      	str	r2, [r3, #24]
	/* USER CODE BEGIN SDIO_Init 2 */

	/* USER CODE END SDIO_Init 2 */

}
 8002078:	bf00      	nop
 800207a:	46bd      	mov	sp, r7
 800207c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002080:	4770      	bx	lr
 8002082:	bf00      	nop
 8002084:	20000344 	.word	0x20000344
 8002088:	40012c00 	.word	0x40012c00

0800208c <MX_SPI2_Init>:
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI2_Init 1 */

	/* USER CODE END SPI2_Init 1 */
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 8002090:	4b17      	ldr	r3, [pc, #92]	; (80020f0 <MX_SPI2_Init+0x64>)
 8002092:	4a18      	ldr	r2, [pc, #96]	; (80020f4 <MX_SPI2_Init+0x68>)
 8002094:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 8002096:	4b16      	ldr	r3, [pc, #88]	; (80020f0 <MX_SPI2_Init+0x64>)
 8002098:	f44f 7282 	mov.w	r2, #260	; 0x104
 800209c:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800209e:	4b14      	ldr	r3, [pc, #80]	; (80020f0 <MX_SPI2_Init+0x64>)
 80020a0:	2200      	movs	r2, #0
 80020a2:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80020a4:	4b12      	ldr	r3, [pc, #72]	; (80020f0 <MX_SPI2_Init+0x64>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80020aa:	4b11      	ldr	r3, [pc, #68]	; (80020f0 <MX_SPI2_Init+0x64>)
 80020ac:	2202      	movs	r2, #2
 80020ae:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80020b0:	4b0f      	ldr	r3, [pc, #60]	; (80020f0 <MX_SPI2_Init+0x64>)
 80020b2:	2201      	movs	r2, #1
 80020b4:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 80020b6:	4b0e      	ldr	r3, [pc, #56]	; (80020f0 <MX_SPI2_Init+0x64>)
 80020b8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80020bc:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80020be:	4b0c      	ldr	r3, [pc, #48]	; (80020f0 <MX_SPI2_Init+0x64>)
 80020c0:	2210      	movs	r2, #16
 80020c2:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80020c4:	4b0a      	ldr	r3, [pc, #40]	; (80020f0 <MX_SPI2_Init+0x64>)
 80020c6:	2200      	movs	r2, #0
 80020c8:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80020ca:	4b09      	ldr	r3, [pc, #36]	; (80020f0 <MX_SPI2_Init+0x64>)
 80020cc:	2200      	movs	r2, #0
 80020ce:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80020d0:	4b07      	ldr	r3, [pc, #28]	; (80020f0 <MX_SPI2_Init+0x64>)
 80020d2:	2200      	movs	r2, #0
 80020d4:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 10;
 80020d6:	4b06      	ldr	r3, [pc, #24]	; (80020f0 <MX_SPI2_Init+0x64>)
 80020d8:	220a      	movs	r2, #10
 80020da:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80020dc:	4804      	ldr	r0, [pc, #16]	; (80020f0 <MX_SPI2_Init+0x64>)
 80020de:	f004 fc6c 	bl	80069ba <HAL_SPI_Init>
 80020e2:	4603      	mov	r3, r0
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d001      	beq.n	80020ec <MX_SPI2_Init+0x60>
	{
		Error_Handler();
 80020e8:	f000 fbe6 	bl	80028b8 <Error_Handler>
	}
	/* USER CODE BEGIN SPI2_Init 2 */

	/* USER CODE END SPI2_Init 2 */

}
 80020ec:	bf00      	nop
 80020ee:	bd80      	pop	{r7, pc}
 80020f0:	20000488 	.word	0x20000488
 80020f4:	40003800 	.word	0x40003800

080020f8 <MX_TIM2_Init>:
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b08e      	sub	sp, #56	; 0x38
 80020fc:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80020fe:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002102:	2200      	movs	r2, #0
 8002104:	601a      	str	r2, [r3, #0]
 8002106:	605a      	str	r2, [r3, #4]
 8002108:	609a      	str	r2, [r3, #8]
 800210a:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 800210c:	f107 0320 	add.w	r3, r7, #32
 8002110:	2200      	movs	r2, #0
 8002112:	601a      	str	r2, [r3, #0]
 8002114:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8002116:	1d3b      	adds	r3, r7, #4
 8002118:	2200      	movs	r2, #0
 800211a:	601a      	str	r2, [r3, #0]
 800211c:	605a      	str	r2, [r3, #4]
 800211e:	609a      	str	r2, [r3, #8]
 8002120:	60da      	str	r2, [r3, #12]
 8002122:	611a      	str	r2, [r3, #16]
 8002124:	615a      	str	r2, [r3, #20]
 8002126:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8002128:	4b2d      	ldr	r3, [pc, #180]	; (80021e0 <MX_TIM2_Init+0xe8>)
 800212a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800212e:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 1000 - 1;
 8002130:	4b2b      	ldr	r3, [pc, #172]	; (80021e0 <MX_TIM2_Init+0xe8>)
 8002132:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002136:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002138:	4b29      	ldr	r3, [pc, #164]	; (80021e0 <MX_TIM2_Init+0xe8>)
 800213a:	2200      	movs	r2, #0
 800213c:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 168 - 1;
 800213e:	4b28      	ldr	r3, [pc, #160]	; (80021e0 <MX_TIM2_Init+0xe8>)
 8002140:	22a7      	movs	r2, #167	; 0xa7
 8002142:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002144:	4b26      	ldr	r3, [pc, #152]	; (80021e0 <MX_TIM2_Init+0xe8>)
 8002146:	2200      	movs	r2, #0
 8002148:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800214a:	4b25      	ldr	r3, [pc, #148]	; (80021e0 <MX_TIM2_Init+0xe8>)
 800214c:	2200      	movs	r2, #0
 800214e:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002150:	4823      	ldr	r0, [pc, #140]	; (80021e0 <MX_TIM2_Init+0xe8>)
 8002152:	f004 ff27 	bl	8006fa4 <HAL_TIM_Base_Init>
 8002156:	4603      	mov	r3, r0
 8002158:	2b00      	cmp	r3, #0
 800215a:	d001      	beq.n	8002160 <MX_TIM2_Init+0x68>
	{
		Error_Handler();
 800215c:	f000 fbac 	bl	80028b8 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002160:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002164:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002166:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800216a:	4619      	mov	r1, r3
 800216c:	481c      	ldr	r0, [pc, #112]	; (80021e0 <MX_TIM2_Init+0xe8>)
 800216e:	f005 f9fd 	bl	800756c <HAL_TIM_ConfigClockSource>
 8002172:	4603      	mov	r3, r0
 8002174:	2b00      	cmp	r3, #0
 8002176:	d001      	beq.n	800217c <MX_TIM2_Init+0x84>
	{
		Error_Handler();
 8002178:	f000 fb9e 	bl	80028b8 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800217c:	4818      	ldr	r0, [pc, #96]	; (80021e0 <MX_TIM2_Init+0xe8>)
 800217e:	f004 ffd1 	bl	8007124 <HAL_TIM_PWM_Init>
 8002182:	4603      	mov	r3, r0
 8002184:	2b00      	cmp	r3, #0
 8002186:	d001      	beq.n	800218c <MX_TIM2_Init+0x94>
	{
		Error_Handler();
 8002188:	f000 fb96 	bl	80028b8 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800218c:	2300      	movs	r3, #0
 800218e:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002190:	2300      	movs	r3, #0
 8002192:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002194:	f107 0320 	add.w	r3, r7, #32
 8002198:	4619      	mov	r1, r3
 800219a:	4811      	ldr	r0, [pc, #68]	; (80021e0 <MX_TIM2_Init+0xe8>)
 800219c:	f005 fdc0 	bl	8007d20 <HAL_TIMEx_MasterConfigSynchronization>
 80021a0:	4603      	mov	r3, r0
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d001      	beq.n	80021aa <MX_TIM2_Init+0xb2>
	{
		Error_Handler();
 80021a6:	f000 fb87 	bl	80028b8 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80021aa:	2360      	movs	r3, #96	; 0x60
 80021ac:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 84;
 80021ae:	2354      	movs	r3, #84	; 0x54
 80021b0:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80021b2:	2300      	movs	r3, #0
 80021b4:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80021b6:	2300      	movs	r3, #0
 80021b8:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80021ba:	1d3b      	adds	r3, r7, #4
 80021bc:	2200      	movs	r2, #0
 80021be:	4619      	mov	r1, r3
 80021c0:	4807      	ldr	r0, [pc, #28]	; (80021e0 <MX_TIM2_Init+0xe8>)
 80021c2:	f005 f911 	bl	80073e8 <HAL_TIM_PWM_ConfigChannel>
 80021c6:	4603      	mov	r3, r0
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d001      	beq.n	80021d0 <MX_TIM2_Init+0xd8>
	{
		Error_Handler();
 80021cc:	f000 fb74 	bl	80028b8 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */
	HAL_TIM_MspPostInit(&htim2);
 80021d0:	4803      	ldr	r0, [pc, #12]	; (80021e0 <MX_TIM2_Init+0xe8>)
 80021d2:	f000 fe41 	bl	8002e58 <HAL_TIM_MspPostInit>

}
 80021d6:	bf00      	nop
 80021d8:	3738      	adds	r7, #56	; 0x38
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}
 80021de:	bf00      	nop
 80021e0:	200004e0 	.word	0x200004e0

080021e4 <MX_TIM3_Init>:
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b08e      	sub	sp, #56	; 0x38
 80021e8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80021ea:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80021ee:	2200      	movs	r2, #0
 80021f0:	601a      	str	r2, [r3, #0]
 80021f2:	605a      	str	r2, [r3, #4]
 80021f4:	609a      	str	r2, [r3, #8]
 80021f6:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80021f8:	f107 0320 	add.w	r3, r7, #32
 80021fc:	2200      	movs	r2, #0
 80021fe:	601a      	str	r2, [r3, #0]
 8002200:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8002202:	1d3b      	adds	r3, r7, #4
 8002204:	2200      	movs	r2, #0
 8002206:	601a      	str	r2, [r3, #0]
 8002208:	605a      	str	r2, [r3, #4]
 800220a:	609a      	str	r2, [r3, #8]
 800220c:	60da      	str	r2, [r3, #12]
 800220e:	611a      	str	r2, [r3, #16]
 8002210:	615a      	str	r2, [r3, #20]
 8002212:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8002214:	4b3b      	ldr	r3, [pc, #236]	; (8002304 <MX_TIM3_Init+0x120>)
 8002216:	4a3c      	ldr	r2, [pc, #240]	; (8002308 <MX_TIM3_Init+0x124>)
 8002218:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 10 - 1;
 800221a:	4b3a      	ldr	r3, [pc, #232]	; (8002304 <MX_TIM3_Init+0x120>)
 800221c:	2209      	movs	r2, #9
 800221e:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002220:	4b38      	ldr	r3, [pc, #224]	; (8002304 <MX_TIM3_Init+0x120>)
 8002222:	2200      	movs	r2, #0
 8002224:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 42000 - 1;
 8002226:	4b37      	ldr	r3, [pc, #220]	; (8002304 <MX_TIM3_Init+0x120>)
 8002228:	f24a 420f 	movw	r2, #41999	; 0xa40f
 800222c:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800222e:	4b35      	ldr	r3, [pc, #212]	; (8002304 <MX_TIM3_Init+0x120>)
 8002230:	2200      	movs	r2, #0
 8002232:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002234:	4b33      	ldr	r3, [pc, #204]	; (8002304 <MX_TIM3_Init+0x120>)
 8002236:	2200      	movs	r2, #0
 8002238:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800223a:	4832      	ldr	r0, [pc, #200]	; (8002304 <MX_TIM3_Init+0x120>)
 800223c:	f004 feb2 	bl	8006fa4 <HAL_TIM_Base_Init>
 8002240:	4603      	mov	r3, r0
 8002242:	2b00      	cmp	r3, #0
 8002244:	d001      	beq.n	800224a <MX_TIM3_Init+0x66>
	{
		Error_Handler();
 8002246:	f000 fb37 	bl	80028b8 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800224a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800224e:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002250:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002254:	4619      	mov	r1, r3
 8002256:	482b      	ldr	r0, [pc, #172]	; (8002304 <MX_TIM3_Init+0x120>)
 8002258:	f005 f988 	bl	800756c <HAL_TIM_ConfigClockSource>
 800225c:	4603      	mov	r3, r0
 800225e:	2b00      	cmp	r3, #0
 8002260:	d001      	beq.n	8002266 <MX_TIM3_Init+0x82>
	{
		Error_Handler();
 8002262:	f000 fb29 	bl	80028b8 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002266:	4827      	ldr	r0, [pc, #156]	; (8002304 <MX_TIM3_Init+0x120>)
 8002268:	f004 ff5c 	bl	8007124 <HAL_TIM_PWM_Init>
 800226c:	4603      	mov	r3, r0
 800226e:	2b00      	cmp	r3, #0
 8002270:	d001      	beq.n	8002276 <MX_TIM3_Init+0x92>
	{
		Error_Handler();
 8002272:	f000 fb21 	bl	80028b8 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002276:	2300      	movs	r3, #0
 8002278:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800227a:	2300      	movs	r3, #0
 800227c:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800227e:	f107 0320 	add.w	r3, r7, #32
 8002282:	4619      	mov	r1, r3
 8002284:	481f      	ldr	r0, [pc, #124]	; (8002304 <MX_TIM3_Init+0x120>)
 8002286:	f005 fd4b 	bl	8007d20 <HAL_TIMEx_MasterConfigSynchronization>
 800228a:	4603      	mov	r3, r0
 800228c:	2b00      	cmp	r3, #0
 800228e:	d001      	beq.n	8002294 <MX_TIM3_Init+0xb0>
	{
		Error_Handler();
 8002290:	f000 fb12 	bl	80028b8 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002294:	2360      	movs	r3, #96	; 0x60
 8002296:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 21000 - 1;
 8002298:	f245 2307 	movw	r3, #20999	; 0x5207
 800229c:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800229e:	2300      	movs	r3, #0
 80022a0:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80022a2:	2300      	movs	r3, #0
 80022a4:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80022a6:	1d3b      	adds	r3, r7, #4
 80022a8:	2200      	movs	r2, #0
 80022aa:	4619      	mov	r1, r3
 80022ac:	4815      	ldr	r0, [pc, #84]	; (8002304 <MX_TIM3_Init+0x120>)
 80022ae:	f005 f89b 	bl	80073e8 <HAL_TIM_PWM_ConfigChannel>
 80022b2:	4603      	mov	r3, r0
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d001      	beq.n	80022bc <MX_TIM3_Init+0xd8>
	{
		Error_Handler();
 80022b8:	f000 fafe 	bl	80028b8 <Error_Handler>
	}
	sConfigOC.Pulse = 10500 - 1;
 80022bc:	f642 1303 	movw	r3, #10499	; 0x2903
 80022c0:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80022c2:	1d3b      	adds	r3, r7, #4
 80022c4:	2204      	movs	r2, #4
 80022c6:	4619      	mov	r1, r3
 80022c8:	480e      	ldr	r0, [pc, #56]	; (8002304 <MX_TIM3_Init+0x120>)
 80022ca:	f005 f88d 	bl	80073e8 <HAL_TIM_PWM_ConfigChannel>
 80022ce:	4603      	mov	r3, r0
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d001      	beq.n	80022d8 <MX_TIM3_Init+0xf4>
	{
		Error_Handler();
 80022d4:	f000 faf0 	bl	80028b8 <Error_Handler>
	}
	sConfigOC.Pulse = 5250 - 1;
 80022d8:	f241 4381 	movw	r3, #5249	; 0x1481
 80022dc:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80022de:	1d3b      	adds	r3, r7, #4
 80022e0:	2208      	movs	r2, #8
 80022e2:	4619      	mov	r1, r3
 80022e4:	4807      	ldr	r0, [pc, #28]	; (8002304 <MX_TIM3_Init+0x120>)
 80022e6:	f005 f87f 	bl	80073e8 <HAL_TIM_PWM_ConfigChannel>
 80022ea:	4603      	mov	r3, r0
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d001      	beq.n	80022f4 <MX_TIM3_Init+0x110>
	{
		Error_Handler();
 80022f0:	f000 fae2 	bl	80028b8 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */
	HAL_TIM_MspPostInit(&htim3);
 80022f4:	4803      	ldr	r0, [pc, #12]	; (8002304 <MX_TIM3_Init+0x120>)
 80022f6:	f000 fdaf 	bl	8002e58 <HAL_TIM_MspPostInit>

}
 80022fa:	bf00      	nop
 80022fc:	3738      	adds	r7, #56	; 0x38
 80022fe:	46bd      	mov	sp, r7
 8002300:	bd80      	pop	{r7, pc}
 8002302:	bf00      	nop
 8002304:	20000528 	.word	0x20000528
 8002308:	40000400 	.word	0x40000400

0800230c <MX_TIM4_Init>:
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b08e      	sub	sp, #56	; 0x38
 8002310:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM4_Init 0 */

	/* USER CODE END TIM4_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8002312:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002316:	2200      	movs	r2, #0
 8002318:	601a      	str	r2, [r3, #0]
 800231a:	605a      	str	r2, [r3, #4]
 800231c:	609a      	str	r2, [r3, #8]
 800231e:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8002320:	f107 0320 	add.w	r3, r7, #32
 8002324:	2200      	movs	r2, #0
 8002326:	601a      	str	r2, [r3, #0]
 8002328:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 800232a:	1d3b      	adds	r3, r7, #4
 800232c:	2200      	movs	r2, #0
 800232e:	601a      	str	r2, [r3, #0]
 8002330:	605a      	str	r2, [r3, #4]
 8002332:	609a      	str	r2, [r3, #8]
 8002334:	60da      	str	r2, [r3, #12]
 8002336:	611a      	str	r2, [r3, #16]
 8002338:	615a      	str	r2, [r3, #20]
 800233a:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM4_Init 1 */

	/* USER CODE END TIM4_Init 1 */
	htim4.Instance = TIM4;
 800233c:	4b3b      	ldr	r3, [pc, #236]	; (800242c <MX_TIM4_Init+0x120>)
 800233e:	4a3c      	ldr	r2, [pc, #240]	; (8002430 <MX_TIM4_Init+0x124>)
 8002340:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 20 - 1;
 8002342:	4b3a      	ldr	r3, [pc, #232]	; (800242c <MX_TIM4_Init+0x120>)
 8002344:	2213      	movs	r2, #19
 8002346:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002348:	4b38      	ldr	r3, [pc, #224]	; (800242c <MX_TIM4_Init+0x120>)
 800234a:	2200      	movs	r2, #0
 800234c:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 42000 - 1;
 800234e:	4b37      	ldr	r3, [pc, #220]	; (800242c <MX_TIM4_Init+0x120>)
 8002350:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8002354:	60da      	str	r2, [r3, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002356:	4b35      	ldr	r3, [pc, #212]	; (800242c <MX_TIM4_Init+0x120>)
 8002358:	2200      	movs	r2, #0
 800235a:	611a      	str	r2, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800235c:	4b33      	ldr	r3, [pc, #204]	; (800242c <MX_TIM4_Init+0x120>)
 800235e:	2200      	movs	r2, #0
 8002360:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002362:	4832      	ldr	r0, [pc, #200]	; (800242c <MX_TIM4_Init+0x120>)
 8002364:	f004 fe1e 	bl	8006fa4 <HAL_TIM_Base_Init>
 8002368:	4603      	mov	r3, r0
 800236a:	2b00      	cmp	r3, #0
 800236c:	d001      	beq.n	8002372 <MX_TIM4_Init+0x66>
	{
		Error_Handler();
 800236e:	f000 faa3 	bl	80028b8 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002372:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002376:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002378:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800237c:	4619      	mov	r1, r3
 800237e:	482b      	ldr	r0, [pc, #172]	; (800242c <MX_TIM4_Init+0x120>)
 8002380:	f005 f8f4 	bl	800756c <HAL_TIM_ConfigClockSource>
 8002384:	4603      	mov	r3, r0
 8002386:	2b00      	cmp	r3, #0
 8002388:	d001      	beq.n	800238e <MX_TIM4_Init+0x82>
	{
		Error_Handler();
 800238a:	f000 fa95 	bl	80028b8 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800238e:	4827      	ldr	r0, [pc, #156]	; (800242c <MX_TIM4_Init+0x120>)
 8002390:	f004 fec8 	bl	8007124 <HAL_TIM_PWM_Init>
 8002394:	4603      	mov	r3, r0
 8002396:	2b00      	cmp	r3, #0
 8002398:	d001      	beq.n	800239e <MX_TIM4_Init+0x92>
	{
		Error_Handler();
 800239a:	f000 fa8d 	bl	80028b8 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800239e:	2300      	movs	r3, #0
 80023a0:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023a2:	2300      	movs	r3, #0
 80023a4:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80023a6:	f107 0320 	add.w	r3, r7, #32
 80023aa:	4619      	mov	r1, r3
 80023ac:	481f      	ldr	r0, [pc, #124]	; (800242c <MX_TIM4_Init+0x120>)
 80023ae:	f005 fcb7 	bl	8007d20 <HAL_TIMEx_MasterConfigSynchronization>
 80023b2:	4603      	mov	r3, r0
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d001      	beq.n	80023bc <MX_TIM4_Init+0xb0>
	{
		Error_Handler();
 80023b8:	f000 fa7e 	bl	80028b8 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80023bc:	2360      	movs	r3, #96	; 0x60
 80023be:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 21000 - 1;
 80023c0:	f245 2307 	movw	r3, #20999	; 0x5207
 80023c4:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80023c6:	2300      	movs	r3, #0
 80023c8:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80023ca:	2300      	movs	r3, #0
 80023cc:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80023ce:	1d3b      	adds	r3, r7, #4
 80023d0:	2200      	movs	r2, #0
 80023d2:	4619      	mov	r1, r3
 80023d4:	4815      	ldr	r0, [pc, #84]	; (800242c <MX_TIM4_Init+0x120>)
 80023d6:	f005 f807 	bl	80073e8 <HAL_TIM_PWM_ConfigChannel>
 80023da:	4603      	mov	r3, r0
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d001      	beq.n	80023e4 <MX_TIM4_Init+0xd8>
	{
		Error_Handler();
 80023e0:	f000 fa6a 	bl	80028b8 <Error_Handler>
	}
	sConfigOC.Pulse = 10500 - 1;
 80023e4:	f642 1303 	movw	r3, #10499	; 0x2903
 80023e8:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80023ea:	1d3b      	adds	r3, r7, #4
 80023ec:	2204      	movs	r2, #4
 80023ee:	4619      	mov	r1, r3
 80023f0:	480e      	ldr	r0, [pc, #56]	; (800242c <MX_TIM4_Init+0x120>)
 80023f2:	f004 fff9 	bl	80073e8 <HAL_TIM_PWM_ConfigChannel>
 80023f6:	4603      	mov	r3, r0
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d001      	beq.n	8002400 <MX_TIM4_Init+0xf4>
	{
		Error_Handler();
 80023fc:	f000 fa5c 	bl	80028b8 <Error_Handler>
	}
	sConfigOC.Pulse = 5250 - 1;
 8002400:	f241 4381 	movw	r3, #5249	; 0x1481
 8002404:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002406:	1d3b      	adds	r3, r7, #4
 8002408:	2208      	movs	r2, #8
 800240a:	4619      	mov	r1, r3
 800240c:	4807      	ldr	r0, [pc, #28]	; (800242c <MX_TIM4_Init+0x120>)
 800240e:	f004 ffeb 	bl	80073e8 <HAL_TIM_PWM_ConfigChannel>
 8002412:	4603      	mov	r3, r0
 8002414:	2b00      	cmp	r3, #0
 8002416:	d001      	beq.n	800241c <MX_TIM4_Init+0x110>
	{
		Error_Handler();
 8002418:	f000 fa4e 	bl	80028b8 <Error_Handler>
	}
	/* USER CODE BEGIN TIM4_Init 2 */

	/* USER CODE END TIM4_Init 2 */
	HAL_TIM_MspPostInit(&htim4);
 800241c:	4803      	ldr	r0, [pc, #12]	; (800242c <MX_TIM4_Init+0x120>)
 800241e:	f000 fd1b 	bl	8002e58 <HAL_TIM_MspPostInit>

}
 8002422:	bf00      	nop
 8002424:	3738      	adds	r7, #56	; 0x38
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop
 800242c:	20000570 	.word	0x20000570
 8002430:	40000800 	.word	0x40000800

08002434 <MX_TIM5_Init>:
 * @brief TIM5 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM5_Init(void)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b08e      	sub	sp, #56	; 0x38
 8002438:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM5_Init 0 */

	/* USER CODE END TIM5_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 800243a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800243e:	2200      	movs	r2, #0
 8002440:	601a      	str	r2, [r3, #0]
 8002442:	605a      	str	r2, [r3, #4]
 8002444:	609a      	str	r2, [r3, #8]
 8002446:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8002448:	f107 0320 	add.w	r3, r7, #32
 800244c:	2200      	movs	r2, #0
 800244e:	601a      	str	r2, [r3, #0]
 8002450:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8002452:	1d3b      	adds	r3, r7, #4
 8002454:	2200      	movs	r2, #0
 8002456:	601a      	str	r2, [r3, #0]
 8002458:	605a      	str	r2, [r3, #4]
 800245a:	609a      	str	r2, [r3, #8]
 800245c:	60da      	str	r2, [r3, #12]
 800245e:	611a      	str	r2, [r3, #16]
 8002460:	615a      	str	r2, [r3, #20]
 8002462:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM5_Init 1 */

	/* USER CODE END TIM5_Init 1 */
	htim5.Instance = TIM5;
 8002464:	4b33      	ldr	r3, [pc, #204]	; (8002534 <MX_TIM5_Init+0x100>)
 8002466:	4a34      	ldr	r2, [pc, #208]	; (8002538 <MX_TIM5_Init+0x104>)
 8002468:	601a      	str	r2, [r3, #0]
	htim5.Init.Prescaler = 84 - 1;
 800246a:	4b32      	ldr	r3, [pc, #200]	; (8002534 <MX_TIM5_Init+0x100>)
 800246c:	2253      	movs	r2, #83	; 0x53
 800246e:	605a      	str	r2, [r3, #4]
	htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002470:	4b30      	ldr	r3, [pc, #192]	; (8002534 <MX_TIM5_Init+0x100>)
 8002472:	2200      	movs	r2, #0
 8002474:	609a      	str	r2, [r3, #8]
	htim5.Init.Period = 10000 - 1;
 8002476:	4b2f      	ldr	r3, [pc, #188]	; (8002534 <MX_TIM5_Init+0x100>)
 8002478:	f242 720f 	movw	r2, #9999	; 0x270f
 800247c:	60da      	str	r2, [r3, #12]
	htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800247e:	4b2d      	ldr	r3, [pc, #180]	; (8002534 <MX_TIM5_Init+0x100>)
 8002480:	2200      	movs	r2, #0
 8002482:	611a      	str	r2, [r3, #16]
	htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002484:	4b2b      	ldr	r3, [pc, #172]	; (8002534 <MX_TIM5_Init+0x100>)
 8002486:	2200      	movs	r2, #0
 8002488:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800248a:	482a      	ldr	r0, [pc, #168]	; (8002534 <MX_TIM5_Init+0x100>)
 800248c:	f004 fd8a 	bl	8006fa4 <HAL_TIM_Base_Init>
 8002490:	4603      	mov	r3, r0
 8002492:	2b00      	cmp	r3, #0
 8002494:	d001      	beq.n	800249a <MX_TIM5_Init+0x66>
	{
		Error_Handler();
 8002496:	f000 fa0f 	bl	80028b8 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800249a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800249e:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80024a0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80024a4:	4619      	mov	r1, r3
 80024a6:	4823      	ldr	r0, [pc, #140]	; (8002534 <MX_TIM5_Init+0x100>)
 80024a8:	f005 f860 	bl	800756c <HAL_TIM_ConfigClockSource>
 80024ac:	4603      	mov	r3, r0
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d001      	beq.n	80024b6 <MX_TIM5_Init+0x82>
	{
		Error_Handler();
 80024b2:	f000 fa01 	bl	80028b8 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 80024b6:	481f      	ldr	r0, [pc, #124]	; (8002534 <MX_TIM5_Init+0x100>)
 80024b8:	f004 fe34 	bl	8007124 <HAL_TIM_PWM_Init>
 80024bc:	4603      	mov	r3, r0
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d001      	beq.n	80024c6 <MX_TIM5_Init+0x92>
	{
		Error_Handler();
 80024c2:	f000 f9f9 	bl	80028b8 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024c6:	2300      	movs	r3, #0
 80024c8:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024ca:	2300      	movs	r3, #0
 80024cc:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80024ce:	f107 0320 	add.w	r3, r7, #32
 80024d2:	4619      	mov	r1, r3
 80024d4:	4817      	ldr	r0, [pc, #92]	; (8002534 <MX_TIM5_Init+0x100>)
 80024d6:	f005 fc23 	bl	8007d20 <HAL_TIMEx_MasterConfigSynchronization>
 80024da:	4603      	mov	r3, r0
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d001      	beq.n	80024e4 <MX_TIM5_Init+0xb0>
	{
		Error_Handler();
 80024e0:	f000 f9ea 	bl	80028b8 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80024e4:	2360      	movs	r3, #96	; 0x60
 80024e6:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 80024e8:	2300      	movs	r3, #0
 80024ea:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80024ec:	2300      	movs	r3, #0
 80024ee:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80024f0:	2300      	movs	r3, #0
 80024f2:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80024f4:	1d3b      	adds	r3, r7, #4
 80024f6:	2200      	movs	r2, #0
 80024f8:	4619      	mov	r1, r3
 80024fa:	480e      	ldr	r0, [pc, #56]	; (8002534 <MX_TIM5_Init+0x100>)
 80024fc:	f004 ff74 	bl	80073e8 <HAL_TIM_PWM_ConfigChannel>
 8002500:	4603      	mov	r3, r0
 8002502:	2b00      	cmp	r3, #0
 8002504:	d001      	beq.n	800250a <MX_TIM5_Init+0xd6>
	{
		Error_Handler();
 8002506:	f000 f9d7 	bl	80028b8 <Error_Handler>
	}
	sConfigOC.Pulse = 5000;
 800250a:	f241 3388 	movw	r3, #5000	; 0x1388
 800250e:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002510:	1d3b      	adds	r3, r7, #4
 8002512:	220c      	movs	r2, #12
 8002514:	4619      	mov	r1, r3
 8002516:	4807      	ldr	r0, [pc, #28]	; (8002534 <MX_TIM5_Init+0x100>)
 8002518:	f004 ff66 	bl	80073e8 <HAL_TIM_PWM_ConfigChannel>
 800251c:	4603      	mov	r3, r0
 800251e:	2b00      	cmp	r3, #0
 8002520:	d001      	beq.n	8002526 <MX_TIM5_Init+0xf2>
	{
		Error_Handler();
 8002522:	f000 f9c9 	bl	80028b8 <Error_Handler>
	}
	/* USER CODE BEGIN TIM5_Init 2 */

	/* USER CODE END TIM5_Init 2 */
	HAL_TIM_MspPostInit(&htim5);
 8002526:	4803      	ldr	r0, [pc, #12]	; (8002534 <MX_TIM5_Init+0x100>)
 8002528:	f000 fc96 	bl	8002e58 <HAL_TIM_MspPostInit>

}
 800252c:	bf00      	nop
 800252e:	3738      	adds	r7, #56	; 0x38
 8002530:	46bd      	mov	sp, r7
 8002532:	bd80      	pop	{r7, pc}
 8002534:	200005b8 	.word	0x200005b8
 8002538:	40000c00 	.word	0x40000c00

0800253c <MX_TIM7_Init>:
 * @brief TIM7 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM7_Init(void)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b082      	sub	sp, #8
 8002540:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM7_Init 0 */

	/* USER CODE END TIM7_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8002542:	463b      	mov	r3, r7
 8002544:	2200      	movs	r2, #0
 8002546:	601a      	str	r2, [r3, #0]
 8002548:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM7_Init 1 */

	/* USER CODE END TIM7_Init 1 */
	htim7.Instance = TIM7;
 800254a:	4b15      	ldr	r3, [pc, #84]	; (80025a0 <MX_TIM7_Init+0x64>)
 800254c:	4a15      	ldr	r2, [pc, #84]	; (80025a4 <MX_TIM7_Init+0x68>)
 800254e:	601a      	str	r2, [r3, #0]
	htim7.Init.Prescaler = 10 - 1;
 8002550:	4b13      	ldr	r3, [pc, #76]	; (80025a0 <MX_TIM7_Init+0x64>)
 8002552:	2209      	movs	r2, #9
 8002554:	605a      	str	r2, [r3, #4]
	htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002556:	4b12      	ldr	r3, [pc, #72]	; (80025a0 <MX_TIM7_Init+0x64>)
 8002558:	2200      	movs	r2, #0
 800255a:	609a      	str	r2, [r3, #8]
	htim7.Init.Period = 8400 - 1;
 800255c:	4b10      	ldr	r3, [pc, #64]	; (80025a0 <MX_TIM7_Init+0x64>)
 800255e:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8002562:	60da      	str	r2, [r3, #12]
	htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002564:	4b0e      	ldr	r3, [pc, #56]	; (80025a0 <MX_TIM7_Init+0x64>)
 8002566:	2200      	movs	r2, #0
 8002568:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800256a:	480d      	ldr	r0, [pc, #52]	; (80025a0 <MX_TIM7_Init+0x64>)
 800256c:	f004 fd1a 	bl	8006fa4 <HAL_TIM_Base_Init>
 8002570:	4603      	mov	r3, r0
 8002572:	2b00      	cmp	r3, #0
 8002574:	d001      	beq.n	800257a <MX_TIM7_Init+0x3e>
	{
		Error_Handler();
 8002576:	f000 f99f 	bl	80028b8 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800257a:	2300      	movs	r3, #0
 800257c:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800257e:	2300      	movs	r3, #0
 8002580:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002582:	463b      	mov	r3, r7
 8002584:	4619      	mov	r1, r3
 8002586:	4806      	ldr	r0, [pc, #24]	; (80025a0 <MX_TIM7_Init+0x64>)
 8002588:	f005 fbca 	bl	8007d20 <HAL_TIMEx_MasterConfigSynchronization>
 800258c:	4603      	mov	r3, r0
 800258e:	2b00      	cmp	r3, #0
 8002590:	d001      	beq.n	8002596 <MX_TIM7_Init+0x5a>
	{
		Error_Handler();
 8002592:	f000 f991 	bl	80028b8 <Error_Handler>
	}
	/* USER CODE BEGIN TIM7_Init 2 */

	/* USER CODE END TIM7_Init 2 */

}
 8002596:	bf00      	nop
 8002598:	3708      	adds	r7, #8
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}
 800259e:	bf00      	nop
 80025a0:	20000600 	.word	0x20000600
 80025a4:	40001400 	.word	0x40001400

080025a8 <MX_TIM10_Init>:
 * @brief TIM10 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM10_Init(void)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b088      	sub	sp, #32
 80025ac:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM10_Init 0 */

	/* USER CODE END TIM10_Init 0 */

	TIM_OC_InitTypeDef sConfigOC = { 0 };
 80025ae:	1d3b      	adds	r3, r7, #4
 80025b0:	2200      	movs	r2, #0
 80025b2:	601a      	str	r2, [r3, #0]
 80025b4:	605a      	str	r2, [r3, #4]
 80025b6:	609a      	str	r2, [r3, #8]
 80025b8:	60da      	str	r2, [r3, #12]
 80025ba:	611a      	str	r2, [r3, #16]
 80025bc:	615a      	str	r2, [r3, #20]
 80025be:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM10_Init 1 */

	/* USER CODE END TIM10_Init 1 */
	htim10.Instance = TIM10;
 80025c0:	4b1e      	ldr	r3, [pc, #120]	; (800263c <MX_TIM10_Init+0x94>)
 80025c2:	4a1f      	ldr	r2, [pc, #124]	; (8002640 <MX_TIM10_Init+0x98>)
 80025c4:	601a      	str	r2, [r3, #0]
	htim10.Init.Prescaler = 336 - 1;
 80025c6:	4b1d      	ldr	r3, [pc, #116]	; (800263c <MX_TIM10_Init+0x94>)
 80025c8:	f240 124f 	movw	r2, #335	; 0x14f
 80025cc:	605a      	str	r2, [r3, #4]
	htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025ce:	4b1b      	ldr	r3, [pc, #108]	; (800263c <MX_TIM10_Init+0x94>)
 80025d0:	2200      	movs	r2, #0
 80025d2:	609a      	str	r2, [r3, #8]
	htim10.Init.Period = 10000 - 1;
 80025d4:	4b19      	ldr	r3, [pc, #100]	; (800263c <MX_TIM10_Init+0x94>)
 80025d6:	f242 720f 	movw	r2, #9999	; 0x270f
 80025da:	60da      	str	r2, [r3, #12]
	htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025dc:	4b17      	ldr	r3, [pc, #92]	; (800263c <MX_TIM10_Init+0x94>)
 80025de:	2200      	movs	r2, #0
 80025e0:	611a      	str	r2, [r3, #16]
	htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025e2:	4b16      	ldr	r3, [pc, #88]	; (800263c <MX_TIM10_Init+0x94>)
 80025e4:	2200      	movs	r2, #0
 80025e6:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80025e8:	4814      	ldr	r0, [pc, #80]	; (800263c <MX_TIM10_Init+0x94>)
 80025ea:	f004 fcdb 	bl	8006fa4 <HAL_TIM_Base_Init>
 80025ee:	4603      	mov	r3, r0
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d001      	beq.n	80025f8 <MX_TIM10_Init+0x50>
	{
		Error_Handler();
 80025f4:	f000 f960 	bl	80028b8 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 80025f8:	4810      	ldr	r0, [pc, #64]	; (800263c <MX_TIM10_Init+0x94>)
 80025fa:	f004 fd93 	bl	8007124 <HAL_TIM_PWM_Init>
 80025fe:	4603      	mov	r3, r0
 8002600:	2b00      	cmp	r3, #0
 8002602:	d001      	beq.n	8002608 <MX_TIM10_Init+0x60>
	{
		Error_Handler();
 8002604:	f000 f958 	bl	80028b8 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002608:	2360      	movs	r3, #96	; 0x60
 800260a:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 100;
 800260c:	2364      	movs	r3, #100	; 0x64
 800260e:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002610:	2300      	movs	r3, #0
 8002612:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002614:	2300      	movs	r3, #0
 8002616:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002618:	1d3b      	adds	r3, r7, #4
 800261a:	2200      	movs	r2, #0
 800261c:	4619      	mov	r1, r3
 800261e:	4807      	ldr	r0, [pc, #28]	; (800263c <MX_TIM10_Init+0x94>)
 8002620:	f004 fee2 	bl	80073e8 <HAL_TIM_PWM_ConfigChannel>
 8002624:	4603      	mov	r3, r0
 8002626:	2b00      	cmp	r3, #0
 8002628:	d001      	beq.n	800262e <MX_TIM10_Init+0x86>
	{
		Error_Handler();
 800262a:	f000 f945 	bl	80028b8 <Error_Handler>
	}
	/* USER CODE BEGIN TIM10_Init 2 */

	/* USER CODE END TIM10_Init 2 */
	HAL_TIM_MspPostInit(&htim10);
 800262e:	4803      	ldr	r0, [pc, #12]	; (800263c <MX_TIM10_Init+0x94>)
 8002630:	f000 fc12 	bl	8002e58 <HAL_TIM_MspPostInit>

}
 8002634:	bf00      	nop
 8002636:	3720      	adds	r7, #32
 8002638:	46bd      	mov	sp, r7
 800263a:	bd80      	pop	{r7, pc}
 800263c:	20000648 	.word	0x20000648
 8002640:	40014400 	.word	0x40014400

08002644 <MX_USART3_UART_Init>:
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 8002648:	4b11      	ldr	r3, [pc, #68]	; (8002690 <MX_USART3_UART_Init+0x4c>)
 800264a:	4a12      	ldr	r2, [pc, #72]	; (8002694 <MX_USART3_UART_Init+0x50>)
 800264c:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 800264e:	4b10      	ldr	r3, [pc, #64]	; (8002690 <MX_USART3_UART_Init+0x4c>)
 8002650:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002654:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002656:	4b0e      	ldr	r3, [pc, #56]	; (8002690 <MX_USART3_UART_Init+0x4c>)
 8002658:	2200      	movs	r2, #0
 800265a:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 800265c:	4b0c      	ldr	r3, [pc, #48]	; (8002690 <MX_USART3_UART_Init+0x4c>)
 800265e:	2200      	movs	r2, #0
 8002660:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 8002662:	4b0b      	ldr	r3, [pc, #44]	; (8002690 <MX_USART3_UART_Init+0x4c>)
 8002664:	2200      	movs	r2, #0
 8002666:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8002668:	4b09      	ldr	r3, [pc, #36]	; (8002690 <MX_USART3_UART_Init+0x4c>)
 800266a:	220c      	movs	r2, #12
 800266c:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800266e:	4b08      	ldr	r3, [pc, #32]	; (8002690 <MX_USART3_UART_Init+0x4c>)
 8002670:	2200      	movs	r2, #0
 8002672:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002674:	4b06      	ldr	r3, [pc, #24]	; (8002690 <MX_USART3_UART_Init+0x4c>)
 8002676:	2200      	movs	r2, #0
 8002678:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK)
 800267a:	4805      	ldr	r0, [pc, #20]	; (8002690 <MX_USART3_UART_Init+0x4c>)
 800267c:	f005 fbe0 	bl	8007e40 <HAL_UART_Init>
 8002680:	4603      	mov	r3, r0
 8002682:	2b00      	cmp	r3, #0
 8002684:	d001      	beq.n	800268a <MX_USART3_UART_Init+0x46>
	{
		Error_Handler();
 8002686:	f000 f917 	bl	80028b8 <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 800268a:	bf00      	nop
 800268c:	bd80      	pop	{r7, pc}
 800268e:	bf00      	nop
 8002690:	20000690 	.word	0x20000690
 8002694:	40004800 	.word	0x40004800

08002698 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b082      	sub	sp, #8
 800269c:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE();
 800269e:	2300      	movs	r3, #0
 80026a0:	607b      	str	r3, [r7, #4]
 80026a2:	4b14      	ldr	r3, [pc, #80]	; (80026f4 <MX_DMA_Init+0x5c>)
 80026a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026a6:	4a13      	ldr	r2, [pc, #76]	; (80026f4 <MX_DMA_Init+0x5c>)
 80026a8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80026ac:	6313      	str	r3, [r2, #48]	; 0x30
 80026ae:	4b11      	ldr	r3, [pc, #68]	; (80026f4 <MX_DMA_Init+0x5c>)
 80026b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80026b6:	607b      	str	r3, [r7, #4]
 80026b8:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA2_Stream0_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80026ba:	2200      	movs	r2, #0
 80026bc:	2100      	movs	r1, #0
 80026be:	2038      	movs	r0, #56	; 0x38
 80026c0:	f001 fa41 	bl	8003b46 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80026c4:	2038      	movs	r0, #56	; 0x38
 80026c6:	f001 fa5a 	bl	8003b7e <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 80026ca:	2200      	movs	r2, #0
 80026cc:	2100      	movs	r1, #0
 80026ce:	203b      	movs	r0, #59	; 0x3b
 80026d0:	f001 fa39 	bl	8003b46 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80026d4:	203b      	movs	r0, #59	; 0x3b
 80026d6:	f001 fa52 	bl	8003b7e <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 80026da:	2200      	movs	r2, #0
 80026dc:	2100      	movs	r1, #0
 80026de:	2045      	movs	r0, #69	; 0x45
 80026e0:	f001 fa31 	bl	8003b46 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80026e4:	2045      	movs	r0, #69	; 0x45
 80026e6:	f001 fa4a 	bl	8003b7e <HAL_NVIC_EnableIRQ>

}
 80026ea:	bf00      	nop
 80026ec:	3708      	adds	r7, #8
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bd80      	pop	{r7, pc}
 80026f2:	bf00      	nop
 80026f4:	40023800 	.word	0x40023800

080026f8 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b08c      	sub	sp, #48	; 0x30
 80026fc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80026fe:	f107 031c 	add.w	r3, r7, #28
 8002702:	2200      	movs	r2, #0
 8002704:	601a      	str	r2, [r3, #0]
 8002706:	605a      	str	r2, [r3, #4]
 8002708:	609a      	str	r2, [r3, #8]
 800270a:	60da      	str	r2, [r3, #12]
 800270c:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800270e:	2300      	movs	r3, #0
 8002710:	61bb      	str	r3, [r7, #24]
 8002712:	4b63      	ldr	r3, [pc, #396]	; (80028a0 <MX_GPIO_Init+0x1a8>)
 8002714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002716:	4a62      	ldr	r2, [pc, #392]	; (80028a0 <MX_GPIO_Init+0x1a8>)
 8002718:	f043 0310 	orr.w	r3, r3, #16
 800271c:	6313      	str	r3, [r2, #48]	; 0x30
 800271e:	4b60      	ldr	r3, [pc, #384]	; (80028a0 <MX_GPIO_Init+0x1a8>)
 8002720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002722:	f003 0310 	and.w	r3, r3, #16
 8002726:	61bb      	str	r3, [r7, #24]
 8002728:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800272a:	2300      	movs	r3, #0
 800272c:	617b      	str	r3, [r7, #20]
 800272e:	4b5c      	ldr	r3, [pc, #368]	; (80028a0 <MX_GPIO_Init+0x1a8>)
 8002730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002732:	4a5b      	ldr	r2, [pc, #364]	; (80028a0 <MX_GPIO_Init+0x1a8>)
 8002734:	f043 0304 	orr.w	r3, r3, #4
 8002738:	6313      	str	r3, [r2, #48]	; 0x30
 800273a:	4b59      	ldr	r3, [pc, #356]	; (80028a0 <MX_GPIO_Init+0x1a8>)
 800273c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800273e:	f003 0304 	and.w	r3, r3, #4
 8002742:	617b      	str	r3, [r7, #20]
 8002744:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8002746:	2300      	movs	r3, #0
 8002748:	613b      	str	r3, [r7, #16]
 800274a:	4b55      	ldr	r3, [pc, #340]	; (80028a0 <MX_GPIO_Init+0x1a8>)
 800274c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800274e:	4a54      	ldr	r2, [pc, #336]	; (80028a0 <MX_GPIO_Init+0x1a8>)
 8002750:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002754:	6313      	str	r3, [r2, #48]	; 0x30
 8002756:	4b52      	ldr	r3, [pc, #328]	; (80028a0 <MX_GPIO_Init+0x1a8>)
 8002758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800275a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800275e:	613b      	str	r3, [r7, #16]
 8002760:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002762:	2300      	movs	r3, #0
 8002764:	60fb      	str	r3, [r7, #12]
 8002766:	4b4e      	ldr	r3, [pc, #312]	; (80028a0 <MX_GPIO_Init+0x1a8>)
 8002768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800276a:	4a4d      	ldr	r2, [pc, #308]	; (80028a0 <MX_GPIO_Init+0x1a8>)
 800276c:	f043 0301 	orr.w	r3, r3, #1
 8002770:	6313      	str	r3, [r2, #48]	; 0x30
 8002772:	4b4b      	ldr	r3, [pc, #300]	; (80028a0 <MX_GPIO_Init+0x1a8>)
 8002774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002776:	f003 0301 	and.w	r3, r3, #1
 800277a:	60fb      	str	r3, [r7, #12]
 800277c:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800277e:	2300      	movs	r3, #0
 8002780:	60bb      	str	r3, [r7, #8]
 8002782:	4b47      	ldr	r3, [pc, #284]	; (80028a0 <MX_GPIO_Init+0x1a8>)
 8002784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002786:	4a46      	ldr	r2, [pc, #280]	; (80028a0 <MX_GPIO_Init+0x1a8>)
 8002788:	f043 0302 	orr.w	r3, r3, #2
 800278c:	6313      	str	r3, [r2, #48]	; 0x30
 800278e:	4b44      	ldr	r3, [pc, #272]	; (80028a0 <MX_GPIO_Init+0x1a8>)
 8002790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002792:	f003 0302 	and.w	r3, r3, #2
 8002796:	60bb      	str	r3, [r7, #8]
 8002798:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800279a:	2300      	movs	r3, #0
 800279c:	607b      	str	r3, [r7, #4]
 800279e:	4b40      	ldr	r3, [pc, #256]	; (80028a0 <MX_GPIO_Init+0x1a8>)
 80027a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027a2:	4a3f      	ldr	r2, [pc, #252]	; (80028a0 <MX_GPIO_Init+0x1a8>)
 80027a4:	f043 0308 	orr.w	r3, r3, #8
 80027a8:	6313      	str	r3, [r2, #48]	; 0x30
 80027aa:	4b3d      	ldr	r3, [pc, #244]	; (80028a0 <MX_GPIO_Init+0x1a8>)
 80027ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ae:	f003 0308 	and.w	r3, r3, #8
 80027b2:	607b      	str	r3, [r7, #4]
 80027b4:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOE,
 80027b6:	2200      	movs	r2, #0
 80027b8:	21f7      	movs	r1, #247	; 0xf7
 80027ba:	483a      	ldr	r0, [pc, #232]	; (80028a4 <MX_GPIO_Init+0x1ac>)
 80027bc:	f001 ffbc 	bl	8004738 <HAL_GPIO_WritePin>
	GPIO_PIN_2 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_0 | GPIO_PIN_1, GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4 | GPIO_PIN_6, GPIO_PIN_RESET);
 80027c0:	2200      	movs	r2, #0
 80027c2:	2150      	movs	r1, #80	; 0x50
 80027c4:	4838      	ldr	r0, [pc, #224]	; (80028a8 <MX_GPIO_Init+0x1b0>)
 80027c6:	f001 ffb7 	bl	8004738 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 80027ca:	2200      	movs	r2, #0
 80027cc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80027d0:	4836      	ldr	r0, [pc, #216]	; (80028ac <MX_GPIO_Init+0x1b4>)
 80027d2:	f001 ffb1 	bl	8004738 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : PE2 PE4 PE5 PE6
	 PE7 PE0 PE1 */
	GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_0 | GPIO_PIN_1;
 80027d6:	23f7      	movs	r3, #247	; 0xf7
 80027d8:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027da:	2301      	movs	r3, #1
 80027dc:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027de:	2300      	movs	r3, #0
 80027e0:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027e2:	2300      	movs	r3, #0
 80027e4:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80027e6:	f107 031c 	add.w	r3, r7, #28
 80027ea:	4619      	mov	r1, r3
 80027ec:	482d      	ldr	r0, [pc, #180]	; (80028a4 <MX_GPIO_Init+0x1ac>)
 80027ee:	f001 fdef 	bl	80043d0 <HAL_GPIO_Init>

	/*Configure GPIO pin : PE3 */
	GPIO_InitStruct.Pin = GPIO_PIN_3;
 80027f2:	2308      	movs	r3, #8
 80027f4:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80027f6:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80027fa:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027fc:	2300      	movs	r3, #0
 80027fe:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002800:	f107 031c 	add.w	r3, r7, #28
 8002804:	4619      	mov	r1, r3
 8002806:	4827      	ldr	r0, [pc, #156]	; (80028a4 <MX_GPIO_Init+0x1ac>)
 8002808:	f001 fde2 	bl	80043d0 <HAL_GPIO_Init>

	/*Configure GPIO pin : PC15 */
	GPIO_InitStruct.Pin = GPIO_PIN_15;
 800280c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002810:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002812:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002816:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002818:	2300      	movs	r3, #0
 800281a:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800281c:	f107 031c 	add.w	r3, r7, #28
 8002820:	4619      	mov	r1, r3
 8002822:	4823      	ldr	r0, [pc, #140]	; (80028b0 <MX_GPIO_Init+0x1b8>)
 8002824:	f001 fdd4 	bl	80043d0 <HAL_GPIO_Init>

	/*Configure GPIO pins : PA4 PA6 */
	GPIO_InitStruct.Pin = GPIO_PIN_4 | GPIO_PIN_6;
 8002828:	2350      	movs	r3, #80	; 0x50
 800282a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800282c:	2301      	movs	r3, #1
 800282e:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002830:	2300      	movs	r3, #0
 8002832:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002834:	2300      	movs	r3, #0
 8002836:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002838:	f107 031c 	add.w	r3, r7, #28
 800283c:	4619      	mov	r1, r3
 800283e:	481a      	ldr	r0, [pc, #104]	; (80028a8 <MX_GPIO_Init+0x1b0>)
 8002840:	f001 fdc6 	bl	80043d0 <HAL_GPIO_Init>

	/*Configure GPIO pins : PD10 PD4 */
	GPIO_InitStruct.Pin = GPIO_PIN_10 | GPIO_PIN_4;
 8002844:	f44f 6382 	mov.w	r3, #1040	; 0x410
 8002848:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800284a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800284e:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002850:	2300      	movs	r3, #0
 8002852:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002854:	f107 031c 	add.w	r3, r7, #28
 8002858:	4619      	mov	r1, r3
 800285a:	4816      	ldr	r0, [pc, #88]	; (80028b4 <MX_GPIO_Init+0x1bc>)
 800285c:	f001 fdb8 	bl	80043d0 <HAL_GPIO_Init>

	/*Configure GPIO pin : PC7 */
	GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002860:	2380      	movs	r3, #128	; 0x80
 8002862:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002864:	2300      	movs	r3, #0
 8002866:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002868:	2300      	movs	r3, #0
 800286a:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800286c:	f107 031c 	add.w	r3, r7, #28
 8002870:	4619      	mov	r1, r3
 8002872:	480f      	ldr	r0, [pc, #60]	; (80028b0 <MX_GPIO_Init+0x1b8>)
 8002874:	f001 fdac 	bl	80043d0 <HAL_GPIO_Init>

	/*Configure GPIO pin : PB9 */
	GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002878:	f44f 7300 	mov.w	r3, #512	; 0x200
 800287c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800287e:	2301      	movs	r3, #1
 8002880:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002882:	2300      	movs	r3, #0
 8002884:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002886:	2300      	movs	r3, #0
 8002888:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800288a:	f107 031c 	add.w	r3, r7, #28
 800288e:	4619      	mov	r1, r3
 8002890:	4806      	ldr	r0, [pc, #24]	; (80028ac <MX_GPIO_Init+0x1b4>)
 8002892:	f001 fd9d 	bl	80043d0 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8002896:	bf00      	nop
 8002898:	3730      	adds	r7, #48	; 0x30
 800289a:	46bd      	mov	sp, r7
 800289c:	bd80      	pop	{r7, pc}
 800289e:	bf00      	nop
 80028a0:	40023800 	.word	0x40023800
 80028a4:	40021000 	.word	0x40021000
 80028a8:	40020000 	.word	0x40020000
 80028ac:	40020400 	.word	0x40020400
 80028b0:	40020800 	.word	0x40020800
 80028b4:	40020c00 	.word	0x40020c00

080028b8 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80028b8:	b480      	push	{r7}
 80028ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80028bc:	b672      	cpsid	i
}
 80028be:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80028c0:	e7fe      	b.n	80028c0 <Error_Handler+0x8>
	...

080028c4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80028c4:	b480      	push	{r7}
 80028c6:	b083      	sub	sp, #12
 80028c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028ca:	2300      	movs	r3, #0
 80028cc:	607b      	str	r3, [r7, #4]
 80028ce:	4b10      	ldr	r3, [pc, #64]	; (8002910 <HAL_MspInit+0x4c>)
 80028d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028d2:	4a0f      	ldr	r2, [pc, #60]	; (8002910 <HAL_MspInit+0x4c>)
 80028d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80028d8:	6453      	str	r3, [r2, #68]	; 0x44
 80028da:	4b0d      	ldr	r3, [pc, #52]	; (8002910 <HAL_MspInit+0x4c>)
 80028dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80028e2:	607b      	str	r3, [r7, #4]
 80028e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80028e6:	2300      	movs	r3, #0
 80028e8:	603b      	str	r3, [r7, #0]
 80028ea:	4b09      	ldr	r3, [pc, #36]	; (8002910 <HAL_MspInit+0x4c>)
 80028ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ee:	4a08      	ldr	r2, [pc, #32]	; (8002910 <HAL_MspInit+0x4c>)
 80028f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028f4:	6413      	str	r3, [r2, #64]	; 0x40
 80028f6:	4b06      	ldr	r3, [pc, #24]	; (8002910 <HAL_MspInit+0x4c>)
 80028f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028fe:	603b      	str	r3, [r7, #0]
 8002900:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002902:	bf00      	nop
 8002904:	370c      	adds	r7, #12
 8002906:	46bd      	mov	sp, r7
 8002908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290c:	4770      	bx	lr
 800290e:	bf00      	nop
 8002910:	40023800 	.word	0x40023800

08002914 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b08a      	sub	sp, #40	; 0x28
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800291c:	f107 0314 	add.w	r3, r7, #20
 8002920:	2200      	movs	r2, #0
 8002922:	601a      	str	r2, [r3, #0]
 8002924:	605a      	str	r2, [r3, #4]
 8002926:	609a      	str	r2, [r3, #8]
 8002928:	60da      	str	r2, [r3, #12]
 800292a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4a3c      	ldr	r2, [pc, #240]	; (8002a24 <HAL_ADC_MspInit+0x110>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d171      	bne.n	8002a1a <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002936:	2300      	movs	r3, #0
 8002938:	613b      	str	r3, [r7, #16]
 800293a:	4b3b      	ldr	r3, [pc, #236]	; (8002a28 <HAL_ADC_MspInit+0x114>)
 800293c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800293e:	4a3a      	ldr	r2, [pc, #232]	; (8002a28 <HAL_ADC_MspInit+0x114>)
 8002940:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002944:	6453      	str	r3, [r2, #68]	; 0x44
 8002946:	4b38      	ldr	r3, [pc, #224]	; (8002a28 <HAL_ADC_MspInit+0x114>)
 8002948:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800294a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800294e:	613b      	str	r3, [r7, #16]
 8002950:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002952:	2300      	movs	r3, #0
 8002954:	60fb      	str	r3, [r7, #12]
 8002956:	4b34      	ldr	r3, [pc, #208]	; (8002a28 <HAL_ADC_MspInit+0x114>)
 8002958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800295a:	4a33      	ldr	r2, [pc, #204]	; (8002a28 <HAL_ADC_MspInit+0x114>)
 800295c:	f043 0304 	orr.w	r3, r3, #4
 8002960:	6313      	str	r3, [r2, #48]	; 0x30
 8002962:	4b31      	ldr	r3, [pc, #196]	; (8002a28 <HAL_ADC_MspInit+0x114>)
 8002964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002966:	f003 0304 	and.w	r3, r3, #4
 800296a:	60fb      	str	r3, [r7, #12]
 800296c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800296e:	2300      	movs	r3, #0
 8002970:	60bb      	str	r3, [r7, #8]
 8002972:	4b2d      	ldr	r3, [pc, #180]	; (8002a28 <HAL_ADC_MspInit+0x114>)
 8002974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002976:	4a2c      	ldr	r2, [pc, #176]	; (8002a28 <HAL_ADC_MspInit+0x114>)
 8002978:	f043 0302 	orr.w	r3, r3, #2
 800297c:	6313      	str	r3, [r2, #48]	; 0x30
 800297e:	4b2a      	ldr	r3, [pc, #168]	; (8002a28 <HAL_ADC_MspInit+0x114>)
 8002980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002982:	f003 0302 	and.w	r3, r3, #2
 8002986:	60bb      	str	r3, [r7, #8]
 8002988:	68bb      	ldr	r3, [r7, #8]
    PC0     ------> ADC1_IN10
    PC2     ------> ADC1_IN12
    PC3     ------> ADC1_IN13
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 800298a:	230d      	movs	r3, #13
 800298c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800298e:	2303      	movs	r3, #3
 8002990:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002992:	2300      	movs	r3, #0
 8002994:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002996:	f107 0314 	add.w	r3, r7, #20
 800299a:	4619      	mov	r1, r3
 800299c:	4823      	ldr	r0, [pc, #140]	; (8002a2c <HAL_ADC_MspInit+0x118>)
 800299e:	f001 fd17 	bl	80043d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80029a2:	2302      	movs	r3, #2
 80029a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80029a6:	2303      	movs	r3, #3
 80029a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029aa:	2300      	movs	r3, #0
 80029ac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029ae:	f107 0314 	add.w	r3, r7, #20
 80029b2:	4619      	mov	r1, r3
 80029b4:	481e      	ldr	r0, [pc, #120]	; (8002a30 <HAL_ADC_MspInit+0x11c>)
 80029b6:	f001 fd0b 	bl	80043d0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80029ba:	4b1e      	ldr	r3, [pc, #120]	; (8002a34 <HAL_ADC_MspInit+0x120>)
 80029bc:	4a1e      	ldr	r2, [pc, #120]	; (8002a38 <HAL_ADC_MspInit+0x124>)
 80029be:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80029c0:	4b1c      	ldr	r3, [pc, #112]	; (8002a34 <HAL_ADC_MspInit+0x120>)
 80029c2:	2200      	movs	r2, #0
 80029c4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80029c6:	4b1b      	ldr	r3, [pc, #108]	; (8002a34 <HAL_ADC_MspInit+0x120>)
 80029c8:	2200      	movs	r2, #0
 80029ca:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80029cc:	4b19      	ldr	r3, [pc, #100]	; (8002a34 <HAL_ADC_MspInit+0x120>)
 80029ce:	2200      	movs	r2, #0
 80029d0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80029d2:	4b18      	ldr	r3, [pc, #96]	; (8002a34 <HAL_ADC_MspInit+0x120>)
 80029d4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80029d8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80029da:	4b16      	ldr	r3, [pc, #88]	; (8002a34 <HAL_ADC_MspInit+0x120>)
 80029dc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80029e0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80029e2:	4b14      	ldr	r3, [pc, #80]	; (8002a34 <HAL_ADC_MspInit+0x120>)
 80029e4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80029e8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80029ea:	4b12      	ldr	r3, [pc, #72]	; (8002a34 <HAL_ADC_MspInit+0x120>)
 80029ec:	f44f 7280 	mov.w	r2, #256	; 0x100
 80029f0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80029f2:	4b10      	ldr	r3, [pc, #64]	; (8002a34 <HAL_ADC_MspInit+0x120>)
 80029f4:	2200      	movs	r2, #0
 80029f6:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80029f8:	4b0e      	ldr	r3, [pc, #56]	; (8002a34 <HAL_ADC_MspInit+0x120>)
 80029fa:	2200      	movs	r2, #0
 80029fc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80029fe:	480d      	ldr	r0, [pc, #52]	; (8002a34 <HAL_ADC_MspInit+0x120>)
 8002a00:	f001 f8d8 	bl	8003bb4 <HAL_DMA_Init>
 8002a04:	4603      	mov	r3, r0
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d001      	beq.n	8002a0e <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8002a0a:	f7ff ff55 	bl	80028b8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	4a08      	ldr	r2, [pc, #32]	; (8002a34 <HAL_ADC_MspInit+0x120>)
 8002a12:	639a      	str	r2, [r3, #56]	; 0x38
 8002a14:	4a07      	ldr	r2, [pc, #28]	; (8002a34 <HAL_ADC_MspInit+0x120>)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002a1a:	bf00      	nop
 8002a1c:	3728      	adds	r7, #40	; 0x28
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bd80      	pop	{r7, pc}
 8002a22:	bf00      	nop
 8002a24:	40012000 	.word	0x40012000
 8002a28:	40023800 	.word	0x40023800
 8002a2c:	40020800 	.word	0x40020800
 8002a30:	40020400 	.word	0x40020400
 8002a34:	20000290 	.word	0x20000290
 8002a38:	40026410 	.word	0x40026410

08002a3c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b08a      	sub	sp, #40	; 0x28
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a44:	f107 0314 	add.w	r3, r7, #20
 8002a48:	2200      	movs	r2, #0
 8002a4a:	601a      	str	r2, [r3, #0]
 8002a4c:	605a      	str	r2, [r3, #4]
 8002a4e:	609a      	str	r2, [r3, #8]
 8002a50:	60da      	str	r2, [r3, #12]
 8002a52:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	4a19      	ldr	r2, [pc, #100]	; (8002ac0 <HAL_I2C_MspInit+0x84>)
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d12b      	bne.n	8002ab6 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a5e:	2300      	movs	r3, #0
 8002a60:	613b      	str	r3, [r7, #16]
 8002a62:	4b18      	ldr	r3, [pc, #96]	; (8002ac4 <HAL_I2C_MspInit+0x88>)
 8002a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a66:	4a17      	ldr	r2, [pc, #92]	; (8002ac4 <HAL_I2C_MspInit+0x88>)
 8002a68:	f043 0302 	orr.w	r3, r3, #2
 8002a6c:	6313      	str	r3, [r2, #48]	; 0x30
 8002a6e:	4b15      	ldr	r3, [pc, #84]	; (8002ac4 <HAL_I2C_MspInit+0x88>)
 8002a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a72:	f003 0302 	and.w	r3, r3, #2
 8002a76:	613b      	str	r3, [r7, #16]
 8002a78:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002a7a:	23c0      	movs	r3, #192	; 0xc0
 8002a7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002a7e:	2312      	movs	r3, #18
 8002a80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a82:	2300      	movs	r3, #0
 8002a84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a86:	2303      	movs	r3, #3
 8002a88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002a8a:	2304      	movs	r3, #4
 8002a8c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a8e:	f107 0314 	add.w	r3, r7, #20
 8002a92:	4619      	mov	r1, r3
 8002a94:	480c      	ldr	r0, [pc, #48]	; (8002ac8 <HAL_I2C_MspInit+0x8c>)
 8002a96:	f001 fc9b 	bl	80043d0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	60fb      	str	r3, [r7, #12]
 8002a9e:	4b09      	ldr	r3, [pc, #36]	; (8002ac4 <HAL_I2C_MspInit+0x88>)
 8002aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa2:	4a08      	ldr	r2, [pc, #32]	; (8002ac4 <HAL_I2C_MspInit+0x88>)
 8002aa4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002aa8:	6413      	str	r3, [r2, #64]	; 0x40
 8002aaa:	4b06      	ldr	r3, [pc, #24]	; (8002ac4 <HAL_I2C_MspInit+0x88>)
 8002aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ab2:	60fb      	str	r3, [r7, #12]
 8002ab4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002ab6:	bf00      	nop
 8002ab8:	3728      	adds	r7, #40	; 0x28
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bd80      	pop	{r7, pc}
 8002abe:	bf00      	nop
 8002ac0:	40005400 	.word	0x40005400
 8002ac4:	40023800 	.word	0x40023800
 8002ac8:	40020400 	.word	0x40020400

08002acc <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b08a      	sub	sp, #40	; 0x28
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ad4:	f107 0314 	add.w	r3, r7, #20
 8002ad8:	2200      	movs	r2, #0
 8002ada:	601a      	str	r2, [r3, #0]
 8002adc:	605a      	str	r2, [r3, #4]
 8002ade:	609a      	str	r2, [r3, #8]
 8002ae0:	60da      	str	r2, [r3, #12]
 8002ae2:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	4a68      	ldr	r2, [pc, #416]	; (8002c8c <HAL_SD_MspInit+0x1c0>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	f040 80c9 	bne.w	8002c82 <HAL_SD_MspInit+0x1b6>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8002af0:	2300      	movs	r3, #0
 8002af2:	613b      	str	r3, [r7, #16]
 8002af4:	4b66      	ldr	r3, [pc, #408]	; (8002c90 <HAL_SD_MspInit+0x1c4>)
 8002af6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002af8:	4a65      	ldr	r2, [pc, #404]	; (8002c90 <HAL_SD_MspInit+0x1c4>)
 8002afa:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002afe:	6453      	str	r3, [r2, #68]	; 0x44
 8002b00:	4b63      	ldr	r3, [pc, #396]	; (8002c90 <HAL_SD_MspInit+0x1c4>)
 8002b02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b04:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002b08:	613b      	str	r3, [r7, #16]
 8002b0a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	60fb      	str	r3, [r7, #12]
 8002b10:	4b5f      	ldr	r3, [pc, #380]	; (8002c90 <HAL_SD_MspInit+0x1c4>)
 8002b12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b14:	4a5e      	ldr	r2, [pc, #376]	; (8002c90 <HAL_SD_MspInit+0x1c4>)
 8002b16:	f043 0304 	orr.w	r3, r3, #4
 8002b1a:	6313      	str	r3, [r2, #48]	; 0x30
 8002b1c:	4b5c      	ldr	r3, [pc, #368]	; (8002c90 <HAL_SD_MspInit+0x1c4>)
 8002b1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b20:	f003 0304 	and.w	r3, r3, #4
 8002b24:	60fb      	str	r3, [r7, #12]
 8002b26:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002b28:	2300      	movs	r3, #0
 8002b2a:	60bb      	str	r3, [r7, #8]
 8002b2c:	4b58      	ldr	r3, [pc, #352]	; (8002c90 <HAL_SD_MspInit+0x1c4>)
 8002b2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b30:	4a57      	ldr	r2, [pc, #348]	; (8002c90 <HAL_SD_MspInit+0x1c4>)
 8002b32:	f043 0308 	orr.w	r3, r3, #8
 8002b36:	6313      	str	r3, [r2, #48]	; 0x30
 8002b38:	4b55      	ldr	r3, [pc, #340]	; (8002c90 <HAL_SD_MspInit+0x1c4>)
 8002b3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b3c:	f003 0308 	and.w	r3, r3, #8
 8002b40:	60bb      	str	r3, [r7, #8]
 8002b42:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8002b44:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8002b48:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b4a:	2302      	movs	r3, #2
 8002b4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b4e:	2300      	movs	r3, #0
 8002b50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b52:	2303      	movs	r3, #3
 8002b54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8002b56:	230c      	movs	r3, #12
 8002b58:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b5a:	f107 0314 	add.w	r3, r7, #20
 8002b5e:	4619      	mov	r1, r3
 8002b60:	484c      	ldr	r0, [pc, #304]	; (8002c94 <HAL_SD_MspInit+0x1c8>)
 8002b62:	f001 fc35 	bl	80043d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002b66:	2304      	movs	r3, #4
 8002b68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b6a:	2302      	movs	r3, #2
 8002b6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b72:	2303      	movs	r3, #3
 8002b74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8002b76:	230c      	movs	r3, #12
 8002b78:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002b7a:	f107 0314 	add.w	r3, r7, #20
 8002b7e:	4619      	mov	r1, r3
 8002b80:	4845      	ldr	r0, [pc, #276]	; (8002c98 <HAL_SD_MspInit+0x1cc>)
 8002b82:	f001 fc25 	bl	80043d0 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream3;
 8002b86:	4b45      	ldr	r3, [pc, #276]	; (8002c9c <HAL_SD_MspInit+0x1d0>)
 8002b88:	4a45      	ldr	r2, [pc, #276]	; (8002ca0 <HAL_SD_MspInit+0x1d4>)
 8002b8a:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8002b8c:	4b43      	ldr	r3, [pc, #268]	; (8002c9c <HAL_SD_MspInit+0x1d0>)
 8002b8e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002b92:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002b94:	4b41      	ldr	r3, [pc, #260]	; (8002c9c <HAL_SD_MspInit+0x1d0>)
 8002b96:	2240      	movs	r2, #64	; 0x40
 8002b98:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b9a:	4b40      	ldr	r3, [pc, #256]	; (8002c9c <HAL_SD_MspInit+0x1d0>)
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002ba0:	4b3e      	ldr	r3, [pc, #248]	; (8002c9c <HAL_SD_MspInit+0x1d0>)
 8002ba2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002ba6:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002ba8:	4b3c      	ldr	r3, [pc, #240]	; (8002c9c <HAL_SD_MspInit+0x1d0>)
 8002baa:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002bae:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002bb0:	4b3a      	ldr	r3, [pc, #232]	; (8002c9c <HAL_SD_MspInit+0x1d0>)
 8002bb2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002bb6:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8002bb8:	4b38      	ldr	r3, [pc, #224]	; (8002c9c <HAL_SD_MspInit+0x1d0>)
 8002bba:	2220      	movs	r2, #32
 8002bbc:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002bbe:	4b37      	ldr	r3, [pc, #220]	; (8002c9c <HAL_SD_MspInit+0x1d0>)
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002bc4:	4b35      	ldr	r3, [pc, #212]	; (8002c9c <HAL_SD_MspInit+0x1d0>)
 8002bc6:	2204      	movs	r2, #4
 8002bc8:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002bca:	4b34      	ldr	r3, [pc, #208]	; (8002c9c <HAL_SD_MspInit+0x1d0>)
 8002bcc:	2203      	movs	r2, #3
 8002bce:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8002bd0:	4b32      	ldr	r3, [pc, #200]	; (8002c9c <HAL_SD_MspInit+0x1d0>)
 8002bd2:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8002bd6:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8002bd8:	4b30      	ldr	r3, [pc, #192]	; (8002c9c <HAL_SD_MspInit+0x1d0>)
 8002bda:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002bde:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8002be0:	482e      	ldr	r0, [pc, #184]	; (8002c9c <HAL_SD_MspInit+0x1d0>)
 8002be2:	f000 ffe7 	bl	8003bb4 <HAL_DMA_Init>
 8002be6:	4603      	mov	r3, r0
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d001      	beq.n	8002bf0 <HAL_SD_MspInit+0x124>
    {
      Error_Handler();
 8002bec:	f7ff fe64 	bl	80028b8 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	4a2a      	ldr	r2, [pc, #168]	; (8002c9c <HAL_SD_MspInit+0x1d0>)
 8002bf4:	63da      	str	r2, [r3, #60]	; 0x3c
 8002bf6:	4a29      	ldr	r2, [pc, #164]	; (8002c9c <HAL_SD_MspInit+0x1d0>)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream6;
 8002bfc:	4b29      	ldr	r3, [pc, #164]	; (8002ca4 <HAL_SD_MspInit+0x1d8>)
 8002bfe:	4a2a      	ldr	r2, [pc, #168]	; (8002ca8 <HAL_SD_MspInit+0x1dc>)
 8002c00:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8002c02:	4b28      	ldr	r3, [pc, #160]	; (8002ca4 <HAL_SD_MspInit+0x1d8>)
 8002c04:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002c08:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002c0a:	4b26      	ldr	r3, [pc, #152]	; (8002ca4 <HAL_SD_MspInit+0x1d8>)
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c10:	4b24      	ldr	r3, [pc, #144]	; (8002ca4 <HAL_SD_MspInit+0x1d8>)
 8002c12:	2200      	movs	r2, #0
 8002c14:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002c16:	4b23      	ldr	r3, [pc, #140]	; (8002ca4 <HAL_SD_MspInit+0x1d8>)
 8002c18:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002c1c:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002c1e:	4b21      	ldr	r3, [pc, #132]	; (8002ca4 <HAL_SD_MspInit+0x1d8>)
 8002c20:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002c24:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002c26:	4b1f      	ldr	r3, [pc, #124]	; (8002ca4 <HAL_SD_MspInit+0x1d8>)
 8002c28:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002c2c:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8002c2e:	4b1d      	ldr	r3, [pc, #116]	; (8002ca4 <HAL_SD_MspInit+0x1d8>)
 8002c30:	2220      	movs	r2, #32
 8002c32:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002c34:	4b1b      	ldr	r3, [pc, #108]	; (8002ca4 <HAL_SD_MspInit+0x1d8>)
 8002c36:	2200      	movs	r2, #0
 8002c38:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002c3a:	4b1a      	ldr	r3, [pc, #104]	; (8002ca4 <HAL_SD_MspInit+0x1d8>)
 8002c3c:	2204      	movs	r2, #4
 8002c3e:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002c40:	4b18      	ldr	r3, [pc, #96]	; (8002ca4 <HAL_SD_MspInit+0x1d8>)
 8002c42:	2203      	movs	r2, #3
 8002c44:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8002c46:	4b17      	ldr	r3, [pc, #92]	; (8002ca4 <HAL_SD_MspInit+0x1d8>)
 8002c48:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8002c4c:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8002c4e:	4b15      	ldr	r3, [pc, #84]	; (8002ca4 <HAL_SD_MspInit+0x1d8>)
 8002c50:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002c54:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8002c56:	4813      	ldr	r0, [pc, #76]	; (8002ca4 <HAL_SD_MspInit+0x1d8>)
 8002c58:	f000 ffac 	bl	8003bb4 <HAL_DMA_Init>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d001      	beq.n	8002c66 <HAL_SD_MspInit+0x19a>
    {
      Error_Handler();
 8002c62:	f7ff fe29 	bl	80028b8 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	4a0e      	ldr	r2, [pc, #56]	; (8002ca4 <HAL_SD_MspInit+0x1d8>)
 8002c6a:	641a      	str	r2, [r3, #64]	; 0x40
 8002c6c:	4a0d      	ldr	r2, [pc, #52]	; (8002ca4 <HAL_SD_MspInit+0x1d8>)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 8002c72:	2200      	movs	r2, #0
 8002c74:	2100      	movs	r1, #0
 8002c76:	2031      	movs	r0, #49	; 0x31
 8002c78:	f000 ff65 	bl	8003b46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8002c7c:	2031      	movs	r0, #49	; 0x31
 8002c7e:	f000 ff7e 	bl	8003b7e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8002c82:	bf00      	nop
 8002c84:	3728      	adds	r7, #40	; 0x28
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bd80      	pop	{r7, pc}
 8002c8a:	bf00      	nop
 8002c8c:	40012c00 	.word	0x40012c00
 8002c90:	40023800 	.word	0x40023800
 8002c94:	40020800 	.word	0x40020800
 8002c98:	40020c00 	.word	0x40020c00
 8002c9c:	200003c8 	.word	0x200003c8
 8002ca0:	40026458 	.word	0x40026458
 8002ca4:	20000428 	.word	0x20000428
 8002ca8:	400264a0 	.word	0x400264a0

08002cac <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b08a      	sub	sp, #40	; 0x28
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cb4:	f107 0314 	add.w	r3, r7, #20
 8002cb8:	2200      	movs	r2, #0
 8002cba:	601a      	str	r2, [r3, #0]
 8002cbc:	605a      	str	r2, [r3, #4]
 8002cbe:	609a      	str	r2, [r3, #8]
 8002cc0:	60da      	str	r2, [r3, #12]
 8002cc2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4a19      	ldr	r2, [pc, #100]	; (8002d30 <HAL_SPI_MspInit+0x84>)
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	d12c      	bne.n	8002d28 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002cce:	2300      	movs	r3, #0
 8002cd0:	613b      	str	r3, [r7, #16]
 8002cd2:	4b18      	ldr	r3, [pc, #96]	; (8002d34 <HAL_SPI_MspInit+0x88>)
 8002cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cd6:	4a17      	ldr	r2, [pc, #92]	; (8002d34 <HAL_SPI_MspInit+0x88>)
 8002cd8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002cdc:	6413      	str	r3, [r2, #64]	; 0x40
 8002cde:	4b15      	ldr	r3, [pc, #84]	; (8002d34 <HAL_SPI_MspInit+0x88>)
 8002ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ce2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ce6:	613b      	str	r3, [r7, #16]
 8002ce8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cea:	2300      	movs	r3, #0
 8002cec:	60fb      	str	r3, [r7, #12]
 8002cee:	4b11      	ldr	r3, [pc, #68]	; (8002d34 <HAL_SPI_MspInit+0x88>)
 8002cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cf2:	4a10      	ldr	r2, [pc, #64]	; (8002d34 <HAL_SPI_MspInit+0x88>)
 8002cf4:	f043 0302 	orr.w	r3, r3, #2
 8002cf8:	6313      	str	r3, [r2, #48]	; 0x30
 8002cfa:	4b0e      	ldr	r3, [pc, #56]	; (8002d34 <HAL_SPI_MspInit+0x88>)
 8002cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cfe:	f003 0302 	and.w	r3, r3, #2
 8002d02:	60fb      	str	r3, [r7, #12]
 8002d04:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB10     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
 8002d06:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 8002d0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d0c:	2302      	movs	r3, #2
 8002d0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d10:	2300      	movs	r3, #0
 8002d12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d14:	2303      	movs	r3, #3
 8002d16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002d18:	2305      	movs	r3, #5
 8002d1a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d1c:	f107 0314 	add.w	r3, r7, #20
 8002d20:	4619      	mov	r1, r3
 8002d22:	4805      	ldr	r0, [pc, #20]	; (8002d38 <HAL_SPI_MspInit+0x8c>)
 8002d24:	f001 fb54 	bl	80043d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002d28:	bf00      	nop
 8002d2a:	3728      	adds	r7, #40	; 0x28
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bd80      	pop	{r7, pc}
 8002d30:	40003800 	.word	0x40003800
 8002d34:	40023800 	.word	0x40023800
 8002d38:	40020400 	.word	0x40020400

08002d3c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	b089      	sub	sp, #36	; 0x24
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d4c:	d10e      	bne.n	8002d6c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002d4e:	2300      	movs	r3, #0
 8002d50:	61fb      	str	r3, [r7, #28]
 8002d52:	4b3b      	ldr	r3, [pc, #236]	; (8002e40 <HAL_TIM_Base_MspInit+0x104>)
 8002d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d56:	4a3a      	ldr	r2, [pc, #232]	; (8002e40 <HAL_TIM_Base_MspInit+0x104>)
 8002d58:	f043 0301 	orr.w	r3, r3, #1
 8002d5c:	6413      	str	r3, [r2, #64]	; 0x40
 8002d5e:	4b38      	ldr	r3, [pc, #224]	; (8002e40 <HAL_TIM_Base_MspInit+0x104>)
 8002d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d62:	f003 0301 	and.w	r3, r3, #1
 8002d66:	61fb      	str	r3, [r7, #28]
 8002d68:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 8002d6a:	e062      	b.n	8002e32 <HAL_TIM_Base_MspInit+0xf6>
  else if(htim_base->Instance==TIM3)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	4a34      	ldr	r2, [pc, #208]	; (8002e44 <HAL_TIM_Base_MspInit+0x108>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d10e      	bne.n	8002d94 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002d76:	2300      	movs	r3, #0
 8002d78:	61bb      	str	r3, [r7, #24]
 8002d7a:	4b31      	ldr	r3, [pc, #196]	; (8002e40 <HAL_TIM_Base_MspInit+0x104>)
 8002d7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d7e:	4a30      	ldr	r2, [pc, #192]	; (8002e40 <HAL_TIM_Base_MspInit+0x104>)
 8002d80:	f043 0302 	orr.w	r3, r3, #2
 8002d84:	6413      	str	r3, [r2, #64]	; 0x40
 8002d86:	4b2e      	ldr	r3, [pc, #184]	; (8002e40 <HAL_TIM_Base_MspInit+0x104>)
 8002d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d8a:	f003 0302 	and.w	r3, r3, #2
 8002d8e:	61bb      	str	r3, [r7, #24]
 8002d90:	69bb      	ldr	r3, [r7, #24]
}
 8002d92:	e04e      	b.n	8002e32 <HAL_TIM_Base_MspInit+0xf6>
  else if(htim_base->Instance==TIM4)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a2b      	ldr	r2, [pc, #172]	; (8002e48 <HAL_TIM_Base_MspInit+0x10c>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d10e      	bne.n	8002dbc <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002d9e:	2300      	movs	r3, #0
 8002da0:	617b      	str	r3, [r7, #20]
 8002da2:	4b27      	ldr	r3, [pc, #156]	; (8002e40 <HAL_TIM_Base_MspInit+0x104>)
 8002da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002da6:	4a26      	ldr	r2, [pc, #152]	; (8002e40 <HAL_TIM_Base_MspInit+0x104>)
 8002da8:	f043 0304 	orr.w	r3, r3, #4
 8002dac:	6413      	str	r3, [r2, #64]	; 0x40
 8002dae:	4b24      	ldr	r3, [pc, #144]	; (8002e40 <HAL_TIM_Base_MspInit+0x104>)
 8002db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002db2:	f003 0304 	and.w	r3, r3, #4
 8002db6:	617b      	str	r3, [r7, #20]
 8002db8:	697b      	ldr	r3, [r7, #20]
}
 8002dba:	e03a      	b.n	8002e32 <HAL_TIM_Base_MspInit+0xf6>
  else if(htim_base->Instance==TIM5)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4a22      	ldr	r2, [pc, #136]	; (8002e4c <HAL_TIM_Base_MspInit+0x110>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d10e      	bne.n	8002de4 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	613b      	str	r3, [r7, #16]
 8002dca:	4b1d      	ldr	r3, [pc, #116]	; (8002e40 <HAL_TIM_Base_MspInit+0x104>)
 8002dcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dce:	4a1c      	ldr	r2, [pc, #112]	; (8002e40 <HAL_TIM_Base_MspInit+0x104>)
 8002dd0:	f043 0308 	orr.w	r3, r3, #8
 8002dd4:	6413      	str	r3, [r2, #64]	; 0x40
 8002dd6:	4b1a      	ldr	r3, [pc, #104]	; (8002e40 <HAL_TIM_Base_MspInit+0x104>)
 8002dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dda:	f003 0308 	and.w	r3, r3, #8
 8002dde:	613b      	str	r3, [r7, #16]
 8002de0:	693b      	ldr	r3, [r7, #16]
}
 8002de2:	e026      	b.n	8002e32 <HAL_TIM_Base_MspInit+0xf6>
  else if(htim_base->Instance==TIM7)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4a19      	ldr	r2, [pc, #100]	; (8002e50 <HAL_TIM_Base_MspInit+0x114>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d10e      	bne.n	8002e0c <HAL_TIM_Base_MspInit+0xd0>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002dee:	2300      	movs	r3, #0
 8002df0:	60fb      	str	r3, [r7, #12]
 8002df2:	4b13      	ldr	r3, [pc, #76]	; (8002e40 <HAL_TIM_Base_MspInit+0x104>)
 8002df4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002df6:	4a12      	ldr	r2, [pc, #72]	; (8002e40 <HAL_TIM_Base_MspInit+0x104>)
 8002df8:	f043 0320 	orr.w	r3, r3, #32
 8002dfc:	6413      	str	r3, [r2, #64]	; 0x40
 8002dfe:	4b10      	ldr	r3, [pc, #64]	; (8002e40 <HAL_TIM_Base_MspInit+0x104>)
 8002e00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e02:	f003 0320 	and.w	r3, r3, #32
 8002e06:	60fb      	str	r3, [r7, #12]
 8002e08:	68fb      	ldr	r3, [r7, #12]
}
 8002e0a:	e012      	b.n	8002e32 <HAL_TIM_Base_MspInit+0xf6>
  else if(htim_base->Instance==TIM10)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4a10      	ldr	r2, [pc, #64]	; (8002e54 <HAL_TIM_Base_MspInit+0x118>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d10d      	bne.n	8002e32 <HAL_TIM_Base_MspInit+0xf6>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8002e16:	2300      	movs	r3, #0
 8002e18:	60bb      	str	r3, [r7, #8]
 8002e1a:	4b09      	ldr	r3, [pc, #36]	; (8002e40 <HAL_TIM_Base_MspInit+0x104>)
 8002e1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e1e:	4a08      	ldr	r2, [pc, #32]	; (8002e40 <HAL_TIM_Base_MspInit+0x104>)
 8002e20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e24:	6453      	str	r3, [r2, #68]	; 0x44
 8002e26:	4b06      	ldr	r3, [pc, #24]	; (8002e40 <HAL_TIM_Base_MspInit+0x104>)
 8002e28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e2e:	60bb      	str	r3, [r7, #8]
 8002e30:	68bb      	ldr	r3, [r7, #8]
}
 8002e32:	bf00      	nop
 8002e34:	3724      	adds	r7, #36	; 0x24
 8002e36:	46bd      	mov	sp, r7
 8002e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3c:	4770      	bx	lr
 8002e3e:	bf00      	nop
 8002e40:	40023800 	.word	0x40023800
 8002e44:	40000400 	.word	0x40000400
 8002e48:	40000800 	.word	0x40000800
 8002e4c:	40000c00 	.word	0x40000c00
 8002e50:	40001400 	.word	0x40001400
 8002e54:	40014400 	.word	0x40014400

08002e58 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b08e      	sub	sp, #56	; 0x38
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e60:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e64:	2200      	movs	r2, #0
 8002e66:	601a      	str	r2, [r3, #0]
 8002e68:	605a      	str	r2, [r3, #4]
 8002e6a:	609a      	str	r2, [r3, #8]
 8002e6c:	60da      	str	r2, [r3, #12]
 8002e6e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e78:	d11e      	bne.n	8002eb8 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	623b      	str	r3, [r7, #32]
 8002e7e:	4b68      	ldr	r3, [pc, #416]	; (8003020 <HAL_TIM_MspPostInit+0x1c8>)
 8002e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e82:	4a67      	ldr	r2, [pc, #412]	; (8003020 <HAL_TIM_MspPostInit+0x1c8>)
 8002e84:	f043 0301 	orr.w	r3, r3, #1
 8002e88:	6313      	str	r3, [r2, #48]	; 0x30
 8002e8a:	4b65      	ldr	r3, [pc, #404]	; (8003020 <HAL_TIM_MspPostInit+0x1c8>)
 8002e8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e8e:	f003 0301 	and.w	r3, r3, #1
 8002e92:	623b      	str	r3, [r7, #32]
 8002e94:	6a3b      	ldr	r3, [r7, #32]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002e96:	2320      	movs	r3, #32
 8002e98:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e9a:	2302      	movs	r3, #2
 8002e9c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002eaa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002eae:	4619      	mov	r1, r3
 8002eb0:	485c      	ldr	r0, [pc, #368]	; (8003024 <HAL_TIM_MspPostInit+0x1cc>)
 8002eb2:	f001 fa8d 	bl	80043d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM10_MspPostInit 1 */

  /* USER CODE END TIM10_MspPostInit 1 */
  }

}
 8002eb6:	e0ae      	b.n	8003016 <HAL_TIM_MspPostInit+0x1be>
  else if(htim->Instance==TIM3)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4a5a      	ldr	r2, [pc, #360]	; (8003028 <HAL_TIM_MspPostInit+0x1d0>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d13c      	bne.n	8002f3c <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	61fb      	str	r3, [r7, #28]
 8002ec6:	4b56      	ldr	r3, [pc, #344]	; (8003020 <HAL_TIM_MspPostInit+0x1c8>)
 8002ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eca:	4a55      	ldr	r2, [pc, #340]	; (8003020 <HAL_TIM_MspPostInit+0x1c8>)
 8002ecc:	f043 0302 	orr.w	r3, r3, #2
 8002ed0:	6313      	str	r3, [r2, #48]	; 0x30
 8002ed2:	4b53      	ldr	r3, [pc, #332]	; (8003020 <HAL_TIM_MspPostInit+0x1c8>)
 8002ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ed6:	f003 0302 	and.w	r3, r3, #2
 8002eda:	61fb      	str	r3, [r7, #28]
 8002edc:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ede:	2300      	movs	r3, #0
 8002ee0:	61bb      	str	r3, [r7, #24]
 8002ee2:	4b4f      	ldr	r3, [pc, #316]	; (8003020 <HAL_TIM_MspPostInit+0x1c8>)
 8002ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ee6:	4a4e      	ldr	r2, [pc, #312]	; (8003020 <HAL_TIM_MspPostInit+0x1c8>)
 8002ee8:	f043 0304 	orr.w	r3, r3, #4
 8002eec:	6313      	str	r3, [r2, #48]	; 0x30
 8002eee:	4b4c      	ldr	r3, [pc, #304]	; (8003020 <HAL_TIM_MspPostInit+0x1c8>)
 8002ef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ef2:	f003 0304 	and.w	r3, r3, #4
 8002ef6:	61bb      	str	r3, [r7, #24]
 8002ef8:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5;
 8002efa:	2321      	movs	r3, #33	; 0x21
 8002efc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002efe:	2302      	movs	r3, #2
 8002f00:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f02:	2300      	movs	r3, #0
 8002f04:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f06:	2300      	movs	r3, #0
 8002f08:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002f0a:	2302      	movs	r3, #2
 8002f0c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f0e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f12:	4619      	mov	r1, r3
 8002f14:	4845      	ldr	r0, [pc, #276]	; (800302c <HAL_TIM_MspPostInit+0x1d4>)
 8002f16:	f001 fa5b 	bl	80043d0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002f1a:	2340      	movs	r3, #64	; 0x40
 8002f1c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f1e:	2302      	movs	r3, #2
 8002f20:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f22:	2300      	movs	r3, #0
 8002f24:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f26:	2300      	movs	r3, #0
 8002f28:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002f2a:	2302      	movs	r3, #2
 8002f2c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f2e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f32:	4619      	mov	r1, r3
 8002f34:	483e      	ldr	r0, [pc, #248]	; (8003030 <HAL_TIM_MspPostInit+0x1d8>)
 8002f36:	f001 fa4b 	bl	80043d0 <HAL_GPIO_Init>
}
 8002f3a:	e06c      	b.n	8003016 <HAL_TIM_MspPostInit+0x1be>
  else if(htim->Instance==TIM4)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a3c      	ldr	r2, [pc, #240]	; (8003034 <HAL_TIM_MspPostInit+0x1dc>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d11f      	bne.n	8002f86 <HAL_TIM_MspPostInit+0x12e>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002f46:	2300      	movs	r3, #0
 8002f48:	617b      	str	r3, [r7, #20]
 8002f4a:	4b35      	ldr	r3, [pc, #212]	; (8003020 <HAL_TIM_MspPostInit+0x1c8>)
 8002f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f4e:	4a34      	ldr	r2, [pc, #208]	; (8003020 <HAL_TIM_MspPostInit+0x1c8>)
 8002f50:	f043 0308 	orr.w	r3, r3, #8
 8002f54:	6313      	str	r3, [r2, #48]	; 0x30
 8002f56:	4b32      	ldr	r3, [pc, #200]	; (8003020 <HAL_TIM_MspPostInit+0x1c8>)
 8002f58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f5a:	f003 0308 	and.w	r3, r3, #8
 8002f5e:	617b      	str	r3, [r7, #20]
 8002f60:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8002f62:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8002f66:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f68:	2302      	movs	r3, #2
 8002f6a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f70:	2300      	movs	r3, #0
 8002f72:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002f74:	2302      	movs	r3, #2
 8002f76:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002f78:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f7c:	4619      	mov	r1, r3
 8002f7e:	482e      	ldr	r0, [pc, #184]	; (8003038 <HAL_TIM_MspPostInit+0x1e0>)
 8002f80:	f001 fa26 	bl	80043d0 <HAL_GPIO_Init>
}
 8002f84:	e047      	b.n	8003016 <HAL_TIM_MspPostInit+0x1be>
  else if(htim->Instance==TIM5)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4a2c      	ldr	r2, [pc, #176]	; (800303c <HAL_TIM_MspPostInit+0x1e4>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d11e      	bne.n	8002fce <HAL_TIM_MspPostInit+0x176>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f90:	2300      	movs	r3, #0
 8002f92:	613b      	str	r3, [r7, #16]
 8002f94:	4b22      	ldr	r3, [pc, #136]	; (8003020 <HAL_TIM_MspPostInit+0x1c8>)
 8002f96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f98:	4a21      	ldr	r2, [pc, #132]	; (8003020 <HAL_TIM_MspPostInit+0x1c8>)
 8002f9a:	f043 0301 	orr.w	r3, r3, #1
 8002f9e:	6313      	str	r3, [r2, #48]	; 0x30
 8002fa0:	4b1f      	ldr	r3, [pc, #124]	; (8003020 <HAL_TIM_MspPostInit+0x1c8>)
 8002fa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fa4:	f003 0301 	and.w	r3, r3, #1
 8002fa8:	613b      	str	r3, [r7, #16]
 8002faa:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8002fac:	2309      	movs	r3, #9
 8002fae:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fb0:	2302      	movs	r3, #2
 8002fb2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fb8:	2300      	movs	r3, #0
 8002fba:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002fbc:	2302      	movs	r3, #2
 8002fbe:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fc0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002fc4:	4619      	mov	r1, r3
 8002fc6:	4817      	ldr	r0, [pc, #92]	; (8003024 <HAL_TIM_MspPostInit+0x1cc>)
 8002fc8:	f001 fa02 	bl	80043d0 <HAL_GPIO_Init>
}
 8002fcc:	e023      	b.n	8003016 <HAL_TIM_MspPostInit+0x1be>
  else if(htim->Instance==TIM10)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	4a1b      	ldr	r2, [pc, #108]	; (8003040 <HAL_TIM_MspPostInit+0x1e8>)
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	d11e      	bne.n	8003016 <HAL_TIM_MspPostInit+0x1be>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fd8:	2300      	movs	r3, #0
 8002fda:	60fb      	str	r3, [r7, #12]
 8002fdc:	4b10      	ldr	r3, [pc, #64]	; (8003020 <HAL_TIM_MspPostInit+0x1c8>)
 8002fde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fe0:	4a0f      	ldr	r2, [pc, #60]	; (8003020 <HAL_TIM_MspPostInit+0x1c8>)
 8002fe2:	f043 0302 	orr.w	r3, r3, #2
 8002fe6:	6313      	str	r3, [r2, #48]	; 0x30
 8002fe8:	4b0d      	ldr	r3, [pc, #52]	; (8003020 <HAL_TIM_MspPostInit+0x1c8>)
 8002fea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fec:	f003 0302 	and.w	r3, r3, #2
 8002ff0:	60fb      	str	r3, [r7, #12]
 8002ff2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002ff4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002ff8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ffa:	2302      	movs	r3, #2
 8002ffc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ffe:	2300      	movs	r3, #0
 8003000:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003002:	2300      	movs	r3, #0
 8003004:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8003006:	2303      	movs	r3, #3
 8003008:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800300a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800300e:	4619      	mov	r1, r3
 8003010:	4806      	ldr	r0, [pc, #24]	; (800302c <HAL_TIM_MspPostInit+0x1d4>)
 8003012:	f001 f9dd 	bl	80043d0 <HAL_GPIO_Init>
}
 8003016:	bf00      	nop
 8003018:	3738      	adds	r7, #56	; 0x38
 800301a:	46bd      	mov	sp, r7
 800301c:	bd80      	pop	{r7, pc}
 800301e:	bf00      	nop
 8003020:	40023800 	.word	0x40023800
 8003024:	40020000 	.word	0x40020000
 8003028:	40000400 	.word	0x40000400
 800302c:	40020400 	.word	0x40020400
 8003030:	40020800 	.word	0x40020800
 8003034:	40000800 	.word	0x40000800
 8003038:	40020c00 	.word	0x40020c00
 800303c:	40000c00 	.word	0x40000c00
 8003040:	40014400 	.word	0x40014400

08003044 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b08a      	sub	sp, #40	; 0x28
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800304c:	f107 0314 	add.w	r3, r7, #20
 8003050:	2200      	movs	r2, #0
 8003052:	601a      	str	r2, [r3, #0]
 8003054:	605a      	str	r2, [r3, #4]
 8003056:	609a      	str	r2, [r3, #8]
 8003058:	60da      	str	r2, [r3, #12]
 800305a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	4a19      	ldr	r2, [pc, #100]	; (80030c8 <HAL_UART_MspInit+0x84>)
 8003062:	4293      	cmp	r3, r2
 8003064:	d12c      	bne.n	80030c0 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8003066:	2300      	movs	r3, #0
 8003068:	613b      	str	r3, [r7, #16]
 800306a:	4b18      	ldr	r3, [pc, #96]	; (80030cc <HAL_UART_MspInit+0x88>)
 800306c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800306e:	4a17      	ldr	r2, [pc, #92]	; (80030cc <HAL_UART_MspInit+0x88>)
 8003070:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003074:	6413      	str	r3, [r2, #64]	; 0x40
 8003076:	4b15      	ldr	r3, [pc, #84]	; (80030cc <HAL_UART_MspInit+0x88>)
 8003078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800307a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800307e:	613b      	str	r3, [r7, #16]
 8003080:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003082:	2300      	movs	r3, #0
 8003084:	60fb      	str	r3, [r7, #12]
 8003086:	4b11      	ldr	r3, [pc, #68]	; (80030cc <HAL_UART_MspInit+0x88>)
 8003088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800308a:	4a10      	ldr	r2, [pc, #64]	; (80030cc <HAL_UART_MspInit+0x88>)
 800308c:	f043 0308 	orr.w	r3, r3, #8
 8003090:	6313      	str	r3, [r2, #48]	; 0x30
 8003092:	4b0e      	ldr	r3, [pc, #56]	; (80030cc <HAL_UART_MspInit+0x88>)
 8003094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003096:	f003 0308 	and.w	r3, r3, #8
 800309a:	60fb      	str	r3, [r7, #12]
 800309c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800309e:	f44f 7340 	mov.w	r3, #768	; 0x300
 80030a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030a4:	2302      	movs	r3, #2
 80030a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030a8:	2300      	movs	r3, #0
 80030aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030ac:	2303      	movs	r3, #3
 80030ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80030b0:	2307      	movs	r3, #7
 80030b2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80030b4:	f107 0314 	add.w	r3, r7, #20
 80030b8:	4619      	mov	r1, r3
 80030ba:	4805      	ldr	r0, [pc, #20]	; (80030d0 <HAL_UART_MspInit+0x8c>)
 80030bc:	f001 f988 	bl	80043d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80030c0:	bf00      	nop
 80030c2:	3728      	adds	r7, #40	; 0x28
 80030c4:	46bd      	mov	sp, r7
 80030c6:	bd80      	pop	{r7, pc}
 80030c8:	40004800 	.word	0x40004800
 80030cc:	40023800 	.word	0x40023800
 80030d0:	40020c00 	.word	0x40020c00

080030d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80030d4:	b480      	push	{r7}
 80030d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80030d8:	e7fe      	b.n	80030d8 <NMI_Handler+0x4>

080030da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80030da:	b480      	push	{r7}
 80030dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80030de:	e7fe      	b.n	80030de <HardFault_Handler+0x4>

080030e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80030e0:	b480      	push	{r7}
 80030e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80030e4:	e7fe      	b.n	80030e4 <MemManage_Handler+0x4>

080030e6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80030e6:	b480      	push	{r7}
 80030e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80030ea:	e7fe      	b.n	80030ea <BusFault_Handler+0x4>

080030ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80030ec:	b480      	push	{r7}
 80030ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80030f0:	e7fe      	b.n	80030f0 <UsageFault_Handler+0x4>

080030f2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80030f2:	b480      	push	{r7}
 80030f4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80030f6:	bf00      	nop
 80030f8:	46bd      	mov	sp, r7
 80030fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fe:	4770      	bx	lr

08003100 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003100:	b480      	push	{r7}
 8003102:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003104:	bf00      	nop
 8003106:	46bd      	mov	sp, r7
 8003108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310c:	4770      	bx	lr

0800310e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800310e:	b480      	push	{r7}
 8003110:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003112:	bf00      	nop
 8003114:	46bd      	mov	sp, r7
 8003116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311a:	4770      	bx	lr

0800311c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003120:	f000 f990 	bl	8003444 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003124:	bf00      	nop
 8003126:	bd80      	pop	{r7, pc}

08003128 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 800312c:	2008      	movs	r0, #8
 800312e:	f001 fb1d 	bl	800476c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8003132:	bf00      	nop
 8003134:	bd80      	pop	{r7, pc}

08003136 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8003136:	b580      	push	{r7, lr}
 8003138:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 800313a:	2010      	movs	r0, #16
 800313c:	f001 fb16 	bl	800476c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8003140:	bf00      	nop
 8003142:	bd80      	pop	{r7, pc}

08003144 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003148:	4802      	ldr	r0, [pc, #8]	; (8003154 <USART3_IRQHandler+0x10>)
 800314a:	f004 ff89 	bl	8008060 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800314e:	bf00      	nop
 8003150:	bd80      	pop	{r7, pc}
 8003152:	bf00      	nop
 8003154:	20000690 	.word	0x20000690

08003158 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 800315c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003160:	f001 fb04 	bl	800476c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8003164:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003168:	f001 fb00 	bl	800476c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800316c:	bf00      	nop
 800316e:	bd80      	pop	{r7, pc}

08003170 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8003174:	4802      	ldr	r0, [pc, #8]	; (8003180 <SDIO_IRQHandler+0x10>)
 8003176:	f002 fb65 	bl	8005844 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 800317a:	bf00      	nop
 800317c:	bd80      	pop	{r7, pc}
 800317e:	bf00      	nop
 8003180:	20000344 	.word	0x20000344

08003184 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003188:	4802      	ldr	r0, [pc, #8]	; (8003194 <TIM7_IRQHandler+0x10>)
 800318a:	f004 f824 	bl	80071d6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800318e:	bf00      	nop
 8003190:	bd80      	pop	{r7, pc}
 8003192:	bf00      	nop
 8003194:	20000600 	.word	0x20000600

08003198 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800319c:	4802      	ldr	r0, [pc, #8]	; (80031a8 <DMA2_Stream0_IRQHandler+0x10>)
 800319e:	f000 fea1 	bl	8003ee4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80031a2:	bf00      	nop
 80031a4:	bd80      	pop	{r7, pc}
 80031a6:	bf00      	nop
 80031a8:	20000290 	.word	0x20000290

080031ac <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 80031b0:	4802      	ldr	r0, [pc, #8]	; (80031bc <DMA2_Stream3_IRQHandler+0x10>)
 80031b2:	f000 fe97 	bl	8003ee4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80031b6:	bf00      	nop
 80031b8:	bd80      	pop	{r7, pc}
 80031ba:	bf00      	nop
 80031bc:	200003c8 	.word	0x200003c8

080031c0 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 80031c4:	4802      	ldr	r0, [pc, #8]	; (80031d0 <DMA2_Stream6_IRQHandler+0x10>)
 80031c6:	f000 fe8d 	bl	8003ee4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80031ca:	bf00      	nop
 80031cc:	bd80      	pop	{r7, pc}
 80031ce:	bf00      	nop
 80031d0:	20000428 	.word	0x20000428

080031d4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80031d4:	b480      	push	{r7}
 80031d6:	af00      	add	r7, sp, #0
  return 1;
 80031d8:	2301      	movs	r3, #1
}
 80031da:	4618      	mov	r0, r3
 80031dc:	46bd      	mov	sp, r7
 80031de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e2:	4770      	bx	lr

080031e4 <_kill>:

int _kill(int pid, int sig)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b082      	sub	sp, #8
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
 80031ec:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80031ee:	f00a fa61 	bl	800d6b4 <__errno>
 80031f2:	4603      	mov	r3, r0
 80031f4:	2216      	movs	r2, #22
 80031f6:	601a      	str	r2, [r3, #0]
  return -1;
 80031f8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80031fc:	4618      	mov	r0, r3
 80031fe:	3708      	adds	r7, #8
 8003200:	46bd      	mov	sp, r7
 8003202:	bd80      	pop	{r7, pc}

08003204 <_exit>:

void _exit (int status)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b082      	sub	sp, #8
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800320c:	f04f 31ff 	mov.w	r1, #4294967295
 8003210:	6878      	ldr	r0, [r7, #4]
 8003212:	f7ff ffe7 	bl	80031e4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003216:	e7fe      	b.n	8003216 <_exit+0x12>

08003218 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b086      	sub	sp, #24
 800321c:	af00      	add	r7, sp, #0
 800321e:	60f8      	str	r0, [r7, #12]
 8003220:	60b9      	str	r1, [r7, #8]
 8003222:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003224:	2300      	movs	r3, #0
 8003226:	617b      	str	r3, [r7, #20]
 8003228:	e00a      	b.n	8003240 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800322a:	f3af 8000 	nop.w
 800322e:	4601      	mov	r1, r0
 8003230:	68bb      	ldr	r3, [r7, #8]
 8003232:	1c5a      	adds	r2, r3, #1
 8003234:	60ba      	str	r2, [r7, #8]
 8003236:	b2ca      	uxtb	r2, r1
 8003238:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800323a:	697b      	ldr	r3, [r7, #20]
 800323c:	3301      	adds	r3, #1
 800323e:	617b      	str	r3, [r7, #20]
 8003240:	697a      	ldr	r2, [r7, #20]
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	429a      	cmp	r2, r3
 8003246:	dbf0      	blt.n	800322a <_read+0x12>
  }

  return len;
 8003248:	687b      	ldr	r3, [r7, #4]
}
 800324a:	4618      	mov	r0, r3
 800324c:	3718      	adds	r7, #24
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}

08003252 <_close>:
  }
  return len;
}

int _close(int file)
{
 8003252:	b480      	push	{r7}
 8003254:	b083      	sub	sp, #12
 8003256:	af00      	add	r7, sp, #0
 8003258:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800325a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800325e:	4618      	mov	r0, r3
 8003260:	370c      	adds	r7, #12
 8003262:	46bd      	mov	sp, r7
 8003264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003268:	4770      	bx	lr

0800326a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800326a:	b480      	push	{r7}
 800326c:	b083      	sub	sp, #12
 800326e:	af00      	add	r7, sp, #0
 8003270:	6078      	str	r0, [r7, #4]
 8003272:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800327a:	605a      	str	r2, [r3, #4]
  return 0;
 800327c:	2300      	movs	r3, #0
}
 800327e:	4618      	mov	r0, r3
 8003280:	370c      	adds	r7, #12
 8003282:	46bd      	mov	sp, r7
 8003284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003288:	4770      	bx	lr

0800328a <_isatty>:

int _isatty(int file)
{
 800328a:	b480      	push	{r7}
 800328c:	b083      	sub	sp, #12
 800328e:	af00      	add	r7, sp, #0
 8003290:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003292:	2301      	movs	r3, #1
}
 8003294:	4618      	mov	r0, r3
 8003296:	370c      	adds	r7, #12
 8003298:	46bd      	mov	sp, r7
 800329a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329e:	4770      	bx	lr

080032a0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80032a0:	b480      	push	{r7}
 80032a2:	b085      	sub	sp, #20
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	60f8      	str	r0, [r7, #12]
 80032a8:	60b9      	str	r1, [r7, #8]
 80032aa:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80032ac:	2300      	movs	r3, #0
}
 80032ae:	4618      	mov	r0, r3
 80032b0:	3714      	adds	r7, #20
 80032b2:	46bd      	mov	sp, r7
 80032b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b8:	4770      	bx	lr
	...

080032bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b086      	sub	sp, #24
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80032c4:	4a14      	ldr	r2, [pc, #80]	; (8003318 <_sbrk+0x5c>)
 80032c6:	4b15      	ldr	r3, [pc, #84]	; (800331c <_sbrk+0x60>)
 80032c8:	1ad3      	subs	r3, r2, r3
 80032ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80032cc:	697b      	ldr	r3, [r7, #20]
 80032ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80032d0:	4b13      	ldr	r3, [pc, #76]	; (8003320 <_sbrk+0x64>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d102      	bne.n	80032de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80032d8:	4b11      	ldr	r3, [pc, #68]	; (8003320 <_sbrk+0x64>)
 80032da:	4a12      	ldr	r2, [pc, #72]	; (8003324 <_sbrk+0x68>)
 80032dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80032de:	4b10      	ldr	r3, [pc, #64]	; (8003320 <_sbrk+0x64>)
 80032e0:	681a      	ldr	r2, [r3, #0]
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	4413      	add	r3, r2
 80032e6:	693a      	ldr	r2, [r7, #16]
 80032e8:	429a      	cmp	r2, r3
 80032ea:	d207      	bcs.n	80032fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80032ec:	f00a f9e2 	bl	800d6b4 <__errno>
 80032f0:	4603      	mov	r3, r0
 80032f2:	220c      	movs	r2, #12
 80032f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80032f6:	f04f 33ff 	mov.w	r3, #4294967295
 80032fa:	e009      	b.n	8003310 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80032fc:	4b08      	ldr	r3, [pc, #32]	; (8003320 <_sbrk+0x64>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003302:	4b07      	ldr	r3, [pc, #28]	; (8003320 <_sbrk+0x64>)
 8003304:	681a      	ldr	r2, [r3, #0]
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	4413      	add	r3, r2
 800330a:	4a05      	ldr	r2, [pc, #20]	; (8003320 <_sbrk+0x64>)
 800330c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800330e:	68fb      	ldr	r3, [r7, #12]
}
 8003310:	4618      	mov	r0, r3
 8003312:	3718      	adds	r7, #24
 8003314:	46bd      	mov	sp, r7
 8003316:	bd80      	pop	{r7, pc}
 8003318:	20020000 	.word	0x20020000
 800331c:	00000400 	.word	0x00000400
 8003320:	20000740 	.word	0x20000740
 8003324:	20000f40 	.word	0x20000f40

08003328 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003328:	b480      	push	{r7}
 800332a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800332c:	4b06      	ldr	r3, [pc, #24]	; (8003348 <SystemInit+0x20>)
 800332e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003332:	4a05      	ldr	r2, [pc, #20]	; (8003348 <SystemInit+0x20>)
 8003334:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003338:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800333c:	bf00      	nop
 800333e:	46bd      	mov	sp, r7
 8003340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003344:	4770      	bx	lr
 8003346:	bf00      	nop
 8003348:	e000ed00 	.word	0xe000ed00

0800334c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800334c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003384 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003350:	480d      	ldr	r0, [pc, #52]	; (8003388 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003352:	490e      	ldr	r1, [pc, #56]	; (800338c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003354:	4a0e      	ldr	r2, [pc, #56]	; (8003390 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003356:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003358:	e002      	b.n	8003360 <LoopCopyDataInit>

0800335a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800335a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800335c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800335e:	3304      	adds	r3, #4

08003360 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003360:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003362:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003364:	d3f9      	bcc.n	800335a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003366:	4a0b      	ldr	r2, [pc, #44]	; (8003394 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003368:	4c0b      	ldr	r4, [pc, #44]	; (8003398 <LoopFillZerobss+0x26>)
  movs r3, #0
 800336a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800336c:	e001      	b.n	8003372 <LoopFillZerobss>

0800336e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800336e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003370:	3204      	adds	r2, #4

08003372 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003372:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003374:	d3fb      	bcc.n	800336e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003376:	f7ff ffd7 	bl	8003328 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800337a:	f00a f9a1 	bl	800d6c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800337e:	f7fe faeb 	bl	8001958 <main>
  bx  lr    
 8003382:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003384:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003388:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800338c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8003390:	08010124 	.word	0x08010124
  ldr r2, =_sbss
 8003394:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8003398:	20000f3c 	.word	0x20000f3c

0800339c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800339c:	e7fe      	b.n	800339c <ADC_IRQHandler>
	...

080033a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80033a4:	4b0e      	ldr	r3, [pc, #56]	; (80033e0 <HAL_Init+0x40>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4a0d      	ldr	r2, [pc, #52]	; (80033e0 <HAL_Init+0x40>)
 80033aa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80033ae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80033b0:	4b0b      	ldr	r3, [pc, #44]	; (80033e0 <HAL_Init+0x40>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	4a0a      	ldr	r2, [pc, #40]	; (80033e0 <HAL_Init+0x40>)
 80033b6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80033ba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80033bc:	4b08      	ldr	r3, [pc, #32]	; (80033e0 <HAL_Init+0x40>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4a07      	ldr	r2, [pc, #28]	; (80033e0 <HAL_Init+0x40>)
 80033c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033c6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80033c8:	2003      	movs	r0, #3
 80033ca:	f000 fbb1 	bl	8003b30 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80033ce:	200f      	movs	r0, #15
 80033d0:	f000 f808 	bl	80033e4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80033d4:	f7ff fa76 	bl	80028c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80033d8:	2300      	movs	r3, #0
}
 80033da:	4618      	mov	r0, r3
 80033dc:	bd80      	pop	{r7, pc}
 80033de:	bf00      	nop
 80033e0:	40023c00 	.word	0x40023c00

080033e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b082      	sub	sp, #8
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80033ec:	4b12      	ldr	r3, [pc, #72]	; (8003438 <HAL_InitTick+0x54>)
 80033ee:	681a      	ldr	r2, [r3, #0]
 80033f0:	4b12      	ldr	r3, [pc, #72]	; (800343c <HAL_InitTick+0x58>)
 80033f2:	781b      	ldrb	r3, [r3, #0]
 80033f4:	4619      	mov	r1, r3
 80033f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80033fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80033fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003402:	4618      	mov	r0, r3
 8003404:	f000 fbc9 	bl	8003b9a <HAL_SYSTICK_Config>
 8003408:	4603      	mov	r3, r0
 800340a:	2b00      	cmp	r3, #0
 800340c:	d001      	beq.n	8003412 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800340e:	2301      	movs	r3, #1
 8003410:	e00e      	b.n	8003430 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2b0f      	cmp	r3, #15
 8003416:	d80a      	bhi.n	800342e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003418:	2200      	movs	r2, #0
 800341a:	6879      	ldr	r1, [r7, #4]
 800341c:	f04f 30ff 	mov.w	r0, #4294967295
 8003420:	f000 fb91 	bl	8003b46 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003424:	4a06      	ldr	r2, [pc, #24]	; (8003440 <HAL_InitTick+0x5c>)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800342a:	2300      	movs	r3, #0
 800342c:	e000      	b.n	8003430 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800342e:	2301      	movs	r3, #1
}
 8003430:	4618      	mov	r0, r3
 8003432:	3708      	adds	r7, #8
 8003434:	46bd      	mov	sp, r7
 8003436:	bd80      	pop	{r7, pc}
 8003438:	20000000 	.word	0x20000000
 800343c:	20000008 	.word	0x20000008
 8003440:	20000004 	.word	0x20000004

08003444 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003444:	b480      	push	{r7}
 8003446:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003448:	4b06      	ldr	r3, [pc, #24]	; (8003464 <HAL_IncTick+0x20>)
 800344a:	781b      	ldrb	r3, [r3, #0]
 800344c:	461a      	mov	r2, r3
 800344e:	4b06      	ldr	r3, [pc, #24]	; (8003468 <HAL_IncTick+0x24>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	4413      	add	r3, r2
 8003454:	4a04      	ldr	r2, [pc, #16]	; (8003468 <HAL_IncTick+0x24>)
 8003456:	6013      	str	r3, [r2, #0]
}
 8003458:	bf00      	nop
 800345a:	46bd      	mov	sp, r7
 800345c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003460:	4770      	bx	lr
 8003462:	bf00      	nop
 8003464:	20000008 	.word	0x20000008
 8003468:	20000744 	.word	0x20000744

0800346c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800346c:	b480      	push	{r7}
 800346e:	af00      	add	r7, sp, #0
  return uwTick;
 8003470:	4b03      	ldr	r3, [pc, #12]	; (8003480 <HAL_GetTick+0x14>)
 8003472:	681b      	ldr	r3, [r3, #0]
}
 8003474:	4618      	mov	r0, r3
 8003476:	46bd      	mov	sp, r7
 8003478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347c:	4770      	bx	lr
 800347e:	bf00      	nop
 8003480:	20000744 	.word	0x20000744

08003484 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b084      	sub	sp, #16
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800348c:	f7ff ffee 	bl	800346c <HAL_GetTick>
 8003490:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	f1b3 3fff 	cmp.w	r3, #4294967295
 800349c:	d005      	beq.n	80034aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800349e:	4b0a      	ldr	r3, [pc, #40]	; (80034c8 <HAL_Delay+0x44>)
 80034a0:	781b      	ldrb	r3, [r3, #0]
 80034a2:	461a      	mov	r2, r3
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	4413      	add	r3, r2
 80034a8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80034aa:	bf00      	nop
 80034ac:	f7ff ffde 	bl	800346c <HAL_GetTick>
 80034b0:	4602      	mov	r2, r0
 80034b2:	68bb      	ldr	r3, [r7, #8]
 80034b4:	1ad3      	subs	r3, r2, r3
 80034b6:	68fa      	ldr	r2, [r7, #12]
 80034b8:	429a      	cmp	r2, r3
 80034ba:	d8f7      	bhi.n	80034ac <HAL_Delay+0x28>
  {
  }
}
 80034bc:	bf00      	nop
 80034be:	bf00      	nop
 80034c0:	3710      	adds	r7, #16
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bd80      	pop	{r7, pc}
 80034c6:	bf00      	nop
 80034c8:	20000008 	.word	0x20000008

080034cc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b084      	sub	sp, #16
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80034d4:	2300      	movs	r3, #0
 80034d6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d101      	bne.n	80034e2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80034de:	2301      	movs	r3, #1
 80034e0:	e033      	b.n	800354a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d109      	bne.n	80034fe <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80034ea:	6878      	ldr	r0, [r7, #4]
 80034ec:	f7ff fa12 	bl	8002914 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2200      	movs	r2, #0
 80034f4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2200      	movs	r2, #0
 80034fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003502:	f003 0310 	and.w	r3, r3, #16
 8003506:	2b00      	cmp	r3, #0
 8003508:	d118      	bne.n	800353c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800350e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003512:	f023 0302 	bic.w	r3, r3, #2
 8003516:	f043 0202 	orr.w	r2, r3, #2
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800351e:	6878      	ldr	r0, [r7, #4]
 8003520:	f000 f93a 	bl	8003798 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2200      	movs	r2, #0
 8003528:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800352e:	f023 0303 	bic.w	r3, r3, #3
 8003532:	f043 0201 	orr.w	r2, r3, #1
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	641a      	str	r2, [r3, #64]	; 0x40
 800353a:	e001      	b.n	8003540 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800353c:	2301      	movs	r3, #1
 800353e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2200      	movs	r2, #0
 8003544:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003548:	7bfb      	ldrb	r3, [r7, #15]
}
 800354a:	4618      	mov	r0, r3
 800354c:	3710      	adds	r7, #16
 800354e:	46bd      	mov	sp, r7
 8003550:	bd80      	pop	{r7, pc}
	...

08003554 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003554:	b480      	push	{r7}
 8003556:	b085      	sub	sp, #20
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
 800355c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800355e:	2300      	movs	r3, #0
 8003560:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003568:	2b01      	cmp	r3, #1
 800356a:	d101      	bne.n	8003570 <HAL_ADC_ConfigChannel+0x1c>
 800356c:	2302      	movs	r3, #2
 800356e:	e105      	b.n	800377c <HAL_ADC_ConfigChannel+0x228>
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2201      	movs	r2, #1
 8003574:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	2b09      	cmp	r3, #9
 800357e:	d925      	bls.n	80035cc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	68d9      	ldr	r1, [r3, #12]
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	b29b      	uxth	r3, r3
 800358c:	461a      	mov	r2, r3
 800358e:	4613      	mov	r3, r2
 8003590:	005b      	lsls	r3, r3, #1
 8003592:	4413      	add	r3, r2
 8003594:	3b1e      	subs	r3, #30
 8003596:	2207      	movs	r2, #7
 8003598:	fa02 f303 	lsl.w	r3, r2, r3
 800359c:	43da      	mvns	r2, r3
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	400a      	ands	r2, r1
 80035a4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	68d9      	ldr	r1, [r3, #12]
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	689a      	ldr	r2, [r3, #8]
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	b29b      	uxth	r3, r3
 80035b6:	4618      	mov	r0, r3
 80035b8:	4603      	mov	r3, r0
 80035ba:	005b      	lsls	r3, r3, #1
 80035bc:	4403      	add	r3, r0
 80035be:	3b1e      	subs	r3, #30
 80035c0:	409a      	lsls	r2, r3
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	430a      	orrs	r2, r1
 80035c8:	60da      	str	r2, [r3, #12]
 80035ca:	e022      	b.n	8003612 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	6919      	ldr	r1, [r3, #16]
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	b29b      	uxth	r3, r3
 80035d8:	461a      	mov	r2, r3
 80035da:	4613      	mov	r3, r2
 80035dc:	005b      	lsls	r3, r3, #1
 80035de:	4413      	add	r3, r2
 80035e0:	2207      	movs	r2, #7
 80035e2:	fa02 f303 	lsl.w	r3, r2, r3
 80035e6:	43da      	mvns	r2, r3
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	400a      	ands	r2, r1
 80035ee:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	6919      	ldr	r1, [r3, #16]
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	689a      	ldr	r2, [r3, #8]
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	b29b      	uxth	r3, r3
 8003600:	4618      	mov	r0, r3
 8003602:	4603      	mov	r3, r0
 8003604:	005b      	lsls	r3, r3, #1
 8003606:	4403      	add	r3, r0
 8003608:	409a      	lsls	r2, r3
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	430a      	orrs	r2, r1
 8003610:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	2b06      	cmp	r3, #6
 8003618:	d824      	bhi.n	8003664 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	685a      	ldr	r2, [r3, #4]
 8003624:	4613      	mov	r3, r2
 8003626:	009b      	lsls	r3, r3, #2
 8003628:	4413      	add	r3, r2
 800362a:	3b05      	subs	r3, #5
 800362c:	221f      	movs	r2, #31
 800362e:	fa02 f303 	lsl.w	r3, r2, r3
 8003632:	43da      	mvns	r2, r3
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	400a      	ands	r2, r1
 800363a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	b29b      	uxth	r3, r3
 8003648:	4618      	mov	r0, r3
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	685a      	ldr	r2, [r3, #4]
 800364e:	4613      	mov	r3, r2
 8003650:	009b      	lsls	r3, r3, #2
 8003652:	4413      	add	r3, r2
 8003654:	3b05      	subs	r3, #5
 8003656:	fa00 f203 	lsl.w	r2, r0, r3
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	430a      	orrs	r2, r1
 8003660:	635a      	str	r2, [r3, #52]	; 0x34
 8003662:	e04c      	b.n	80036fe <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	2b0c      	cmp	r3, #12
 800366a:	d824      	bhi.n	80036b6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	685a      	ldr	r2, [r3, #4]
 8003676:	4613      	mov	r3, r2
 8003678:	009b      	lsls	r3, r3, #2
 800367a:	4413      	add	r3, r2
 800367c:	3b23      	subs	r3, #35	; 0x23
 800367e:	221f      	movs	r2, #31
 8003680:	fa02 f303 	lsl.w	r3, r2, r3
 8003684:	43da      	mvns	r2, r3
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	400a      	ands	r2, r1
 800368c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	b29b      	uxth	r3, r3
 800369a:	4618      	mov	r0, r3
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	685a      	ldr	r2, [r3, #4]
 80036a0:	4613      	mov	r3, r2
 80036a2:	009b      	lsls	r3, r3, #2
 80036a4:	4413      	add	r3, r2
 80036a6:	3b23      	subs	r3, #35	; 0x23
 80036a8:	fa00 f203 	lsl.w	r2, r0, r3
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	430a      	orrs	r2, r1
 80036b2:	631a      	str	r2, [r3, #48]	; 0x30
 80036b4:	e023      	b.n	80036fe <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	685a      	ldr	r2, [r3, #4]
 80036c0:	4613      	mov	r3, r2
 80036c2:	009b      	lsls	r3, r3, #2
 80036c4:	4413      	add	r3, r2
 80036c6:	3b41      	subs	r3, #65	; 0x41
 80036c8:	221f      	movs	r2, #31
 80036ca:	fa02 f303 	lsl.w	r3, r2, r3
 80036ce:	43da      	mvns	r2, r3
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	400a      	ands	r2, r1
 80036d6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	b29b      	uxth	r3, r3
 80036e4:	4618      	mov	r0, r3
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	685a      	ldr	r2, [r3, #4]
 80036ea:	4613      	mov	r3, r2
 80036ec:	009b      	lsls	r3, r3, #2
 80036ee:	4413      	add	r3, r2
 80036f0:	3b41      	subs	r3, #65	; 0x41
 80036f2:	fa00 f203 	lsl.w	r2, r0, r3
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	430a      	orrs	r2, r1
 80036fc:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80036fe:	4b22      	ldr	r3, [pc, #136]	; (8003788 <HAL_ADC_ConfigChannel+0x234>)
 8003700:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	4a21      	ldr	r2, [pc, #132]	; (800378c <HAL_ADC_ConfigChannel+0x238>)
 8003708:	4293      	cmp	r3, r2
 800370a:	d109      	bne.n	8003720 <HAL_ADC_ConfigChannel+0x1cc>
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	2b12      	cmp	r3, #18
 8003712:	d105      	bne.n	8003720 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	685b      	ldr	r3, [r3, #4]
 8003718:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	4a19      	ldr	r2, [pc, #100]	; (800378c <HAL_ADC_ConfigChannel+0x238>)
 8003726:	4293      	cmp	r3, r2
 8003728:	d123      	bne.n	8003772 <HAL_ADC_ConfigChannel+0x21e>
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	2b10      	cmp	r3, #16
 8003730:	d003      	beq.n	800373a <HAL_ADC_ConfigChannel+0x1e6>
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	2b11      	cmp	r3, #17
 8003738:	d11b      	bne.n	8003772 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	2b10      	cmp	r3, #16
 800374c:	d111      	bne.n	8003772 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800374e:	4b10      	ldr	r3, [pc, #64]	; (8003790 <HAL_ADC_ConfigChannel+0x23c>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	4a10      	ldr	r2, [pc, #64]	; (8003794 <HAL_ADC_ConfigChannel+0x240>)
 8003754:	fba2 2303 	umull	r2, r3, r2, r3
 8003758:	0c9a      	lsrs	r2, r3, #18
 800375a:	4613      	mov	r3, r2
 800375c:	009b      	lsls	r3, r3, #2
 800375e:	4413      	add	r3, r2
 8003760:	005b      	lsls	r3, r3, #1
 8003762:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003764:	e002      	b.n	800376c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003766:	68bb      	ldr	r3, [r7, #8]
 8003768:	3b01      	subs	r3, #1
 800376a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800376c:	68bb      	ldr	r3, [r7, #8]
 800376e:	2b00      	cmp	r3, #0
 8003770:	d1f9      	bne.n	8003766 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2200      	movs	r2, #0
 8003776:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800377a:	2300      	movs	r3, #0
}
 800377c:	4618      	mov	r0, r3
 800377e:	3714      	adds	r7, #20
 8003780:	46bd      	mov	sp, r7
 8003782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003786:	4770      	bx	lr
 8003788:	40012300 	.word	0x40012300
 800378c:	40012000 	.word	0x40012000
 8003790:	20000000 	.word	0x20000000
 8003794:	431bde83 	.word	0x431bde83

08003798 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003798:	b480      	push	{r7}
 800379a:	b085      	sub	sp, #20
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80037a0:	4b79      	ldr	r3, [pc, #484]	; (8003988 <ADC_Init+0x1f0>)
 80037a2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	685b      	ldr	r3, [r3, #4]
 80037a8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	685a      	ldr	r2, [r3, #4]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	685b      	ldr	r3, [r3, #4]
 80037b8:	431a      	orrs	r2, r3
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	685a      	ldr	r2, [r3, #4]
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80037cc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	6859      	ldr	r1, [r3, #4]
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	691b      	ldr	r3, [r3, #16]
 80037d8:	021a      	lsls	r2, r3, #8
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	430a      	orrs	r2, r1
 80037e0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	685a      	ldr	r2, [r3, #4]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80037f0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	6859      	ldr	r1, [r3, #4]
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	689a      	ldr	r2, [r3, #8]
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	430a      	orrs	r2, r1
 8003802:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	689a      	ldr	r2, [r3, #8]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003812:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	6899      	ldr	r1, [r3, #8]
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	68da      	ldr	r2, [r3, #12]
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	430a      	orrs	r2, r1
 8003824:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800382a:	4a58      	ldr	r2, [pc, #352]	; (800398c <ADC_Init+0x1f4>)
 800382c:	4293      	cmp	r3, r2
 800382e:	d022      	beq.n	8003876 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	689a      	ldr	r2, [r3, #8]
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800383e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	6899      	ldr	r1, [r3, #8]
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	430a      	orrs	r2, r1
 8003850:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	689a      	ldr	r2, [r3, #8]
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003860:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	6899      	ldr	r1, [r3, #8]
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	430a      	orrs	r2, r1
 8003872:	609a      	str	r2, [r3, #8]
 8003874:	e00f      	b.n	8003896 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	689a      	ldr	r2, [r3, #8]
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003884:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	689a      	ldr	r2, [r3, #8]
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003894:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	689a      	ldr	r2, [r3, #8]
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f022 0202 	bic.w	r2, r2, #2
 80038a4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	6899      	ldr	r1, [r3, #8]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	7e1b      	ldrb	r3, [r3, #24]
 80038b0:	005a      	lsls	r2, r3, #1
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	430a      	orrs	r2, r1
 80038b8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d01b      	beq.n	80038fc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	685a      	ldr	r2, [r3, #4]
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80038d2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	685a      	ldr	r2, [r3, #4]
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80038e2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	6859      	ldr	r1, [r3, #4]
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ee:	3b01      	subs	r3, #1
 80038f0:	035a      	lsls	r2, r3, #13
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	430a      	orrs	r2, r1
 80038f8:	605a      	str	r2, [r3, #4]
 80038fa:	e007      	b.n	800390c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	685a      	ldr	r2, [r3, #4]
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800390a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800391a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	69db      	ldr	r3, [r3, #28]
 8003926:	3b01      	subs	r3, #1
 8003928:	051a      	lsls	r2, r3, #20
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	430a      	orrs	r2, r1
 8003930:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	689a      	ldr	r2, [r3, #8]
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003940:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	6899      	ldr	r1, [r3, #8]
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800394e:	025a      	lsls	r2, r3, #9
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	430a      	orrs	r2, r1
 8003956:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	689a      	ldr	r2, [r3, #8]
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003966:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	6899      	ldr	r1, [r3, #8]
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	695b      	ldr	r3, [r3, #20]
 8003972:	029a      	lsls	r2, r3, #10
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	430a      	orrs	r2, r1
 800397a:	609a      	str	r2, [r3, #8]
}
 800397c:	bf00      	nop
 800397e:	3714      	adds	r7, #20
 8003980:	46bd      	mov	sp, r7
 8003982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003986:	4770      	bx	lr
 8003988:	40012300 	.word	0x40012300
 800398c:	0f000001 	.word	0x0f000001

08003990 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003990:	b480      	push	{r7}
 8003992:	b085      	sub	sp, #20
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	f003 0307 	and.w	r3, r3, #7
 800399e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80039a0:	4b0c      	ldr	r3, [pc, #48]	; (80039d4 <__NVIC_SetPriorityGrouping+0x44>)
 80039a2:	68db      	ldr	r3, [r3, #12]
 80039a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80039a6:	68ba      	ldr	r2, [r7, #8]
 80039a8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80039ac:	4013      	ands	r3, r2
 80039ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80039b4:	68bb      	ldr	r3, [r7, #8]
 80039b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80039b8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80039bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80039c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80039c2:	4a04      	ldr	r2, [pc, #16]	; (80039d4 <__NVIC_SetPriorityGrouping+0x44>)
 80039c4:	68bb      	ldr	r3, [r7, #8]
 80039c6:	60d3      	str	r3, [r2, #12]
}
 80039c8:	bf00      	nop
 80039ca:	3714      	adds	r7, #20
 80039cc:	46bd      	mov	sp, r7
 80039ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d2:	4770      	bx	lr
 80039d4:	e000ed00 	.word	0xe000ed00

080039d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80039d8:	b480      	push	{r7}
 80039da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80039dc:	4b04      	ldr	r3, [pc, #16]	; (80039f0 <__NVIC_GetPriorityGrouping+0x18>)
 80039de:	68db      	ldr	r3, [r3, #12]
 80039e0:	0a1b      	lsrs	r3, r3, #8
 80039e2:	f003 0307 	and.w	r3, r3, #7
}
 80039e6:	4618      	mov	r0, r3
 80039e8:	46bd      	mov	sp, r7
 80039ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ee:	4770      	bx	lr
 80039f0:	e000ed00 	.word	0xe000ed00

080039f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039f4:	b480      	push	{r7}
 80039f6:	b083      	sub	sp, #12
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	4603      	mov	r3, r0
 80039fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	db0b      	blt.n	8003a1e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a06:	79fb      	ldrb	r3, [r7, #7]
 8003a08:	f003 021f 	and.w	r2, r3, #31
 8003a0c:	4907      	ldr	r1, [pc, #28]	; (8003a2c <__NVIC_EnableIRQ+0x38>)
 8003a0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a12:	095b      	lsrs	r3, r3, #5
 8003a14:	2001      	movs	r0, #1
 8003a16:	fa00 f202 	lsl.w	r2, r0, r2
 8003a1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003a1e:	bf00      	nop
 8003a20:	370c      	adds	r7, #12
 8003a22:	46bd      	mov	sp, r7
 8003a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a28:	4770      	bx	lr
 8003a2a:	bf00      	nop
 8003a2c:	e000e100 	.word	0xe000e100

08003a30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a30:	b480      	push	{r7}
 8003a32:	b083      	sub	sp, #12
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	4603      	mov	r3, r0
 8003a38:	6039      	str	r1, [r7, #0]
 8003a3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	db0a      	blt.n	8003a5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	b2da      	uxtb	r2, r3
 8003a48:	490c      	ldr	r1, [pc, #48]	; (8003a7c <__NVIC_SetPriority+0x4c>)
 8003a4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a4e:	0112      	lsls	r2, r2, #4
 8003a50:	b2d2      	uxtb	r2, r2
 8003a52:	440b      	add	r3, r1
 8003a54:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003a58:	e00a      	b.n	8003a70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	b2da      	uxtb	r2, r3
 8003a5e:	4908      	ldr	r1, [pc, #32]	; (8003a80 <__NVIC_SetPriority+0x50>)
 8003a60:	79fb      	ldrb	r3, [r7, #7]
 8003a62:	f003 030f 	and.w	r3, r3, #15
 8003a66:	3b04      	subs	r3, #4
 8003a68:	0112      	lsls	r2, r2, #4
 8003a6a:	b2d2      	uxtb	r2, r2
 8003a6c:	440b      	add	r3, r1
 8003a6e:	761a      	strb	r2, [r3, #24]
}
 8003a70:	bf00      	nop
 8003a72:	370c      	adds	r7, #12
 8003a74:	46bd      	mov	sp, r7
 8003a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7a:	4770      	bx	lr
 8003a7c:	e000e100 	.word	0xe000e100
 8003a80:	e000ed00 	.word	0xe000ed00

08003a84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a84:	b480      	push	{r7}
 8003a86:	b089      	sub	sp, #36	; 0x24
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	60f8      	str	r0, [r7, #12]
 8003a8c:	60b9      	str	r1, [r7, #8]
 8003a8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	f003 0307 	and.w	r3, r3, #7
 8003a96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003a98:	69fb      	ldr	r3, [r7, #28]
 8003a9a:	f1c3 0307 	rsb	r3, r3, #7
 8003a9e:	2b04      	cmp	r3, #4
 8003aa0:	bf28      	it	cs
 8003aa2:	2304      	movcs	r3, #4
 8003aa4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003aa6:	69fb      	ldr	r3, [r7, #28]
 8003aa8:	3304      	adds	r3, #4
 8003aaa:	2b06      	cmp	r3, #6
 8003aac:	d902      	bls.n	8003ab4 <NVIC_EncodePriority+0x30>
 8003aae:	69fb      	ldr	r3, [r7, #28]
 8003ab0:	3b03      	subs	r3, #3
 8003ab2:	e000      	b.n	8003ab6 <NVIC_EncodePriority+0x32>
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ab8:	f04f 32ff 	mov.w	r2, #4294967295
 8003abc:	69bb      	ldr	r3, [r7, #24]
 8003abe:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac2:	43da      	mvns	r2, r3
 8003ac4:	68bb      	ldr	r3, [r7, #8]
 8003ac6:	401a      	ands	r2, r3
 8003ac8:	697b      	ldr	r3, [r7, #20]
 8003aca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003acc:	f04f 31ff 	mov.w	r1, #4294967295
 8003ad0:	697b      	ldr	r3, [r7, #20]
 8003ad2:	fa01 f303 	lsl.w	r3, r1, r3
 8003ad6:	43d9      	mvns	r1, r3
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003adc:	4313      	orrs	r3, r2
         );
}
 8003ade:	4618      	mov	r0, r3
 8003ae0:	3724      	adds	r7, #36	; 0x24
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae8:	4770      	bx	lr
	...

08003aec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b082      	sub	sp, #8
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	3b01      	subs	r3, #1
 8003af8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003afc:	d301      	bcc.n	8003b02 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003afe:	2301      	movs	r3, #1
 8003b00:	e00f      	b.n	8003b22 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003b02:	4a0a      	ldr	r2, [pc, #40]	; (8003b2c <SysTick_Config+0x40>)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	3b01      	subs	r3, #1
 8003b08:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003b0a:	210f      	movs	r1, #15
 8003b0c:	f04f 30ff 	mov.w	r0, #4294967295
 8003b10:	f7ff ff8e 	bl	8003a30 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b14:	4b05      	ldr	r3, [pc, #20]	; (8003b2c <SysTick_Config+0x40>)
 8003b16:	2200      	movs	r2, #0
 8003b18:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b1a:	4b04      	ldr	r3, [pc, #16]	; (8003b2c <SysTick_Config+0x40>)
 8003b1c:	2207      	movs	r2, #7
 8003b1e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003b20:	2300      	movs	r3, #0
}
 8003b22:	4618      	mov	r0, r3
 8003b24:	3708      	adds	r7, #8
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bd80      	pop	{r7, pc}
 8003b2a:	bf00      	nop
 8003b2c:	e000e010 	.word	0xe000e010

08003b30 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b082      	sub	sp, #8
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b38:	6878      	ldr	r0, [r7, #4]
 8003b3a:	f7ff ff29 	bl	8003990 <__NVIC_SetPriorityGrouping>
}
 8003b3e:	bf00      	nop
 8003b40:	3708      	adds	r7, #8
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bd80      	pop	{r7, pc}

08003b46 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003b46:	b580      	push	{r7, lr}
 8003b48:	b086      	sub	sp, #24
 8003b4a:	af00      	add	r7, sp, #0
 8003b4c:	4603      	mov	r3, r0
 8003b4e:	60b9      	str	r1, [r7, #8]
 8003b50:	607a      	str	r2, [r7, #4]
 8003b52:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003b54:	2300      	movs	r3, #0
 8003b56:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003b58:	f7ff ff3e 	bl	80039d8 <__NVIC_GetPriorityGrouping>
 8003b5c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003b5e:	687a      	ldr	r2, [r7, #4]
 8003b60:	68b9      	ldr	r1, [r7, #8]
 8003b62:	6978      	ldr	r0, [r7, #20]
 8003b64:	f7ff ff8e 	bl	8003a84 <NVIC_EncodePriority>
 8003b68:	4602      	mov	r2, r0
 8003b6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b6e:	4611      	mov	r1, r2
 8003b70:	4618      	mov	r0, r3
 8003b72:	f7ff ff5d 	bl	8003a30 <__NVIC_SetPriority>
}
 8003b76:	bf00      	nop
 8003b78:	3718      	adds	r7, #24
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bd80      	pop	{r7, pc}

08003b7e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b7e:	b580      	push	{r7, lr}
 8003b80:	b082      	sub	sp, #8
 8003b82:	af00      	add	r7, sp, #0
 8003b84:	4603      	mov	r3, r0
 8003b86:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003b88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	f7ff ff31 	bl	80039f4 <__NVIC_EnableIRQ>
}
 8003b92:	bf00      	nop
 8003b94:	3708      	adds	r7, #8
 8003b96:	46bd      	mov	sp, r7
 8003b98:	bd80      	pop	{r7, pc}

08003b9a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003b9a:	b580      	push	{r7, lr}
 8003b9c:	b082      	sub	sp, #8
 8003b9e:	af00      	add	r7, sp, #0
 8003ba0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003ba2:	6878      	ldr	r0, [r7, #4]
 8003ba4:	f7ff ffa2 	bl	8003aec <SysTick_Config>
 8003ba8:	4603      	mov	r3, r0
}
 8003baa:	4618      	mov	r0, r3
 8003bac:	3708      	adds	r7, #8
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	bd80      	pop	{r7, pc}
	...

08003bb4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b086      	sub	sp, #24
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003bc0:	f7ff fc54 	bl	800346c <HAL_GetTick>
 8003bc4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d101      	bne.n	8003bd0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003bcc:	2301      	movs	r3, #1
 8003bce:	e099      	b.n	8003d04 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2202      	movs	r2, #2
 8003bd4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2200      	movs	r2, #0
 8003bdc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	681a      	ldr	r2, [r3, #0]
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f022 0201 	bic.w	r2, r2, #1
 8003bee:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003bf0:	e00f      	b.n	8003c12 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003bf2:	f7ff fc3b 	bl	800346c <HAL_GetTick>
 8003bf6:	4602      	mov	r2, r0
 8003bf8:	693b      	ldr	r3, [r7, #16]
 8003bfa:	1ad3      	subs	r3, r2, r3
 8003bfc:	2b05      	cmp	r3, #5
 8003bfe:	d908      	bls.n	8003c12 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2220      	movs	r2, #32
 8003c04:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2203      	movs	r2, #3
 8003c0a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003c0e:	2303      	movs	r3, #3
 8003c10:	e078      	b.n	8003d04 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f003 0301 	and.w	r3, r3, #1
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d1e8      	bne.n	8003bf2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003c28:	697a      	ldr	r2, [r7, #20]
 8003c2a:	4b38      	ldr	r3, [pc, #224]	; (8003d0c <HAL_DMA_Init+0x158>)
 8003c2c:	4013      	ands	r3, r2
 8003c2e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	685a      	ldr	r2, [r3, #4]
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	689b      	ldr	r3, [r3, #8]
 8003c38:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c3e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	691b      	ldr	r3, [r3, #16]
 8003c44:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c4a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	699b      	ldr	r3, [r3, #24]
 8003c50:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c56:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6a1b      	ldr	r3, [r3, #32]
 8003c5c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c5e:	697a      	ldr	r2, [r7, #20]
 8003c60:	4313      	orrs	r3, r2
 8003c62:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c68:	2b04      	cmp	r3, #4
 8003c6a:	d107      	bne.n	8003c7c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c74:	4313      	orrs	r3, r2
 8003c76:	697a      	ldr	r2, [r7, #20]
 8003c78:	4313      	orrs	r3, r2
 8003c7a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	697a      	ldr	r2, [r7, #20]
 8003c82:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	695b      	ldr	r3, [r3, #20]
 8003c8a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003c8c:	697b      	ldr	r3, [r7, #20]
 8003c8e:	f023 0307 	bic.w	r3, r3, #7
 8003c92:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c98:	697a      	ldr	r2, [r7, #20]
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ca2:	2b04      	cmp	r3, #4
 8003ca4:	d117      	bne.n	8003cd6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003caa:	697a      	ldr	r2, [r7, #20]
 8003cac:	4313      	orrs	r3, r2
 8003cae:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d00e      	beq.n	8003cd6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003cb8:	6878      	ldr	r0, [r7, #4]
 8003cba:	f000 fb0d 	bl	80042d8 <DMA_CheckFifoParam>
 8003cbe:	4603      	mov	r3, r0
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d008      	beq.n	8003cd6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2240      	movs	r2, #64	; 0x40
 8003cc8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	2201      	movs	r2, #1
 8003cce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003cd2:	2301      	movs	r3, #1
 8003cd4:	e016      	b.n	8003d04 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	697a      	ldr	r2, [r7, #20]
 8003cdc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003cde:	6878      	ldr	r0, [r7, #4]
 8003ce0:	f000 fac4 	bl	800426c <DMA_CalcBaseAndBitshift>
 8003ce4:	4603      	mov	r3, r0
 8003ce6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cec:	223f      	movs	r2, #63	; 0x3f
 8003cee:	409a      	lsls	r2, r3
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	2201      	movs	r2, #1
 8003cfe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003d02:	2300      	movs	r3, #0
}
 8003d04:	4618      	mov	r0, r3
 8003d06:	3718      	adds	r7, #24
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	bd80      	pop	{r7, pc}
 8003d0c:	f010803f 	.word	0xf010803f

08003d10 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b086      	sub	sp, #24
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	60f8      	str	r0, [r7, #12]
 8003d18:	60b9      	str	r1, [r7, #8]
 8003d1a:	607a      	str	r2, [r7, #4]
 8003d1c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003d1e:	2300      	movs	r3, #0
 8003d20:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d26:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003d2e:	2b01      	cmp	r3, #1
 8003d30:	d101      	bne.n	8003d36 <HAL_DMA_Start_IT+0x26>
 8003d32:	2302      	movs	r3, #2
 8003d34:	e040      	b.n	8003db8 <HAL_DMA_Start_IT+0xa8>
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	2201      	movs	r2, #1
 8003d3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003d44:	b2db      	uxtb	r3, r3
 8003d46:	2b01      	cmp	r3, #1
 8003d48:	d12f      	bne.n	8003daa <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	2202      	movs	r2, #2
 8003d4e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	2200      	movs	r2, #0
 8003d56:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	687a      	ldr	r2, [r7, #4]
 8003d5c:	68b9      	ldr	r1, [r7, #8]
 8003d5e:	68f8      	ldr	r0, [r7, #12]
 8003d60:	f000 fa56 	bl	8004210 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d68:	223f      	movs	r2, #63	; 0x3f
 8003d6a:	409a      	lsls	r2, r3
 8003d6c:	693b      	ldr	r3, [r7, #16]
 8003d6e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	681a      	ldr	r2, [r3, #0]
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f042 0216 	orr.w	r2, r2, #22
 8003d7e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d007      	beq.n	8003d98 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	681a      	ldr	r2, [r3, #0]
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f042 0208 	orr.w	r2, r2, #8
 8003d96:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	681a      	ldr	r2, [r3, #0]
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f042 0201 	orr.w	r2, r2, #1
 8003da6:	601a      	str	r2, [r3, #0]
 8003da8:	e005      	b.n	8003db6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	2200      	movs	r2, #0
 8003dae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003db2:	2302      	movs	r3, #2
 8003db4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003db6:	7dfb      	ldrb	r3, [r7, #23]
}
 8003db8:	4618      	mov	r0, r3
 8003dba:	3718      	adds	r7, #24
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	bd80      	pop	{r7, pc}

08003dc0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b084      	sub	sp, #16
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003dcc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003dce:	f7ff fb4d 	bl	800346c <HAL_GetTick>
 8003dd2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003dda:	b2db      	uxtb	r3, r3
 8003ddc:	2b02      	cmp	r3, #2
 8003dde:	d008      	beq.n	8003df2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2280      	movs	r2, #128	; 0x80
 8003de4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2200      	movs	r2, #0
 8003dea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003dee:	2301      	movs	r3, #1
 8003df0:	e052      	b.n	8003e98 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	681a      	ldr	r2, [r3, #0]
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f022 0216 	bic.w	r2, r2, #22
 8003e00:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	695a      	ldr	r2, [r3, #20]
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003e10:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d103      	bne.n	8003e22 <HAL_DMA_Abort+0x62>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d007      	beq.n	8003e32 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	681a      	ldr	r2, [r3, #0]
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f022 0208 	bic.w	r2, r2, #8
 8003e30:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	681a      	ldr	r2, [r3, #0]
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f022 0201 	bic.w	r2, r2, #1
 8003e40:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003e42:	e013      	b.n	8003e6c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003e44:	f7ff fb12 	bl	800346c <HAL_GetTick>
 8003e48:	4602      	mov	r2, r0
 8003e4a:	68bb      	ldr	r3, [r7, #8]
 8003e4c:	1ad3      	subs	r3, r2, r3
 8003e4e:	2b05      	cmp	r3, #5
 8003e50:	d90c      	bls.n	8003e6c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2220      	movs	r2, #32
 8003e56:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2203      	movs	r2, #3
 8003e5c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2200      	movs	r2, #0
 8003e64:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003e68:	2303      	movs	r3, #3
 8003e6a:	e015      	b.n	8003e98 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f003 0301 	and.w	r3, r3, #1
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d1e4      	bne.n	8003e44 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e7e:	223f      	movs	r2, #63	; 0x3f
 8003e80:	409a      	lsls	r2, r3
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2201      	movs	r2, #1
 8003e8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	2200      	movs	r2, #0
 8003e92:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003e96:	2300      	movs	r3, #0
}
 8003e98:	4618      	mov	r0, r3
 8003e9a:	3710      	adds	r7, #16
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	bd80      	pop	{r7, pc}

08003ea0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003ea0:	b480      	push	{r7}
 8003ea2:	b083      	sub	sp, #12
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003eae:	b2db      	uxtb	r3, r3
 8003eb0:	2b02      	cmp	r3, #2
 8003eb2:	d004      	beq.n	8003ebe <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2280      	movs	r2, #128	; 0x80
 8003eb8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003eba:	2301      	movs	r3, #1
 8003ebc:	e00c      	b.n	8003ed8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2205      	movs	r2, #5
 8003ec2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	681a      	ldr	r2, [r3, #0]
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f022 0201 	bic.w	r2, r2, #1
 8003ed4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003ed6:	2300      	movs	r3, #0
}
 8003ed8:	4618      	mov	r0, r3
 8003eda:	370c      	adds	r7, #12
 8003edc:	46bd      	mov	sp, r7
 8003ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee2:	4770      	bx	lr

08003ee4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b086      	sub	sp, #24
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003eec:	2300      	movs	r3, #0
 8003eee:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003ef0:	4b8e      	ldr	r3, [pc, #568]	; (800412c <HAL_DMA_IRQHandler+0x248>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	4a8e      	ldr	r2, [pc, #568]	; (8004130 <HAL_DMA_IRQHandler+0x24c>)
 8003ef6:	fba2 2303 	umull	r2, r3, r2, r3
 8003efa:	0a9b      	lsrs	r3, r3, #10
 8003efc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f02:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003f04:	693b      	ldr	r3, [r7, #16]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f0e:	2208      	movs	r2, #8
 8003f10:	409a      	lsls	r2, r3
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	4013      	ands	r3, r2
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d01a      	beq.n	8003f50 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f003 0304 	and.w	r3, r3, #4
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d013      	beq.n	8003f50 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	681a      	ldr	r2, [r3, #0]
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f022 0204 	bic.w	r2, r2, #4
 8003f36:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f3c:	2208      	movs	r2, #8
 8003f3e:	409a      	lsls	r2, r3
 8003f40:	693b      	ldr	r3, [r7, #16]
 8003f42:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f48:	f043 0201 	orr.w	r2, r3, #1
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f54:	2201      	movs	r2, #1
 8003f56:	409a      	lsls	r2, r3
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	4013      	ands	r3, r2
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d012      	beq.n	8003f86 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	695b      	ldr	r3, [r3, #20]
 8003f66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d00b      	beq.n	8003f86 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f72:	2201      	movs	r2, #1
 8003f74:	409a      	lsls	r2, r3
 8003f76:	693b      	ldr	r3, [r7, #16]
 8003f78:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f7e:	f043 0202 	orr.w	r2, r3, #2
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f8a:	2204      	movs	r2, #4
 8003f8c:	409a      	lsls	r2, r3
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	4013      	ands	r3, r2
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d012      	beq.n	8003fbc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f003 0302 	and.w	r3, r3, #2
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d00b      	beq.n	8003fbc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fa8:	2204      	movs	r2, #4
 8003faa:	409a      	lsls	r2, r3
 8003fac:	693b      	ldr	r3, [r7, #16]
 8003fae:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fb4:	f043 0204 	orr.w	r2, r3, #4
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fc0:	2210      	movs	r2, #16
 8003fc2:	409a      	lsls	r2, r3
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	4013      	ands	r3, r2
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d043      	beq.n	8004054 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f003 0308 	and.w	r3, r3, #8
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d03c      	beq.n	8004054 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fde:	2210      	movs	r2, #16
 8003fe0:	409a      	lsls	r2, r3
 8003fe2:	693b      	ldr	r3, [r7, #16]
 8003fe4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d018      	beq.n	8004026 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d108      	bne.n	8004014 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004006:	2b00      	cmp	r3, #0
 8004008:	d024      	beq.n	8004054 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800400e:	6878      	ldr	r0, [r7, #4]
 8004010:	4798      	blx	r3
 8004012:	e01f      	b.n	8004054 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004018:	2b00      	cmp	r3, #0
 800401a:	d01b      	beq.n	8004054 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004020:	6878      	ldr	r0, [r7, #4]
 8004022:	4798      	blx	r3
 8004024:	e016      	b.n	8004054 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004030:	2b00      	cmp	r3, #0
 8004032:	d107      	bne.n	8004044 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	681a      	ldr	r2, [r3, #0]
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f022 0208 	bic.w	r2, r2, #8
 8004042:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004048:	2b00      	cmp	r3, #0
 800404a:	d003      	beq.n	8004054 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004050:	6878      	ldr	r0, [r7, #4]
 8004052:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004058:	2220      	movs	r2, #32
 800405a:	409a      	lsls	r2, r3
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	4013      	ands	r3, r2
 8004060:	2b00      	cmp	r3, #0
 8004062:	f000 808f 	beq.w	8004184 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f003 0310 	and.w	r3, r3, #16
 8004070:	2b00      	cmp	r3, #0
 8004072:	f000 8087 	beq.w	8004184 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800407a:	2220      	movs	r2, #32
 800407c:	409a      	lsls	r2, r3
 800407e:	693b      	ldr	r3, [r7, #16]
 8004080:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004088:	b2db      	uxtb	r3, r3
 800408a:	2b05      	cmp	r3, #5
 800408c:	d136      	bne.n	80040fc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	681a      	ldr	r2, [r3, #0]
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f022 0216 	bic.w	r2, r2, #22
 800409c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	695a      	ldr	r2, [r3, #20]
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80040ac:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d103      	bne.n	80040be <HAL_DMA_IRQHandler+0x1da>
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d007      	beq.n	80040ce <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	681a      	ldr	r2, [r3, #0]
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f022 0208 	bic.w	r2, r2, #8
 80040cc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040d2:	223f      	movs	r2, #63	; 0x3f
 80040d4:	409a      	lsls	r2, r3
 80040d6:	693b      	ldr	r3, [r7, #16]
 80040d8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2201      	movs	r2, #1
 80040de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	2200      	movs	r2, #0
 80040e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d07e      	beq.n	80041f0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80040f6:	6878      	ldr	r0, [r7, #4]
 80040f8:	4798      	blx	r3
        }
        return;
 80040fa:	e079      	b.n	80041f0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004106:	2b00      	cmp	r3, #0
 8004108:	d01d      	beq.n	8004146 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004114:	2b00      	cmp	r3, #0
 8004116:	d10d      	bne.n	8004134 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800411c:	2b00      	cmp	r3, #0
 800411e:	d031      	beq.n	8004184 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004124:	6878      	ldr	r0, [r7, #4]
 8004126:	4798      	blx	r3
 8004128:	e02c      	b.n	8004184 <HAL_DMA_IRQHandler+0x2a0>
 800412a:	bf00      	nop
 800412c:	20000000 	.word	0x20000000
 8004130:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004138:	2b00      	cmp	r3, #0
 800413a:	d023      	beq.n	8004184 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004140:	6878      	ldr	r0, [r7, #4]
 8004142:	4798      	blx	r3
 8004144:	e01e      	b.n	8004184 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004150:	2b00      	cmp	r3, #0
 8004152:	d10f      	bne.n	8004174 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	681a      	ldr	r2, [r3, #0]
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f022 0210 	bic.w	r2, r2, #16
 8004162:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2201      	movs	r2, #1
 8004168:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2200      	movs	r2, #0
 8004170:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004178:	2b00      	cmp	r3, #0
 800417a:	d003      	beq.n	8004184 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004180:	6878      	ldr	r0, [r7, #4]
 8004182:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004188:	2b00      	cmp	r3, #0
 800418a:	d032      	beq.n	80041f2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004190:	f003 0301 	and.w	r3, r3, #1
 8004194:	2b00      	cmp	r3, #0
 8004196:	d022      	beq.n	80041de <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2205      	movs	r2, #5
 800419c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	681a      	ldr	r2, [r3, #0]
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f022 0201 	bic.w	r2, r2, #1
 80041ae:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80041b0:	68bb      	ldr	r3, [r7, #8]
 80041b2:	3301      	adds	r3, #1
 80041b4:	60bb      	str	r3, [r7, #8]
 80041b6:	697a      	ldr	r2, [r7, #20]
 80041b8:	429a      	cmp	r2, r3
 80041ba:	d307      	bcc.n	80041cc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f003 0301 	and.w	r3, r3, #1
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d1f2      	bne.n	80041b0 <HAL_DMA_IRQHandler+0x2cc>
 80041ca:	e000      	b.n	80041ce <HAL_DMA_IRQHandler+0x2ea>
          break;
 80041cc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2201      	movs	r2, #1
 80041d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2200      	movs	r2, #0
 80041da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d005      	beq.n	80041f2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80041ea:	6878      	ldr	r0, [r7, #4]
 80041ec:	4798      	blx	r3
 80041ee:	e000      	b.n	80041f2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80041f0:	bf00      	nop
    }
  }
}
 80041f2:	3718      	adds	r7, #24
 80041f4:	46bd      	mov	sp, r7
 80041f6:	bd80      	pop	{r7, pc}

080041f8 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80041f8:	b480      	push	{r7}
 80041fa:	b083      	sub	sp, #12
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8004204:	4618      	mov	r0, r3
 8004206:	370c      	adds	r7, #12
 8004208:	46bd      	mov	sp, r7
 800420a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420e:	4770      	bx	lr

08004210 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004210:	b480      	push	{r7}
 8004212:	b085      	sub	sp, #20
 8004214:	af00      	add	r7, sp, #0
 8004216:	60f8      	str	r0, [r7, #12]
 8004218:	60b9      	str	r1, [r7, #8]
 800421a:	607a      	str	r2, [r7, #4]
 800421c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	681a      	ldr	r2, [r3, #0]
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800422c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	683a      	ldr	r2, [r7, #0]
 8004234:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	689b      	ldr	r3, [r3, #8]
 800423a:	2b40      	cmp	r3, #64	; 0x40
 800423c:	d108      	bne.n	8004250 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	687a      	ldr	r2, [r7, #4]
 8004244:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	68ba      	ldr	r2, [r7, #8]
 800424c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800424e:	e007      	b.n	8004260 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	68ba      	ldr	r2, [r7, #8]
 8004256:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	687a      	ldr	r2, [r7, #4]
 800425e:	60da      	str	r2, [r3, #12]
}
 8004260:	bf00      	nop
 8004262:	3714      	adds	r7, #20
 8004264:	46bd      	mov	sp, r7
 8004266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426a:	4770      	bx	lr

0800426c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800426c:	b480      	push	{r7}
 800426e:	b085      	sub	sp, #20
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	b2db      	uxtb	r3, r3
 800427a:	3b10      	subs	r3, #16
 800427c:	4a14      	ldr	r2, [pc, #80]	; (80042d0 <DMA_CalcBaseAndBitshift+0x64>)
 800427e:	fba2 2303 	umull	r2, r3, r2, r3
 8004282:	091b      	lsrs	r3, r3, #4
 8004284:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004286:	4a13      	ldr	r2, [pc, #76]	; (80042d4 <DMA_CalcBaseAndBitshift+0x68>)
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	4413      	add	r3, r2
 800428c:	781b      	ldrb	r3, [r3, #0]
 800428e:	461a      	mov	r2, r3
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	2b03      	cmp	r3, #3
 8004298:	d909      	bls.n	80042ae <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80042a2:	f023 0303 	bic.w	r3, r3, #3
 80042a6:	1d1a      	adds	r2, r3, #4
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	659a      	str	r2, [r3, #88]	; 0x58
 80042ac:	e007      	b.n	80042be <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80042b6:	f023 0303 	bic.w	r3, r3, #3
 80042ba:	687a      	ldr	r2, [r7, #4]
 80042bc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80042c2:	4618      	mov	r0, r3
 80042c4:	3714      	adds	r7, #20
 80042c6:	46bd      	mov	sp, r7
 80042c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042cc:	4770      	bx	lr
 80042ce:	bf00      	nop
 80042d0:	aaaaaaab 	.word	0xaaaaaaab
 80042d4:	0800f944 	.word	0x0800f944

080042d8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80042d8:	b480      	push	{r7}
 80042da:	b085      	sub	sp, #20
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80042e0:	2300      	movs	r3, #0
 80042e2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042e8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	699b      	ldr	r3, [r3, #24]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d11f      	bne.n	8004332 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80042f2:	68bb      	ldr	r3, [r7, #8]
 80042f4:	2b03      	cmp	r3, #3
 80042f6:	d856      	bhi.n	80043a6 <DMA_CheckFifoParam+0xce>
 80042f8:	a201      	add	r2, pc, #4	; (adr r2, 8004300 <DMA_CheckFifoParam+0x28>)
 80042fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042fe:	bf00      	nop
 8004300:	08004311 	.word	0x08004311
 8004304:	08004323 	.word	0x08004323
 8004308:	08004311 	.word	0x08004311
 800430c:	080043a7 	.word	0x080043a7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004314:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004318:	2b00      	cmp	r3, #0
 800431a:	d046      	beq.n	80043aa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800431c:	2301      	movs	r3, #1
 800431e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004320:	e043      	b.n	80043aa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004326:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800432a:	d140      	bne.n	80043ae <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800432c:	2301      	movs	r3, #1
 800432e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004330:	e03d      	b.n	80043ae <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	699b      	ldr	r3, [r3, #24]
 8004336:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800433a:	d121      	bne.n	8004380 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800433c:	68bb      	ldr	r3, [r7, #8]
 800433e:	2b03      	cmp	r3, #3
 8004340:	d837      	bhi.n	80043b2 <DMA_CheckFifoParam+0xda>
 8004342:	a201      	add	r2, pc, #4	; (adr r2, 8004348 <DMA_CheckFifoParam+0x70>)
 8004344:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004348:	08004359 	.word	0x08004359
 800434c:	0800435f 	.word	0x0800435f
 8004350:	08004359 	.word	0x08004359
 8004354:	08004371 	.word	0x08004371
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004358:	2301      	movs	r3, #1
 800435a:	73fb      	strb	r3, [r7, #15]
      break;
 800435c:	e030      	b.n	80043c0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004362:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004366:	2b00      	cmp	r3, #0
 8004368:	d025      	beq.n	80043b6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800436a:	2301      	movs	r3, #1
 800436c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800436e:	e022      	b.n	80043b6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004374:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004378:	d11f      	bne.n	80043ba <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800437a:	2301      	movs	r3, #1
 800437c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800437e:	e01c      	b.n	80043ba <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004380:	68bb      	ldr	r3, [r7, #8]
 8004382:	2b02      	cmp	r3, #2
 8004384:	d903      	bls.n	800438e <DMA_CheckFifoParam+0xb6>
 8004386:	68bb      	ldr	r3, [r7, #8]
 8004388:	2b03      	cmp	r3, #3
 800438a:	d003      	beq.n	8004394 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800438c:	e018      	b.n	80043c0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800438e:	2301      	movs	r3, #1
 8004390:	73fb      	strb	r3, [r7, #15]
      break;
 8004392:	e015      	b.n	80043c0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004398:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800439c:	2b00      	cmp	r3, #0
 800439e:	d00e      	beq.n	80043be <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80043a0:	2301      	movs	r3, #1
 80043a2:	73fb      	strb	r3, [r7, #15]
      break;
 80043a4:	e00b      	b.n	80043be <DMA_CheckFifoParam+0xe6>
      break;
 80043a6:	bf00      	nop
 80043a8:	e00a      	b.n	80043c0 <DMA_CheckFifoParam+0xe8>
      break;
 80043aa:	bf00      	nop
 80043ac:	e008      	b.n	80043c0 <DMA_CheckFifoParam+0xe8>
      break;
 80043ae:	bf00      	nop
 80043b0:	e006      	b.n	80043c0 <DMA_CheckFifoParam+0xe8>
      break;
 80043b2:	bf00      	nop
 80043b4:	e004      	b.n	80043c0 <DMA_CheckFifoParam+0xe8>
      break;
 80043b6:	bf00      	nop
 80043b8:	e002      	b.n	80043c0 <DMA_CheckFifoParam+0xe8>
      break;   
 80043ba:	bf00      	nop
 80043bc:	e000      	b.n	80043c0 <DMA_CheckFifoParam+0xe8>
      break;
 80043be:	bf00      	nop
    }
  } 
  
  return status; 
 80043c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80043c2:	4618      	mov	r0, r3
 80043c4:	3714      	adds	r7, #20
 80043c6:	46bd      	mov	sp, r7
 80043c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043cc:	4770      	bx	lr
 80043ce:	bf00      	nop

080043d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80043d0:	b480      	push	{r7}
 80043d2:	b089      	sub	sp, #36	; 0x24
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
 80043d8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80043da:	2300      	movs	r3, #0
 80043dc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80043de:	2300      	movs	r3, #0
 80043e0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80043e2:	2300      	movs	r3, #0
 80043e4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80043e6:	2300      	movs	r3, #0
 80043e8:	61fb      	str	r3, [r7, #28]
 80043ea:	e16b      	b.n	80046c4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80043ec:	2201      	movs	r2, #1
 80043ee:	69fb      	ldr	r3, [r7, #28]
 80043f0:	fa02 f303 	lsl.w	r3, r2, r3
 80043f4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	697a      	ldr	r2, [r7, #20]
 80043fc:	4013      	ands	r3, r2
 80043fe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004400:	693a      	ldr	r2, [r7, #16]
 8004402:	697b      	ldr	r3, [r7, #20]
 8004404:	429a      	cmp	r2, r3
 8004406:	f040 815a 	bne.w	80046be <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	685b      	ldr	r3, [r3, #4]
 800440e:	f003 0303 	and.w	r3, r3, #3
 8004412:	2b01      	cmp	r3, #1
 8004414:	d005      	beq.n	8004422 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	685b      	ldr	r3, [r3, #4]
 800441a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800441e:	2b02      	cmp	r3, #2
 8004420:	d130      	bne.n	8004484 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	689b      	ldr	r3, [r3, #8]
 8004426:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004428:	69fb      	ldr	r3, [r7, #28]
 800442a:	005b      	lsls	r3, r3, #1
 800442c:	2203      	movs	r2, #3
 800442e:	fa02 f303 	lsl.w	r3, r2, r3
 8004432:	43db      	mvns	r3, r3
 8004434:	69ba      	ldr	r2, [r7, #24]
 8004436:	4013      	ands	r3, r2
 8004438:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	68da      	ldr	r2, [r3, #12]
 800443e:	69fb      	ldr	r3, [r7, #28]
 8004440:	005b      	lsls	r3, r3, #1
 8004442:	fa02 f303 	lsl.w	r3, r2, r3
 8004446:	69ba      	ldr	r2, [r7, #24]
 8004448:	4313      	orrs	r3, r2
 800444a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	69ba      	ldr	r2, [r7, #24]
 8004450:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	685b      	ldr	r3, [r3, #4]
 8004456:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004458:	2201      	movs	r2, #1
 800445a:	69fb      	ldr	r3, [r7, #28]
 800445c:	fa02 f303 	lsl.w	r3, r2, r3
 8004460:	43db      	mvns	r3, r3
 8004462:	69ba      	ldr	r2, [r7, #24]
 8004464:	4013      	ands	r3, r2
 8004466:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	091b      	lsrs	r3, r3, #4
 800446e:	f003 0201 	and.w	r2, r3, #1
 8004472:	69fb      	ldr	r3, [r7, #28]
 8004474:	fa02 f303 	lsl.w	r3, r2, r3
 8004478:	69ba      	ldr	r2, [r7, #24]
 800447a:	4313      	orrs	r3, r2
 800447c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	69ba      	ldr	r2, [r7, #24]
 8004482:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	685b      	ldr	r3, [r3, #4]
 8004488:	f003 0303 	and.w	r3, r3, #3
 800448c:	2b03      	cmp	r3, #3
 800448e:	d017      	beq.n	80044c0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	68db      	ldr	r3, [r3, #12]
 8004494:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004496:	69fb      	ldr	r3, [r7, #28]
 8004498:	005b      	lsls	r3, r3, #1
 800449a:	2203      	movs	r2, #3
 800449c:	fa02 f303 	lsl.w	r3, r2, r3
 80044a0:	43db      	mvns	r3, r3
 80044a2:	69ba      	ldr	r2, [r7, #24]
 80044a4:	4013      	ands	r3, r2
 80044a6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80044a8:	683b      	ldr	r3, [r7, #0]
 80044aa:	689a      	ldr	r2, [r3, #8]
 80044ac:	69fb      	ldr	r3, [r7, #28]
 80044ae:	005b      	lsls	r3, r3, #1
 80044b0:	fa02 f303 	lsl.w	r3, r2, r3
 80044b4:	69ba      	ldr	r2, [r7, #24]
 80044b6:	4313      	orrs	r3, r2
 80044b8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	69ba      	ldr	r2, [r7, #24]
 80044be:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80044c0:	683b      	ldr	r3, [r7, #0]
 80044c2:	685b      	ldr	r3, [r3, #4]
 80044c4:	f003 0303 	and.w	r3, r3, #3
 80044c8:	2b02      	cmp	r3, #2
 80044ca:	d123      	bne.n	8004514 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80044cc:	69fb      	ldr	r3, [r7, #28]
 80044ce:	08da      	lsrs	r2, r3, #3
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	3208      	adds	r2, #8
 80044d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80044d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80044da:	69fb      	ldr	r3, [r7, #28]
 80044dc:	f003 0307 	and.w	r3, r3, #7
 80044e0:	009b      	lsls	r3, r3, #2
 80044e2:	220f      	movs	r2, #15
 80044e4:	fa02 f303 	lsl.w	r3, r2, r3
 80044e8:	43db      	mvns	r3, r3
 80044ea:	69ba      	ldr	r2, [r7, #24]
 80044ec:	4013      	ands	r3, r2
 80044ee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	691a      	ldr	r2, [r3, #16]
 80044f4:	69fb      	ldr	r3, [r7, #28]
 80044f6:	f003 0307 	and.w	r3, r3, #7
 80044fa:	009b      	lsls	r3, r3, #2
 80044fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004500:	69ba      	ldr	r2, [r7, #24]
 8004502:	4313      	orrs	r3, r2
 8004504:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004506:	69fb      	ldr	r3, [r7, #28]
 8004508:	08da      	lsrs	r2, r3, #3
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	3208      	adds	r2, #8
 800450e:	69b9      	ldr	r1, [r7, #24]
 8004510:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800451a:	69fb      	ldr	r3, [r7, #28]
 800451c:	005b      	lsls	r3, r3, #1
 800451e:	2203      	movs	r2, #3
 8004520:	fa02 f303 	lsl.w	r3, r2, r3
 8004524:	43db      	mvns	r3, r3
 8004526:	69ba      	ldr	r2, [r7, #24]
 8004528:	4013      	ands	r3, r2
 800452a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	685b      	ldr	r3, [r3, #4]
 8004530:	f003 0203 	and.w	r2, r3, #3
 8004534:	69fb      	ldr	r3, [r7, #28]
 8004536:	005b      	lsls	r3, r3, #1
 8004538:	fa02 f303 	lsl.w	r3, r2, r3
 800453c:	69ba      	ldr	r2, [r7, #24]
 800453e:	4313      	orrs	r3, r2
 8004540:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	69ba      	ldr	r2, [r7, #24]
 8004546:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	685b      	ldr	r3, [r3, #4]
 800454c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004550:	2b00      	cmp	r3, #0
 8004552:	f000 80b4 	beq.w	80046be <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004556:	2300      	movs	r3, #0
 8004558:	60fb      	str	r3, [r7, #12]
 800455a:	4b60      	ldr	r3, [pc, #384]	; (80046dc <HAL_GPIO_Init+0x30c>)
 800455c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800455e:	4a5f      	ldr	r2, [pc, #380]	; (80046dc <HAL_GPIO_Init+0x30c>)
 8004560:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004564:	6453      	str	r3, [r2, #68]	; 0x44
 8004566:	4b5d      	ldr	r3, [pc, #372]	; (80046dc <HAL_GPIO_Init+0x30c>)
 8004568:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800456a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800456e:	60fb      	str	r3, [r7, #12]
 8004570:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004572:	4a5b      	ldr	r2, [pc, #364]	; (80046e0 <HAL_GPIO_Init+0x310>)
 8004574:	69fb      	ldr	r3, [r7, #28]
 8004576:	089b      	lsrs	r3, r3, #2
 8004578:	3302      	adds	r3, #2
 800457a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800457e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004580:	69fb      	ldr	r3, [r7, #28]
 8004582:	f003 0303 	and.w	r3, r3, #3
 8004586:	009b      	lsls	r3, r3, #2
 8004588:	220f      	movs	r2, #15
 800458a:	fa02 f303 	lsl.w	r3, r2, r3
 800458e:	43db      	mvns	r3, r3
 8004590:	69ba      	ldr	r2, [r7, #24]
 8004592:	4013      	ands	r3, r2
 8004594:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	4a52      	ldr	r2, [pc, #328]	; (80046e4 <HAL_GPIO_Init+0x314>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d02b      	beq.n	80045f6 <HAL_GPIO_Init+0x226>
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	4a51      	ldr	r2, [pc, #324]	; (80046e8 <HAL_GPIO_Init+0x318>)
 80045a2:	4293      	cmp	r3, r2
 80045a4:	d025      	beq.n	80045f2 <HAL_GPIO_Init+0x222>
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	4a50      	ldr	r2, [pc, #320]	; (80046ec <HAL_GPIO_Init+0x31c>)
 80045aa:	4293      	cmp	r3, r2
 80045ac:	d01f      	beq.n	80045ee <HAL_GPIO_Init+0x21e>
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	4a4f      	ldr	r2, [pc, #316]	; (80046f0 <HAL_GPIO_Init+0x320>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d019      	beq.n	80045ea <HAL_GPIO_Init+0x21a>
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	4a4e      	ldr	r2, [pc, #312]	; (80046f4 <HAL_GPIO_Init+0x324>)
 80045ba:	4293      	cmp	r3, r2
 80045bc:	d013      	beq.n	80045e6 <HAL_GPIO_Init+0x216>
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	4a4d      	ldr	r2, [pc, #308]	; (80046f8 <HAL_GPIO_Init+0x328>)
 80045c2:	4293      	cmp	r3, r2
 80045c4:	d00d      	beq.n	80045e2 <HAL_GPIO_Init+0x212>
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	4a4c      	ldr	r2, [pc, #304]	; (80046fc <HAL_GPIO_Init+0x32c>)
 80045ca:	4293      	cmp	r3, r2
 80045cc:	d007      	beq.n	80045de <HAL_GPIO_Init+0x20e>
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	4a4b      	ldr	r2, [pc, #300]	; (8004700 <HAL_GPIO_Init+0x330>)
 80045d2:	4293      	cmp	r3, r2
 80045d4:	d101      	bne.n	80045da <HAL_GPIO_Init+0x20a>
 80045d6:	2307      	movs	r3, #7
 80045d8:	e00e      	b.n	80045f8 <HAL_GPIO_Init+0x228>
 80045da:	2308      	movs	r3, #8
 80045dc:	e00c      	b.n	80045f8 <HAL_GPIO_Init+0x228>
 80045de:	2306      	movs	r3, #6
 80045e0:	e00a      	b.n	80045f8 <HAL_GPIO_Init+0x228>
 80045e2:	2305      	movs	r3, #5
 80045e4:	e008      	b.n	80045f8 <HAL_GPIO_Init+0x228>
 80045e6:	2304      	movs	r3, #4
 80045e8:	e006      	b.n	80045f8 <HAL_GPIO_Init+0x228>
 80045ea:	2303      	movs	r3, #3
 80045ec:	e004      	b.n	80045f8 <HAL_GPIO_Init+0x228>
 80045ee:	2302      	movs	r3, #2
 80045f0:	e002      	b.n	80045f8 <HAL_GPIO_Init+0x228>
 80045f2:	2301      	movs	r3, #1
 80045f4:	e000      	b.n	80045f8 <HAL_GPIO_Init+0x228>
 80045f6:	2300      	movs	r3, #0
 80045f8:	69fa      	ldr	r2, [r7, #28]
 80045fa:	f002 0203 	and.w	r2, r2, #3
 80045fe:	0092      	lsls	r2, r2, #2
 8004600:	4093      	lsls	r3, r2
 8004602:	69ba      	ldr	r2, [r7, #24]
 8004604:	4313      	orrs	r3, r2
 8004606:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004608:	4935      	ldr	r1, [pc, #212]	; (80046e0 <HAL_GPIO_Init+0x310>)
 800460a:	69fb      	ldr	r3, [r7, #28]
 800460c:	089b      	lsrs	r3, r3, #2
 800460e:	3302      	adds	r3, #2
 8004610:	69ba      	ldr	r2, [r7, #24]
 8004612:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004616:	4b3b      	ldr	r3, [pc, #236]	; (8004704 <HAL_GPIO_Init+0x334>)
 8004618:	689b      	ldr	r3, [r3, #8]
 800461a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800461c:	693b      	ldr	r3, [r7, #16]
 800461e:	43db      	mvns	r3, r3
 8004620:	69ba      	ldr	r2, [r7, #24]
 8004622:	4013      	ands	r3, r2
 8004624:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	685b      	ldr	r3, [r3, #4]
 800462a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800462e:	2b00      	cmp	r3, #0
 8004630:	d003      	beq.n	800463a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004632:	69ba      	ldr	r2, [r7, #24]
 8004634:	693b      	ldr	r3, [r7, #16]
 8004636:	4313      	orrs	r3, r2
 8004638:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800463a:	4a32      	ldr	r2, [pc, #200]	; (8004704 <HAL_GPIO_Init+0x334>)
 800463c:	69bb      	ldr	r3, [r7, #24]
 800463e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004640:	4b30      	ldr	r3, [pc, #192]	; (8004704 <HAL_GPIO_Init+0x334>)
 8004642:	68db      	ldr	r3, [r3, #12]
 8004644:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004646:	693b      	ldr	r3, [r7, #16]
 8004648:	43db      	mvns	r3, r3
 800464a:	69ba      	ldr	r2, [r7, #24]
 800464c:	4013      	ands	r3, r2
 800464e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	685b      	ldr	r3, [r3, #4]
 8004654:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004658:	2b00      	cmp	r3, #0
 800465a:	d003      	beq.n	8004664 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800465c:	69ba      	ldr	r2, [r7, #24]
 800465e:	693b      	ldr	r3, [r7, #16]
 8004660:	4313      	orrs	r3, r2
 8004662:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004664:	4a27      	ldr	r2, [pc, #156]	; (8004704 <HAL_GPIO_Init+0x334>)
 8004666:	69bb      	ldr	r3, [r7, #24]
 8004668:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800466a:	4b26      	ldr	r3, [pc, #152]	; (8004704 <HAL_GPIO_Init+0x334>)
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004670:	693b      	ldr	r3, [r7, #16]
 8004672:	43db      	mvns	r3, r3
 8004674:	69ba      	ldr	r2, [r7, #24]
 8004676:	4013      	ands	r3, r2
 8004678:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	685b      	ldr	r3, [r3, #4]
 800467e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004682:	2b00      	cmp	r3, #0
 8004684:	d003      	beq.n	800468e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004686:	69ba      	ldr	r2, [r7, #24]
 8004688:	693b      	ldr	r3, [r7, #16]
 800468a:	4313      	orrs	r3, r2
 800468c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800468e:	4a1d      	ldr	r2, [pc, #116]	; (8004704 <HAL_GPIO_Init+0x334>)
 8004690:	69bb      	ldr	r3, [r7, #24]
 8004692:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004694:	4b1b      	ldr	r3, [pc, #108]	; (8004704 <HAL_GPIO_Init+0x334>)
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800469a:	693b      	ldr	r3, [r7, #16]
 800469c:	43db      	mvns	r3, r3
 800469e:	69ba      	ldr	r2, [r7, #24]
 80046a0:	4013      	ands	r3, r2
 80046a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	685b      	ldr	r3, [r3, #4]
 80046a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d003      	beq.n	80046b8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80046b0:	69ba      	ldr	r2, [r7, #24]
 80046b2:	693b      	ldr	r3, [r7, #16]
 80046b4:	4313      	orrs	r3, r2
 80046b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80046b8:	4a12      	ldr	r2, [pc, #72]	; (8004704 <HAL_GPIO_Init+0x334>)
 80046ba:	69bb      	ldr	r3, [r7, #24]
 80046bc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80046be:	69fb      	ldr	r3, [r7, #28]
 80046c0:	3301      	adds	r3, #1
 80046c2:	61fb      	str	r3, [r7, #28]
 80046c4:	69fb      	ldr	r3, [r7, #28]
 80046c6:	2b0f      	cmp	r3, #15
 80046c8:	f67f ae90 	bls.w	80043ec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80046cc:	bf00      	nop
 80046ce:	bf00      	nop
 80046d0:	3724      	adds	r7, #36	; 0x24
 80046d2:	46bd      	mov	sp, r7
 80046d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d8:	4770      	bx	lr
 80046da:	bf00      	nop
 80046dc:	40023800 	.word	0x40023800
 80046e0:	40013800 	.word	0x40013800
 80046e4:	40020000 	.word	0x40020000
 80046e8:	40020400 	.word	0x40020400
 80046ec:	40020800 	.word	0x40020800
 80046f0:	40020c00 	.word	0x40020c00
 80046f4:	40021000 	.word	0x40021000
 80046f8:	40021400 	.word	0x40021400
 80046fc:	40021800 	.word	0x40021800
 8004700:	40021c00 	.word	0x40021c00
 8004704:	40013c00 	.word	0x40013c00

08004708 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004708:	b480      	push	{r7}
 800470a:	b085      	sub	sp, #20
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
 8004710:	460b      	mov	r3, r1
 8004712:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	691a      	ldr	r2, [r3, #16]
 8004718:	887b      	ldrh	r3, [r7, #2]
 800471a:	4013      	ands	r3, r2
 800471c:	2b00      	cmp	r3, #0
 800471e:	d002      	beq.n	8004726 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004720:	2301      	movs	r3, #1
 8004722:	73fb      	strb	r3, [r7, #15]
 8004724:	e001      	b.n	800472a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004726:	2300      	movs	r3, #0
 8004728:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800472a:	7bfb      	ldrb	r3, [r7, #15]
}
 800472c:	4618      	mov	r0, r3
 800472e:	3714      	adds	r7, #20
 8004730:	46bd      	mov	sp, r7
 8004732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004736:	4770      	bx	lr

08004738 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004738:	b480      	push	{r7}
 800473a:	b083      	sub	sp, #12
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
 8004740:	460b      	mov	r3, r1
 8004742:	807b      	strh	r3, [r7, #2]
 8004744:	4613      	mov	r3, r2
 8004746:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004748:	787b      	ldrb	r3, [r7, #1]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d003      	beq.n	8004756 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800474e:	887a      	ldrh	r2, [r7, #2]
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004754:	e003      	b.n	800475e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004756:	887b      	ldrh	r3, [r7, #2]
 8004758:	041a      	lsls	r2, r3, #16
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	619a      	str	r2, [r3, #24]
}
 800475e:	bf00      	nop
 8004760:	370c      	adds	r7, #12
 8004762:	46bd      	mov	sp, r7
 8004764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004768:	4770      	bx	lr
	...

0800476c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b082      	sub	sp, #8
 8004770:	af00      	add	r7, sp, #0
 8004772:	4603      	mov	r3, r0
 8004774:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004776:	4b08      	ldr	r3, [pc, #32]	; (8004798 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004778:	695a      	ldr	r2, [r3, #20]
 800477a:	88fb      	ldrh	r3, [r7, #6]
 800477c:	4013      	ands	r3, r2
 800477e:	2b00      	cmp	r3, #0
 8004780:	d006      	beq.n	8004790 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004782:	4a05      	ldr	r2, [pc, #20]	; (8004798 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004784:	88fb      	ldrh	r3, [r7, #6]
 8004786:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004788:	88fb      	ldrh	r3, [r7, #6]
 800478a:	4618      	mov	r0, r3
 800478c:	f7fd f8b6 	bl	80018fc <HAL_GPIO_EXTI_Callback>
  }
}
 8004790:	bf00      	nop
 8004792:	3708      	adds	r7, #8
 8004794:	46bd      	mov	sp, r7
 8004796:	bd80      	pop	{r7, pc}
 8004798:	40013c00 	.word	0x40013c00

0800479c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b084      	sub	sp, #16
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d101      	bne.n	80047ae <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80047aa:	2301      	movs	r3, #1
 80047ac:	e12b      	b.n	8004a06 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047b4:	b2db      	uxtb	r3, r3
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d106      	bne.n	80047c8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	2200      	movs	r2, #0
 80047be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80047c2:	6878      	ldr	r0, [r7, #4]
 80047c4:	f7fe f93a 	bl	8002a3c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2224      	movs	r2, #36	; 0x24
 80047cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	681a      	ldr	r2, [r3, #0]
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f022 0201 	bic.w	r2, r2, #1
 80047de:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	681a      	ldr	r2, [r3, #0]
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80047ee:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	681a      	ldr	r2, [r3, #0]
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80047fe:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004800:	f000 fd80 	bl	8005304 <HAL_RCC_GetPCLK1Freq>
 8004804:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	685b      	ldr	r3, [r3, #4]
 800480a:	4a81      	ldr	r2, [pc, #516]	; (8004a10 <HAL_I2C_Init+0x274>)
 800480c:	4293      	cmp	r3, r2
 800480e:	d807      	bhi.n	8004820 <HAL_I2C_Init+0x84>
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	4a80      	ldr	r2, [pc, #512]	; (8004a14 <HAL_I2C_Init+0x278>)
 8004814:	4293      	cmp	r3, r2
 8004816:	bf94      	ite	ls
 8004818:	2301      	movls	r3, #1
 800481a:	2300      	movhi	r3, #0
 800481c:	b2db      	uxtb	r3, r3
 800481e:	e006      	b.n	800482e <HAL_I2C_Init+0x92>
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	4a7d      	ldr	r2, [pc, #500]	; (8004a18 <HAL_I2C_Init+0x27c>)
 8004824:	4293      	cmp	r3, r2
 8004826:	bf94      	ite	ls
 8004828:	2301      	movls	r3, #1
 800482a:	2300      	movhi	r3, #0
 800482c:	b2db      	uxtb	r3, r3
 800482e:	2b00      	cmp	r3, #0
 8004830:	d001      	beq.n	8004836 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004832:	2301      	movs	r3, #1
 8004834:	e0e7      	b.n	8004a06 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	4a78      	ldr	r2, [pc, #480]	; (8004a1c <HAL_I2C_Init+0x280>)
 800483a:	fba2 2303 	umull	r2, r3, r2, r3
 800483e:	0c9b      	lsrs	r3, r3, #18
 8004840:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	685b      	ldr	r3, [r3, #4]
 8004848:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	68ba      	ldr	r2, [r7, #8]
 8004852:	430a      	orrs	r2, r1
 8004854:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	6a1b      	ldr	r3, [r3, #32]
 800485c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	685b      	ldr	r3, [r3, #4]
 8004864:	4a6a      	ldr	r2, [pc, #424]	; (8004a10 <HAL_I2C_Init+0x274>)
 8004866:	4293      	cmp	r3, r2
 8004868:	d802      	bhi.n	8004870 <HAL_I2C_Init+0xd4>
 800486a:	68bb      	ldr	r3, [r7, #8]
 800486c:	3301      	adds	r3, #1
 800486e:	e009      	b.n	8004884 <HAL_I2C_Init+0xe8>
 8004870:	68bb      	ldr	r3, [r7, #8]
 8004872:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004876:	fb02 f303 	mul.w	r3, r2, r3
 800487a:	4a69      	ldr	r2, [pc, #420]	; (8004a20 <HAL_I2C_Init+0x284>)
 800487c:	fba2 2303 	umull	r2, r3, r2, r3
 8004880:	099b      	lsrs	r3, r3, #6
 8004882:	3301      	adds	r3, #1
 8004884:	687a      	ldr	r2, [r7, #4]
 8004886:	6812      	ldr	r2, [r2, #0]
 8004888:	430b      	orrs	r3, r1
 800488a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	69db      	ldr	r3, [r3, #28]
 8004892:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004896:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	685b      	ldr	r3, [r3, #4]
 800489e:	495c      	ldr	r1, [pc, #368]	; (8004a10 <HAL_I2C_Init+0x274>)
 80048a0:	428b      	cmp	r3, r1
 80048a2:	d819      	bhi.n	80048d8 <HAL_I2C_Init+0x13c>
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	1e59      	subs	r1, r3, #1
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	005b      	lsls	r3, r3, #1
 80048ae:	fbb1 f3f3 	udiv	r3, r1, r3
 80048b2:	1c59      	adds	r1, r3, #1
 80048b4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80048b8:	400b      	ands	r3, r1
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d00a      	beq.n	80048d4 <HAL_I2C_Init+0x138>
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	1e59      	subs	r1, r3, #1
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	685b      	ldr	r3, [r3, #4]
 80048c6:	005b      	lsls	r3, r3, #1
 80048c8:	fbb1 f3f3 	udiv	r3, r1, r3
 80048cc:	3301      	adds	r3, #1
 80048ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048d2:	e051      	b.n	8004978 <HAL_I2C_Init+0x1dc>
 80048d4:	2304      	movs	r3, #4
 80048d6:	e04f      	b.n	8004978 <HAL_I2C_Init+0x1dc>
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	689b      	ldr	r3, [r3, #8]
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d111      	bne.n	8004904 <HAL_I2C_Init+0x168>
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	1e58      	subs	r0, r3, #1
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6859      	ldr	r1, [r3, #4]
 80048e8:	460b      	mov	r3, r1
 80048ea:	005b      	lsls	r3, r3, #1
 80048ec:	440b      	add	r3, r1
 80048ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80048f2:	3301      	adds	r3, #1
 80048f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	bf0c      	ite	eq
 80048fc:	2301      	moveq	r3, #1
 80048fe:	2300      	movne	r3, #0
 8004900:	b2db      	uxtb	r3, r3
 8004902:	e012      	b.n	800492a <HAL_I2C_Init+0x18e>
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	1e58      	subs	r0, r3, #1
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	6859      	ldr	r1, [r3, #4]
 800490c:	460b      	mov	r3, r1
 800490e:	009b      	lsls	r3, r3, #2
 8004910:	440b      	add	r3, r1
 8004912:	0099      	lsls	r1, r3, #2
 8004914:	440b      	add	r3, r1
 8004916:	fbb0 f3f3 	udiv	r3, r0, r3
 800491a:	3301      	adds	r3, #1
 800491c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004920:	2b00      	cmp	r3, #0
 8004922:	bf0c      	ite	eq
 8004924:	2301      	moveq	r3, #1
 8004926:	2300      	movne	r3, #0
 8004928:	b2db      	uxtb	r3, r3
 800492a:	2b00      	cmp	r3, #0
 800492c:	d001      	beq.n	8004932 <HAL_I2C_Init+0x196>
 800492e:	2301      	movs	r3, #1
 8004930:	e022      	b.n	8004978 <HAL_I2C_Init+0x1dc>
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	689b      	ldr	r3, [r3, #8]
 8004936:	2b00      	cmp	r3, #0
 8004938:	d10e      	bne.n	8004958 <HAL_I2C_Init+0x1bc>
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	1e58      	subs	r0, r3, #1
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6859      	ldr	r1, [r3, #4]
 8004942:	460b      	mov	r3, r1
 8004944:	005b      	lsls	r3, r3, #1
 8004946:	440b      	add	r3, r1
 8004948:	fbb0 f3f3 	udiv	r3, r0, r3
 800494c:	3301      	adds	r3, #1
 800494e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004952:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004956:	e00f      	b.n	8004978 <HAL_I2C_Init+0x1dc>
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	1e58      	subs	r0, r3, #1
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6859      	ldr	r1, [r3, #4]
 8004960:	460b      	mov	r3, r1
 8004962:	009b      	lsls	r3, r3, #2
 8004964:	440b      	add	r3, r1
 8004966:	0099      	lsls	r1, r3, #2
 8004968:	440b      	add	r3, r1
 800496a:	fbb0 f3f3 	udiv	r3, r0, r3
 800496e:	3301      	adds	r3, #1
 8004970:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004974:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004978:	6879      	ldr	r1, [r7, #4]
 800497a:	6809      	ldr	r1, [r1, #0]
 800497c:	4313      	orrs	r3, r2
 800497e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	69da      	ldr	r2, [r3, #28]
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6a1b      	ldr	r3, [r3, #32]
 8004992:	431a      	orrs	r2, r3
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	430a      	orrs	r2, r1
 800499a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	689b      	ldr	r3, [r3, #8]
 80049a2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80049a6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80049aa:	687a      	ldr	r2, [r7, #4]
 80049ac:	6911      	ldr	r1, [r2, #16]
 80049ae:	687a      	ldr	r2, [r7, #4]
 80049b0:	68d2      	ldr	r2, [r2, #12]
 80049b2:	4311      	orrs	r1, r2
 80049b4:	687a      	ldr	r2, [r7, #4]
 80049b6:	6812      	ldr	r2, [r2, #0]
 80049b8:	430b      	orrs	r3, r1
 80049ba:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	68db      	ldr	r3, [r3, #12]
 80049c2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	695a      	ldr	r2, [r3, #20]
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	699b      	ldr	r3, [r3, #24]
 80049ce:	431a      	orrs	r2, r3
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	430a      	orrs	r2, r1
 80049d6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	681a      	ldr	r2, [r3, #0]
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f042 0201 	orr.w	r2, r2, #1
 80049e6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2200      	movs	r2, #0
 80049ec:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	2220      	movs	r2, #32
 80049f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2200      	movs	r2, #0
 80049fa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2200      	movs	r2, #0
 8004a00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004a04:	2300      	movs	r3, #0
}
 8004a06:	4618      	mov	r0, r3
 8004a08:	3710      	adds	r7, #16
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	bd80      	pop	{r7, pc}
 8004a0e:	bf00      	nop
 8004a10:	000186a0 	.word	0x000186a0
 8004a14:	001e847f 	.word	0x001e847f
 8004a18:	003d08ff 	.word	0x003d08ff
 8004a1c:	431bde83 	.word	0x431bde83
 8004a20:	10624dd3 	.word	0x10624dd3

08004a24 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b086      	sub	sp, #24
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d101      	bne.n	8004a36 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004a32:	2301      	movs	r3, #1
 8004a34:	e267      	b.n	8004f06 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f003 0301 	and.w	r3, r3, #1
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d075      	beq.n	8004b2e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004a42:	4b88      	ldr	r3, [pc, #544]	; (8004c64 <HAL_RCC_OscConfig+0x240>)
 8004a44:	689b      	ldr	r3, [r3, #8]
 8004a46:	f003 030c 	and.w	r3, r3, #12
 8004a4a:	2b04      	cmp	r3, #4
 8004a4c:	d00c      	beq.n	8004a68 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a4e:	4b85      	ldr	r3, [pc, #532]	; (8004c64 <HAL_RCC_OscConfig+0x240>)
 8004a50:	689b      	ldr	r3, [r3, #8]
 8004a52:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004a56:	2b08      	cmp	r3, #8
 8004a58:	d112      	bne.n	8004a80 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a5a:	4b82      	ldr	r3, [pc, #520]	; (8004c64 <HAL_RCC_OscConfig+0x240>)
 8004a5c:	685b      	ldr	r3, [r3, #4]
 8004a5e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a62:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004a66:	d10b      	bne.n	8004a80 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a68:	4b7e      	ldr	r3, [pc, #504]	; (8004c64 <HAL_RCC_OscConfig+0x240>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d05b      	beq.n	8004b2c <HAL_RCC_OscConfig+0x108>
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	685b      	ldr	r3, [r3, #4]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d157      	bne.n	8004b2c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004a7c:	2301      	movs	r3, #1
 8004a7e:	e242      	b.n	8004f06 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	685b      	ldr	r3, [r3, #4]
 8004a84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a88:	d106      	bne.n	8004a98 <HAL_RCC_OscConfig+0x74>
 8004a8a:	4b76      	ldr	r3, [pc, #472]	; (8004c64 <HAL_RCC_OscConfig+0x240>)
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	4a75      	ldr	r2, [pc, #468]	; (8004c64 <HAL_RCC_OscConfig+0x240>)
 8004a90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a94:	6013      	str	r3, [r2, #0]
 8004a96:	e01d      	b.n	8004ad4 <HAL_RCC_OscConfig+0xb0>
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	685b      	ldr	r3, [r3, #4]
 8004a9c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004aa0:	d10c      	bne.n	8004abc <HAL_RCC_OscConfig+0x98>
 8004aa2:	4b70      	ldr	r3, [pc, #448]	; (8004c64 <HAL_RCC_OscConfig+0x240>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	4a6f      	ldr	r2, [pc, #444]	; (8004c64 <HAL_RCC_OscConfig+0x240>)
 8004aa8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004aac:	6013      	str	r3, [r2, #0]
 8004aae:	4b6d      	ldr	r3, [pc, #436]	; (8004c64 <HAL_RCC_OscConfig+0x240>)
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	4a6c      	ldr	r2, [pc, #432]	; (8004c64 <HAL_RCC_OscConfig+0x240>)
 8004ab4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ab8:	6013      	str	r3, [r2, #0]
 8004aba:	e00b      	b.n	8004ad4 <HAL_RCC_OscConfig+0xb0>
 8004abc:	4b69      	ldr	r3, [pc, #420]	; (8004c64 <HAL_RCC_OscConfig+0x240>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	4a68      	ldr	r2, [pc, #416]	; (8004c64 <HAL_RCC_OscConfig+0x240>)
 8004ac2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ac6:	6013      	str	r3, [r2, #0]
 8004ac8:	4b66      	ldr	r3, [pc, #408]	; (8004c64 <HAL_RCC_OscConfig+0x240>)
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	4a65      	ldr	r2, [pc, #404]	; (8004c64 <HAL_RCC_OscConfig+0x240>)
 8004ace:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004ad2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	685b      	ldr	r3, [r3, #4]
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d013      	beq.n	8004b04 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004adc:	f7fe fcc6 	bl	800346c <HAL_GetTick>
 8004ae0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ae2:	e008      	b.n	8004af6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004ae4:	f7fe fcc2 	bl	800346c <HAL_GetTick>
 8004ae8:	4602      	mov	r2, r0
 8004aea:	693b      	ldr	r3, [r7, #16]
 8004aec:	1ad3      	subs	r3, r2, r3
 8004aee:	2b64      	cmp	r3, #100	; 0x64
 8004af0:	d901      	bls.n	8004af6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004af2:	2303      	movs	r3, #3
 8004af4:	e207      	b.n	8004f06 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004af6:	4b5b      	ldr	r3, [pc, #364]	; (8004c64 <HAL_RCC_OscConfig+0x240>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d0f0      	beq.n	8004ae4 <HAL_RCC_OscConfig+0xc0>
 8004b02:	e014      	b.n	8004b2e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b04:	f7fe fcb2 	bl	800346c <HAL_GetTick>
 8004b08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b0a:	e008      	b.n	8004b1e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004b0c:	f7fe fcae 	bl	800346c <HAL_GetTick>
 8004b10:	4602      	mov	r2, r0
 8004b12:	693b      	ldr	r3, [r7, #16]
 8004b14:	1ad3      	subs	r3, r2, r3
 8004b16:	2b64      	cmp	r3, #100	; 0x64
 8004b18:	d901      	bls.n	8004b1e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004b1a:	2303      	movs	r3, #3
 8004b1c:	e1f3      	b.n	8004f06 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b1e:	4b51      	ldr	r3, [pc, #324]	; (8004c64 <HAL_RCC_OscConfig+0x240>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d1f0      	bne.n	8004b0c <HAL_RCC_OscConfig+0xe8>
 8004b2a:	e000      	b.n	8004b2e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f003 0302 	and.w	r3, r3, #2
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d063      	beq.n	8004c02 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004b3a:	4b4a      	ldr	r3, [pc, #296]	; (8004c64 <HAL_RCC_OscConfig+0x240>)
 8004b3c:	689b      	ldr	r3, [r3, #8]
 8004b3e:	f003 030c 	and.w	r3, r3, #12
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d00b      	beq.n	8004b5e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b46:	4b47      	ldr	r3, [pc, #284]	; (8004c64 <HAL_RCC_OscConfig+0x240>)
 8004b48:	689b      	ldr	r3, [r3, #8]
 8004b4a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004b4e:	2b08      	cmp	r3, #8
 8004b50:	d11c      	bne.n	8004b8c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b52:	4b44      	ldr	r3, [pc, #272]	; (8004c64 <HAL_RCC_OscConfig+0x240>)
 8004b54:	685b      	ldr	r3, [r3, #4]
 8004b56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d116      	bne.n	8004b8c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b5e:	4b41      	ldr	r3, [pc, #260]	; (8004c64 <HAL_RCC_OscConfig+0x240>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f003 0302 	and.w	r3, r3, #2
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d005      	beq.n	8004b76 <HAL_RCC_OscConfig+0x152>
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	68db      	ldr	r3, [r3, #12]
 8004b6e:	2b01      	cmp	r3, #1
 8004b70:	d001      	beq.n	8004b76 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004b72:	2301      	movs	r3, #1
 8004b74:	e1c7      	b.n	8004f06 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b76:	4b3b      	ldr	r3, [pc, #236]	; (8004c64 <HAL_RCC_OscConfig+0x240>)
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	691b      	ldr	r3, [r3, #16]
 8004b82:	00db      	lsls	r3, r3, #3
 8004b84:	4937      	ldr	r1, [pc, #220]	; (8004c64 <HAL_RCC_OscConfig+0x240>)
 8004b86:	4313      	orrs	r3, r2
 8004b88:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b8a:	e03a      	b.n	8004c02 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	68db      	ldr	r3, [r3, #12]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d020      	beq.n	8004bd6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b94:	4b34      	ldr	r3, [pc, #208]	; (8004c68 <HAL_RCC_OscConfig+0x244>)
 8004b96:	2201      	movs	r2, #1
 8004b98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b9a:	f7fe fc67 	bl	800346c <HAL_GetTick>
 8004b9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ba0:	e008      	b.n	8004bb4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004ba2:	f7fe fc63 	bl	800346c <HAL_GetTick>
 8004ba6:	4602      	mov	r2, r0
 8004ba8:	693b      	ldr	r3, [r7, #16]
 8004baa:	1ad3      	subs	r3, r2, r3
 8004bac:	2b02      	cmp	r3, #2
 8004bae:	d901      	bls.n	8004bb4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004bb0:	2303      	movs	r3, #3
 8004bb2:	e1a8      	b.n	8004f06 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004bb4:	4b2b      	ldr	r3, [pc, #172]	; (8004c64 <HAL_RCC_OscConfig+0x240>)
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f003 0302 	and.w	r3, r3, #2
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d0f0      	beq.n	8004ba2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bc0:	4b28      	ldr	r3, [pc, #160]	; (8004c64 <HAL_RCC_OscConfig+0x240>)
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	691b      	ldr	r3, [r3, #16]
 8004bcc:	00db      	lsls	r3, r3, #3
 8004bce:	4925      	ldr	r1, [pc, #148]	; (8004c64 <HAL_RCC_OscConfig+0x240>)
 8004bd0:	4313      	orrs	r3, r2
 8004bd2:	600b      	str	r3, [r1, #0]
 8004bd4:	e015      	b.n	8004c02 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004bd6:	4b24      	ldr	r3, [pc, #144]	; (8004c68 <HAL_RCC_OscConfig+0x244>)
 8004bd8:	2200      	movs	r2, #0
 8004bda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bdc:	f7fe fc46 	bl	800346c <HAL_GetTick>
 8004be0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004be2:	e008      	b.n	8004bf6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004be4:	f7fe fc42 	bl	800346c <HAL_GetTick>
 8004be8:	4602      	mov	r2, r0
 8004bea:	693b      	ldr	r3, [r7, #16]
 8004bec:	1ad3      	subs	r3, r2, r3
 8004bee:	2b02      	cmp	r3, #2
 8004bf0:	d901      	bls.n	8004bf6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004bf2:	2303      	movs	r3, #3
 8004bf4:	e187      	b.n	8004f06 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004bf6:	4b1b      	ldr	r3, [pc, #108]	; (8004c64 <HAL_RCC_OscConfig+0x240>)
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f003 0302 	and.w	r3, r3, #2
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d1f0      	bne.n	8004be4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f003 0308 	and.w	r3, r3, #8
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d036      	beq.n	8004c7c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	695b      	ldr	r3, [r3, #20]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d016      	beq.n	8004c44 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c16:	4b15      	ldr	r3, [pc, #84]	; (8004c6c <HAL_RCC_OscConfig+0x248>)
 8004c18:	2201      	movs	r2, #1
 8004c1a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c1c:	f7fe fc26 	bl	800346c <HAL_GetTick>
 8004c20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c22:	e008      	b.n	8004c36 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004c24:	f7fe fc22 	bl	800346c <HAL_GetTick>
 8004c28:	4602      	mov	r2, r0
 8004c2a:	693b      	ldr	r3, [r7, #16]
 8004c2c:	1ad3      	subs	r3, r2, r3
 8004c2e:	2b02      	cmp	r3, #2
 8004c30:	d901      	bls.n	8004c36 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004c32:	2303      	movs	r3, #3
 8004c34:	e167      	b.n	8004f06 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c36:	4b0b      	ldr	r3, [pc, #44]	; (8004c64 <HAL_RCC_OscConfig+0x240>)
 8004c38:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c3a:	f003 0302 	and.w	r3, r3, #2
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d0f0      	beq.n	8004c24 <HAL_RCC_OscConfig+0x200>
 8004c42:	e01b      	b.n	8004c7c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004c44:	4b09      	ldr	r3, [pc, #36]	; (8004c6c <HAL_RCC_OscConfig+0x248>)
 8004c46:	2200      	movs	r2, #0
 8004c48:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c4a:	f7fe fc0f 	bl	800346c <HAL_GetTick>
 8004c4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c50:	e00e      	b.n	8004c70 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004c52:	f7fe fc0b 	bl	800346c <HAL_GetTick>
 8004c56:	4602      	mov	r2, r0
 8004c58:	693b      	ldr	r3, [r7, #16]
 8004c5a:	1ad3      	subs	r3, r2, r3
 8004c5c:	2b02      	cmp	r3, #2
 8004c5e:	d907      	bls.n	8004c70 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004c60:	2303      	movs	r3, #3
 8004c62:	e150      	b.n	8004f06 <HAL_RCC_OscConfig+0x4e2>
 8004c64:	40023800 	.word	0x40023800
 8004c68:	42470000 	.word	0x42470000
 8004c6c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c70:	4b88      	ldr	r3, [pc, #544]	; (8004e94 <HAL_RCC_OscConfig+0x470>)
 8004c72:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c74:	f003 0302 	and.w	r3, r3, #2
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d1ea      	bne.n	8004c52 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f003 0304 	and.w	r3, r3, #4
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	f000 8097 	beq.w	8004db8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c8e:	4b81      	ldr	r3, [pc, #516]	; (8004e94 <HAL_RCC_OscConfig+0x470>)
 8004c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d10f      	bne.n	8004cba <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	60bb      	str	r3, [r7, #8]
 8004c9e:	4b7d      	ldr	r3, [pc, #500]	; (8004e94 <HAL_RCC_OscConfig+0x470>)
 8004ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ca2:	4a7c      	ldr	r2, [pc, #496]	; (8004e94 <HAL_RCC_OscConfig+0x470>)
 8004ca4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ca8:	6413      	str	r3, [r2, #64]	; 0x40
 8004caa:	4b7a      	ldr	r3, [pc, #488]	; (8004e94 <HAL_RCC_OscConfig+0x470>)
 8004cac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004cb2:	60bb      	str	r3, [r7, #8]
 8004cb4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cba:	4b77      	ldr	r3, [pc, #476]	; (8004e98 <HAL_RCC_OscConfig+0x474>)
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d118      	bne.n	8004cf8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004cc6:	4b74      	ldr	r3, [pc, #464]	; (8004e98 <HAL_RCC_OscConfig+0x474>)
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	4a73      	ldr	r2, [pc, #460]	; (8004e98 <HAL_RCC_OscConfig+0x474>)
 8004ccc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004cd0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004cd2:	f7fe fbcb 	bl	800346c <HAL_GetTick>
 8004cd6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cd8:	e008      	b.n	8004cec <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004cda:	f7fe fbc7 	bl	800346c <HAL_GetTick>
 8004cde:	4602      	mov	r2, r0
 8004ce0:	693b      	ldr	r3, [r7, #16]
 8004ce2:	1ad3      	subs	r3, r2, r3
 8004ce4:	2b02      	cmp	r3, #2
 8004ce6:	d901      	bls.n	8004cec <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004ce8:	2303      	movs	r3, #3
 8004cea:	e10c      	b.n	8004f06 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cec:	4b6a      	ldr	r3, [pc, #424]	; (8004e98 <HAL_RCC_OscConfig+0x474>)
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d0f0      	beq.n	8004cda <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	689b      	ldr	r3, [r3, #8]
 8004cfc:	2b01      	cmp	r3, #1
 8004cfe:	d106      	bne.n	8004d0e <HAL_RCC_OscConfig+0x2ea>
 8004d00:	4b64      	ldr	r3, [pc, #400]	; (8004e94 <HAL_RCC_OscConfig+0x470>)
 8004d02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d04:	4a63      	ldr	r2, [pc, #396]	; (8004e94 <HAL_RCC_OscConfig+0x470>)
 8004d06:	f043 0301 	orr.w	r3, r3, #1
 8004d0a:	6713      	str	r3, [r2, #112]	; 0x70
 8004d0c:	e01c      	b.n	8004d48 <HAL_RCC_OscConfig+0x324>
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	689b      	ldr	r3, [r3, #8]
 8004d12:	2b05      	cmp	r3, #5
 8004d14:	d10c      	bne.n	8004d30 <HAL_RCC_OscConfig+0x30c>
 8004d16:	4b5f      	ldr	r3, [pc, #380]	; (8004e94 <HAL_RCC_OscConfig+0x470>)
 8004d18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d1a:	4a5e      	ldr	r2, [pc, #376]	; (8004e94 <HAL_RCC_OscConfig+0x470>)
 8004d1c:	f043 0304 	orr.w	r3, r3, #4
 8004d20:	6713      	str	r3, [r2, #112]	; 0x70
 8004d22:	4b5c      	ldr	r3, [pc, #368]	; (8004e94 <HAL_RCC_OscConfig+0x470>)
 8004d24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d26:	4a5b      	ldr	r2, [pc, #364]	; (8004e94 <HAL_RCC_OscConfig+0x470>)
 8004d28:	f043 0301 	orr.w	r3, r3, #1
 8004d2c:	6713      	str	r3, [r2, #112]	; 0x70
 8004d2e:	e00b      	b.n	8004d48 <HAL_RCC_OscConfig+0x324>
 8004d30:	4b58      	ldr	r3, [pc, #352]	; (8004e94 <HAL_RCC_OscConfig+0x470>)
 8004d32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d34:	4a57      	ldr	r2, [pc, #348]	; (8004e94 <HAL_RCC_OscConfig+0x470>)
 8004d36:	f023 0301 	bic.w	r3, r3, #1
 8004d3a:	6713      	str	r3, [r2, #112]	; 0x70
 8004d3c:	4b55      	ldr	r3, [pc, #340]	; (8004e94 <HAL_RCC_OscConfig+0x470>)
 8004d3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d40:	4a54      	ldr	r2, [pc, #336]	; (8004e94 <HAL_RCC_OscConfig+0x470>)
 8004d42:	f023 0304 	bic.w	r3, r3, #4
 8004d46:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	689b      	ldr	r3, [r3, #8]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d015      	beq.n	8004d7c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d50:	f7fe fb8c 	bl	800346c <HAL_GetTick>
 8004d54:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d56:	e00a      	b.n	8004d6e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004d58:	f7fe fb88 	bl	800346c <HAL_GetTick>
 8004d5c:	4602      	mov	r2, r0
 8004d5e:	693b      	ldr	r3, [r7, #16]
 8004d60:	1ad3      	subs	r3, r2, r3
 8004d62:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d901      	bls.n	8004d6e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004d6a:	2303      	movs	r3, #3
 8004d6c:	e0cb      	b.n	8004f06 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d6e:	4b49      	ldr	r3, [pc, #292]	; (8004e94 <HAL_RCC_OscConfig+0x470>)
 8004d70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d72:	f003 0302 	and.w	r3, r3, #2
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d0ee      	beq.n	8004d58 <HAL_RCC_OscConfig+0x334>
 8004d7a:	e014      	b.n	8004da6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d7c:	f7fe fb76 	bl	800346c <HAL_GetTick>
 8004d80:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d82:	e00a      	b.n	8004d9a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004d84:	f7fe fb72 	bl	800346c <HAL_GetTick>
 8004d88:	4602      	mov	r2, r0
 8004d8a:	693b      	ldr	r3, [r7, #16]
 8004d8c:	1ad3      	subs	r3, r2, r3
 8004d8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d92:	4293      	cmp	r3, r2
 8004d94:	d901      	bls.n	8004d9a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004d96:	2303      	movs	r3, #3
 8004d98:	e0b5      	b.n	8004f06 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d9a:	4b3e      	ldr	r3, [pc, #248]	; (8004e94 <HAL_RCC_OscConfig+0x470>)
 8004d9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d9e:	f003 0302 	and.w	r3, r3, #2
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d1ee      	bne.n	8004d84 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004da6:	7dfb      	ldrb	r3, [r7, #23]
 8004da8:	2b01      	cmp	r3, #1
 8004daa:	d105      	bne.n	8004db8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004dac:	4b39      	ldr	r3, [pc, #228]	; (8004e94 <HAL_RCC_OscConfig+0x470>)
 8004dae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004db0:	4a38      	ldr	r2, [pc, #224]	; (8004e94 <HAL_RCC_OscConfig+0x470>)
 8004db2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004db6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	699b      	ldr	r3, [r3, #24]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	f000 80a1 	beq.w	8004f04 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004dc2:	4b34      	ldr	r3, [pc, #208]	; (8004e94 <HAL_RCC_OscConfig+0x470>)
 8004dc4:	689b      	ldr	r3, [r3, #8]
 8004dc6:	f003 030c 	and.w	r3, r3, #12
 8004dca:	2b08      	cmp	r3, #8
 8004dcc:	d05c      	beq.n	8004e88 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	699b      	ldr	r3, [r3, #24]
 8004dd2:	2b02      	cmp	r3, #2
 8004dd4:	d141      	bne.n	8004e5a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004dd6:	4b31      	ldr	r3, [pc, #196]	; (8004e9c <HAL_RCC_OscConfig+0x478>)
 8004dd8:	2200      	movs	r2, #0
 8004dda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ddc:	f7fe fb46 	bl	800346c <HAL_GetTick>
 8004de0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004de2:	e008      	b.n	8004df6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004de4:	f7fe fb42 	bl	800346c <HAL_GetTick>
 8004de8:	4602      	mov	r2, r0
 8004dea:	693b      	ldr	r3, [r7, #16]
 8004dec:	1ad3      	subs	r3, r2, r3
 8004dee:	2b02      	cmp	r3, #2
 8004df0:	d901      	bls.n	8004df6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004df2:	2303      	movs	r3, #3
 8004df4:	e087      	b.n	8004f06 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004df6:	4b27      	ldr	r3, [pc, #156]	; (8004e94 <HAL_RCC_OscConfig+0x470>)
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d1f0      	bne.n	8004de4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	69da      	ldr	r2, [r3, #28]
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6a1b      	ldr	r3, [r3, #32]
 8004e0a:	431a      	orrs	r2, r3
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e10:	019b      	lsls	r3, r3, #6
 8004e12:	431a      	orrs	r2, r3
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e18:	085b      	lsrs	r3, r3, #1
 8004e1a:	3b01      	subs	r3, #1
 8004e1c:	041b      	lsls	r3, r3, #16
 8004e1e:	431a      	orrs	r2, r3
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e24:	061b      	lsls	r3, r3, #24
 8004e26:	491b      	ldr	r1, [pc, #108]	; (8004e94 <HAL_RCC_OscConfig+0x470>)
 8004e28:	4313      	orrs	r3, r2
 8004e2a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e2c:	4b1b      	ldr	r3, [pc, #108]	; (8004e9c <HAL_RCC_OscConfig+0x478>)
 8004e2e:	2201      	movs	r2, #1
 8004e30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e32:	f7fe fb1b 	bl	800346c <HAL_GetTick>
 8004e36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e38:	e008      	b.n	8004e4c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e3a:	f7fe fb17 	bl	800346c <HAL_GetTick>
 8004e3e:	4602      	mov	r2, r0
 8004e40:	693b      	ldr	r3, [r7, #16]
 8004e42:	1ad3      	subs	r3, r2, r3
 8004e44:	2b02      	cmp	r3, #2
 8004e46:	d901      	bls.n	8004e4c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004e48:	2303      	movs	r3, #3
 8004e4a:	e05c      	b.n	8004f06 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e4c:	4b11      	ldr	r3, [pc, #68]	; (8004e94 <HAL_RCC_OscConfig+0x470>)
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d0f0      	beq.n	8004e3a <HAL_RCC_OscConfig+0x416>
 8004e58:	e054      	b.n	8004f04 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e5a:	4b10      	ldr	r3, [pc, #64]	; (8004e9c <HAL_RCC_OscConfig+0x478>)
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e60:	f7fe fb04 	bl	800346c <HAL_GetTick>
 8004e64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e66:	e008      	b.n	8004e7a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e68:	f7fe fb00 	bl	800346c <HAL_GetTick>
 8004e6c:	4602      	mov	r2, r0
 8004e6e:	693b      	ldr	r3, [r7, #16]
 8004e70:	1ad3      	subs	r3, r2, r3
 8004e72:	2b02      	cmp	r3, #2
 8004e74:	d901      	bls.n	8004e7a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004e76:	2303      	movs	r3, #3
 8004e78:	e045      	b.n	8004f06 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e7a:	4b06      	ldr	r3, [pc, #24]	; (8004e94 <HAL_RCC_OscConfig+0x470>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d1f0      	bne.n	8004e68 <HAL_RCC_OscConfig+0x444>
 8004e86:	e03d      	b.n	8004f04 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	699b      	ldr	r3, [r3, #24]
 8004e8c:	2b01      	cmp	r3, #1
 8004e8e:	d107      	bne.n	8004ea0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004e90:	2301      	movs	r3, #1
 8004e92:	e038      	b.n	8004f06 <HAL_RCC_OscConfig+0x4e2>
 8004e94:	40023800 	.word	0x40023800
 8004e98:	40007000 	.word	0x40007000
 8004e9c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004ea0:	4b1b      	ldr	r3, [pc, #108]	; (8004f10 <HAL_RCC_OscConfig+0x4ec>)
 8004ea2:	685b      	ldr	r3, [r3, #4]
 8004ea4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	699b      	ldr	r3, [r3, #24]
 8004eaa:	2b01      	cmp	r3, #1
 8004eac:	d028      	beq.n	8004f00 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004eb8:	429a      	cmp	r2, r3
 8004eba:	d121      	bne.n	8004f00 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ec6:	429a      	cmp	r2, r3
 8004ec8:	d11a      	bne.n	8004f00 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004eca:	68fa      	ldr	r2, [r7, #12]
 8004ecc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004ed0:	4013      	ands	r3, r2
 8004ed2:	687a      	ldr	r2, [r7, #4]
 8004ed4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004ed6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d111      	bne.n	8004f00 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ee6:	085b      	lsrs	r3, r3, #1
 8004ee8:	3b01      	subs	r3, #1
 8004eea:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004eec:	429a      	cmp	r2, r3
 8004eee:	d107      	bne.n	8004f00 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004efa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004efc:	429a      	cmp	r2, r3
 8004efe:	d001      	beq.n	8004f04 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004f00:	2301      	movs	r3, #1
 8004f02:	e000      	b.n	8004f06 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004f04:	2300      	movs	r3, #0
}
 8004f06:	4618      	mov	r0, r3
 8004f08:	3718      	adds	r7, #24
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	bd80      	pop	{r7, pc}
 8004f0e:	bf00      	nop
 8004f10:	40023800 	.word	0x40023800

08004f14 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004f14:	b580      	push	{r7, lr}
 8004f16:	b084      	sub	sp, #16
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
 8004f1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d101      	bne.n	8004f28 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004f24:	2301      	movs	r3, #1
 8004f26:	e0cc      	b.n	80050c2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004f28:	4b68      	ldr	r3, [pc, #416]	; (80050cc <HAL_RCC_ClockConfig+0x1b8>)
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f003 0307 	and.w	r3, r3, #7
 8004f30:	683a      	ldr	r2, [r7, #0]
 8004f32:	429a      	cmp	r2, r3
 8004f34:	d90c      	bls.n	8004f50 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f36:	4b65      	ldr	r3, [pc, #404]	; (80050cc <HAL_RCC_ClockConfig+0x1b8>)
 8004f38:	683a      	ldr	r2, [r7, #0]
 8004f3a:	b2d2      	uxtb	r2, r2
 8004f3c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f3e:	4b63      	ldr	r3, [pc, #396]	; (80050cc <HAL_RCC_ClockConfig+0x1b8>)
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f003 0307 	and.w	r3, r3, #7
 8004f46:	683a      	ldr	r2, [r7, #0]
 8004f48:	429a      	cmp	r2, r3
 8004f4a:	d001      	beq.n	8004f50 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004f4c:	2301      	movs	r3, #1
 8004f4e:	e0b8      	b.n	80050c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f003 0302 	and.w	r3, r3, #2
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d020      	beq.n	8004f9e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f003 0304 	and.w	r3, r3, #4
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d005      	beq.n	8004f74 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004f68:	4b59      	ldr	r3, [pc, #356]	; (80050d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f6a:	689b      	ldr	r3, [r3, #8]
 8004f6c:	4a58      	ldr	r2, [pc, #352]	; (80050d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f6e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004f72:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f003 0308 	and.w	r3, r3, #8
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d005      	beq.n	8004f8c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004f80:	4b53      	ldr	r3, [pc, #332]	; (80050d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f82:	689b      	ldr	r3, [r3, #8]
 8004f84:	4a52      	ldr	r2, [pc, #328]	; (80050d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f86:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004f8a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f8c:	4b50      	ldr	r3, [pc, #320]	; (80050d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f8e:	689b      	ldr	r3, [r3, #8]
 8004f90:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	689b      	ldr	r3, [r3, #8]
 8004f98:	494d      	ldr	r1, [pc, #308]	; (80050d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f9a:	4313      	orrs	r3, r2
 8004f9c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f003 0301 	and.w	r3, r3, #1
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d044      	beq.n	8005034 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	685b      	ldr	r3, [r3, #4]
 8004fae:	2b01      	cmp	r3, #1
 8004fb0:	d107      	bne.n	8004fc2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004fb2:	4b47      	ldr	r3, [pc, #284]	; (80050d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d119      	bne.n	8004ff2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	e07f      	b.n	80050c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	685b      	ldr	r3, [r3, #4]
 8004fc6:	2b02      	cmp	r3, #2
 8004fc8:	d003      	beq.n	8004fd2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004fce:	2b03      	cmp	r3, #3
 8004fd0:	d107      	bne.n	8004fe2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004fd2:	4b3f      	ldr	r3, [pc, #252]	; (80050d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d109      	bne.n	8004ff2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004fde:	2301      	movs	r3, #1
 8004fe0:	e06f      	b.n	80050c2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fe2:	4b3b      	ldr	r3, [pc, #236]	; (80050d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f003 0302 	and.w	r3, r3, #2
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d101      	bne.n	8004ff2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004fee:	2301      	movs	r3, #1
 8004ff0:	e067      	b.n	80050c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004ff2:	4b37      	ldr	r3, [pc, #220]	; (80050d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004ff4:	689b      	ldr	r3, [r3, #8]
 8004ff6:	f023 0203 	bic.w	r2, r3, #3
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	685b      	ldr	r3, [r3, #4]
 8004ffe:	4934      	ldr	r1, [pc, #208]	; (80050d0 <HAL_RCC_ClockConfig+0x1bc>)
 8005000:	4313      	orrs	r3, r2
 8005002:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005004:	f7fe fa32 	bl	800346c <HAL_GetTick>
 8005008:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800500a:	e00a      	b.n	8005022 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800500c:	f7fe fa2e 	bl	800346c <HAL_GetTick>
 8005010:	4602      	mov	r2, r0
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	1ad3      	subs	r3, r2, r3
 8005016:	f241 3288 	movw	r2, #5000	; 0x1388
 800501a:	4293      	cmp	r3, r2
 800501c:	d901      	bls.n	8005022 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800501e:	2303      	movs	r3, #3
 8005020:	e04f      	b.n	80050c2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005022:	4b2b      	ldr	r3, [pc, #172]	; (80050d0 <HAL_RCC_ClockConfig+0x1bc>)
 8005024:	689b      	ldr	r3, [r3, #8]
 8005026:	f003 020c 	and.w	r2, r3, #12
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	009b      	lsls	r3, r3, #2
 8005030:	429a      	cmp	r2, r3
 8005032:	d1eb      	bne.n	800500c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005034:	4b25      	ldr	r3, [pc, #148]	; (80050cc <HAL_RCC_ClockConfig+0x1b8>)
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f003 0307 	and.w	r3, r3, #7
 800503c:	683a      	ldr	r2, [r7, #0]
 800503e:	429a      	cmp	r2, r3
 8005040:	d20c      	bcs.n	800505c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005042:	4b22      	ldr	r3, [pc, #136]	; (80050cc <HAL_RCC_ClockConfig+0x1b8>)
 8005044:	683a      	ldr	r2, [r7, #0]
 8005046:	b2d2      	uxtb	r2, r2
 8005048:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800504a:	4b20      	ldr	r3, [pc, #128]	; (80050cc <HAL_RCC_ClockConfig+0x1b8>)
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f003 0307 	and.w	r3, r3, #7
 8005052:	683a      	ldr	r2, [r7, #0]
 8005054:	429a      	cmp	r2, r3
 8005056:	d001      	beq.n	800505c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005058:	2301      	movs	r3, #1
 800505a:	e032      	b.n	80050c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f003 0304 	and.w	r3, r3, #4
 8005064:	2b00      	cmp	r3, #0
 8005066:	d008      	beq.n	800507a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005068:	4b19      	ldr	r3, [pc, #100]	; (80050d0 <HAL_RCC_ClockConfig+0x1bc>)
 800506a:	689b      	ldr	r3, [r3, #8]
 800506c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	68db      	ldr	r3, [r3, #12]
 8005074:	4916      	ldr	r1, [pc, #88]	; (80050d0 <HAL_RCC_ClockConfig+0x1bc>)
 8005076:	4313      	orrs	r3, r2
 8005078:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f003 0308 	and.w	r3, r3, #8
 8005082:	2b00      	cmp	r3, #0
 8005084:	d009      	beq.n	800509a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005086:	4b12      	ldr	r3, [pc, #72]	; (80050d0 <HAL_RCC_ClockConfig+0x1bc>)
 8005088:	689b      	ldr	r3, [r3, #8]
 800508a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	691b      	ldr	r3, [r3, #16]
 8005092:	00db      	lsls	r3, r3, #3
 8005094:	490e      	ldr	r1, [pc, #56]	; (80050d0 <HAL_RCC_ClockConfig+0x1bc>)
 8005096:	4313      	orrs	r3, r2
 8005098:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800509a:	f000 f821 	bl	80050e0 <HAL_RCC_GetSysClockFreq>
 800509e:	4602      	mov	r2, r0
 80050a0:	4b0b      	ldr	r3, [pc, #44]	; (80050d0 <HAL_RCC_ClockConfig+0x1bc>)
 80050a2:	689b      	ldr	r3, [r3, #8]
 80050a4:	091b      	lsrs	r3, r3, #4
 80050a6:	f003 030f 	and.w	r3, r3, #15
 80050aa:	490a      	ldr	r1, [pc, #40]	; (80050d4 <HAL_RCC_ClockConfig+0x1c0>)
 80050ac:	5ccb      	ldrb	r3, [r1, r3]
 80050ae:	fa22 f303 	lsr.w	r3, r2, r3
 80050b2:	4a09      	ldr	r2, [pc, #36]	; (80050d8 <HAL_RCC_ClockConfig+0x1c4>)
 80050b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80050b6:	4b09      	ldr	r3, [pc, #36]	; (80050dc <HAL_RCC_ClockConfig+0x1c8>)
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	4618      	mov	r0, r3
 80050bc:	f7fe f992 	bl	80033e4 <HAL_InitTick>

  return HAL_OK;
 80050c0:	2300      	movs	r3, #0
}
 80050c2:	4618      	mov	r0, r3
 80050c4:	3710      	adds	r7, #16
 80050c6:	46bd      	mov	sp, r7
 80050c8:	bd80      	pop	{r7, pc}
 80050ca:	bf00      	nop
 80050cc:	40023c00 	.word	0x40023c00
 80050d0:	40023800 	.word	0x40023800
 80050d4:	0800f92c 	.word	0x0800f92c
 80050d8:	20000000 	.word	0x20000000
 80050dc:	20000004 	.word	0x20000004

080050e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80050e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80050e4:	b094      	sub	sp, #80	; 0x50
 80050e6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80050e8:	2300      	movs	r3, #0
 80050ea:	647b      	str	r3, [r7, #68]	; 0x44
 80050ec:	2300      	movs	r3, #0
 80050ee:	64fb      	str	r3, [r7, #76]	; 0x4c
 80050f0:	2300      	movs	r3, #0
 80050f2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80050f4:	2300      	movs	r3, #0
 80050f6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80050f8:	4b79      	ldr	r3, [pc, #484]	; (80052e0 <HAL_RCC_GetSysClockFreq+0x200>)
 80050fa:	689b      	ldr	r3, [r3, #8]
 80050fc:	f003 030c 	and.w	r3, r3, #12
 8005100:	2b08      	cmp	r3, #8
 8005102:	d00d      	beq.n	8005120 <HAL_RCC_GetSysClockFreq+0x40>
 8005104:	2b08      	cmp	r3, #8
 8005106:	f200 80e1 	bhi.w	80052cc <HAL_RCC_GetSysClockFreq+0x1ec>
 800510a:	2b00      	cmp	r3, #0
 800510c:	d002      	beq.n	8005114 <HAL_RCC_GetSysClockFreq+0x34>
 800510e:	2b04      	cmp	r3, #4
 8005110:	d003      	beq.n	800511a <HAL_RCC_GetSysClockFreq+0x3a>
 8005112:	e0db      	b.n	80052cc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005114:	4b73      	ldr	r3, [pc, #460]	; (80052e4 <HAL_RCC_GetSysClockFreq+0x204>)
 8005116:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8005118:	e0db      	b.n	80052d2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800511a:	4b73      	ldr	r3, [pc, #460]	; (80052e8 <HAL_RCC_GetSysClockFreq+0x208>)
 800511c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800511e:	e0d8      	b.n	80052d2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005120:	4b6f      	ldr	r3, [pc, #444]	; (80052e0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005122:	685b      	ldr	r3, [r3, #4]
 8005124:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005128:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800512a:	4b6d      	ldr	r3, [pc, #436]	; (80052e0 <HAL_RCC_GetSysClockFreq+0x200>)
 800512c:	685b      	ldr	r3, [r3, #4]
 800512e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005132:	2b00      	cmp	r3, #0
 8005134:	d063      	beq.n	80051fe <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005136:	4b6a      	ldr	r3, [pc, #424]	; (80052e0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005138:	685b      	ldr	r3, [r3, #4]
 800513a:	099b      	lsrs	r3, r3, #6
 800513c:	2200      	movs	r2, #0
 800513e:	63bb      	str	r3, [r7, #56]	; 0x38
 8005140:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005142:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005144:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005148:	633b      	str	r3, [r7, #48]	; 0x30
 800514a:	2300      	movs	r3, #0
 800514c:	637b      	str	r3, [r7, #52]	; 0x34
 800514e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8005152:	4622      	mov	r2, r4
 8005154:	462b      	mov	r3, r5
 8005156:	f04f 0000 	mov.w	r0, #0
 800515a:	f04f 0100 	mov.w	r1, #0
 800515e:	0159      	lsls	r1, r3, #5
 8005160:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005164:	0150      	lsls	r0, r2, #5
 8005166:	4602      	mov	r2, r0
 8005168:	460b      	mov	r3, r1
 800516a:	4621      	mov	r1, r4
 800516c:	1a51      	subs	r1, r2, r1
 800516e:	6139      	str	r1, [r7, #16]
 8005170:	4629      	mov	r1, r5
 8005172:	eb63 0301 	sbc.w	r3, r3, r1
 8005176:	617b      	str	r3, [r7, #20]
 8005178:	f04f 0200 	mov.w	r2, #0
 800517c:	f04f 0300 	mov.w	r3, #0
 8005180:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005184:	4659      	mov	r1, fp
 8005186:	018b      	lsls	r3, r1, #6
 8005188:	4651      	mov	r1, sl
 800518a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800518e:	4651      	mov	r1, sl
 8005190:	018a      	lsls	r2, r1, #6
 8005192:	4651      	mov	r1, sl
 8005194:	ebb2 0801 	subs.w	r8, r2, r1
 8005198:	4659      	mov	r1, fp
 800519a:	eb63 0901 	sbc.w	r9, r3, r1
 800519e:	f04f 0200 	mov.w	r2, #0
 80051a2:	f04f 0300 	mov.w	r3, #0
 80051a6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80051aa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80051ae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80051b2:	4690      	mov	r8, r2
 80051b4:	4699      	mov	r9, r3
 80051b6:	4623      	mov	r3, r4
 80051b8:	eb18 0303 	adds.w	r3, r8, r3
 80051bc:	60bb      	str	r3, [r7, #8]
 80051be:	462b      	mov	r3, r5
 80051c0:	eb49 0303 	adc.w	r3, r9, r3
 80051c4:	60fb      	str	r3, [r7, #12]
 80051c6:	f04f 0200 	mov.w	r2, #0
 80051ca:	f04f 0300 	mov.w	r3, #0
 80051ce:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80051d2:	4629      	mov	r1, r5
 80051d4:	024b      	lsls	r3, r1, #9
 80051d6:	4621      	mov	r1, r4
 80051d8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80051dc:	4621      	mov	r1, r4
 80051de:	024a      	lsls	r2, r1, #9
 80051e0:	4610      	mov	r0, r2
 80051e2:	4619      	mov	r1, r3
 80051e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80051e6:	2200      	movs	r2, #0
 80051e8:	62bb      	str	r3, [r7, #40]	; 0x28
 80051ea:	62fa      	str	r2, [r7, #44]	; 0x2c
 80051ec:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80051f0:	f7fb fcda 	bl	8000ba8 <__aeabi_uldivmod>
 80051f4:	4602      	mov	r2, r0
 80051f6:	460b      	mov	r3, r1
 80051f8:	4613      	mov	r3, r2
 80051fa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80051fc:	e058      	b.n	80052b0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80051fe:	4b38      	ldr	r3, [pc, #224]	; (80052e0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005200:	685b      	ldr	r3, [r3, #4]
 8005202:	099b      	lsrs	r3, r3, #6
 8005204:	2200      	movs	r2, #0
 8005206:	4618      	mov	r0, r3
 8005208:	4611      	mov	r1, r2
 800520a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800520e:	623b      	str	r3, [r7, #32]
 8005210:	2300      	movs	r3, #0
 8005212:	627b      	str	r3, [r7, #36]	; 0x24
 8005214:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005218:	4642      	mov	r2, r8
 800521a:	464b      	mov	r3, r9
 800521c:	f04f 0000 	mov.w	r0, #0
 8005220:	f04f 0100 	mov.w	r1, #0
 8005224:	0159      	lsls	r1, r3, #5
 8005226:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800522a:	0150      	lsls	r0, r2, #5
 800522c:	4602      	mov	r2, r0
 800522e:	460b      	mov	r3, r1
 8005230:	4641      	mov	r1, r8
 8005232:	ebb2 0a01 	subs.w	sl, r2, r1
 8005236:	4649      	mov	r1, r9
 8005238:	eb63 0b01 	sbc.w	fp, r3, r1
 800523c:	f04f 0200 	mov.w	r2, #0
 8005240:	f04f 0300 	mov.w	r3, #0
 8005244:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005248:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800524c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005250:	ebb2 040a 	subs.w	r4, r2, sl
 8005254:	eb63 050b 	sbc.w	r5, r3, fp
 8005258:	f04f 0200 	mov.w	r2, #0
 800525c:	f04f 0300 	mov.w	r3, #0
 8005260:	00eb      	lsls	r3, r5, #3
 8005262:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005266:	00e2      	lsls	r2, r4, #3
 8005268:	4614      	mov	r4, r2
 800526a:	461d      	mov	r5, r3
 800526c:	4643      	mov	r3, r8
 800526e:	18e3      	adds	r3, r4, r3
 8005270:	603b      	str	r3, [r7, #0]
 8005272:	464b      	mov	r3, r9
 8005274:	eb45 0303 	adc.w	r3, r5, r3
 8005278:	607b      	str	r3, [r7, #4]
 800527a:	f04f 0200 	mov.w	r2, #0
 800527e:	f04f 0300 	mov.w	r3, #0
 8005282:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005286:	4629      	mov	r1, r5
 8005288:	028b      	lsls	r3, r1, #10
 800528a:	4621      	mov	r1, r4
 800528c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005290:	4621      	mov	r1, r4
 8005292:	028a      	lsls	r2, r1, #10
 8005294:	4610      	mov	r0, r2
 8005296:	4619      	mov	r1, r3
 8005298:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800529a:	2200      	movs	r2, #0
 800529c:	61bb      	str	r3, [r7, #24]
 800529e:	61fa      	str	r2, [r7, #28]
 80052a0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80052a4:	f7fb fc80 	bl	8000ba8 <__aeabi_uldivmod>
 80052a8:	4602      	mov	r2, r0
 80052aa:	460b      	mov	r3, r1
 80052ac:	4613      	mov	r3, r2
 80052ae:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80052b0:	4b0b      	ldr	r3, [pc, #44]	; (80052e0 <HAL_RCC_GetSysClockFreq+0x200>)
 80052b2:	685b      	ldr	r3, [r3, #4]
 80052b4:	0c1b      	lsrs	r3, r3, #16
 80052b6:	f003 0303 	and.w	r3, r3, #3
 80052ba:	3301      	adds	r3, #1
 80052bc:	005b      	lsls	r3, r3, #1
 80052be:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80052c0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80052c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80052c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80052c8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80052ca:	e002      	b.n	80052d2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80052cc:	4b05      	ldr	r3, [pc, #20]	; (80052e4 <HAL_RCC_GetSysClockFreq+0x204>)
 80052ce:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80052d0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80052d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80052d4:	4618      	mov	r0, r3
 80052d6:	3750      	adds	r7, #80	; 0x50
 80052d8:	46bd      	mov	sp, r7
 80052da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80052de:	bf00      	nop
 80052e0:	40023800 	.word	0x40023800
 80052e4:	00f42400 	.word	0x00f42400
 80052e8:	007a1200 	.word	0x007a1200

080052ec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80052ec:	b480      	push	{r7}
 80052ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80052f0:	4b03      	ldr	r3, [pc, #12]	; (8005300 <HAL_RCC_GetHCLKFreq+0x14>)
 80052f2:	681b      	ldr	r3, [r3, #0]
}
 80052f4:	4618      	mov	r0, r3
 80052f6:	46bd      	mov	sp, r7
 80052f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fc:	4770      	bx	lr
 80052fe:	bf00      	nop
 8005300:	20000000 	.word	0x20000000

08005304 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005304:	b580      	push	{r7, lr}
 8005306:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005308:	f7ff fff0 	bl	80052ec <HAL_RCC_GetHCLKFreq>
 800530c:	4602      	mov	r2, r0
 800530e:	4b05      	ldr	r3, [pc, #20]	; (8005324 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005310:	689b      	ldr	r3, [r3, #8]
 8005312:	0a9b      	lsrs	r3, r3, #10
 8005314:	f003 0307 	and.w	r3, r3, #7
 8005318:	4903      	ldr	r1, [pc, #12]	; (8005328 <HAL_RCC_GetPCLK1Freq+0x24>)
 800531a:	5ccb      	ldrb	r3, [r1, r3]
 800531c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005320:	4618      	mov	r0, r3
 8005322:	bd80      	pop	{r7, pc}
 8005324:	40023800 	.word	0x40023800
 8005328:	0800f93c 	.word	0x0800f93c

0800532c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800532c:	b580      	push	{r7, lr}
 800532e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005330:	f7ff ffdc 	bl	80052ec <HAL_RCC_GetHCLKFreq>
 8005334:	4602      	mov	r2, r0
 8005336:	4b05      	ldr	r3, [pc, #20]	; (800534c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005338:	689b      	ldr	r3, [r3, #8]
 800533a:	0b5b      	lsrs	r3, r3, #13
 800533c:	f003 0307 	and.w	r3, r3, #7
 8005340:	4903      	ldr	r1, [pc, #12]	; (8005350 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005342:	5ccb      	ldrb	r3, [r1, r3]
 8005344:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005348:	4618      	mov	r0, r3
 800534a:	bd80      	pop	{r7, pc}
 800534c:	40023800 	.word	0x40023800
 8005350:	0800f93c 	.word	0x0800f93c

08005354 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8005354:	b580      	push	{r7, lr}
 8005356:	b082      	sub	sp, #8
 8005358:	af00      	add	r7, sp, #0
 800535a:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2b00      	cmp	r3, #0
 8005360:	d101      	bne.n	8005366 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8005362:	2301      	movs	r3, #1
 8005364:	e022      	b.n	80053ac <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800536c:	b2db      	uxtb	r3, r3
 800536e:	2b00      	cmp	r3, #0
 8005370:	d105      	bne.n	800537e <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2200      	movs	r2, #0
 8005376:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8005378:	6878      	ldr	r0, [r7, #4]
 800537a:	f7fd fba7 	bl	8002acc <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2203      	movs	r2, #3
 8005382:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8005386:	6878      	ldr	r0, [r7, #4]
 8005388:	f000 f814 	bl	80053b4 <HAL_SD_InitCard>
 800538c:	4603      	mov	r3, r0
 800538e:	2b00      	cmp	r3, #0
 8005390:	d001      	beq.n	8005396 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8005392:	2301      	movs	r3, #1
 8005394:	e00a      	b.n	80053ac <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2200      	movs	r2, #0
 800539a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2200      	movs	r2, #0
 80053a0:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2201      	movs	r2, #1
 80053a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80053aa:	2300      	movs	r3, #0
}
 80053ac:	4618      	mov	r0, r3
 80053ae:	3708      	adds	r7, #8
 80053b0:	46bd      	mov	sp, r7
 80053b2:	bd80      	pop	{r7, pc}

080053b4 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 80053b4:	b5b0      	push	{r4, r5, r7, lr}
 80053b6:	b08e      	sub	sp, #56	; 0x38
 80053b8:	af04      	add	r7, sp, #16
 80053ba:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 80053bc:	2300      	movs	r3, #0
 80053be:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 80053c0:	2300      	movs	r3, #0
 80053c2:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80053c4:	2300      	movs	r3, #0
 80053c6:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 80053c8:	2300      	movs	r3, #0
 80053ca:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80053cc:	2300      	movs	r3, #0
 80053ce:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 80053d0:	2376      	movs	r3, #118	; 0x76
 80053d2:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681d      	ldr	r5, [r3, #0]
 80053d8:	466c      	mov	r4, sp
 80053da:	f107 0314 	add.w	r3, r7, #20
 80053de:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80053e2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80053e6:	f107 0308 	add.w	r3, r7, #8
 80053ea:	cb0e      	ldmia	r3, {r1, r2, r3}
 80053ec:	4628      	mov	r0, r5
 80053ee:	f003 fd9f 	bl	8008f30 <SDIO_Init>
 80053f2:	4603      	mov	r3, r0
 80053f4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 80053f8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d001      	beq.n	8005404 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8005400:	2301      	movs	r3, #1
 8005402:	e04f      	b.n	80054a4 <HAL_SD_InitCard+0xf0>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8005404:	4b29      	ldr	r3, [pc, #164]	; (80054ac <HAL_SD_InitCard+0xf8>)
 8005406:	2200      	movs	r2, #0
 8005408:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	4618      	mov	r0, r3
 8005410:	f003 fdd7 	bl	8008fc2 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8005414:	4b25      	ldr	r3, [pc, #148]	; (80054ac <HAL_SD_InitCard+0xf8>)
 8005416:	2201      	movs	r2, #1
 8005418:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 800541a:	2002      	movs	r0, #2
 800541c:	f7fe f832 	bl	8003484 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8005420:	6878      	ldr	r0, [r7, #4]
 8005422:	f001 f805 	bl	8006430 <SD_PowerON>
 8005426:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005428:	6a3b      	ldr	r3, [r7, #32]
 800542a:	2b00      	cmp	r3, #0
 800542c:	d00b      	beq.n	8005446 <HAL_SD_InitCard+0x92>
  {
    hsd->State = HAL_SD_STATE_READY;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	2201      	movs	r2, #1
 8005432:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800543a:	6a3b      	ldr	r3, [r7, #32]
 800543c:	431a      	orrs	r2, r3
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005442:	2301      	movs	r3, #1
 8005444:	e02e      	b.n	80054a4 <HAL_SD_InitCard+0xf0>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8005446:	6878      	ldr	r0, [r7, #4]
 8005448:	f000 ff24 	bl	8006294 <SD_InitCard>
 800544c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800544e:	6a3b      	ldr	r3, [r7, #32]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d00b      	beq.n	800546c <HAL_SD_InitCard+0xb8>
  {
    hsd->State = HAL_SD_STATE_READY;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2201      	movs	r2, #1
 8005458:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005460:	6a3b      	ldr	r3, [r7, #32]
 8005462:	431a      	orrs	r2, r3
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005468:	2301      	movs	r3, #1
 800546a:	e01b      	b.n	80054a4 <HAL_SD_InitCard+0xf0>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005474:	4618      	mov	r0, r3
 8005476:	f003 fe36 	bl	80090e6 <SDMMC_CmdBlockLength>
 800547a:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800547c:	6a3b      	ldr	r3, [r7, #32]
 800547e:	2b00      	cmp	r3, #0
 8005480:	d00f      	beq.n	80054a2 <HAL_SD_InitCard+0xee>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	4a0a      	ldr	r2, [pc, #40]	; (80054b0 <HAL_SD_InitCard+0xfc>)
 8005488:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800548e:	6a3b      	ldr	r3, [r7, #32]
 8005490:	431a      	orrs	r2, r3
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	2201      	movs	r2, #1
 800549a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800549e:	2301      	movs	r3, #1
 80054a0:	e000      	b.n	80054a4 <HAL_SD_InitCard+0xf0>
  }

  return HAL_OK;
 80054a2:	2300      	movs	r3, #0
}
 80054a4:	4618      	mov	r0, r3
 80054a6:	3728      	adds	r7, #40	; 0x28
 80054a8:	46bd      	mov	sp, r7
 80054aa:	bdb0      	pop	{r4, r5, r7, pc}
 80054ac:	422580a0 	.word	0x422580a0
 80054b0:	004005ff 	.word	0x004005ff

080054b4 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b08c      	sub	sp, #48	; 0x30
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	60f8      	str	r0, [r7, #12]
 80054bc:	60b9      	str	r1, [r7, #8]
 80054be:	607a      	str	r2, [r7, #4]
 80054c0:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 80054c6:	68bb      	ldr	r3, [r7, #8]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d107      	bne.n	80054dc <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054d0:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80054d8:	2301      	movs	r3, #1
 80054da:	e0c0      	b.n	800565e <HAL_SD_ReadBlocks_DMA+0x1aa>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80054e2:	b2db      	uxtb	r3, r3
 80054e4:	2b01      	cmp	r3, #1
 80054e6:	f040 80b9 	bne.w	800565c <HAL_SD_ReadBlocks_DMA+0x1a8>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	2200      	movs	r2, #0
 80054ee:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80054f0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	441a      	add	r2, r3
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054fa:	429a      	cmp	r2, r3
 80054fc:	d907      	bls.n	800550e <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005502:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800550a:	2301      	movs	r3, #1
 800550c:	e0a7      	b.n	800565e <HAL_SD_ReadBlocks_DMA+0x1aa>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	2203      	movs	r2, #3
 8005512:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	2200      	movs	r2, #0
 800551c:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005524:	68fa      	ldr	r2, [r7, #12]
 8005526:	6812      	ldr	r2, [r2, #0]
 8005528:	f443 734a 	orr.w	r3, r3, #808	; 0x328
 800552c:	f043 0302 	orr.w	r3, r3, #2
 8005530:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005536:	4a4c      	ldr	r2, [pc, #304]	; (8005668 <HAL_SD_ReadBlocks_DMA+0x1b4>)
 8005538:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800553e:	4a4b      	ldr	r2, [pc, #300]	; (800566c <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8005540:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005546:	2200      	movs	r2, #0
 8005548:	651a      	str	r2, [r3, #80]	; 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800554e:	2200      	movs	r2, #0
 8005550:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005562:	689a      	ldr	r2, [r3, #8]
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	430a      	orrs	r2, r1
 800556c:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	3380      	adds	r3, #128	; 0x80
 8005578:	4619      	mov	r1, r3
 800557a:	68ba      	ldr	r2, [r7, #8]
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	025b      	lsls	r3, r3, #9
 8005580:	089b      	lsrs	r3, r3, #2
 8005582:	f7fe fbc5 	bl	8003d10 <HAL_DMA_Start_IT>
 8005586:	4603      	mov	r3, r0
 8005588:	2b00      	cmp	r3, #0
 800558a:	d017      	beq.n	80055bc <HAL_SD_ReadBlocks_DMA+0x108>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 800559a:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	4a33      	ldr	r2, [pc, #204]	; (8005670 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 80055a2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055a8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	2201      	movs	r2, #1
 80055b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80055b8:	2301      	movs	r3, #1
 80055ba:	e050      	b.n	800565e <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 80055bc:	4b2d      	ldr	r3, [pc, #180]	; (8005674 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 80055be:	2201      	movs	r2, #1
 80055c0:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055c6:	2b01      	cmp	r3, #1
 80055c8:	d002      	beq.n	80055d0 <HAL_SD_ReadBlocks_DMA+0x11c>
      {
        add *= 512U;
 80055ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055cc:	025b      	lsls	r3, r3, #9
 80055ce:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80055d0:	f04f 33ff 	mov.w	r3, #4294967295
 80055d4:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 80055d6:	683b      	ldr	r3, [r7, #0]
 80055d8:	025b      	lsls	r3, r3, #9
 80055da:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80055dc:	2390      	movs	r3, #144	; 0x90
 80055de:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80055e0:	2302      	movs	r3, #2
 80055e2:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80055e4:	2300      	movs	r3, #0
 80055e6:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 80055e8:	2301      	movs	r3, #1
 80055ea:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f107 0210 	add.w	r2, r7, #16
 80055f4:	4611      	mov	r1, r2
 80055f6:	4618      	mov	r0, r3
 80055f8:	f003 fd49 	bl	800908e <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	2b01      	cmp	r3, #1
 8005600:	d90a      	bls.n	8005618 <HAL_SD_ReadBlocks_DMA+0x164>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	2282      	movs	r2, #130	; 0x82
 8005606:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800560e:	4618      	mov	r0, r3
 8005610:	f003 fdad 	bl	800916e <SDMMC_CmdReadMultiBlock>
 8005614:	62f8      	str	r0, [r7, #44]	; 0x2c
 8005616:	e009      	b.n	800562c <HAL_SD_ReadBlocks_DMA+0x178>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	2281      	movs	r2, #129	; 0x81
 800561c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005624:	4618      	mov	r0, r3
 8005626:	f003 fd80 	bl	800912a <SDMMC_CmdReadSingleBlock>
 800562a:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800562c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800562e:	2b00      	cmp	r3, #0
 8005630:	d012      	beq.n	8005658 <HAL_SD_ReadBlocks_DMA+0x1a4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	4a0e      	ldr	r2, [pc, #56]	; (8005670 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8005638:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800563e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005640:	431a      	orrs	r2, r3
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	2201      	movs	r2, #1
 800564a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	2200      	movs	r2, #0
 8005652:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 8005654:	2301      	movs	r3, #1
 8005656:	e002      	b.n	800565e <HAL_SD_ReadBlocks_DMA+0x1aa>
      }

      return HAL_OK;
 8005658:	2300      	movs	r3, #0
 800565a:	e000      	b.n	800565e <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
  }
  else
  {
    return HAL_BUSY;
 800565c:	2302      	movs	r3, #2
  }
}
 800565e:	4618      	mov	r0, r3
 8005660:	3730      	adds	r7, #48	; 0x30
 8005662:	46bd      	mov	sp, r7
 8005664:	bd80      	pop	{r7, pc}
 8005666:	bf00      	nop
 8005668:	080060a3 	.word	0x080060a3
 800566c:	08006115 	.word	0x08006115
 8005670:	004005ff 	.word	0x004005ff
 8005674:	4225858c 	.word	0x4225858c

08005678 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	b08c      	sub	sp, #48	; 0x30
 800567c:	af00      	add	r7, sp, #0
 800567e:	60f8      	str	r0, [r7, #12]
 8005680:	60b9      	str	r1, [r7, #8]
 8005682:	607a      	str	r2, [r7, #4]
 8005684:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800568a:	68bb      	ldr	r3, [r7, #8]
 800568c:	2b00      	cmp	r3, #0
 800568e:	d107      	bne.n	80056a0 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005694:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800569c:	2301      	movs	r3, #1
 800569e:	e0c5      	b.n	800582c <HAL_SD_WriteBlocks_DMA+0x1b4>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80056a6:	b2db      	uxtb	r3, r3
 80056a8:	2b01      	cmp	r3, #1
 80056aa:	f040 80be 	bne.w	800582a <HAL_SD_WriteBlocks_DMA+0x1b2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	2200      	movs	r2, #0
 80056b2:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80056b4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80056b6:	683b      	ldr	r3, [r7, #0]
 80056b8:	441a      	add	r2, r3
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056be:	429a      	cmp	r2, r3
 80056c0:	d907      	bls.n	80056d2 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056c6:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80056ce:	2301      	movs	r3, #1
 80056d0:	e0ac      	b.n	800582c <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	2203      	movs	r2, #3
 80056d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	2200      	movs	r2, #0
 80056e0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056e8:	68fa      	ldr	r2, [r7, #12]
 80056ea:	6812      	ldr	r2, [r2, #0]
 80056ec:	f443 7306 	orr.w	r3, r3, #536	; 0x218
 80056f0:	f043 0302 	orr.w	r3, r3, #2
 80056f4:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056fa:	4a4e      	ldr	r2, [pc, #312]	; (8005834 <HAL_SD_WriteBlocks_DMA+0x1bc>)
 80056fc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005702:	4a4d      	ldr	r2, [pc, #308]	; (8005838 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 8005704:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800570a:	2200      	movs	r2, #0
 800570c:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005712:	2b01      	cmp	r3, #1
 8005714:	d002      	beq.n	800571c <HAL_SD_WriteBlocks_DMA+0xa4>
    {
      add *= 512U;
 8005716:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005718:	025b      	lsls	r3, r3, #9
 800571a:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800571c:	683b      	ldr	r3, [r7, #0]
 800571e:	2b01      	cmp	r3, #1
 8005720:	d90a      	bls.n	8005738 <HAL_SD_WriteBlocks_DMA+0xc0>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	22a0      	movs	r2, #160	; 0xa0
 8005726:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800572e:	4618      	mov	r0, r3
 8005730:	f003 fd61 	bl	80091f6 <SDMMC_CmdWriteMultiBlock>
 8005734:	62f8      	str	r0, [r7, #44]	; 0x2c
 8005736:	e009      	b.n	800574c <HAL_SD_WriteBlocks_DMA+0xd4>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	2290      	movs	r2, #144	; 0x90
 800573c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005744:	4618      	mov	r0, r3
 8005746:	f003 fd34 	bl	80091b2 <SDMMC_CmdWriteSingleBlock>
 800574a:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800574c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800574e:	2b00      	cmp	r3, #0
 8005750:	d012      	beq.n	8005778 <HAL_SD_WriteBlocks_DMA+0x100>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	4a39      	ldr	r2, [pc, #228]	; (800583c <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8005758:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800575e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005760:	431a      	orrs	r2, r3
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	2201      	movs	r2, #1
 800576a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	2200      	movs	r2, #0
 8005772:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8005774:	2301      	movs	r3, #1
 8005776:	e059      	b.n	800582c <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8005778:	4b31      	ldr	r3, [pc, #196]	; (8005840 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800577a:	2201      	movs	r2, #1
 800577c:	601a      	str	r2, [r3, #0]

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005782:	2240      	movs	r2, #64	; 0x40
 8005784:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005796:	689a      	ldr	r2, [r3, #8]
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	430a      	orrs	r2, r1
 80057a0:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80057a6:	68b9      	ldr	r1, [r7, #8]
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	3380      	adds	r3, #128	; 0x80
 80057ae:	461a      	mov	r2, r3
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	025b      	lsls	r3, r3, #9
 80057b4:	089b      	lsrs	r3, r3, #2
 80057b6:	f7fe faab 	bl	8003d10 <HAL_DMA_Start_IT>
 80057ba:	4603      	mov	r3, r0
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d01c      	beq.n	80057fa <HAL_SD_WriteBlocks_DMA+0x182>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057c6:	68fa      	ldr	r2, [r7, #12]
 80057c8:	6812      	ldr	r2, [r2, #0]
 80057ca:	f423 7306 	bic.w	r3, r3, #536	; 0x218
 80057ce:	f023 0302 	bic.w	r3, r3, #2
 80057d2:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	4a18      	ldr	r2, [pc, #96]	; (800583c <HAL_SD_WriteBlocks_DMA+0x1c4>)
 80057da:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057e0:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	2201      	movs	r2, #1
 80057ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	2200      	movs	r2, #0
 80057f4:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80057f6:	2301      	movs	r3, #1
 80057f8:	e018      	b.n	800582c <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80057fa:	f04f 33ff 	mov.w	r3, #4294967295
 80057fe:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	025b      	lsls	r3, r3, #9
 8005804:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8005806:	2390      	movs	r3, #144	; 0x90
 8005808:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 800580a:	2300      	movs	r3, #0
 800580c:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800580e:	2300      	movs	r3, #0
 8005810:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8005812:	2301      	movs	r3, #1
 8005814:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f107 0210 	add.w	r2, r7, #16
 800581e:	4611      	mov	r1, r2
 8005820:	4618      	mov	r0, r3
 8005822:	f003 fc34 	bl	800908e <SDIO_ConfigData>

      return HAL_OK;
 8005826:	2300      	movs	r3, #0
 8005828:	e000      	b.n	800582c <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_BUSY;
 800582a:	2302      	movs	r3, #2
  }
}
 800582c:	4618      	mov	r0, r3
 800582e:	3730      	adds	r7, #48	; 0x30
 8005830:	46bd      	mov	sp, r7
 8005832:	bd80      	pop	{r7, pc}
 8005834:	08006079 	.word	0x08006079
 8005838:	08006115 	.word	0x08006115
 800583c:	004005ff 	.word	0x004005ff
 8005840:	4225858c 	.word	0x4225858c

08005844 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8005844:	b580      	push	{r7, lr}
 8005846:	b084      	sub	sp, #16
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005850:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005858:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800585c:	2b00      	cmp	r3, #0
 800585e:	d008      	beq.n	8005872 <HAL_SD_IRQHandler+0x2e>
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	f003 0308 	and.w	r3, r3, #8
 8005866:	2b00      	cmp	r3, #0
 8005868:	d003      	beq.n	8005872 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800586a:	6878      	ldr	r0, [r7, #4]
 800586c:	f000 ffff 	bl	800686e <SD_Read_IT>
 8005870:	e165      	b.n	8005b3e <HAL_SD_IRQHandler+0x2fa>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005878:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800587c:	2b00      	cmp	r3, #0
 800587e:	f000 808f 	beq.w	80059a0 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f44f 7280 	mov.w	r2, #256	; 0x100
 800588a:	639a      	str	r2, [r3, #56]	; 0x38

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005892:	687a      	ldr	r2, [r7, #4]
 8005894:	6812      	ldr	r2, [r2, #0]
 8005896:	f423 4343 	bic.w	r3, r3, #49920	; 0xc300
 800589a:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 800589e:	63d3      	str	r3, [r2, #60]	; 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f022 0201 	bic.w	r2, r2, #1
 80058ae:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	f003 0308 	and.w	r3, r3, #8
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d039      	beq.n	800592e <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	f003 0302 	and.w	r3, r3, #2
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d104      	bne.n	80058ce <HAL_SD_IRQHandler+0x8a>
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	f003 0320 	and.w	r3, r3, #32
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d011      	beq.n	80058f2 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	4618      	mov	r0, r3
 80058d4:	f003 fcb2 	bl	800923c <SDMMC_CmdStopTransfer>
 80058d8:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 80058da:	68bb      	ldr	r3, [r7, #8]
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d008      	beq.n	80058f2 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80058e4:	68bb      	ldr	r3, [r7, #8]
 80058e6:	431a      	orrs	r2, r3
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 80058ec:	6878      	ldr	r0, [r7, #4]
 80058ee:	f000 f92f 	bl	8005b50 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f240 523a 	movw	r2, #1338	; 0x53a
 80058fa:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2201      	movs	r2, #1
 8005900:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2200      	movs	r2, #0
 8005908:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	f003 0301 	and.w	r3, r3, #1
 8005910:	2b00      	cmp	r3, #0
 8005912:	d104      	bne.n	800591e <HAL_SD_IRQHandler+0xda>
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	f003 0302 	and.w	r3, r3, #2
 800591a:	2b00      	cmp	r3, #0
 800591c:	d003      	beq.n	8005926 <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800591e:	6878      	ldr	r0, [r7, #4]
 8005920:	f004 f920 	bl	8009b64 <HAL_SD_RxCpltCallback>
 8005924:	e10b      	b.n	8005b3e <HAL_SD_IRQHandler+0x2fa>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8005926:	6878      	ldr	r0, [r7, #4]
 8005928:	f004 f912 	bl	8009b50 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800592c:	e107      	b.n	8005b3e <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005934:	2b00      	cmp	r3, #0
 8005936:	f000 8102 	beq.w	8005b3e <HAL_SD_IRQHandler+0x2fa>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	f003 0320 	and.w	r3, r3, #32
 8005940:	2b00      	cmp	r3, #0
 8005942:	d011      	beq.n	8005968 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	4618      	mov	r0, r3
 800594a:	f003 fc77 	bl	800923c <SDMMC_CmdStopTransfer>
 800594e:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8005950:	68bb      	ldr	r3, [r7, #8]
 8005952:	2b00      	cmp	r3, #0
 8005954:	d008      	beq.n	8005968 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800595a:	68bb      	ldr	r3, [r7, #8]
 800595c:	431a      	orrs	r2, r3
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8005962:	6878      	ldr	r0, [r7, #4]
 8005964:	f000 f8f4 	bl	8005b50 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	f003 0301 	and.w	r3, r3, #1
 800596e:	2b00      	cmp	r3, #0
 8005970:	f040 80e5 	bne.w	8005b3e <HAL_SD_IRQHandler+0x2fa>
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	f003 0302 	and.w	r3, r3, #2
 800597a:	2b00      	cmp	r3, #0
 800597c:	f040 80df 	bne.w	8005b3e <HAL_SD_IRQHandler+0x2fa>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	f022 0208 	bic.w	r2, r2, #8
 800598e:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2201      	movs	r2, #1
 8005994:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 8005998:	6878      	ldr	r0, [r7, #4]
 800599a:	f004 f8d9 	bl	8009b50 <HAL_SD_TxCpltCallback>
}
 800599e:	e0ce      	b.n	8005b3e <HAL_SD_IRQHandler+0x2fa>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d008      	beq.n	80059c0 <HAL_SD_IRQHandler+0x17c>
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	f003 0308 	and.w	r3, r3, #8
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d003      	beq.n	80059c0 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 80059b8:	6878      	ldr	r0, [r7, #4]
 80059ba:	f000 ffa9 	bl	8006910 <SD_Write_IT>
 80059be:	e0be      	b.n	8005b3e <HAL_SD_IRQHandler+0x2fa>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80059c6:	f240 233a 	movw	r3, #570	; 0x23a
 80059ca:	4013      	ands	r3, r2
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	f000 80b6 	beq.w	8005b3e <HAL_SD_IRQHandler+0x2fa>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059d8:	f003 0302 	and.w	r3, r3, #2
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d005      	beq.n	80059ec <HAL_SD_IRQHandler+0x1a8>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059e4:	f043 0202 	orr.w	r2, r3, #2
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059f2:	f003 0308 	and.w	r3, r3, #8
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d005      	beq.n	8005a06 <HAL_SD_IRQHandler+0x1c2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059fe:	f043 0208 	orr.w	r2, r3, #8
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a0c:	f003 0320 	and.w	r3, r3, #32
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d005      	beq.n	8005a20 <HAL_SD_IRQHandler+0x1dc>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a18:	f043 0220 	orr.w	r2, r3, #32
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a26:	f003 0310 	and.w	r3, r3, #16
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d005      	beq.n	8005a3a <HAL_SD_IRQHandler+0x1f6>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a32:	f043 0210 	orr.w	r2, r3, #16
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a40:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d005      	beq.n	8005a54 <HAL_SD_IRQHandler+0x210>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a4c:	f043 0208 	orr.w	r2, r3, #8
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f240 723a 	movw	r2, #1850	; 0x73a
 8005a5c:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a64:	687a      	ldr	r2, [r7, #4]
 8005a66:	6812      	ldr	r2, [r2, #0]
 8005a68:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 8005a6c:	f023 0302 	bic.w	r3, r3, #2
 8005a70:	63d3      	str	r3, [r2, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	4618      	mov	r0, r3
 8005a78:	f003 fbe0 	bl	800923c <SDMMC_CmdStopTransfer>
 8005a7c:	4602      	mov	r2, r0
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a82:	431a      	orrs	r2, r3
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	f003 0308 	and.w	r3, r3, #8
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d00a      	beq.n	8005aa8 <HAL_SD_IRQHandler+0x264>
      hsd->State = HAL_SD_STATE_READY;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	2201      	movs	r2, #1
 8005a96:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 8005aa0:	6878      	ldr	r0, [r7, #4]
 8005aa2:	f000 f855 	bl	8005b50 <HAL_SD_ErrorCallback>
}
 8005aa6:	e04a      	b.n	8005b3e <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d045      	beq.n	8005b3e <HAL_SD_IRQHandler+0x2fa>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	f003 0310 	and.w	r3, r3, #16
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d104      	bne.n	8005ac6 <HAL_SD_IRQHandler+0x282>
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	f003 0320 	and.w	r3, r3, #32
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d011      	beq.n	8005aea <HAL_SD_IRQHandler+0x2a6>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005aca:	4a1f      	ldr	r2, [pc, #124]	; (8005b48 <HAL_SD_IRQHandler+0x304>)
 8005acc:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	f7fe f9e4 	bl	8003ea0 <HAL_DMA_Abort_IT>
 8005ad8:	4603      	mov	r3, r0
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d02f      	beq.n	8005b3e <HAL_SD_IRQHandler+0x2fa>
          SD_DMATxAbort(hsd->hdmatx);
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ae2:	4618      	mov	r0, r3
 8005ae4:	f000 fb68 	bl	80061b8 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8005ae8:	e029      	b.n	8005b3e <HAL_SD_IRQHandler+0x2fa>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	f003 0301 	and.w	r3, r3, #1
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d104      	bne.n	8005afe <HAL_SD_IRQHandler+0x2ba>
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	f003 0302 	and.w	r3, r3, #2
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d011      	beq.n	8005b22 <HAL_SD_IRQHandler+0x2de>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b02:	4a12      	ldr	r2, [pc, #72]	; (8005b4c <HAL_SD_IRQHandler+0x308>)
 8005b04:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b0a:	4618      	mov	r0, r3
 8005b0c:	f7fe f9c8 	bl	8003ea0 <HAL_DMA_Abort_IT>
 8005b10:	4603      	mov	r3, r0
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d013      	beq.n	8005b3e <HAL_SD_IRQHandler+0x2fa>
          SD_DMARxAbort(hsd->hdmarx);
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b1a:	4618      	mov	r0, r3
 8005b1c:	f000 fb83 	bl	8006226 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8005b20:	e00d      	b.n	8005b3e <HAL_SD_IRQHandler+0x2fa>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	2200      	movs	r2, #0
 8005b26:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2201      	movs	r2, #1
 8005b2c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2200      	movs	r2, #0
 8005b34:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 8005b36:	6878      	ldr	r0, [r7, #4]
 8005b38:	f004 f800 	bl	8009b3c <HAL_SD_AbortCallback>
}
 8005b3c:	e7ff      	b.n	8005b3e <HAL_SD_IRQHandler+0x2fa>
 8005b3e:	bf00      	nop
 8005b40:	3710      	adds	r7, #16
 8005b42:	46bd      	mov	sp, r7
 8005b44:	bd80      	pop	{r7, pc}
 8005b46:	bf00      	nop
 8005b48:	080061b9 	.word	0x080061b9
 8005b4c:	08006227 	.word	0x08006227

08005b50 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8005b50:	b480      	push	{r7}
 8005b52:	b083      	sub	sp, #12
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8005b58:	bf00      	nop
 8005b5a:	370c      	adds	r7, #12
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b62:	4770      	bx	lr

08005b64 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8005b64:	b480      	push	{r7}
 8005b66:	b083      	sub	sp, #12
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
 8005b6c:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005b72:	0f9b      	lsrs	r3, r3, #30
 8005b74:	b2da      	uxtb	r2, r3
 8005b76:	683b      	ldr	r3, [r7, #0]
 8005b78:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005b7e:	0e9b      	lsrs	r3, r3, #26
 8005b80:	b2db      	uxtb	r3, r3
 8005b82:	f003 030f 	and.w	r3, r3, #15
 8005b86:	b2da      	uxtb	r2, r3
 8005b88:	683b      	ldr	r3, [r7, #0]
 8005b8a:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005b90:	0e1b      	lsrs	r3, r3, #24
 8005b92:	b2db      	uxtb	r3, r3
 8005b94:	f003 0303 	and.w	r3, r3, #3
 8005b98:	b2da      	uxtb	r2, r3
 8005b9a:	683b      	ldr	r3, [r7, #0]
 8005b9c:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005ba2:	0c1b      	lsrs	r3, r3, #16
 8005ba4:	b2da      	uxtb	r2, r3
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005bae:	0a1b      	lsrs	r3, r3, #8
 8005bb0:	b2da      	uxtb	r2, r3
 8005bb2:	683b      	ldr	r3, [r7, #0]
 8005bb4:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005bba:	b2da      	uxtb	r2, r3
 8005bbc:	683b      	ldr	r3, [r7, #0]
 8005bbe:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005bc4:	0d1b      	lsrs	r3, r3, #20
 8005bc6:	b29a      	uxth	r2, r3
 8005bc8:	683b      	ldr	r3, [r7, #0]
 8005bca:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005bd0:	0c1b      	lsrs	r3, r3, #16
 8005bd2:	b2db      	uxtb	r3, r3
 8005bd4:	f003 030f 	and.w	r3, r3, #15
 8005bd8:	b2da      	uxtb	r2, r3
 8005bda:	683b      	ldr	r3, [r7, #0]
 8005bdc:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005be2:	0bdb      	lsrs	r3, r3, #15
 8005be4:	b2db      	uxtb	r3, r3
 8005be6:	f003 0301 	and.w	r3, r3, #1
 8005bea:	b2da      	uxtb	r2, r3
 8005bec:	683b      	ldr	r3, [r7, #0]
 8005bee:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005bf4:	0b9b      	lsrs	r3, r3, #14
 8005bf6:	b2db      	uxtb	r3, r3
 8005bf8:	f003 0301 	and.w	r3, r3, #1
 8005bfc:	b2da      	uxtb	r2, r3
 8005bfe:	683b      	ldr	r3, [r7, #0]
 8005c00:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005c06:	0b5b      	lsrs	r3, r3, #13
 8005c08:	b2db      	uxtb	r3, r3
 8005c0a:	f003 0301 	and.w	r3, r3, #1
 8005c0e:	b2da      	uxtb	r2, r3
 8005c10:	683b      	ldr	r3, [r7, #0]
 8005c12:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005c18:	0b1b      	lsrs	r3, r3, #12
 8005c1a:	b2db      	uxtb	r3, r3
 8005c1c:	f003 0301 	and.w	r3, r3, #1
 8005c20:	b2da      	uxtb	r2, r3
 8005c22:	683b      	ldr	r3, [r7, #0]
 8005c24:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8005c26:	683b      	ldr	r3, [r7, #0]
 8005c28:	2200      	movs	r2, #0
 8005c2a:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d163      	bne.n	8005cfc <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005c38:	009a      	lsls	r2, r3, #2
 8005c3a:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005c3e:	4013      	ands	r3, r2
 8005c40:	687a      	ldr	r2, [r7, #4]
 8005c42:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8005c44:	0f92      	lsrs	r2, r2, #30
 8005c46:	431a      	orrs	r2, r3
 8005c48:	683b      	ldr	r3, [r7, #0]
 8005c4a:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005c50:	0edb      	lsrs	r3, r3, #27
 8005c52:	b2db      	uxtb	r3, r3
 8005c54:	f003 0307 	and.w	r3, r3, #7
 8005c58:	b2da      	uxtb	r2, r3
 8005c5a:	683b      	ldr	r3, [r7, #0]
 8005c5c:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005c62:	0e1b      	lsrs	r3, r3, #24
 8005c64:	b2db      	uxtb	r3, r3
 8005c66:	f003 0307 	and.w	r3, r3, #7
 8005c6a:	b2da      	uxtb	r2, r3
 8005c6c:	683b      	ldr	r3, [r7, #0]
 8005c6e:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005c74:	0d5b      	lsrs	r3, r3, #21
 8005c76:	b2db      	uxtb	r3, r3
 8005c78:	f003 0307 	and.w	r3, r3, #7
 8005c7c:	b2da      	uxtb	r2, r3
 8005c7e:	683b      	ldr	r3, [r7, #0]
 8005c80:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005c86:	0c9b      	lsrs	r3, r3, #18
 8005c88:	b2db      	uxtb	r3, r3
 8005c8a:	f003 0307 	and.w	r3, r3, #7
 8005c8e:	b2da      	uxtb	r2, r3
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005c98:	0bdb      	lsrs	r3, r3, #15
 8005c9a:	b2db      	uxtb	r3, r3
 8005c9c:	f003 0307 	and.w	r3, r3, #7
 8005ca0:	b2da      	uxtb	r2, r3
 8005ca2:	683b      	ldr	r3, [r7, #0]
 8005ca4:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8005ca6:	683b      	ldr	r3, [r7, #0]
 8005ca8:	691b      	ldr	r3, [r3, #16]
 8005caa:	1c5a      	adds	r2, r3, #1
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8005cb0:	683b      	ldr	r3, [r7, #0]
 8005cb2:	7e1b      	ldrb	r3, [r3, #24]
 8005cb4:	b2db      	uxtb	r3, r3
 8005cb6:	f003 0307 	and.w	r3, r3, #7
 8005cba:	3302      	adds	r3, #2
 8005cbc:	2201      	movs	r2, #1
 8005cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8005cc2:	687a      	ldr	r2, [r7, #4]
 8005cc4:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8005cc6:	fb03 f202 	mul.w	r2, r3, r2
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8005cce:	683b      	ldr	r3, [r7, #0]
 8005cd0:	7a1b      	ldrb	r3, [r3, #8]
 8005cd2:	b2db      	uxtb	r3, r3
 8005cd4:	f003 030f 	and.w	r3, r3, #15
 8005cd8:	2201      	movs	r2, #1
 8005cda:	409a      	lsls	r2, r3
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ce4:	687a      	ldr	r2, [r7, #4]
 8005ce6:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8005ce8:	0a52      	lsrs	r2, r2, #9
 8005cea:	fb03 f202 	mul.w	r2, r3, r2
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005cf8:	661a      	str	r2, [r3, #96]	; 0x60
 8005cfa:	e031      	b.n	8005d60 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d00:	2b01      	cmp	r3, #1
 8005d02:	d11d      	bne.n	8005d40 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005d08:	041b      	lsls	r3, r3, #16
 8005d0a:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005d12:	0c1b      	lsrs	r3, r3, #16
 8005d14:	431a      	orrs	r2, r3
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8005d1a:	683b      	ldr	r3, [r7, #0]
 8005d1c:	691b      	ldr	r3, [r3, #16]
 8005d1e:	3301      	adds	r3, #1
 8005d20:	029a      	lsls	r2, r3, #10
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005d34:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	661a      	str	r2, [r3, #96]	; 0x60
 8005d3e:	e00f      	b.n	8005d60 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	4a58      	ldr	r2, [pc, #352]	; (8005ea8 <HAL_SD_GetCardCSD+0x344>)
 8005d46:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d4c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2201      	movs	r2, #1
 8005d58:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8005d5c:	2301      	movs	r3, #1
 8005d5e:	e09d      	b.n	8005e9c <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005d64:	0b9b      	lsrs	r3, r3, #14
 8005d66:	b2db      	uxtb	r3, r3
 8005d68:	f003 0301 	and.w	r3, r3, #1
 8005d6c:	b2da      	uxtb	r2, r3
 8005d6e:	683b      	ldr	r3, [r7, #0]
 8005d70:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005d76:	09db      	lsrs	r3, r3, #7
 8005d78:	b2db      	uxtb	r3, r3
 8005d7a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005d7e:	b2da      	uxtb	r2, r3
 8005d80:	683b      	ldr	r3, [r7, #0]
 8005d82:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005d88:	b2db      	uxtb	r3, r3
 8005d8a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005d8e:	b2da      	uxtb	r2, r3
 8005d90:	683b      	ldr	r3, [r7, #0]
 8005d92:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d98:	0fdb      	lsrs	r3, r3, #31
 8005d9a:	b2da      	uxtb	r2, r3
 8005d9c:	683b      	ldr	r3, [r7, #0]
 8005d9e:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005da4:	0f5b      	lsrs	r3, r3, #29
 8005da6:	b2db      	uxtb	r3, r3
 8005da8:	f003 0303 	and.w	r3, r3, #3
 8005dac:	b2da      	uxtb	r2, r3
 8005dae:	683b      	ldr	r3, [r7, #0]
 8005db0:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005db6:	0e9b      	lsrs	r3, r3, #26
 8005db8:	b2db      	uxtb	r3, r3
 8005dba:	f003 0307 	and.w	r3, r3, #7
 8005dbe:	b2da      	uxtb	r2, r3
 8005dc0:	683b      	ldr	r3, [r7, #0]
 8005dc2:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005dc8:	0d9b      	lsrs	r3, r3, #22
 8005dca:	b2db      	uxtb	r3, r3
 8005dcc:	f003 030f 	and.w	r3, r3, #15
 8005dd0:	b2da      	uxtb	r2, r3
 8005dd2:	683b      	ldr	r3, [r7, #0]
 8005dd4:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005dda:	0d5b      	lsrs	r3, r3, #21
 8005ddc:	b2db      	uxtb	r3, r3
 8005dde:	f003 0301 	and.w	r3, r3, #1
 8005de2:	b2da      	uxtb	r2, r3
 8005de4:	683b      	ldr	r3, [r7, #0]
 8005de6:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	2200      	movs	r2, #0
 8005dee:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005df6:	0c1b      	lsrs	r3, r3, #16
 8005df8:	b2db      	uxtb	r3, r3
 8005dfa:	f003 0301 	and.w	r3, r3, #1
 8005dfe:	b2da      	uxtb	r2, r3
 8005e00:	683b      	ldr	r3, [r7, #0]
 8005e02:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e0a:	0bdb      	lsrs	r3, r3, #15
 8005e0c:	b2db      	uxtb	r3, r3
 8005e0e:	f003 0301 	and.w	r3, r3, #1
 8005e12:	b2da      	uxtb	r2, r3
 8005e14:	683b      	ldr	r3, [r7, #0]
 8005e16:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e1e:	0b9b      	lsrs	r3, r3, #14
 8005e20:	b2db      	uxtb	r3, r3
 8005e22:	f003 0301 	and.w	r3, r3, #1
 8005e26:	b2da      	uxtb	r2, r3
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e32:	0b5b      	lsrs	r3, r3, #13
 8005e34:	b2db      	uxtb	r3, r3
 8005e36:	f003 0301 	and.w	r3, r3, #1
 8005e3a:	b2da      	uxtb	r2, r3
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e46:	0b1b      	lsrs	r3, r3, #12
 8005e48:	b2db      	uxtb	r3, r3
 8005e4a:	f003 0301 	and.w	r3, r3, #1
 8005e4e:	b2da      	uxtb	r2, r3
 8005e50:	683b      	ldr	r3, [r7, #0]
 8005e52:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e5a:	0a9b      	lsrs	r3, r3, #10
 8005e5c:	b2db      	uxtb	r3, r3
 8005e5e:	f003 0303 	and.w	r3, r3, #3
 8005e62:	b2da      	uxtb	r2, r3
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e6e:	0a1b      	lsrs	r3, r3, #8
 8005e70:	b2db      	uxtb	r3, r3
 8005e72:	f003 0303 	and.w	r3, r3, #3
 8005e76:	b2da      	uxtb	r2, r3
 8005e78:	683b      	ldr	r3, [r7, #0]
 8005e7a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e82:	085b      	lsrs	r3, r3, #1
 8005e84:	b2db      	uxtb	r3, r3
 8005e86:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005e8a:	b2da      	uxtb	r2, r3
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	2201      	movs	r2, #1
 8005e96:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8005e9a:	2300      	movs	r3, #0
}
 8005e9c:	4618      	mov	r0, r3
 8005e9e:	370c      	adds	r7, #12
 8005ea0:	46bd      	mov	sp, r7
 8005ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea6:	4770      	bx	lr
 8005ea8:	004005ff 	.word	0x004005ff

08005eac <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8005eac:	b480      	push	{r7}
 8005eae:	b083      	sub	sp, #12
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
 8005eb4:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005eba:	683b      	ldr	r3, [r7, #0]
 8005ebc:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005eca:	683b      	ldr	r3, [r7, #0]
 8005ecc:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005ed2:	683b      	ldr	r3, [r7, #0]
 8005ed4:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005eda:	683b      	ldr	r3, [r7, #0]
 8005edc:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005ee2:	683b      	ldr	r3, [r7, #0]
 8005ee4:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005eea:	683b      	ldr	r3, [r7, #0]
 8005eec:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8005ef6:	2300      	movs	r3, #0
}
 8005ef8:	4618      	mov	r0, r3
 8005efa:	370c      	adds	r7, #12
 8005efc:	46bd      	mov	sp, r7
 8005efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f02:	4770      	bx	lr

08005f04 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8005f04:	b5b0      	push	{r4, r5, r7, lr}
 8005f06:	b08e      	sub	sp, #56	; 0x38
 8005f08:	af04      	add	r7, sp, #16
 8005f0a:	6078      	str	r0, [r7, #4]
 8005f0c:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8005f0e:	2300      	movs	r3, #0
 8005f10:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2203      	movs	r2, #3
 8005f18:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f20:	2b03      	cmp	r3, #3
 8005f22:	d02e      	beq.n	8005f82 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8005f24:	683b      	ldr	r3, [r7, #0]
 8005f26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f2a:	d106      	bne.n	8005f3a <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f30:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	639a      	str	r2, [r3, #56]	; 0x38
 8005f38:	e029      	b.n	8005f8e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8005f3a:	683b      	ldr	r3, [r7, #0]
 8005f3c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005f40:	d10a      	bne.n	8005f58 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8005f42:	6878      	ldr	r0, [r7, #4]
 8005f44:	f000 fb2a 	bl	800659c <SD_WideBus_Enable>
 8005f48:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005f4e:	6a3b      	ldr	r3, [r7, #32]
 8005f50:	431a      	orrs	r2, r3
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	639a      	str	r2, [r3, #56]	; 0x38
 8005f56:	e01a      	b.n	8005f8e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8005f58:	683b      	ldr	r3, [r7, #0]
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d10a      	bne.n	8005f74 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8005f5e:	6878      	ldr	r0, [r7, #4]
 8005f60:	f000 fb67 	bl	8006632 <SD_WideBus_Disable>
 8005f64:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005f6a:	6a3b      	ldr	r3, [r7, #32]
 8005f6c:	431a      	orrs	r2, r3
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	639a      	str	r2, [r3, #56]	; 0x38
 8005f72:	e00c      	b.n	8005f8e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f78:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	639a      	str	r2, [r3, #56]	; 0x38
 8005f80:	e005      	b.n	8005f8e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f86:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d00b      	beq.n	8005fae <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	4a26      	ldr	r2, [pc, #152]	; (8006034 <HAL_SD_ConfigWideBusOperation+0x130>)
 8005f9c:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	2201      	movs	r2, #1
 8005fa2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 8005fa6:	2301      	movs	r3, #1
 8005fa8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8005fac:	e01f      	b.n	8005fee <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	685b      	ldr	r3, [r3, #4]
 8005fb2:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	689b      	ldr	r3, [r3, #8]
 8005fb8:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	68db      	ldr	r3, [r3, #12]
 8005fbe:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	695b      	ldr	r3, [r3, #20]
 8005fc8:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	699b      	ldr	r3, [r3, #24]
 8005fce:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681d      	ldr	r5, [r3, #0]
 8005fd4:	466c      	mov	r4, sp
 8005fd6:	f107 0314 	add.w	r3, r7, #20
 8005fda:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005fde:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005fe2:	f107 0308 	add.w	r3, r7, #8
 8005fe6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005fe8:	4628      	mov	r0, r5
 8005fea:	f002 ffa1 	bl	8008f30 <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005ff6:	4618      	mov	r0, r3
 8005ff8:	f003 f875 	bl	80090e6 <SDMMC_CmdBlockLength>
 8005ffc:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005ffe:	6a3b      	ldr	r3, [r7, #32]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d00c      	beq.n	800601e <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	4a0a      	ldr	r2, [pc, #40]	; (8006034 <HAL_SD_ConfigWideBusOperation+0x130>)
 800600a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006010:	6a3b      	ldr	r3, [r7, #32]
 8006012:	431a      	orrs	r2, r3
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 8006018:	2301      	movs	r3, #1
 800601a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2201      	movs	r2, #1
 8006022:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 8006026:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800602a:	4618      	mov	r0, r3
 800602c:	3728      	adds	r7, #40	; 0x28
 800602e:	46bd      	mov	sp, r7
 8006030:	bdb0      	pop	{r4, r5, r7, pc}
 8006032:	bf00      	nop
 8006034:	004005ff 	.word	0x004005ff

08006038 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8006038:	b580      	push	{r7, lr}
 800603a:	b086      	sub	sp, #24
 800603c:	af00      	add	r7, sp, #0
 800603e:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8006040:	2300      	movs	r3, #0
 8006042:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8006044:	f107 030c 	add.w	r3, r7, #12
 8006048:	4619      	mov	r1, r3
 800604a:	6878      	ldr	r0, [r7, #4]
 800604c:	f000 fa7e 	bl	800654c <SD_SendStatus>
 8006050:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006052:	697b      	ldr	r3, [r7, #20]
 8006054:	2b00      	cmp	r3, #0
 8006056:	d005      	beq.n	8006064 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800605c:	697b      	ldr	r3, [r7, #20]
 800605e:	431a      	orrs	r2, r3
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	0a5b      	lsrs	r3, r3, #9
 8006068:	f003 030f 	and.w	r3, r3, #15
 800606c:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800606e:	693b      	ldr	r3, [r7, #16]
}
 8006070:	4618      	mov	r0, r3
 8006072:	3718      	adds	r7, #24
 8006074:	46bd      	mov	sp, r7
 8006076:	bd80      	pop	{r7, pc}

08006078 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006078:	b480      	push	{r7}
 800607a:	b085      	sub	sp, #20
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006084:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006094:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8006096:	bf00      	nop
 8006098:	3714      	adds	r7, #20
 800609a:	46bd      	mov	sp, r7
 800609c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a0:	4770      	bx	lr

080060a2 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80060a2:	b580      	push	{r7, lr}
 80060a4:	b084      	sub	sp, #16
 80060a6:	af00      	add	r7, sp, #0
 80060a8:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060ae:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060b4:	2b82      	cmp	r3, #130	; 0x82
 80060b6:	d111      	bne.n	80060dc <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	4618      	mov	r0, r3
 80060be:	f003 f8bd 	bl	800923c <SDMMC_CmdStopTransfer>
 80060c2:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 80060c4:	68bb      	ldr	r3, [r7, #8]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d008      	beq.n	80060dc <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80060ce:	68bb      	ldr	r3, [r7, #8]
 80060d0:	431a      	orrs	r2, r3
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 80060d6:	68f8      	ldr	r0, [r7, #12]
 80060d8:	f7ff fd3a 	bl	8005b50 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	f022 0208 	bic.w	r2, r2, #8
 80060ea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f240 523a 	movw	r2, #1338	; 0x53a
 80060f4:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	2201      	movs	r2, #1
 80060fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	2200      	movs	r2, #0
 8006102:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8006104:	68f8      	ldr	r0, [r7, #12]
 8006106:	f003 fd2d 	bl	8009b64 <HAL_SD_RxCpltCallback>
#endif
}
 800610a:	bf00      	nop
 800610c:	3710      	adds	r7, #16
 800610e:	46bd      	mov	sp, r7
 8006110:	bd80      	pop	{r7, pc}
	...

08006114 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8006114:	b580      	push	{r7, lr}
 8006116:	b086      	sub	sp, #24
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006120:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8006122:	6878      	ldr	r0, [r7, #4]
 8006124:	f7fe f868 	bl	80041f8 <HAL_DMA_GetError>
 8006128:	4603      	mov	r3, r0
 800612a:	2b02      	cmp	r3, #2
 800612c:	d03e      	beq.n	80061ac <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800612e:	697b      	ldr	r3, [r7, #20]
 8006130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006132:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006134:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8006136:	697b      	ldr	r3, [r7, #20]
 8006138:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800613a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800613c:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800613e:	693b      	ldr	r3, [r7, #16]
 8006140:	2b01      	cmp	r3, #1
 8006142:	d002      	beq.n	800614a <SD_DMAError+0x36>
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	2b01      	cmp	r3, #1
 8006148:	d12d      	bne.n	80061a6 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800614a:	697b      	ldr	r3, [r7, #20]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	4a19      	ldr	r2, [pc, #100]	; (80061b4 <SD_DMAError+0xa0>)
 8006150:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8006152:	697b      	ldr	r3, [r7, #20]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006158:	697b      	ldr	r3, [r7, #20]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8006160:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8006162:	697b      	ldr	r3, [r7, #20]
 8006164:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006166:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800616a:	697b      	ldr	r3, [r7, #20]
 800616c:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800616e:	6978      	ldr	r0, [r7, #20]
 8006170:	f7ff ff62 	bl	8006038 <HAL_SD_GetCardState>
 8006174:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8006176:	68bb      	ldr	r3, [r7, #8]
 8006178:	2b06      	cmp	r3, #6
 800617a:	d002      	beq.n	8006182 <SD_DMAError+0x6e>
 800617c:	68bb      	ldr	r3, [r7, #8]
 800617e:	2b05      	cmp	r3, #5
 8006180:	d10a      	bne.n	8006198 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8006182:	697b      	ldr	r3, [r7, #20]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	4618      	mov	r0, r3
 8006188:	f003 f858 	bl	800923c <SDMMC_CmdStopTransfer>
 800618c:	4602      	mov	r2, r0
 800618e:	697b      	ldr	r3, [r7, #20]
 8006190:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006192:	431a      	orrs	r2, r3
 8006194:	697b      	ldr	r3, [r7, #20]
 8006196:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8006198:	697b      	ldr	r3, [r7, #20]
 800619a:	2201      	movs	r2, #1
 800619c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80061a0:	697b      	ldr	r3, [r7, #20]
 80061a2:	2200      	movs	r2, #0
 80061a4:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 80061a6:	6978      	ldr	r0, [r7, #20]
 80061a8:	f7ff fcd2 	bl	8005b50 <HAL_SD_ErrorCallback>
#endif
  }
}
 80061ac:	bf00      	nop
 80061ae:	3718      	adds	r7, #24
 80061b0:	46bd      	mov	sp, r7
 80061b2:	bd80      	pop	{r7, pc}
 80061b4:	004005ff 	.word	0x004005ff

080061b8 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 80061b8:	b580      	push	{r7, lr}
 80061ba:	b084      	sub	sp, #16
 80061bc:	af00      	add	r7, sp, #0
 80061be:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061c4:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	f240 523a 	movw	r2, #1338	; 0x53a
 80061ce:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 80061d0:	68f8      	ldr	r0, [r7, #12]
 80061d2:	f7ff ff31 	bl	8006038 <HAL_SD_GetCardState>
 80061d6:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	2201      	movs	r2, #1
 80061dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	2200      	movs	r2, #0
 80061e4:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80061e6:	68bb      	ldr	r3, [r7, #8]
 80061e8:	2b06      	cmp	r3, #6
 80061ea:	d002      	beq.n	80061f2 <SD_DMATxAbort+0x3a>
 80061ec:	68bb      	ldr	r3, [r7, #8]
 80061ee:	2b05      	cmp	r3, #5
 80061f0:	d10a      	bne.n	8006208 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	4618      	mov	r0, r3
 80061f8:	f003 f820 	bl	800923c <SDMMC_CmdStopTransfer>
 80061fc:	4602      	mov	r2, r0
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006202:	431a      	orrs	r2, r3
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800620c:	2b00      	cmp	r3, #0
 800620e:	d103      	bne.n	8006218 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8006210:	68f8      	ldr	r0, [r7, #12]
 8006212:	f003 fc93 	bl	8009b3c <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8006216:	e002      	b.n	800621e <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8006218:	68f8      	ldr	r0, [r7, #12]
 800621a:	f7ff fc99 	bl	8005b50 <HAL_SD_ErrorCallback>
}
 800621e:	bf00      	nop
 8006220:	3710      	adds	r7, #16
 8006222:	46bd      	mov	sp, r7
 8006224:	bd80      	pop	{r7, pc}

08006226 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8006226:	b580      	push	{r7, lr}
 8006228:	b084      	sub	sp, #16
 800622a:	af00      	add	r7, sp, #0
 800622c:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006232:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	f240 523a 	movw	r2, #1338	; 0x53a
 800623c:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800623e:	68f8      	ldr	r0, [r7, #12]
 8006240:	f7ff fefa 	bl	8006038 <HAL_SD_GetCardState>
 8006244:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	2201      	movs	r2, #1
 800624a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	2200      	movs	r2, #0
 8006252:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8006254:	68bb      	ldr	r3, [r7, #8]
 8006256:	2b06      	cmp	r3, #6
 8006258:	d002      	beq.n	8006260 <SD_DMARxAbort+0x3a>
 800625a:	68bb      	ldr	r3, [r7, #8]
 800625c:	2b05      	cmp	r3, #5
 800625e:	d10a      	bne.n	8006276 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	4618      	mov	r0, r3
 8006266:	f002 ffe9 	bl	800923c <SDMMC_CmdStopTransfer>
 800626a:	4602      	mov	r2, r0
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006270:	431a      	orrs	r2, r3
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800627a:	2b00      	cmp	r3, #0
 800627c:	d103      	bne.n	8006286 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800627e:	68f8      	ldr	r0, [r7, #12]
 8006280:	f003 fc5c 	bl	8009b3c <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8006284:	e002      	b.n	800628c <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8006286:	68f8      	ldr	r0, [r7, #12]
 8006288:	f7ff fc62 	bl	8005b50 <HAL_SD_ErrorCallback>
}
 800628c:	bf00      	nop
 800628e:	3710      	adds	r7, #16
 8006290:	46bd      	mov	sp, r7
 8006292:	bd80      	pop	{r7, pc}

08006294 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8006294:	b5b0      	push	{r4, r5, r7, lr}
 8006296:	b094      	sub	sp, #80	; 0x50
 8006298:	af04      	add	r7, sp, #16
 800629a:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800629c:	2301      	movs	r3, #1
 800629e:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	4618      	mov	r0, r3
 80062a6:	f002 fe9a 	bl	8008fde <SDIO_GetPowerState>
 80062aa:	4603      	mov	r3, r0
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d102      	bne.n	80062b6 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80062b0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80062b4:	e0b8      	b.n	8006428 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062ba:	2b03      	cmp	r3, #3
 80062bc:	d02f      	beq.n	800631e <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	4618      	mov	r0, r3
 80062c4:	f003 f8c4 	bl	8009450 <SDMMC_CmdSendCID>
 80062c8:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80062ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d001      	beq.n	80062d4 <SD_InitCard+0x40>
    {
      return errorstate;
 80062d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062d2:	e0a9      	b.n	8006428 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	2100      	movs	r1, #0
 80062da:	4618      	mov	r0, r3
 80062dc:	f002 fec4 	bl	8009068 <SDIO_GetResponse>
 80062e0:	4602      	mov	r2, r0
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	2104      	movs	r1, #4
 80062ec:	4618      	mov	r0, r3
 80062ee:	f002 febb 	bl	8009068 <SDIO_GetResponse>
 80062f2:	4602      	mov	r2, r0
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	2108      	movs	r1, #8
 80062fe:	4618      	mov	r0, r3
 8006300:	f002 feb2 	bl	8009068 <SDIO_GetResponse>
 8006304:	4602      	mov	r2, r0
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	210c      	movs	r1, #12
 8006310:	4618      	mov	r0, r3
 8006312:	f002 fea9 	bl	8009068 <SDIO_GetResponse>
 8006316:	4602      	mov	r2, r0
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006322:	2b03      	cmp	r3, #3
 8006324:	d00d      	beq.n	8006342 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f107 020e 	add.w	r2, r7, #14
 800632e:	4611      	mov	r1, r2
 8006330:	4618      	mov	r0, r3
 8006332:	f003 f8ca 	bl	80094ca <SDMMC_CmdSetRelAdd>
 8006336:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8006338:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800633a:	2b00      	cmp	r3, #0
 800633c:	d001      	beq.n	8006342 <SD_InitCard+0xae>
    {
      return errorstate;
 800633e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006340:	e072      	b.n	8006428 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006346:	2b03      	cmp	r3, #3
 8006348:	d036      	beq.n	80063b8 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800634a:	89fb      	ldrh	r3, [r7, #14]
 800634c:	461a      	mov	r2, r3
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681a      	ldr	r2, [r3, #0]
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800635a:	041b      	lsls	r3, r3, #16
 800635c:	4619      	mov	r1, r3
 800635e:	4610      	mov	r0, r2
 8006360:	f003 f894 	bl	800948c <SDMMC_CmdSendCSD>
 8006364:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8006366:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006368:	2b00      	cmp	r3, #0
 800636a:	d001      	beq.n	8006370 <SD_InitCard+0xdc>
    {
      return errorstate;
 800636c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800636e:	e05b      	b.n	8006428 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	2100      	movs	r1, #0
 8006376:	4618      	mov	r0, r3
 8006378:	f002 fe76 	bl	8009068 <SDIO_GetResponse>
 800637c:	4602      	mov	r2, r0
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	2104      	movs	r1, #4
 8006388:	4618      	mov	r0, r3
 800638a:	f002 fe6d 	bl	8009068 <SDIO_GetResponse>
 800638e:	4602      	mov	r2, r0
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	2108      	movs	r1, #8
 800639a:	4618      	mov	r0, r3
 800639c:	f002 fe64 	bl	8009068 <SDIO_GetResponse>
 80063a0:	4602      	mov	r2, r0
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	210c      	movs	r1, #12
 80063ac:	4618      	mov	r0, r3
 80063ae:	f002 fe5b 	bl	8009068 <SDIO_GetResponse>
 80063b2:	4602      	mov	r2, r0
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	2104      	movs	r1, #4
 80063be:	4618      	mov	r0, r3
 80063c0:	f002 fe52 	bl	8009068 <SDIO_GetResponse>
 80063c4:	4603      	mov	r3, r0
 80063c6:	0d1a      	lsrs	r2, r3, #20
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 80063cc:	f107 0310 	add.w	r3, r7, #16
 80063d0:	4619      	mov	r1, r3
 80063d2:	6878      	ldr	r0, [r7, #4]
 80063d4:	f7ff fbc6 	bl	8005b64 <HAL_SD_GetCardCSD>
 80063d8:	4603      	mov	r3, r0
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d002      	beq.n	80063e4 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80063de:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80063e2:	e021      	b.n	8006428 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	6819      	ldr	r1, [r3, #0]
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80063ec:	041b      	lsls	r3, r3, #16
 80063ee:	2200      	movs	r2, #0
 80063f0:	461c      	mov	r4, r3
 80063f2:	4615      	mov	r5, r2
 80063f4:	4622      	mov	r2, r4
 80063f6:	462b      	mov	r3, r5
 80063f8:	4608      	mov	r0, r1
 80063fa:	f002 ff41 	bl	8009280 <SDMMC_CmdSelDesel>
 80063fe:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8006400:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006402:	2b00      	cmp	r3, #0
 8006404:	d001      	beq.n	800640a <SD_InitCard+0x176>
  {
    return errorstate;
 8006406:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006408:	e00e      	b.n	8006428 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681d      	ldr	r5, [r3, #0]
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	466c      	mov	r4, sp
 8006412:	f103 0210 	add.w	r2, r3, #16
 8006416:	ca07      	ldmia	r2, {r0, r1, r2}
 8006418:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800641c:	3304      	adds	r3, #4
 800641e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006420:	4628      	mov	r0, r5
 8006422:	f002 fd85 	bl	8008f30 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8006426:	2300      	movs	r3, #0
}
 8006428:	4618      	mov	r0, r3
 800642a:	3740      	adds	r7, #64	; 0x40
 800642c:	46bd      	mov	sp, r7
 800642e:	bdb0      	pop	{r4, r5, r7, pc}

08006430 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8006430:	b580      	push	{r7, lr}
 8006432:	b086      	sub	sp, #24
 8006434:	af00      	add	r7, sp, #0
 8006436:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006438:	2300      	movs	r3, #0
 800643a:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800643c:	2300      	movs	r3, #0
 800643e:	617b      	str	r3, [r7, #20]
 8006440:	2300      	movs	r3, #0
 8006442:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	4618      	mov	r0, r3
 800644a:	f002 ff3c 	bl	80092c6 <SDMMC_CmdGoIdleState>
 800644e:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	2b00      	cmp	r3, #0
 8006454:	d001      	beq.n	800645a <SD_PowerON+0x2a>
  {
    return errorstate;
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	e072      	b.n	8006540 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	4618      	mov	r0, r3
 8006460:	f002 ff4f 	bl	8009302 <SDMMC_CmdOperCond>
 8006464:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	2b00      	cmp	r3, #0
 800646a:	d00d      	beq.n	8006488 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2200      	movs	r2, #0
 8006470:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	4618      	mov	r0, r3
 8006478:	f002 ff25 	bl	80092c6 <SDMMC_CmdGoIdleState>
 800647c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	2b00      	cmp	r3, #0
 8006482:	d004      	beq.n	800648e <SD_PowerON+0x5e>
    {
      return errorstate;
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	e05b      	b.n	8006540 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2201      	movs	r2, #1
 800648c:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006492:	2b01      	cmp	r3, #1
 8006494:	d137      	bne.n	8006506 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	2100      	movs	r1, #0
 800649c:	4618      	mov	r0, r3
 800649e:	f002 ff4f 	bl	8009340 <SDMMC_CmdAppCommand>
 80064a2:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d02d      	beq.n	8006506 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80064aa:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80064ae:	e047      	b.n	8006540 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	2100      	movs	r1, #0
 80064b6:	4618      	mov	r0, r3
 80064b8:	f002 ff42 	bl	8009340 <SDMMC_CmdAppCommand>
 80064bc:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d001      	beq.n	80064c8 <SD_PowerON+0x98>
    {
      return errorstate;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	e03b      	b.n	8006540 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	491e      	ldr	r1, [pc, #120]	; (8006548 <SD_PowerON+0x118>)
 80064ce:	4618      	mov	r0, r3
 80064d0:	f002 ff58 	bl	8009384 <SDMMC_CmdAppOperCommand>
 80064d4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d002      	beq.n	80064e2 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80064dc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80064e0:	e02e      	b.n	8006540 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	2100      	movs	r1, #0
 80064e8:	4618      	mov	r0, r3
 80064ea:	f002 fdbd 	bl	8009068 <SDIO_GetResponse>
 80064ee:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 80064f0:	697b      	ldr	r3, [r7, #20]
 80064f2:	0fdb      	lsrs	r3, r3, #31
 80064f4:	2b01      	cmp	r3, #1
 80064f6:	d101      	bne.n	80064fc <SD_PowerON+0xcc>
 80064f8:	2301      	movs	r3, #1
 80064fa:	e000      	b.n	80064fe <SD_PowerON+0xce>
 80064fc:	2300      	movs	r3, #0
 80064fe:	613b      	str	r3, [r7, #16]

    count++;
 8006500:	68bb      	ldr	r3, [r7, #8]
 8006502:	3301      	adds	r3, #1
 8006504:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8006506:	68bb      	ldr	r3, [r7, #8]
 8006508:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800650c:	4293      	cmp	r3, r2
 800650e:	d802      	bhi.n	8006516 <SD_PowerON+0xe6>
 8006510:	693b      	ldr	r3, [r7, #16]
 8006512:	2b00      	cmp	r3, #0
 8006514:	d0cc      	beq.n	80064b0 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8006516:	68bb      	ldr	r3, [r7, #8]
 8006518:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800651c:	4293      	cmp	r3, r2
 800651e:	d902      	bls.n	8006526 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8006520:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006524:	e00c      	b.n	8006540 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8006526:	697b      	ldr	r3, [r7, #20]
 8006528:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800652c:	2b00      	cmp	r3, #0
 800652e:	d003      	beq.n	8006538 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2201      	movs	r2, #1
 8006534:	645a      	str	r2, [r3, #68]	; 0x44
 8006536:	e002      	b.n	800653e <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2200      	movs	r2, #0
 800653c:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 800653e:	2300      	movs	r3, #0
}
 8006540:	4618      	mov	r0, r3
 8006542:	3718      	adds	r7, #24
 8006544:	46bd      	mov	sp, r7
 8006546:	bd80      	pop	{r7, pc}
 8006548:	c1100000 	.word	0xc1100000

0800654c <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800654c:	b580      	push	{r7, lr}
 800654e:	b084      	sub	sp, #16
 8006550:	af00      	add	r7, sp, #0
 8006552:	6078      	str	r0, [r7, #4]
 8006554:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8006556:	683b      	ldr	r3, [r7, #0]
 8006558:	2b00      	cmp	r3, #0
 800655a:	d102      	bne.n	8006562 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800655c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006560:	e018      	b.n	8006594 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681a      	ldr	r2, [r3, #0]
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800656a:	041b      	lsls	r3, r3, #16
 800656c:	4619      	mov	r1, r3
 800656e:	4610      	mov	r0, r2
 8006570:	f002 ffcc 	bl	800950c <SDMMC_CmdSendStatus>
 8006574:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	2b00      	cmp	r3, #0
 800657a:	d001      	beq.n	8006580 <SD_SendStatus+0x34>
  {
    return errorstate;
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	e009      	b.n	8006594 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	2100      	movs	r1, #0
 8006586:	4618      	mov	r0, r3
 8006588:	f002 fd6e 	bl	8009068 <SDIO_GetResponse>
 800658c:	4602      	mov	r2, r0
 800658e:	683b      	ldr	r3, [r7, #0]
 8006590:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8006592:	2300      	movs	r3, #0
}
 8006594:	4618      	mov	r0, r3
 8006596:	3710      	adds	r7, #16
 8006598:	46bd      	mov	sp, r7
 800659a:	bd80      	pop	{r7, pc}

0800659c <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800659c:	b580      	push	{r7, lr}
 800659e:	b086      	sub	sp, #24
 80065a0:	af00      	add	r7, sp, #0
 80065a2:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 80065a4:	2300      	movs	r3, #0
 80065a6:	60fb      	str	r3, [r7, #12]
 80065a8:	2300      	movs	r3, #0
 80065aa:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	2100      	movs	r1, #0
 80065b2:	4618      	mov	r0, r3
 80065b4:	f002 fd58 	bl	8009068 <SDIO_GetResponse>
 80065b8:	4603      	mov	r3, r0
 80065ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80065be:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80065c2:	d102      	bne.n	80065ca <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80065c4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80065c8:	e02f      	b.n	800662a <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80065ca:	f107 030c 	add.w	r3, r7, #12
 80065ce:	4619      	mov	r1, r3
 80065d0:	6878      	ldr	r0, [r7, #4]
 80065d2:	f000 f879 	bl	80066c8 <SD_FindSCR>
 80065d6:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80065d8:	697b      	ldr	r3, [r7, #20]
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d001      	beq.n	80065e2 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 80065de:	697b      	ldr	r3, [r7, #20]
 80065e0:	e023      	b.n	800662a <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80065e2:	693b      	ldr	r3, [r7, #16]
 80065e4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d01c      	beq.n	8006626 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681a      	ldr	r2, [r3, #0]
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80065f4:	041b      	lsls	r3, r3, #16
 80065f6:	4619      	mov	r1, r3
 80065f8:	4610      	mov	r0, r2
 80065fa:	f002 fea1 	bl	8009340 <SDMMC_CmdAppCommand>
 80065fe:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006600:	697b      	ldr	r3, [r7, #20]
 8006602:	2b00      	cmp	r3, #0
 8006604:	d001      	beq.n	800660a <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8006606:	697b      	ldr	r3, [r7, #20]
 8006608:	e00f      	b.n	800662a <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	2102      	movs	r1, #2
 8006610:	4618      	mov	r0, r3
 8006612:	f002 feda 	bl	80093ca <SDMMC_CmdBusWidth>
 8006616:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006618:	697b      	ldr	r3, [r7, #20]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d001      	beq.n	8006622 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800661e:	697b      	ldr	r3, [r7, #20]
 8006620:	e003      	b.n	800662a <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8006622:	2300      	movs	r3, #0
 8006624:	e001      	b.n	800662a <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8006626:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800662a:	4618      	mov	r0, r3
 800662c:	3718      	adds	r7, #24
 800662e:	46bd      	mov	sp, r7
 8006630:	bd80      	pop	{r7, pc}

08006632 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8006632:	b580      	push	{r7, lr}
 8006634:	b086      	sub	sp, #24
 8006636:	af00      	add	r7, sp, #0
 8006638:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800663a:	2300      	movs	r3, #0
 800663c:	60fb      	str	r3, [r7, #12]
 800663e:	2300      	movs	r3, #0
 8006640:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	2100      	movs	r1, #0
 8006648:	4618      	mov	r0, r3
 800664a:	f002 fd0d 	bl	8009068 <SDIO_GetResponse>
 800664e:	4603      	mov	r3, r0
 8006650:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006654:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006658:	d102      	bne.n	8006660 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800665a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800665e:	e02f      	b.n	80066c0 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8006660:	f107 030c 	add.w	r3, r7, #12
 8006664:	4619      	mov	r1, r3
 8006666:	6878      	ldr	r0, [r7, #4]
 8006668:	f000 f82e 	bl	80066c8 <SD_FindSCR>
 800666c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800666e:	697b      	ldr	r3, [r7, #20]
 8006670:	2b00      	cmp	r3, #0
 8006672:	d001      	beq.n	8006678 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8006674:	697b      	ldr	r3, [r7, #20]
 8006676:	e023      	b.n	80066c0 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8006678:	693b      	ldr	r3, [r7, #16]
 800667a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800667e:	2b00      	cmp	r3, #0
 8006680:	d01c      	beq.n	80066bc <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681a      	ldr	r2, [r3, #0]
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800668a:	041b      	lsls	r3, r3, #16
 800668c:	4619      	mov	r1, r3
 800668e:	4610      	mov	r0, r2
 8006690:	f002 fe56 	bl	8009340 <SDMMC_CmdAppCommand>
 8006694:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006696:	697b      	ldr	r3, [r7, #20]
 8006698:	2b00      	cmp	r3, #0
 800669a:	d001      	beq.n	80066a0 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800669c:	697b      	ldr	r3, [r7, #20]
 800669e:	e00f      	b.n	80066c0 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	2100      	movs	r1, #0
 80066a6:	4618      	mov	r0, r3
 80066a8:	f002 fe8f 	bl	80093ca <SDMMC_CmdBusWidth>
 80066ac:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80066ae:	697b      	ldr	r3, [r7, #20]
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d001      	beq.n	80066b8 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 80066b4:	697b      	ldr	r3, [r7, #20]
 80066b6:	e003      	b.n	80066c0 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80066b8:	2300      	movs	r3, #0
 80066ba:	e001      	b.n	80066c0 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80066bc:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 80066c0:	4618      	mov	r0, r3
 80066c2:	3718      	adds	r7, #24
 80066c4:	46bd      	mov	sp, r7
 80066c6:	bd80      	pop	{r7, pc}

080066c8 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 80066c8:	b590      	push	{r4, r7, lr}
 80066ca:	b08f      	sub	sp, #60	; 0x3c
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	6078      	str	r0, [r7, #4]
 80066d0:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80066d2:	f7fc fecb 	bl	800346c <HAL_GetTick>
 80066d6:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 80066d8:	2300      	movs	r3, #0
 80066da:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 80066dc:	2300      	movs	r3, #0
 80066de:	60bb      	str	r3, [r7, #8]
 80066e0:	2300      	movs	r3, #0
 80066e2:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 80066e4:	683b      	ldr	r3, [r7, #0]
 80066e6:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	2108      	movs	r1, #8
 80066ee:	4618      	mov	r0, r3
 80066f0:	f002 fcf9 	bl	80090e6 <SDMMC_CmdBlockLength>
 80066f4:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80066f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d001      	beq.n	8006700 <SD_FindSCR+0x38>
  {
    return errorstate;
 80066fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066fe:	e0b2      	b.n	8006866 <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681a      	ldr	r2, [r3, #0]
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006708:	041b      	lsls	r3, r3, #16
 800670a:	4619      	mov	r1, r3
 800670c:	4610      	mov	r0, r2
 800670e:	f002 fe17 	bl	8009340 <SDMMC_CmdAppCommand>
 8006712:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8006714:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006716:	2b00      	cmp	r3, #0
 8006718:	d001      	beq.n	800671e <SD_FindSCR+0x56>
  {
    return errorstate;
 800671a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800671c:	e0a3      	b.n	8006866 <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800671e:	f04f 33ff 	mov.w	r3, #4294967295
 8006722:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8006724:	2308      	movs	r3, #8
 8006726:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8006728:	2330      	movs	r3, #48	; 0x30
 800672a:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800672c:	2302      	movs	r3, #2
 800672e:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8006730:	2300      	movs	r3, #0
 8006732:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8006734:	2301      	movs	r3, #1
 8006736:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	f107 0210 	add.w	r2, r7, #16
 8006740:	4611      	mov	r1, r2
 8006742:	4618      	mov	r0, r3
 8006744:	f002 fca3 	bl	800908e <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	4618      	mov	r0, r3
 800674e:	f002 fe5e 	bl	800940e <SDMMC_CmdSendSCR>
 8006752:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8006754:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006756:	2b00      	cmp	r3, #0
 8006758:	d02a      	beq.n	80067b0 <SD_FindSCR+0xe8>
  {
    return errorstate;
 800675a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800675c:	e083      	b.n	8006866 <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006764:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006768:	2b00      	cmp	r3, #0
 800676a:	d00f      	beq.n	800678c <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	6819      	ldr	r1, [r3, #0]
 8006770:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006772:	009b      	lsls	r3, r3, #2
 8006774:	f107 0208 	add.w	r2, r7, #8
 8006778:	18d4      	adds	r4, r2, r3
 800677a:	4608      	mov	r0, r1
 800677c:	f002 fc03 	bl	8008f86 <SDIO_ReadFIFO>
 8006780:	4603      	mov	r3, r0
 8006782:	6023      	str	r3, [r4, #0]
      index++;
 8006784:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006786:	3301      	adds	r3, #1
 8006788:	637b      	str	r3, [r7, #52]	; 0x34
 800678a:	e006      	b.n	800679a <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006792:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006796:	2b00      	cmp	r3, #0
 8006798:	d012      	beq.n	80067c0 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800679a:	f7fc fe67 	bl	800346c <HAL_GetTick>
 800679e:	4602      	mov	r2, r0
 80067a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067a2:	1ad3      	subs	r3, r2, r3
 80067a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067a8:	d102      	bne.n	80067b0 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 80067aa:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80067ae:	e05a      	b.n	8006866 <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067b6:	f003 032a 	and.w	r3, r3, #42	; 0x2a
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d0cf      	beq.n	800675e <SD_FindSCR+0x96>
 80067be:	e000      	b.n	80067c2 <SD_FindSCR+0xfa>
      break;
 80067c0:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067c8:	f003 0308 	and.w	r3, r3, #8
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d005      	beq.n	80067dc <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	2208      	movs	r2, #8
 80067d6:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 80067d8:	2308      	movs	r3, #8
 80067da:	e044      	b.n	8006866 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067e2:	f003 0302 	and.w	r3, r3, #2
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d005      	beq.n	80067f6 <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	2202      	movs	r2, #2
 80067f0:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 80067f2:	2302      	movs	r3, #2
 80067f4:	e037      	b.n	8006866 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067fc:	f003 0320 	and.w	r3, r3, #32
 8006800:	2b00      	cmp	r3, #0
 8006802:	d005      	beq.n	8006810 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	2220      	movs	r2, #32
 800680a:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800680c:	2320      	movs	r3, #32
 800680e:	e02a      	b.n	8006866 <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f240 523a 	movw	r2, #1338	; 0x53a
 8006818:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	061a      	lsls	r2, r3, #24
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	021b      	lsls	r3, r3, #8
 8006822:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006826:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	0a1b      	lsrs	r3, r3, #8
 800682c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8006830:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	0e1b      	lsrs	r3, r3, #24
 8006836:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8006838:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800683a:	601a      	str	r2, [r3, #0]
    scr++;
 800683c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800683e:	3304      	adds	r3, #4
 8006840:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8006842:	68bb      	ldr	r3, [r7, #8]
 8006844:	061a      	lsls	r2, r3, #24
 8006846:	68bb      	ldr	r3, [r7, #8]
 8006848:	021b      	lsls	r3, r3, #8
 800684a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800684e:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8006850:	68bb      	ldr	r3, [r7, #8]
 8006852:	0a1b      	lsrs	r3, r3, #8
 8006854:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8006858:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800685a:	68bb      	ldr	r3, [r7, #8]
 800685c:	0e1b      	lsrs	r3, r3, #24
 800685e:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8006860:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006862:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8006864:	2300      	movs	r3, #0
}
 8006866:	4618      	mov	r0, r3
 8006868:	373c      	adds	r7, #60	; 0x3c
 800686a:	46bd      	mov	sp, r7
 800686c:	bd90      	pop	{r4, r7, pc}

0800686e <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800686e:	b580      	push	{r7, lr}
 8006870:	b086      	sub	sp, #24
 8006872:	af00      	add	r7, sp, #0
 8006874:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800687a:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006880:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8006882:	693b      	ldr	r3, [r7, #16]
 8006884:	2b00      	cmp	r3, #0
 8006886:	d03f      	beq.n	8006908 <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8006888:	2300      	movs	r3, #0
 800688a:	617b      	str	r3, [r7, #20]
 800688c:	e033      	b.n	80068f6 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	4618      	mov	r0, r3
 8006894:	f002 fb77 	bl	8008f86 <SDIO_ReadFIFO>
 8006898:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 800689a:	68bb      	ldr	r3, [r7, #8]
 800689c:	b2da      	uxtb	r2, r3
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	701a      	strb	r2, [r3, #0]
      tmp++;
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	3301      	adds	r3, #1
 80068a6:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80068a8:	693b      	ldr	r3, [r7, #16]
 80068aa:	3b01      	subs	r3, #1
 80068ac:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 80068ae:	68bb      	ldr	r3, [r7, #8]
 80068b0:	0a1b      	lsrs	r3, r3, #8
 80068b2:	b2da      	uxtb	r2, r3
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	701a      	strb	r2, [r3, #0]
      tmp++;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	3301      	adds	r3, #1
 80068bc:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80068be:	693b      	ldr	r3, [r7, #16]
 80068c0:	3b01      	subs	r3, #1
 80068c2:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 80068c4:	68bb      	ldr	r3, [r7, #8]
 80068c6:	0c1b      	lsrs	r3, r3, #16
 80068c8:	b2da      	uxtb	r2, r3
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	701a      	strb	r2, [r3, #0]
      tmp++;
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	3301      	adds	r3, #1
 80068d2:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80068d4:	693b      	ldr	r3, [r7, #16]
 80068d6:	3b01      	subs	r3, #1
 80068d8:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 80068da:	68bb      	ldr	r3, [r7, #8]
 80068dc:	0e1b      	lsrs	r3, r3, #24
 80068de:	b2da      	uxtb	r2, r3
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	701a      	strb	r2, [r3, #0]
      tmp++;
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	3301      	adds	r3, #1
 80068e8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80068ea:	693b      	ldr	r3, [r7, #16]
 80068ec:	3b01      	subs	r3, #1
 80068ee:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 80068f0:	697b      	ldr	r3, [r7, #20]
 80068f2:	3301      	adds	r3, #1
 80068f4:	617b      	str	r3, [r7, #20]
 80068f6:	697b      	ldr	r3, [r7, #20]
 80068f8:	2b07      	cmp	r3, #7
 80068fa:	d9c8      	bls.n	800688e <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	68fa      	ldr	r2, [r7, #12]
 8006900:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	693a      	ldr	r2, [r7, #16]
 8006906:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8006908:	bf00      	nop
 800690a:	3718      	adds	r7, #24
 800690c:	46bd      	mov	sp, r7
 800690e:	bd80      	pop	{r7, pc}

08006910 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8006910:	b580      	push	{r7, lr}
 8006912:	b086      	sub	sp, #24
 8006914:	af00      	add	r7, sp, #0
 8006916:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	6a1b      	ldr	r3, [r3, #32]
 800691c:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006922:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8006924:	693b      	ldr	r3, [r7, #16]
 8006926:	2b00      	cmp	r3, #0
 8006928:	d043      	beq.n	80069b2 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 800692a:	2300      	movs	r3, #0
 800692c:	617b      	str	r3, [r7, #20]
 800692e:	e037      	b.n	80069a0 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	781b      	ldrb	r3, [r3, #0]
 8006934:	60bb      	str	r3, [r7, #8]
      tmp++;
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	3301      	adds	r3, #1
 800693a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800693c:	693b      	ldr	r3, [r7, #16]
 800693e:	3b01      	subs	r3, #1
 8006940:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	781b      	ldrb	r3, [r3, #0]
 8006946:	021a      	lsls	r2, r3, #8
 8006948:	68bb      	ldr	r3, [r7, #8]
 800694a:	4313      	orrs	r3, r2
 800694c:	60bb      	str	r3, [r7, #8]
      tmp++;
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	3301      	adds	r3, #1
 8006952:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006954:	693b      	ldr	r3, [r7, #16]
 8006956:	3b01      	subs	r3, #1
 8006958:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	781b      	ldrb	r3, [r3, #0]
 800695e:	041a      	lsls	r2, r3, #16
 8006960:	68bb      	ldr	r3, [r7, #8]
 8006962:	4313      	orrs	r3, r2
 8006964:	60bb      	str	r3, [r7, #8]
      tmp++;
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	3301      	adds	r3, #1
 800696a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800696c:	693b      	ldr	r3, [r7, #16]
 800696e:	3b01      	subs	r3, #1
 8006970:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	781b      	ldrb	r3, [r3, #0]
 8006976:	061a      	lsls	r2, r3, #24
 8006978:	68bb      	ldr	r3, [r7, #8]
 800697a:	4313      	orrs	r3, r2
 800697c:	60bb      	str	r3, [r7, #8]
      tmp++;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	3301      	adds	r3, #1
 8006982:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006984:	693b      	ldr	r3, [r7, #16]
 8006986:	3b01      	subs	r3, #1
 8006988:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	f107 0208 	add.w	r2, r7, #8
 8006992:	4611      	mov	r1, r2
 8006994:	4618      	mov	r0, r3
 8006996:	f002 fb03 	bl	8008fa0 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 800699a:	697b      	ldr	r3, [r7, #20]
 800699c:	3301      	adds	r3, #1
 800699e:	617b      	str	r3, [r7, #20]
 80069a0:	697b      	ldr	r3, [r7, #20]
 80069a2:	2b07      	cmp	r3, #7
 80069a4:	d9c4      	bls.n	8006930 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	68fa      	ldr	r2, [r7, #12]
 80069aa:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	693a      	ldr	r2, [r7, #16]
 80069b0:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 80069b2:	bf00      	nop
 80069b4:	3718      	adds	r7, #24
 80069b6:	46bd      	mov	sp, r7
 80069b8:	bd80      	pop	{r7, pc}

080069ba <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80069ba:	b580      	push	{r7, lr}
 80069bc:	b082      	sub	sp, #8
 80069be:	af00      	add	r7, sp, #0
 80069c0:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d101      	bne.n	80069cc <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80069c8:	2301      	movs	r3, #1
 80069ca:	e07b      	b.n	8006ac4 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d108      	bne.n	80069e6 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	685b      	ldr	r3, [r3, #4]
 80069d8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80069dc:	d009      	beq.n	80069f2 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	2200      	movs	r2, #0
 80069e2:	61da      	str	r2, [r3, #28]
 80069e4:	e005      	b.n	80069f2 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	2200      	movs	r2, #0
 80069ea:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	2200      	movs	r2, #0
 80069f0:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	2200      	movs	r2, #0
 80069f6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80069fe:	b2db      	uxtb	r3, r3
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d106      	bne.n	8006a12 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2200      	movs	r2, #0
 8006a08:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006a0c:	6878      	ldr	r0, [r7, #4]
 8006a0e:	f7fc f94d 	bl	8002cac <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	2202      	movs	r2, #2
 8006a16:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	681a      	ldr	r2, [r3, #0]
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006a28:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	685b      	ldr	r3, [r3, #4]
 8006a2e:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	689b      	ldr	r3, [r3, #8]
 8006a36:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006a3a:	431a      	orrs	r2, r3
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	68db      	ldr	r3, [r3, #12]
 8006a40:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006a44:	431a      	orrs	r2, r3
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	691b      	ldr	r3, [r3, #16]
 8006a4a:	f003 0302 	and.w	r3, r3, #2
 8006a4e:	431a      	orrs	r2, r3
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	695b      	ldr	r3, [r3, #20]
 8006a54:	f003 0301 	and.w	r3, r3, #1
 8006a58:	431a      	orrs	r2, r3
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	699b      	ldr	r3, [r3, #24]
 8006a5e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006a62:	431a      	orrs	r2, r3
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	69db      	ldr	r3, [r3, #28]
 8006a68:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006a6c:	431a      	orrs	r2, r3
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	6a1b      	ldr	r3, [r3, #32]
 8006a72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a76:	ea42 0103 	orr.w	r1, r2, r3
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a7e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	430a      	orrs	r2, r1
 8006a88:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	699b      	ldr	r3, [r3, #24]
 8006a8e:	0c1b      	lsrs	r3, r3, #16
 8006a90:	f003 0104 	and.w	r1, r3, #4
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a98:	f003 0210 	and.w	r2, r3, #16
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	430a      	orrs	r2, r1
 8006aa2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	69da      	ldr	r2, [r3, #28]
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006ab2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	2200      	movs	r2, #0
 8006ab8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	2201      	movs	r2, #1
 8006abe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006ac2:	2300      	movs	r3, #0
}
 8006ac4:	4618      	mov	r0, r3
 8006ac6:	3708      	adds	r7, #8
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	bd80      	pop	{r7, pc}

08006acc <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006acc:	b580      	push	{r7, lr}
 8006ace:	b08c      	sub	sp, #48	; 0x30
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	60f8      	str	r0, [r7, #12]
 8006ad4:	60b9      	str	r1, [r7, #8]
 8006ad6:	607a      	str	r2, [r7, #4]
 8006ad8:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006ada:	2301      	movs	r3, #1
 8006adc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006ade:	2300      	movs	r3, #0
 8006ae0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006aea:	2b01      	cmp	r3, #1
 8006aec:	d101      	bne.n	8006af2 <HAL_SPI_TransmitReceive+0x26>
 8006aee:	2302      	movs	r3, #2
 8006af0:	e18a      	b.n	8006e08 <HAL_SPI_TransmitReceive+0x33c>
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	2201      	movs	r2, #1
 8006af6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006afa:	f7fc fcb7 	bl	800346c <HAL_GetTick>
 8006afe:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006b06:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	685b      	ldr	r3, [r3, #4]
 8006b0e:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006b10:	887b      	ldrh	r3, [r7, #2]
 8006b12:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006b14:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006b18:	2b01      	cmp	r3, #1
 8006b1a:	d00f      	beq.n	8006b3c <HAL_SPI_TransmitReceive+0x70>
 8006b1c:	69fb      	ldr	r3, [r7, #28]
 8006b1e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006b22:	d107      	bne.n	8006b34 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	689b      	ldr	r3, [r3, #8]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d103      	bne.n	8006b34 <HAL_SPI_TransmitReceive+0x68>
 8006b2c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006b30:	2b04      	cmp	r3, #4
 8006b32:	d003      	beq.n	8006b3c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8006b34:	2302      	movs	r3, #2
 8006b36:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006b3a:	e15b      	b.n	8006df4 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006b3c:	68bb      	ldr	r3, [r7, #8]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d005      	beq.n	8006b4e <HAL_SPI_TransmitReceive+0x82>
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d002      	beq.n	8006b4e <HAL_SPI_TransmitReceive+0x82>
 8006b48:	887b      	ldrh	r3, [r7, #2]
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d103      	bne.n	8006b56 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8006b4e:	2301      	movs	r3, #1
 8006b50:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006b54:	e14e      	b.n	8006df4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006b5c:	b2db      	uxtb	r3, r3
 8006b5e:	2b04      	cmp	r3, #4
 8006b60:	d003      	beq.n	8006b6a <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	2205      	movs	r2, #5
 8006b66:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	2200      	movs	r2, #0
 8006b6e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	687a      	ldr	r2, [r7, #4]
 8006b74:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	887a      	ldrh	r2, [r7, #2]
 8006b7a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	887a      	ldrh	r2, [r7, #2]
 8006b80:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	68ba      	ldr	r2, [r7, #8]
 8006b86:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	887a      	ldrh	r2, [r7, #2]
 8006b8c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	887a      	ldrh	r2, [r7, #2]
 8006b92:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	2200      	movs	r2, #0
 8006b98:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	2200      	movs	r2, #0
 8006b9e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006baa:	2b40      	cmp	r3, #64	; 0x40
 8006bac:	d007      	beq.n	8006bbe <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	681a      	ldr	r2, [r3, #0]
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006bbc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	68db      	ldr	r3, [r3, #12]
 8006bc2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006bc6:	d178      	bne.n	8006cba <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	685b      	ldr	r3, [r3, #4]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d002      	beq.n	8006bd6 <HAL_SPI_TransmitReceive+0x10a>
 8006bd0:	8b7b      	ldrh	r3, [r7, #26]
 8006bd2:	2b01      	cmp	r3, #1
 8006bd4:	d166      	bne.n	8006ca4 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bda:	881a      	ldrh	r2, [r3, #0]
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006be6:	1c9a      	adds	r2, r3, #2
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006bf0:	b29b      	uxth	r3, r3
 8006bf2:	3b01      	subs	r3, #1
 8006bf4:	b29a      	uxth	r2, r3
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006bfa:	e053      	b.n	8006ca4 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	689b      	ldr	r3, [r3, #8]
 8006c02:	f003 0302 	and.w	r3, r3, #2
 8006c06:	2b02      	cmp	r3, #2
 8006c08:	d11b      	bne.n	8006c42 <HAL_SPI_TransmitReceive+0x176>
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006c0e:	b29b      	uxth	r3, r3
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d016      	beq.n	8006c42 <HAL_SPI_TransmitReceive+0x176>
 8006c14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c16:	2b01      	cmp	r3, #1
 8006c18:	d113      	bne.n	8006c42 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c1e:	881a      	ldrh	r2, [r3, #0]
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c2a:	1c9a      	adds	r2, r3, #2
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006c34:	b29b      	uxth	r3, r3
 8006c36:	3b01      	subs	r3, #1
 8006c38:	b29a      	uxth	r2, r3
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006c3e:	2300      	movs	r3, #0
 8006c40:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	689b      	ldr	r3, [r3, #8]
 8006c48:	f003 0301 	and.w	r3, r3, #1
 8006c4c:	2b01      	cmp	r3, #1
 8006c4e:	d119      	bne.n	8006c84 <HAL_SPI_TransmitReceive+0x1b8>
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006c54:	b29b      	uxth	r3, r3
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d014      	beq.n	8006c84 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	68da      	ldr	r2, [r3, #12]
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c64:	b292      	uxth	r2, r2
 8006c66:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c6c:	1c9a      	adds	r2, r3, #2
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006c76:	b29b      	uxth	r3, r3
 8006c78:	3b01      	subs	r3, #1
 8006c7a:	b29a      	uxth	r2, r3
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006c80:	2301      	movs	r3, #1
 8006c82:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006c84:	f7fc fbf2 	bl	800346c <HAL_GetTick>
 8006c88:	4602      	mov	r2, r0
 8006c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c8c:	1ad3      	subs	r3, r2, r3
 8006c8e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006c90:	429a      	cmp	r2, r3
 8006c92:	d807      	bhi.n	8006ca4 <HAL_SPI_TransmitReceive+0x1d8>
 8006c94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c9a:	d003      	beq.n	8006ca4 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8006c9c:	2303      	movs	r3, #3
 8006c9e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006ca2:	e0a7      	b.n	8006df4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006ca8:	b29b      	uxth	r3, r3
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d1a6      	bne.n	8006bfc <HAL_SPI_TransmitReceive+0x130>
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006cb2:	b29b      	uxth	r3, r3
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d1a1      	bne.n	8006bfc <HAL_SPI_TransmitReceive+0x130>
 8006cb8:	e07c      	b.n	8006db4 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	685b      	ldr	r3, [r3, #4]
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d002      	beq.n	8006cc8 <HAL_SPI_TransmitReceive+0x1fc>
 8006cc2:	8b7b      	ldrh	r3, [r7, #26]
 8006cc4:	2b01      	cmp	r3, #1
 8006cc6:	d16b      	bne.n	8006da0 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	330c      	adds	r3, #12
 8006cd2:	7812      	ldrb	r2, [r2, #0]
 8006cd4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cda:	1c5a      	adds	r2, r3, #1
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006ce4:	b29b      	uxth	r3, r3
 8006ce6:	3b01      	subs	r3, #1
 8006ce8:	b29a      	uxth	r2, r3
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006cee:	e057      	b.n	8006da0 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	689b      	ldr	r3, [r3, #8]
 8006cf6:	f003 0302 	and.w	r3, r3, #2
 8006cfa:	2b02      	cmp	r3, #2
 8006cfc:	d11c      	bne.n	8006d38 <HAL_SPI_TransmitReceive+0x26c>
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006d02:	b29b      	uxth	r3, r3
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d017      	beq.n	8006d38 <HAL_SPI_TransmitReceive+0x26c>
 8006d08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d0a:	2b01      	cmp	r3, #1
 8006d0c:	d114      	bne.n	8006d38 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	330c      	adds	r3, #12
 8006d18:	7812      	ldrb	r2, [r2, #0]
 8006d1a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d20:	1c5a      	adds	r2, r3, #1
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006d2a:	b29b      	uxth	r3, r3
 8006d2c:	3b01      	subs	r3, #1
 8006d2e:	b29a      	uxth	r2, r3
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006d34:	2300      	movs	r3, #0
 8006d36:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	689b      	ldr	r3, [r3, #8]
 8006d3e:	f003 0301 	and.w	r3, r3, #1
 8006d42:	2b01      	cmp	r3, #1
 8006d44:	d119      	bne.n	8006d7a <HAL_SPI_TransmitReceive+0x2ae>
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006d4a:	b29b      	uxth	r3, r3
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d014      	beq.n	8006d7a <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	68da      	ldr	r2, [r3, #12]
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d5a:	b2d2      	uxtb	r2, r2
 8006d5c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d62:	1c5a      	adds	r2, r3, #1
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006d6c:	b29b      	uxth	r3, r3
 8006d6e:	3b01      	subs	r3, #1
 8006d70:	b29a      	uxth	r2, r3
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006d76:	2301      	movs	r3, #1
 8006d78:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006d7a:	f7fc fb77 	bl	800346c <HAL_GetTick>
 8006d7e:	4602      	mov	r2, r0
 8006d80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d82:	1ad3      	subs	r3, r2, r3
 8006d84:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006d86:	429a      	cmp	r2, r3
 8006d88:	d803      	bhi.n	8006d92 <HAL_SPI_TransmitReceive+0x2c6>
 8006d8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d90:	d102      	bne.n	8006d98 <HAL_SPI_TransmitReceive+0x2cc>
 8006d92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d103      	bne.n	8006da0 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8006d98:	2303      	movs	r3, #3
 8006d9a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006d9e:	e029      	b.n	8006df4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006da4:	b29b      	uxth	r3, r3
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d1a2      	bne.n	8006cf0 <HAL_SPI_TransmitReceive+0x224>
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006dae:	b29b      	uxth	r3, r3
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d19d      	bne.n	8006cf0 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006db4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006db6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006db8:	68f8      	ldr	r0, [r7, #12]
 8006dba:	f000 f8b1 	bl	8006f20 <SPI_EndRxTxTransaction>
 8006dbe:	4603      	mov	r3, r0
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d006      	beq.n	8006dd2 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8006dc4:	2301      	movs	r3, #1
 8006dc6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	2220      	movs	r2, #32
 8006dce:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8006dd0:	e010      	b.n	8006df4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	689b      	ldr	r3, [r3, #8]
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d10b      	bne.n	8006df2 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006dda:	2300      	movs	r3, #0
 8006ddc:	617b      	str	r3, [r7, #20]
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	68db      	ldr	r3, [r3, #12]
 8006de4:	617b      	str	r3, [r7, #20]
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	689b      	ldr	r3, [r3, #8]
 8006dec:	617b      	str	r3, [r7, #20]
 8006dee:	697b      	ldr	r3, [r7, #20]
 8006df0:	e000      	b.n	8006df4 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8006df2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	2201      	movs	r2, #1
 8006df8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	2200      	movs	r2, #0
 8006e00:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006e04:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8006e08:	4618      	mov	r0, r3
 8006e0a:	3730      	adds	r7, #48	; 0x30
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	bd80      	pop	{r7, pc}

08006e10 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006e10:	b580      	push	{r7, lr}
 8006e12:	b088      	sub	sp, #32
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	60f8      	str	r0, [r7, #12]
 8006e18:	60b9      	str	r1, [r7, #8]
 8006e1a:	603b      	str	r3, [r7, #0]
 8006e1c:	4613      	mov	r3, r2
 8006e1e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006e20:	f7fc fb24 	bl	800346c <HAL_GetTick>
 8006e24:	4602      	mov	r2, r0
 8006e26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e28:	1a9b      	subs	r3, r3, r2
 8006e2a:	683a      	ldr	r2, [r7, #0]
 8006e2c:	4413      	add	r3, r2
 8006e2e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006e30:	f7fc fb1c 	bl	800346c <HAL_GetTick>
 8006e34:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006e36:	4b39      	ldr	r3, [pc, #228]	; (8006f1c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	015b      	lsls	r3, r3, #5
 8006e3c:	0d1b      	lsrs	r3, r3, #20
 8006e3e:	69fa      	ldr	r2, [r7, #28]
 8006e40:	fb02 f303 	mul.w	r3, r2, r3
 8006e44:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006e46:	e054      	b.n	8006ef2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006e48:	683b      	ldr	r3, [r7, #0]
 8006e4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e4e:	d050      	beq.n	8006ef2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006e50:	f7fc fb0c 	bl	800346c <HAL_GetTick>
 8006e54:	4602      	mov	r2, r0
 8006e56:	69bb      	ldr	r3, [r7, #24]
 8006e58:	1ad3      	subs	r3, r2, r3
 8006e5a:	69fa      	ldr	r2, [r7, #28]
 8006e5c:	429a      	cmp	r2, r3
 8006e5e:	d902      	bls.n	8006e66 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006e60:	69fb      	ldr	r3, [r7, #28]
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d13d      	bne.n	8006ee2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	685a      	ldr	r2, [r3, #4]
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006e74:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	685b      	ldr	r3, [r3, #4]
 8006e7a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006e7e:	d111      	bne.n	8006ea4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	689b      	ldr	r3, [r3, #8]
 8006e84:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006e88:	d004      	beq.n	8006e94 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	689b      	ldr	r3, [r3, #8]
 8006e8e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006e92:	d107      	bne.n	8006ea4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	681a      	ldr	r2, [r3, #0]
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ea2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ea8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006eac:	d10f      	bne.n	8006ece <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	681a      	ldr	r2, [r3, #0]
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006ebc:	601a      	str	r2, [r3, #0]
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	681a      	ldr	r2, [r3, #0]
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006ecc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	2201      	movs	r2, #1
 8006ed2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	2200      	movs	r2, #0
 8006eda:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006ede:	2303      	movs	r3, #3
 8006ee0:	e017      	b.n	8006f12 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006ee2:	697b      	ldr	r3, [r7, #20]
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d101      	bne.n	8006eec <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006ee8:	2300      	movs	r3, #0
 8006eea:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006eec:	697b      	ldr	r3, [r7, #20]
 8006eee:	3b01      	subs	r3, #1
 8006ef0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	689a      	ldr	r2, [r3, #8]
 8006ef8:	68bb      	ldr	r3, [r7, #8]
 8006efa:	4013      	ands	r3, r2
 8006efc:	68ba      	ldr	r2, [r7, #8]
 8006efe:	429a      	cmp	r2, r3
 8006f00:	bf0c      	ite	eq
 8006f02:	2301      	moveq	r3, #1
 8006f04:	2300      	movne	r3, #0
 8006f06:	b2db      	uxtb	r3, r3
 8006f08:	461a      	mov	r2, r3
 8006f0a:	79fb      	ldrb	r3, [r7, #7]
 8006f0c:	429a      	cmp	r2, r3
 8006f0e:	d19b      	bne.n	8006e48 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006f10:	2300      	movs	r3, #0
}
 8006f12:	4618      	mov	r0, r3
 8006f14:	3720      	adds	r7, #32
 8006f16:	46bd      	mov	sp, r7
 8006f18:	bd80      	pop	{r7, pc}
 8006f1a:	bf00      	nop
 8006f1c:	20000000 	.word	0x20000000

08006f20 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006f20:	b580      	push	{r7, lr}
 8006f22:	b088      	sub	sp, #32
 8006f24:	af02      	add	r7, sp, #8
 8006f26:	60f8      	str	r0, [r7, #12]
 8006f28:	60b9      	str	r1, [r7, #8]
 8006f2a:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006f2c:	4b1b      	ldr	r3, [pc, #108]	; (8006f9c <SPI_EndRxTxTransaction+0x7c>)
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	4a1b      	ldr	r2, [pc, #108]	; (8006fa0 <SPI_EndRxTxTransaction+0x80>)
 8006f32:	fba2 2303 	umull	r2, r3, r2, r3
 8006f36:	0d5b      	lsrs	r3, r3, #21
 8006f38:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006f3c:	fb02 f303 	mul.w	r3, r2, r3
 8006f40:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	685b      	ldr	r3, [r3, #4]
 8006f46:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006f4a:	d112      	bne.n	8006f72 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	9300      	str	r3, [sp, #0]
 8006f50:	68bb      	ldr	r3, [r7, #8]
 8006f52:	2200      	movs	r2, #0
 8006f54:	2180      	movs	r1, #128	; 0x80
 8006f56:	68f8      	ldr	r0, [r7, #12]
 8006f58:	f7ff ff5a 	bl	8006e10 <SPI_WaitFlagStateUntilTimeout>
 8006f5c:	4603      	mov	r3, r0
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d016      	beq.n	8006f90 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f66:	f043 0220 	orr.w	r2, r3, #32
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006f6e:	2303      	movs	r3, #3
 8006f70:	e00f      	b.n	8006f92 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006f72:	697b      	ldr	r3, [r7, #20]
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d00a      	beq.n	8006f8e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006f78:	697b      	ldr	r3, [r7, #20]
 8006f7a:	3b01      	subs	r3, #1
 8006f7c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	689b      	ldr	r3, [r3, #8]
 8006f84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f88:	2b80      	cmp	r3, #128	; 0x80
 8006f8a:	d0f2      	beq.n	8006f72 <SPI_EndRxTxTransaction+0x52>
 8006f8c:	e000      	b.n	8006f90 <SPI_EndRxTxTransaction+0x70>
        break;
 8006f8e:	bf00      	nop
  }

  return HAL_OK;
 8006f90:	2300      	movs	r3, #0
}
 8006f92:	4618      	mov	r0, r3
 8006f94:	3718      	adds	r7, #24
 8006f96:	46bd      	mov	sp, r7
 8006f98:	bd80      	pop	{r7, pc}
 8006f9a:	bf00      	nop
 8006f9c:	20000000 	.word	0x20000000
 8006fa0:	165e9f81 	.word	0x165e9f81

08006fa4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006fa4:	b580      	push	{r7, lr}
 8006fa6:	b082      	sub	sp, #8
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d101      	bne.n	8006fb6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006fb2:	2301      	movs	r3, #1
 8006fb4:	e041      	b.n	800703a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006fbc:	b2db      	uxtb	r3, r3
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d106      	bne.n	8006fd0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	2200      	movs	r2, #0
 8006fc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006fca:	6878      	ldr	r0, [r7, #4]
 8006fcc:	f7fb feb6 	bl	8002d3c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	2202      	movs	r2, #2
 8006fd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681a      	ldr	r2, [r3, #0]
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	3304      	adds	r3, #4
 8006fe0:	4619      	mov	r1, r3
 8006fe2:	4610      	mov	r0, r2
 8006fe4:	f000 fbb2 	bl	800774c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	2201      	movs	r2, #1
 8006fec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	2201      	movs	r2, #1
 8006ff4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	2201      	movs	r2, #1
 8006ffc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2201      	movs	r2, #1
 8007004:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2201      	movs	r2, #1
 800700c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	2201      	movs	r2, #1
 8007014:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	2201      	movs	r2, #1
 800701c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	2201      	movs	r2, #1
 8007024:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2201      	movs	r2, #1
 800702c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2201      	movs	r2, #1
 8007034:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007038:	2300      	movs	r3, #0
}
 800703a:	4618      	mov	r0, r3
 800703c:	3708      	adds	r7, #8
 800703e:	46bd      	mov	sp, r7
 8007040:	bd80      	pop	{r7, pc}
	...

08007044 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007044:	b480      	push	{r7}
 8007046:	b085      	sub	sp, #20
 8007048:	af00      	add	r7, sp, #0
 800704a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007052:	b2db      	uxtb	r3, r3
 8007054:	2b01      	cmp	r3, #1
 8007056:	d001      	beq.n	800705c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007058:	2301      	movs	r3, #1
 800705a:	e04e      	b.n	80070fa <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	2202      	movs	r2, #2
 8007060:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	68da      	ldr	r2, [r3, #12]
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	f042 0201 	orr.w	r2, r2, #1
 8007072:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	4a23      	ldr	r2, [pc, #140]	; (8007108 <HAL_TIM_Base_Start_IT+0xc4>)
 800707a:	4293      	cmp	r3, r2
 800707c:	d022      	beq.n	80070c4 <HAL_TIM_Base_Start_IT+0x80>
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007086:	d01d      	beq.n	80070c4 <HAL_TIM_Base_Start_IT+0x80>
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	4a1f      	ldr	r2, [pc, #124]	; (800710c <HAL_TIM_Base_Start_IT+0xc8>)
 800708e:	4293      	cmp	r3, r2
 8007090:	d018      	beq.n	80070c4 <HAL_TIM_Base_Start_IT+0x80>
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	4a1e      	ldr	r2, [pc, #120]	; (8007110 <HAL_TIM_Base_Start_IT+0xcc>)
 8007098:	4293      	cmp	r3, r2
 800709a:	d013      	beq.n	80070c4 <HAL_TIM_Base_Start_IT+0x80>
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	4a1c      	ldr	r2, [pc, #112]	; (8007114 <HAL_TIM_Base_Start_IT+0xd0>)
 80070a2:	4293      	cmp	r3, r2
 80070a4:	d00e      	beq.n	80070c4 <HAL_TIM_Base_Start_IT+0x80>
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	4a1b      	ldr	r2, [pc, #108]	; (8007118 <HAL_TIM_Base_Start_IT+0xd4>)
 80070ac:	4293      	cmp	r3, r2
 80070ae:	d009      	beq.n	80070c4 <HAL_TIM_Base_Start_IT+0x80>
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	4a19      	ldr	r2, [pc, #100]	; (800711c <HAL_TIM_Base_Start_IT+0xd8>)
 80070b6:	4293      	cmp	r3, r2
 80070b8:	d004      	beq.n	80070c4 <HAL_TIM_Base_Start_IT+0x80>
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	4a18      	ldr	r2, [pc, #96]	; (8007120 <HAL_TIM_Base_Start_IT+0xdc>)
 80070c0:	4293      	cmp	r3, r2
 80070c2:	d111      	bne.n	80070e8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	689b      	ldr	r3, [r3, #8]
 80070ca:	f003 0307 	and.w	r3, r3, #7
 80070ce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	2b06      	cmp	r3, #6
 80070d4:	d010      	beq.n	80070f8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	681a      	ldr	r2, [r3, #0]
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	f042 0201 	orr.w	r2, r2, #1
 80070e4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070e6:	e007      	b.n	80070f8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	681a      	ldr	r2, [r3, #0]
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	f042 0201 	orr.w	r2, r2, #1
 80070f6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80070f8:	2300      	movs	r3, #0
}
 80070fa:	4618      	mov	r0, r3
 80070fc:	3714      	adds	r7, #20
 80070fe:	46bd      	mov	sp, r7
 8007100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007104:	4770      	bx	lr
 8007106:	bf00      	nop
 8007108:	40010000 	.word	0x40010000
 800710c:	40000400 	.word	0x40000400
 8007110:	40000800 	.word	0x40000800
 8007114:	40000c00 	.word	0x40000c00
 8007118:	40010400 	.word	0x40010400
 800711c:	40014000 	.word	0x40014000
 8007120:	40001800 	.word	0x40001800

08007124 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007124:	b580      	push	{r7, lr}
 8007126:	b082      	sub	sp, #8
 8007128:	af00      	add	r7, sp, #0
 800712a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	2b00      	cmp	r3, #0
 8007130:	d101      	bne.n	8007136 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007132:	2301      	movs	r3, #1
 8007134:	e041      	b.n	80071ba <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800713c:	b2db      	uxtb	r3, r3
 800713e:	2b00      	cmp	r3, #0
 8007140:	d106      	bne.n	8007150 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	2200      	movs	r2, #0
 8007146:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800714a:	6878      	ldr	r0, [r7, #4]
 800714c:	f000 f839 	bl	80071c2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	2202      	movs	r2, #2
 8007154:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681a      	ldr	r2, [r3, #0]
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	3304      	adds	r3, #4
 8007160:	4619      	mov	r1, r3
 8007162:	4610      	mov	r0, r2
 8007164:	f000 faf2 	bl	800774c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2201      	movs	r2, #1
 800716c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2201      	movs	r2, #1
 8007174:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	2201      	movs	r2, #1
 800717c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	2201      	movs	r2, #1
 8007184:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	2201      	movs	r2, #1
 800718c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2201      	movs	r2, #1
 8007194:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	2201      	movs	r2, #1
 800719c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	2201      	movs	r2, #1
 80071a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	2201      	movs	r2, #1
 80071ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	2201      	movs	r2, #1
 80071b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80071b8:	2300      	movs	r3, #0
}
 80071ba:	4618      	mov	r0, r3
 80071bc:	3708      	adds	r7, #8
 80071be:	46bd      	mov	sp, r7
 80071c0:	bd80      	pop	{r7, pc}

080071c2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80071c2:	b480      	push	{r7}
 80071c4:	b083      	sub	sp, #12
 80071c6:	af00      	add	r7, sp, #0
 80071c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80071ca:	bf00      	nop
 80071cc:	370c      	adds	r7, #12
 80071ce:	46bd      	mov	sp, r7
 80071d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d4:	4770      	bx	lr

080071d6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80071d6:	b580      	push	{r7, lr}
 80071d8:	b082      	sub	sp, #8
 80071da:	af00      	add	r7, sp, #0
 80071dc:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	691b      	ldr	r3, [r3, #16]
 80071e4:	f003 0302 	and.w	r3, r3, #2
 80071e8:	2b02      	cmp	r3, #2
 80071ea:	d122      	bne.n	8007232 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	68db      	ldr	r3, [r3, #12]
 80071f2:	f003 0302 	and.w	r3, r3, #2
 80071f6:	2b02      	cmp	r3, #2
 80071f8:	d11b      	bne.n	8007232 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	f06f 0202 	mvn.w	r2, #2
 8007202:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2201      	movs	r2, #1
 8007208:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	699b      	ldr	r3, [r3, #24]
 8007210:	f003 0303 	and.w	r3, r3, #3
 8007214:	2b00      	cmp	r3, #0
 8007216:	d003      	beq.n	8007220 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007218:	6878      	ldr	r0, [r7, #4]
 800721a:	f000 fa78 	bl	800770e <HAL_TIM_IC_CaptureCallback>
 800721e:	e005      	b.n	800722c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007220:	6878      	ldr	r0, [r7, #4]
 8007222:	f000 fa6a 	bl	80076fa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007226:	6878      	ldr	r0, [r7, #4]
 8007228:	f000 fa7b 	bl	8007722 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2200      	movs	r2, #0
 8007230:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	691b      	ldr	r3, [r3, #16]
 8007238:	f003 0304 	and.w	r3, r3, #4
 800723c:	2b04      	cmp	r3, #4
 800723e:	d122      	bne.n	8007286 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	68db      	ldr	r3, [r3, #12]
 8007246:	f003 0304 	and.w	r3, r3, #4
 800724a:	2b04      	cmp	r3, #4
 800724c:	d11b      	bne.n	8007286 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	f06f 0204 	mvn.w	r2, #4
 8007256:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	2202      	movs	r2, #2
 800725c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	699b      	ldr	r3, [r3, #24]
 8007264:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007268:	2b00      	cmp	r3, #0
 800726a:	d003      	beq.n	8007274 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800726c:	6878      	ldr	r0, [r7, #4]
 800726e:	f000 fa4e 	bl	800770e <HAL_TIM_IC_CaptureCallback>
 8007272:	e005      	b.n	8007280 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007274:	6878      	ldr	r0, [r7, #4]
 8007276:	f000 fa40 	bl	80076fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800727a:	6878      	ldr	r0, [r7, #4]
 800727c:	f000 fa51 	bl	8007722 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2200      	movs	r2, #0
 8007284:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	691b      	ldr	r3, [r3, #16]
 800728c:	f003 0308 	and.w	r3, r3, #8
 8007290:	2b08      	cmp	r3, #8
 8007292:	d122      	bne.n	80072da <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	68db      	ldr	r3, [r3, #12]
 800729a:	f003 0308 	and.w	r3, r3, #8
 800729e:	2b08      	cmp	r3, #8
 80072a0:	d11b      	bne.n	80072da <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	f06f 0208 	mvn.w	r2, #8
 80072aa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	2204      	movs	r2, #4
 80072b0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	69db      	ldr	r3, [r3, #28]
 80072b8:	f003 0303 	and.w	r3, r3, #3
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d003      	beq.n	80072c8 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80072c0:	6878      	ldr	r0, [r7, #4]
 80072c2:	f000 fa24 	bl	800770e <HAL_TIM_IC_CaptureCallback>
 80072c6:	e005      	b.n	80072d4 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80072c8:	6878      	ldr	r0, [r7, #4]
 80072ca:	f000 fa16 	bl	80076fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80072ce:	6878      	ldr	r0, [r7, #4]
 80072d0:	f000 fa27 	bl	8007722 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	2200      	movs	r2, #0
 80072d8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	691b      	ldr	r3, [r3, #16]
 80072e0:	f003 0310 	and.w	r3, r3, #16
 80072e4:	2b10      	cmp	r3, #16
 80072e6:	d122      	bne.n	800732e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	68db      	ldr	r3, [r3, #12]
 80072ee:	f003 0310 	and.w	r3, r3, #16
 80072f2:	2b10      	cmp	r3, #16
 80072f4:	d11b      	bne.n	800732e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	f06f 0210 	mvn.w	r2, #16
 80072fe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	2208      	movs	r2, #8
 8007304:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	69db      	ldr	r3, [r3, #28]
 800730c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007310:	2b00      	cmp	r3, #0
 8007312:	d003      	beq.n	800731c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007314:	6878      	ldr	r0, [r7, #4]
 8007316:	f000 f9fa 	bl	800770e <HAL_TIM_IC_CaptureCallback>
 800731a:	e005      	b.n	8007328 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800731c:	6878      	ldr	r0, [r7, #4]
 800731e:	f000 f9ec 	bl	80076fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007322:	6878      	ldr	r0, [r7, #4]
 8007324:	f000 f9fd 	bl	8007722 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2200      	movs	r2, #0
 800732c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	691b      	ldr	r3, [r3, #16]
 8007334:	f003 0301 	and.w	r3, r3, #1
 8007338:	2b01      	cmp	r3, #1
 800733a:	d10e      	bne.n	800735a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	68db      	ldr	r3, [r3, #12]
 8007342:	f003 0301 	and.w	r3, r3, #1
 8007346:	2b01      	cmp	r3, #1
 8007348:	d107      	bne.n	800735a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	f06f 0201 	mvn.w	r2, #1
 8007352:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007354:	6878      	ldr	r0, [r7, #4]
 8007356:	f7fa fac7 	bl	80018e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	691b      	ldr	r3, [r3, #16]
 8007360:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007364:	2b80      	cmp	r3, #128	; 0x80
 8007366:	d10e      	bne.n	8007386 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	68db      	ldr	r3, [r3, #12]
 800736e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007372:	2b80      	cmp	r3, #128	; 0x80
 8007374:	d107      	bne.n	8007386 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800737e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007380:	6878      	ldr	r0, [r7, #4]
 8007382:	f000 fd53 	bl	8007e2c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	691b      	ldr	r3, [r3, #16]
 800738c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007390:	2b40      	cmp	r3, #64	; 0x40
 8007392:	d10e      	bne.n	80073b2 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	68db      	ldr	r3, [r3, #12]
 800739a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800739e:	2b40      	cmp	r3, #64	; 0x40
 80073a0:	d107      	bne.n	80073b2 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80073aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80073ac:	6878      	ldr	r0, [r7, #4]
 80073ae:	f000 f9c2 	bl	8007736 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	691b      	ldr	r3, [r3, #16]
 80073b8:	f003 0320 	and.w	r3, r3, #32
 80073bc:	2b20      	cmp	r3, #32
 80073be:	d10e      	bne.n	80073de <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	68db      	ldr	r3, [r3, #12]
 80073c6:	f003 0320 	and.w	r3, r3, #32
 80073ca:	2b20      	cmp	r3, #32
 80073cc:	d107      	bne.n	80073de <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	f06f 0220 	mvn.w	r2, #32
 80073d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80073d8:	6878      	ldr	r0, [r7, #4]
 80073da:	f000 fd1d 	bl	8007e18 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80073de:	bf00      	nop
 80073e0:	3708      	adds	r7, #8
 80073e2:	46bd      	mov	sp, r7
 80073e4:	bd80      	pop	{r7, pc}
	...

080073e8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80073e8:	b580      	push	{r7, lr}
 80073ea:	b086      	sub	sp, #24
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	60f8      	str	r0, [r7, #12]
 80073f0:	60b9      	str	r1, [r7, #8]
 80073f2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80073f4:	2300      	movs	r3, #0
 80073f6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80073fe:	2b01      	cmp	r3, #1
 8007400:	d101      	bne.n	8007406 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007402:	2302      	movs	r3, #2
 8007404:	e0ae      	b.n	8007564 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	2201      	movs	r2, #1
 800740a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	2b0c      	cmp	r3, #12
 8007412:	f200 809f 	bhi.w	8007554 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007416:	a201      	add	r2, pc, #4	; (adr r2, 800741c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007418:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800741c:	08007451 	.word	0x08007451
 8007420:	08007555 	.word	0x08007555
 8007424:	08007555 	.word	0x08007555
 8007428:	08007555 	.word	0x08007555
 800742c:	08007491 	.word	0x08007491
 8007430:	08007555 	.word	0x08007555
 8007434:	08007555 	.word	0x08007555
 8007438:	08007555 	.word	0x08007555
 800743c:	080074d3 	.word	0x080074d3
 8007440:	08007555 	.word	0x08007555
 8007444:	08007555 	.word	0x08007555
 8007448:	08007555 	.word	0x08007555
 800744c:	08007513 	.word	0x08007513
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	68b9      	ldr	r1, [r7, #8]
 8007456:	4618      	mov	r0, r3
 8007458:	f000 fa18 	bl	800788c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	699a      	ldr	r2, [r3, #24]
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	f042 0208 	orr.w	r2, r2, #8
 800746a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	699a      	ldr	r2, [r3, #24]
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	f022 0204 	bic.w	r2, r2, #4
 800747a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	6999      	ldr	r1, [r3, #24]
 8007482:	68bb      	ldr	r3, [r7, #8]
 8007484:	691a      	ldr	r2, [r3, #16]
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	430a      	orrs	r2, r1
 800748c:	619a      	str	r2, [r3, #24]
      break;
 800748e:	e064      	b.n	800755a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	68b9      	ldr	r1, [r7, #8]
 8007496:	4618      	mov	r0, r3
 8007498:	f000 fa68 	bl	800796c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	699a      	ldr	r2, [r3, #24]
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80074aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	699a      	ldr	r2, [r3, #24]
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80074ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	6999      	ldr	r1, [r3, #24]
 80074c2:	68bb      	ldr	r3, [r7, #8]
 80074c4:	691b      	ldr	r3, [r3, #16]
 80074c6:	021a      	lsls	r2, r3, #8
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	430a      	orrs	r2, r1
 80074ce:	619a      	str	r2, [r3, #24]
      break;
 80074d0:	e043      	b.n	800755a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	68b9      	ldr	r1, [r7, #8]
 80074d8:	4618      	mov	r0, r3
 80074da:	f000 fabd 	bl	8007a58 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	69da      	ldr	r2, [r3, #28]
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	f042 0208 	orr.w	r2, r2, #8
 80074ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	69da      	ldr	r2, [r3, #28]
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	f022 0204 	bic.w	r2, r2, #4
 80074fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	69d9      	ldr	r1, [r3, #28]
 8007504:	68bb      	ldr	r3, [r7, #8]
 8007506:	691a      	ldr	r2, [r3, #16]
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	430a      	orrs	r2, r1
 800750e:	61da      	str	r2, [r3, #28]
      break;
 8007510:	e023      	b.n	800755a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	68b9      	ldr	r1, [r7, #8]
 8007518:	4618      	mov	r0, r3
 800751a:	f000 fb11 	bl	8007b40 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	69da      	ldr	r2, [r3, #28]
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800752c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	69da      	ldr	r2, [r3, #28]
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800753c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	69d9      	ldr	r1, [r3, #28]
 8007544:	68bb      	ldr	r3, [r7, #8]
 8007546:	691b      	ldr	r3, [r3, #16]
 8007548:	021a      	lsls	r2, r3, #8
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	430a      	orrs	r2, r1
 8007550:	61da      	str	r2, [r3, #28]
      break;
 8007552:	e002      	b.n	800755a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007554:	2301      	movs	r3, #1
 8007556:	75fb      	strb	r3, [r7, #23]
      break;
 8007558:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	2200      	movs	r2, #0
 800755e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007562:	7dfb      	ldrb	r3, [r7, #23]
}
 8007564:	4618      	mov	r0, r3
 8007566:	3718      	adds	r7, #24
 8007568:	46bd      	mov	sp, r7
 800756a:	bd80      	pop	{r7, pc}

0800756c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800756c:	b580      	push	{r7, lr}
 800756e:	b084      	sub	sp, #16
 8007570:	af00      	add	r7, sp, #0
 8007572:	6078      	str	r0, [r7, #4]
 8007574:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007576:	2300      	movs	r3, #0
 8007578:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007580:	2b01      	cmp	r3, #1
 8007582:	d101      	bne.n	8007588 <HAL_TIM_ConfigClockSource+0x1c>
 8007584:	2302      	movs	r3, #2
 8007586:	e0b4      	b.n	80076f2 <HAL_TIM_ConfigClockSource+0x186>
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	2201      	movs	r2, #1
 800758c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2202      	movs	r2, #2
 8007594:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	689b      	ldr	r3, [r3, #8]
 800759e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80075a0:	68bb      	ldr	r3, [r7, #8]
 80075a2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80075a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80075a8:	68bb      	ldr	r3, [r7, #8]
 80075aa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80075ae:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	68ba      	ldr	r2, [r7, #8]
 80075b6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80075b8:	683b      	ldr	r3, [r7, #0]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80075c0:	d03e      	beq.n	8007640 <HAL_TIM_ConfigClockSource+0xd4>
 80075c2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80075c6:	f200 8087 	bhi.w	80076d8 <HAL_TIM_ConfigClockSource+0x16c>
 80075ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80075ce:	f000 8086 	beq.w	80076de <HAL_TIM_ConfigClockSource+0x172>
 80075d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80075d6:	d87f      	bhi.n	80076d8 <HAL_TIM_ConfigClockSource+0x16c>
 80075d8:	2b70      	cmp	r3, #112	; 0x70
 80075da:	d01a      	beq.n	8007612 <HAL_TIM_ConfigClockSource+0xa6>
 80075dc:	2b70      	cmp	r3, #112	; 0x70
 80075de:	d87b      	bhi.n	80076d8 <HAL_TIM_ConfigClockSource+0x16c>
 80075e0:	2b60      	cmp	r3, #96	; 0x60
 80075e2:	d050      	beq.n	8007686 <HAL_TIM_ConfigClockSource+0x11a>
 80075e4:	2b60      	cmp	r3, #96	; 0x60
 80075e6:	d877      	bhi.n	80076d8 <HAL_TIM_ConfigClockSource+0x16c>
 80075e8:	2b50      	cmp	r3, #80	; 0x50
 80075ea:	d03c      	beq.n	8007666 <HAL_TIM_ConfigClockSource+0xfa>
 80075ec:	2b50      	cmp	r3, #80	; 0x50
 80075ee:	d873      	bhi.n	80076d8 <HAL_TIM_ConfigClockSource+0x16c>
 80075f0:	2b40      	cmp	r3, #64	; 0x40
 80075f2:	d058      	beq.n	80076a6 <HAL_TIM_ConfigClockSource+0x13a>
 80075f4:	2b40      	cmp	r3, #64	; 0x40
 80075f6:	d86f      	bhi.n	80076d8 <HAL_TIM_ConfigClockSource+0x16c>
 80075f8:	2b30      	cmp	r3, #48	; 0x30
 80075fa:	d064      	beq.n	80076c6 <HAL_TIM_ConfigClockSource+0x15a>
 80075fc:	2b30      	cmp	r3, #48	; 0x30
 80075fe:	d86b      	bhi.n	80076d8 <HAL_TIM_ConfigClockSource+0x16c>
 8007600:	2b20      	cmp	r3, #32
 8007602:	d060      	beq.n	80076c6 <HAL_TIM_ConfigClockSource+0x15a>
 8007604:	2b20      	cmp	r3, #32
 8007606:	d867      	bhi.n	80076d8 <HAL_TIM_ConfigClockSource+0x16c>
 8007608:	2b00      	cmp	r3, #0
 800760a:	d05c      	beq.n	80076c6 <HAL_TIM_ConfigClockSource+0x15a>
 800760c:	2b10      	cmp	r3, #16
 800760e:	d05a      	beq.n	80076c6 <HAL_TIM_ConfigClockSource+0x15a>
 8007610:	e062      	b.n	80076d8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	6818      	ldr	r0, [r3, #0]
 8007616:	683b      	ldr	r3, [r7, #0]
 8007618:	6899      	ldr	r1, [r3, #8]
 800761a:	683b      	ldr	r3, [r7, #0]
 800761c:	685a      	ldr	r2, [r3, #4]
 800761e:	683b      	ldr	r3, [r7, #0]
 8007620:	68db      	ldr	r3, [r3, #12]
 8007622:	f000 fb5d 	bl	8007ce0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	689b      	ldr	r3, [r3, #8]
 800762c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800762e:	68bb      	ldr	r3, [r7, #8]
 8007630:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007634:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	68ba      	ldr	r2, [r7, #8]
 800763c:	609a      	str	r2, [r3, #8]
      break;
 800763e:	e04f      	b.n	80076e0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	6818      	ldr	r0, [r3, #0]
 8007644:	683b      	ldr	r3, [r7, #0]
 8007646:	6899      	ldr	r1, [r3, #8]
 8007648:	683b      	ldr	r3, [r7, #0]
 800764a:	685a      	ldr	r2, [r3, #4]
 800764c:	683b      	ldr	r3, [r7, #0]
 800764e:	68db      	ldr	r3, [r3, #12]
 8007650:	f000 fb46 	bl	8007ce0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	689a      	ldr	r2, [r3, #8]
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007662:	609a      	str	r2, [r3, #8]
      break;
 8007664:	e03c      	b.n	80076e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	6818      	ldr	r0, [r3, #0]
 800766a:	683b      	ldr	r3, [r7, #0]
 800766c:	6859      	ldr	r1, [r3, #4]
 800766e:	683b      	ldr	r3, [r7, #0]
 8007670:	68db      	ldr	r3, [r3, #12]
 8007672:	461a      	mov	r2, r3
 8007674:	f000 faba 	bl	8007bec <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	2150      	movs	r1, #80	; 0x50
 800767e:	4618      	mov	r0, r3
 8007680:	f000 fb13 	bl	8007caa <TIM_ITRx_SetConfig>
      break;
 8007684:	e02c      	b.n	80076e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	6818      	ldr	r0, [r3, #0]
 800768a:	683b      	ldr	r3, [r7, #0]
 800768c:	6859      	ldr	r1, [r3, #4]
 800768e:	683b      	ldr	r3, [r7, #0]
 8007690:	68db      	ldr	r3, [r3, #12]
 8007692:	461a      	mov	r2, r3
 8007694:	f000 fad9 	bl	8007c4a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	2160      	movs	r1, #96	; 0x60
 800769e:	4618      	mov	r0, r3
 80076a0:	f000 fb03 	bl	8007caa <TIM_ITRx_SetConfig>
      break;
 80076a4:	e01c      	b.n	80076e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	6818      	ldr	r0, [r3, #0]
 80076aa:	683b      	ldr	r3, [r7, #0]
 80076ac:	6859      	ldr	r1, [r3, #4]
 80076ae:	683b      	ldr	r3, [r7, #0]
 80076b0:	68db      	ldr	r3, [r3, #12]
 80076b2:	461a      	mov	r2, r3
 80076b4:	f000 fa9a 	bl	8007bec <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	2140      	movs	r1, #64	; 0x40
 80076be:	4618      	mov	r0, r3
 80076c0:	f000 faf3 	bl	8007caa <TIM_ITRx_SetConfig>
      break;
 80076c4:	e00c      	b.n	80076e0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681a      	ldr	r2, [r3, #0]
 80076ca:	683b      	ldr	r3, [r7, #0]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	4619      	mov	r1, r3
 80076d0:	4610      	mov	r0, r2
 80076d2:	f000 faea 	bl	8007caa <TIM_ITRx_SetConfig>
      break;
 80076d6:	e003      	b.n	80076e0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80076d8:	2301      	movs	r3, #1
 80076da:	73fb      	strb	r3, [r7, #15]
      break;
 80076dc:	e000      	b.n	80076e0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80076de:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	2201      	movs	r2, #1
 80076e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2200      	movs	r2, #0
 80076ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80076f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80076f2:	4618      	mov	r0, r3
 80076f4:	3710      	adds	r7, #16
 80076f6:	46bd      	mov	sp, r7
 80076f8:	bd80      	pop	{r7, pc}

080076fa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80076fa:	b480      	push	{r7}
 80076fc:	b083      	sub	sp, #12
 80076fe:	af00      	add	r7, sp, #0
 8007700:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007702:	bf00      	nop
 8007704:	370c      	adds	r7, #12
 8007706:	46bd      	mov	sp, r7
 8007708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800770c:	4770      	bx	lr

0800770e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800770e:	b480      	push	{r7}
 8007710:	b083      	sub	sp, #12
 8007712:	af00      	add	r7, sp, #0
 8007714:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007716:	bf00      	nop
 8007718:	370c      	adds	r7, #12
 800771a:	46bd      	mov	sp, r7
 800771c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007720:	4770      	bx	lr

08007722 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007722:	b480      	push	{r7}
 8007724:	b083      	sub	sp, #12
 8007726:	af00      	add	r7, sp, #0
 8007728:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800772a:	bf00      	nop
 800772c:	370c      	adds	r7, #12
 800772e:	46bd      	mov	sp, r7
 8007730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007734:	4770      	bx	lr

08007736 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007736:	b480      	push	{r7}
 8007738:	b083      	sub	sp, #12
 800773a:	af00      	add	r7, sp, #0
 800773c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800773e:	bf00      	nop
 8007740:	370c      	adds	r7, #12
 8007742:	46bd      	mov	sp, r7
 8007744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007748:	4770      	bx	lr
	...

0800774c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800774c:	b480      	push	{r7}
 800774e:	b085      	sub	sp, #20
 8007750:	af00      	add	r7, sp, #0
 8007752:	6078      	str	r0, [r7, #4]
 8007754:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	4a40      	ldr	r2, [pc, #256]	; (8007860 <TIM_Base_SetConfig+0x114>)
 8007760:	4293      	cmp	r3, r2
 8007762:	d013      	beq.n	800778c <TIM_Base_SetConfig+0x40>
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800776a:	d00f      	beq.n	800778c <TIM_Base_SetConfig+0x40>
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	4a3d      	ldr	r2, [pc, #244]	; (8007864 <TIM_Base_SetConfig+0x118>)
 8007770:	4293      	cmp	r3, r2
 8007772:	d00b      	beq.n	800778c <TIM_Base_SetConfig+0x40>
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	4a3c      	ldr	r2, [pc, #240]	; (8007868 <TIM_Base_SetConfig+0x11c>)
 8007778:	4293      	cmp	r3, r2
 800777a:	d007      	beq.n	800778c <TIM_Base_SetConfig+0x40>
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	4a3b      	ldr	r2, [pc, #236]	; (800786c <TIM_Base_SetConfig+0x120>)
 8007780:	4293      	cmp	r3, r2
 8007782:	d003      	beq.n	800778c <TIM_Base_SetConfig+0x40>
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	4a3a      	ldr	r2, [pc, #232]	; (8007870 <TIM_Base_SetConfig+0x124>)
 8007788:	4293      	cmp	r3, r2
 800778a:	d108      	bne.n	800779e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007792:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007794:	683b      	ldr	r3, [r7, #0]
 8007796:	685b      	ldr	r3, [r3, #4]
 8007798:	68fa      	ldr	r2, [r7, #12]
 800779a:	4313      	orrs	r3, r2
 800779c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	4a2f      	ldr	r2, [pc, #188]	; (8007860 <TIM_Base_SetConfig+0x114>)
 80077a2:	4293      	cmp	r3, r2
 80077a4:	d02b      	beq.n	80077fe <TIM_Base_SetConfig+0xb2>
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80077ac:	d027      	beq.n	80077fe <TIM_Base_SetConfig+0xb2>
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	4a2c      	ldr	r2, [pc, #176]	; (8007864 <TIM_Base_SetConfig+0x118>)
 80077b2:	4293      	cmp	r3, r2
 80077b4:	d023      	beq.n	80077fe <TIM_Base_SetConfig+0xb2>
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	4a2b      	ldr	r2, [pc, #172]	; (8007868 <TIM_Base_SetConfig+0x11c>)
 80077ba:	4293      	cmp	r3, r2
 80077bc:	d01f      	beq.n	80077fe <TIM_Base_SetConfig+0xb2>
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	4a2a      	ldr	r2, [pc, #168]	; (800786c <TIM_Base_SetConfig+0x120>)
 80077c2:	4293      	cmp	r3, r2
 80077c4:	d01b      	beq.n	80077fe <TIM_Base_SetConfig+0xb2>
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	4a29      	ldr	r2, [pc, #164]	; (8007870 <TIM_Base_SetConfig+0x124>)
 80077ca:	4293      	cmp	r3, r2
 80077cc:	d017      	beq.n	80077fe <TIM_Base_SetConfig+0xb2>
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	4a28      	ldr	r2, [pc, #160]	; (8007874 <TIM_Base_SetConfig+0x128>)
 80077d2:	4293      	cmp	r3, r2
 80077d4:	d013      	beq.n	80077fe <TIM_Base_SetConfig+0xb2>
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	4a27      	ldr	r2, [pc, #156]	; (8007878 <TIM_Base_SetConfig+0x12c>)
 80077da:	4293      	cmp	r3, r2
 80077dc:	d00f      	beq.n	80077fe <TIM_Base_SetConfig+0xb2>
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	4a26      	ldr	r2, [pc, #152]	; (800787c <TIM_Base_SetConfig+0x130>)
 80077e2:	4293      	cmp	r3, r2
 80077e4:	d00b      	beq.n	80077fe <TIM_Base_SetConfig+0xb2>
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	4a25      	ldr	r2, [pc, #148]	; (8007880 <TIM_Base_SetConfig+0x134>)
 80077ea:	4293      	cmp	r3, r2
 80077ec:	d007      	beq.n	80077fe <TIM_Base_SetConfig+0xb2>
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	4a24      	ldr	r2, [pc, #144]	; (8007884 <TIM_Base_SetConfig+0x138>)
 80077f2:	4293      	cmp	r3, r2
 80077f4:	d003      	beq.n	80077fe <TIM_Base_SetConfig+0xb2>
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	4a23      	ldr	r2, [pc, #140]	; (8007888 <TIM_Base_SetConfig+0x13c>)
 80077fa:	4293      	cmp	r3, r2
 80077fc:	d108      	bne.n	8007810 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007804:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007806:	683b      	ldr	r3, [r7, #0]
 8007808:	68db      	ldr	r3, [r3, #12]
 800780a:	68fa      	ldr	r2, [r7, #12]
 800780c:	4313      	orrs	r3, r2
 800780e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007816:	683b      	ldr	r3, [r7, #0]
 8007818:	695b      	ldr	r3, [r3, #20]
 800781a:	4313      	orrs	r3, r2
 800781c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	68fa      	ldr	r2, [r7, #12]
 8007822:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007824:	683b      	ldr	r3, [r7, #0]
 8007826:	689a      	ldr	r2, [r3, #8]
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800782c:	683b      	ldr	r3, [r7, #0]
 800782e:	681a      	ldr	r2, [r3, #0]
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	4a0a      	ldr	r2, [pc, #40]	; (8007860 <TIM_Base_SetConfig+0x114>)
 8007838:	4293      	cmp	r3, r2
 800783a:	d003      	beq.n	8007844 <TIM_Base_SetConfig+0xf8>
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	4a0c      	ldr	r2, [pc, #48]	; (8007870 <TIM_Base_SetConfig+0x124>)
 8007840:	4293      	cmp	r3, r2
 8007842:	d103      	bne.n	800784c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007844:	683b      	ldr	r3, [r7, #0]
 8007846:	691a      	ldr	r2, [r3, #16]
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	2201      	movs	r2, #1
 8007850:	615a      	str	r2, [r3, #20]
}
 8007852:	bf00      	nop
 8007854:	3714      	adds	r7, #20
 8007856:	46bd      	mov	sp, r7
 8007858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800785c:	4770      	bx	lr
 800785e:	bf00      	nop
 8007860:	40010000 	.word	0x40010000
 8007864:	40000400 	.word	0x40000400
 8007868:	40000800 	.word	0x40000800
 800786c:	40000c00 	.word	0x40000c00
 8007870:	40010400 	.word	0x40010400
 8007874:	40014000 	.word	0x40014000
 8007878:	40014400 	.word	0x40014400
 800787c:	40014800 	.word	0x40014800
 8007880:	40001800 	.word	0x40001800
 8007884:	40001c00 	.word	0x40001c00
 8007888:	40002000 	.word	0x40002000

0800788c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800788c:	b480      	push	{r7}
 800788e:	b087      	sub	sp, #28
 8007890:	af00      	add	r7, sp, #0
 8007892:	6078      	str	r0, [r7, #4]
 8007894:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	6a1b      	ldr	r3, [r3, #32]
 800789a:	f023 0201 	bic.w	r2, r3, #1
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	6a1b      	ldr	r3, [r3, #32]
 80078a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	685b      	ldr	r3, [r3, #4]
 80078ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	699b      	ldr	r3, [r3, #24]
 80078b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80078ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	f023 0303 	bic.w	r3, r3, #3
 80078c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80078c4:	683b      	ldr	r3, [r7, #0]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	68fa      	ldr	r2, [r7, #12]
 80078ca:	4313      	orrs	r3, r2
 80078cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80078ce:	697b      	ldr	r3, [r7, #20]
 80078d0:	f023 0302 	bic.w	r3, r3, #2
 80078d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80078d6:	683b      	ldr	r3, [r7, #0]
 80078d8:	689b      	ldr	r3, [r3, #8]
 80078da:	697a      	ldr	r2, [r7, #20]
 80078dc:	4313      	orrs	r3, r2
 80078de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	4a20      	ldr	r2, [pc, #128]	; (8007964 <TIM_OC1_SetConfig+0xd8>)
 80078e4:	4293      	cmp	r3, r2
 80078e6:	d003      	beq.n	80078f0 <TIM_OC1_SetConfig+0x64>
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	4a1f      	ldr	r2, [pc, #124]	; (8007968 <TIM_OC1_SetConfig+0xdc>)
 80078ec:	4293      	cmp	r3, r2
 80078ee:	d10c      	bne.n	800790a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80078f0:	697b      	ldr	r3, [r7, #20]
 80078f2:	f023 0308 	bic.w	r3, r3, #8
 80078f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80078f8:	683b      	ldr	r3, [r7, #0]
 80078fa:	68db      	ldr	r3, [r3, #12]
 80078fc:	697a      	ldr	r2, [r7, #20]
 80078fe:	4313      	orrs	r3, r2
 8007900:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007902:	697b      	ldr	r3, [r7, #20]
 8007904:	f023 0304 	bic.w	r3, r3, #4
 8007908:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	4a15      	ldr	r2, [pc, #84]	; (8007964 <TIM_OC1_SetConfig+0xd8>)
 800790e:	4293      	cmp	r3, r2
 8007910:	d003      	beq.n	800791a <TIM_OC1_SetConfig+0x8e>
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	4a14      	ldr	r2, [pc, #80]	; (8007968 <TIM_OC1_SetConfig+0xdc>)
 8007916:	4293      	cmp	r3, r2
 8007918:	d111      	bne.n	800793e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800791a:	693b      	ldr	r3, [r7, #16]
 800791c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007920:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007922:	693b      	ldr	r3, [r7, #16]
 8007924:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007928:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800792a:	683b      	ldr	r3, [r7, #0]
 800792c:	695b      	ldr	r3, [r3, #20]
 800792e:	693a      	ldr	r2, [r7, #16]
 8007930:	4313      	orrs	r3, r2
 8007932:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007934:	683b      	ldr	r3, [r7, #0]
 8007936:	699b      	ldr	r3, [r3, #24]
 8007938:	693a      	ldr	r2, [r7, #16]
 800793a:	4313      	orrs	r3, r2
 800793c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	693a      	ldr	r2, [r7, #16]
 8007942:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	68fa      	ldr	r2, [r7, #12]
 8007948:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800794a:	683b      	ldr	r3, [r7, #0]
 800794c:	685a      	ldr	r2, [r3, #4]
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	697a      	ldr	r2, [r7, #20]
 8007956:	621a      	str	r2, [r3, #32]
}
 8007958:	bf00      	nop
 800795a:	371c      	adds	r7, #28
 800795c:	46bd      	mov	sp, r7
 800795e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007962:	4770      	bx	lr
 8007964:	40010000 	.word	0x40010000
 8007968:	40010400 	.word	0x40010400

0800796c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800796c:	b480      	push	{r7}
 800796e:	b087      	sub	sp, #28
 8007970:	af00      	add	r7, sp, #0
 8007972:	6078      	str	r0, [r7, #4]
 8007974:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	6a1b      	ldr	r3, [r3, #32]
 800797a:	f023 0210 	bic.w	r2, r3, #16
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	6a1b      	ldr	r3, [r3, #32]
 8007986:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	685b      	ldr	r3, [r3, #4]
 800798c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	699b      	ldr	r3, [r3, #24]
 8007992:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800799a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80079a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80079a4:	683b      	ldr	r3, [r7, #0]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	021b      	lsls	r3, r3, #8
 80079aa:	68fa      	ldr	r2, [r7, #12]
 80079ac:	4313      	orrs	r3, r2
 80079ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80079b0:	697b      	ldr	r3, [r7, #20]
 80079b2:	f023 0320 	bic.w	r3, r3, #32
 80079b6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80079b8:	683b      	ldr	r3, [r7, #0]
 80079ba:	689b      	ldr	r3, [r3, #8]
 80079bc:	011b      	lsls	r3, r3, #4
 80079be:	697a      	ldr	r2, [r7, #20]
 80079c0:	4313      	orrs	r3, r2
 80079c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	4a22      	ldr	r2, [pc, #136]	; (8007a50 <TIM_OC2_SetConfig+0xe4>)
 80079c8:	4293      	cmp	r3, r2
 80079ca:	d003      	beq.n	80079d4 <TIM_OC2_SetConfig+0x68>
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	4a21      	ldr	r2, [pc, #132]	; (8007a54 <TIM_OC2_SetConfig+0xe8>)
 80079d0:	4293      	cmp	r3, r2
 80079d2:	d10d      	bne.n	80079f0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80079d4:	697b      	ldr	r3, [r7, #20]
 80079d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80079da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80079dc:	683b      	ldr	r3, [r7, #0]
 80079de:	68db      	ldr	r3, [r3, #12]
 80079e0:	011b      	lsls	r3, r3, #4
 80079e2:	697a      	ldr	r2, [r7, #20]
 80079e4:	4313      	orrs	r3, r2
 80079e6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80079e8:	697b      	ldr	r3, [r7, #20]
 80079ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80079ee:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	4a17      	ldr	r2, [pc, #92]	; (8007a50 <TIM_OC2_SetConfig+0xe4>)
 80079f4:	4293      	cmp	r3, r2
 80079f6:	d003      	beq.n	8007a00 <TIM_OC2_SetConfig+0x94>
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	4a16      	ldr	r2, [pc, #88]	; (8007a54 <TIM_OC2_SetConfig+0xe8>)
 80079fc:	4293      	cmp	r3, r2
 80079fe:	d113      	bne.n	8007a28 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007a00:	693b      	ldr	r3, [r7, #16]
 8007a02:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007a06:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007a08:	693b      	ldr	r3, [r7, #16]
 8007a0a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007a0e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007a10:	683b      	ldr	r3, [r7, #0]
 8007a12:	695b      	ldr	r3, [r3, #20]
 8007a14:	009b      	lsls	r3, r3, #2
 8007a16:	693a      	ldr	r2, [r7, #16]
 8007a18:	4313      	orrs	r3, r2
 8007a1a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007a1c:	683b      	ldr	r3, [r7, #0]
 8007a1e:	699b      	ldr	r3, [r3, #24]
 8007a20:	009b      	lsls	r3, r3, #2
 8007a22:	693a      	ldr	r2, [r7, #16]
 8007a24:	4313      	orrs	r3, r2
 8007a26:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	693a      	ldr	r2, [r7, #16]
 8007a2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	68fa      	ldr	r2, [r7, #12]
 8007a32:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007a34:	683b      	ldr	r3, [r7, #0]
 8007a36:	685a      	ldr	r2, [r3, #4]
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	697a      	ldr	r2, [r7, #20]
 8007a40:	621a      	str	r2, [r3, #32]
}
 8007a42:	bf00      	nop
 8007a44:	371c      	adds	r7, #28
 8007a46:	46bd      	mov	sp, r7
 8007a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4c:	4770      	bx	lr
 8007a4e:	bf00      	nop
 8007a50:	40010000 	.word	0x40010000
 8007a54:	40010400 	.word	0x40010400

08007a58 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007a58:	b480      	push	{r7}
 8007a5a:	b087      	sub	sp, #28
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	6078      	str	r0, [r7, #4]
 8007a60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	6a1b      	ldr	r3, [r3, #32]
 8007a66:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	6a1b      	ldr	r3, [r3, #32]
 8007a72:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	685b      	ldr	r3, [r3, #4]
 8007a78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	69db      	ldr	r3, [r3, #28]
 8007a7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	f023 0303 	bic.w	r3, r3, #3
 8007a8e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007a90:	683b      	ldr	r3, [r7, #0]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	68fa      	ldr	r2, [r7, #12]
 8007a96:	4313      	orrs	r3, r2
 8007a98:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007a9a:	697b      	ldr	r3, [r7, #20]
 8007a9c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007aa0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007aa2:	683b      	ldr	r3, [r7, #0]
 8007aa4:	689b      	ldr	r3, [r3, #8]
 8007aa6:	021b      	lsls	r3, r3, #8
 8007aa8:	697a      	ldr	r2, [r7, #20]
 8007aaa:	4313      	orrs	r3, r2
 8007aac:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	4a21      	ldr	r2, [pc, #132]	; (8007b38 <TIM_OC3_SetConfig+0xe0>)
 8007ab2:	4293      	cmp	r3, r2
 8007ab4:	d003      	beq.n	8007abe <TIM_OC3_SetConfig+0x66>
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	4a20      	ldr	r2, [pc, #128]	; (8007b3c <TIM_OC3_SetConfig+0xe4>)
 8007aba:	4293      	cmp	r3, r2
 8007abc:	d10d      	bne.n	8007ada <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007abe:	697b      	ldr	r3, [r7, #20]
 8007ac0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007ac4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007ac6:	683b      	ldr	r3, [r7, #0]
 8007ac8:	68db      	ldr	r3, [r3, #12]
 8007aca:	021b      	lsls	r3, r3, #8
 8007acc:	697a      	ldr	r2, [r7, #20]
 8007ace:	4313      	orrs	r3, r2
 8007ad0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007ad2:	697b      	ldr	r3, [r7, #20]
 8007ad4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007ad8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	4a16      	ldr	r2, [pc, #88]	; (8007b38 <TIM_OC3_SetConfig+0xe0>)
 8007ade:	4293      	cmp	r3, r2
 8007ae0:	d003      	beq.n	8007aea <TIM_OC3_SetConfig+0x92>
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	4a15      	ldr	r2, [pc, #84]	; (8007b3c <TIM_OC3_SetConfig+0xe4>)
 8007ae6:	4293      	cmp	r3, r2
 8007ae8:	d113      	bne.n	8007b12 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007aea:	693b      	ldr	r3, [r7, #16]
 8007aec:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007af0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007af2:	693b      	ldr	r3, [r7, #16]
 8007af4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007af8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007afa:	683b      	ldr	r3, [r7, #0]
 8007afc:	695b      	ldr	r3, [r3, #20]
 8007afe:	011b      	lsls	r3, r3, #4
 8007b00:	693a      	ldr	r2, [r7, #16]
 8007b02:	4313      	orrs	r3, r2
 8007b04:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007b06:	683b      	ldr	r3, [r7, #0]
 8007b08:	699b      	ldr	r3, [r3, #24]
 8007b0a:	011b      	lsls	r3, r3, #4
 8007b0c:	693a      	ldr	r2, [r7, #16]
 8007b0e:	4313      	orrs	r3, r2
 8007b10:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	693a      	ldr	r2, [r7, #16]
 8007b16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	68fa      	ldr	r2, [r7, #12]
 8007b1c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007b1e:	683b      	ldr	r3, [r7, #0]
 8007b20:	685a      	ldr	r2, [r3, #4]
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	697a      	ldr	r2, [r7, #20]
 8007b2a:	621a      	str	r2, [r3, #32]
}
 8007b2c:	bf00      	nop
 8007b2e:	371c      	adds	r7, #28
 8007b30:	46bd      	mov	sp, r7
 8007b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b36:	4770      	bx	lr
 8007b38:	40010000 	.word	0x40010000
 8007b3c:	40010400 	.word	0x40010400

08007b40 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007b40:	b480      	push	{r7}
 8007b42:	b087      	sub	sp, #28
 8007b44:	af00      	add	r7, sp, #0
 8007b46:	6078      	str	r0, [r7, #4]
 8007b48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	6a1b      	ldr	r3, [r3, #32]
 8007b4e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	6a1b      	ldr	r3, [r3, #32]
 8007b5a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	685b      	ldr	r3, [r3, #4]
 8007b60:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	69db      	ldr	r3, [r3, #28]
 8007b66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007b6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007b76:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007b78:	683b      	ldr	r3, [r7, #0]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	021b      	lsls	r3, r3, #8
 8007b7e:	68fa      	ldr	r2, [r7, #12]
 8007b80:	4313      	orrs	r3, r2
 8007b82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007b84:	693b      	ldr	r3, [r7, #16]
 8007b86:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007b8a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007b8c:	683b      	ldr	r3, [r7, #0]
 8007b8e:	689b      	ldr	r3, [r3, #8]
 8007b90:	031b      	lsls	r3, r3, #12
 8007b92:	693a      	ldr	r2, [r7, #16]
 8007b94:	4313      	orrs	r3, r2
 8007b96:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	4a12      	ldr	r2, [pc, #72]	; (8007be4 <TIM_OC4_SetConfig+0xa4>)
 8007b9c:	4293      	cmp	r3, r2
 8007b9e:	d003      	beq.n	8007ba8 <TIM_OC4_SetConfig+0x68>
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	4a11      	ldr	r2, [pc, #68]	; (8007be8 <TIM_OC4_SetConfig+0xa8>)
 8007ba4:	4293      	cmp	r3, r2
 8007ba6:	d109      	bne.n	8007bbc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007ba8:	697b      	ldr	r3, [r7, #20]
 8007baa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007bae:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007bb0:	683b      	ldr	r3, [r7, #0]
 8007bb2:	695b      	ldr	r3, [r3, #20]
 8007bb4:	019b      	lsls	r3, r3, #6
 8007bb6:	697a      	ldr	r2, [r7, #20]
 8007bb8:	4313      	orrs	r3, r2
 8007bba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	697a      	ldr	r2, [r7, #20]
 8007bc0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	68fa      	ldr	r2, [r7, #12]
 8007bc6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007bc8:	683b      	ldr	r3, [r7, #0]
 8007bca:	685a      	ldr	r2, [r3, #4]
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	693a      	ldr	r2, [r7, #16]
 8007bd4:	621a      	str	r2, [r3, #32]
}
 8007bd6:	bf00      	nop
 8007bd8:	371c      	adds	r7, #28
 8007bda:	46bd      	mov	sp, r7
 8007bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be0:	4770      	bx	lr
 8007be2:	bf00      	nop
 8007be4:	40010000 	.word	0x40010000
 8007be8:	40010400 	.word	0x40010400

08007bec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007bec:	b480      	push	{r7}
 8007bee:	b087      	sub	sp, #28
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	60f8      	str	r0, [r7, #12]
 8007bf4:	60b9      	str	r1, [r7, #8]
 8007bf6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	6a1b      	ldr	r3, [r3, #32]
 8007bfc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	6a1b      	ldr	r3, [r3, #32]
 8007c02:	f023 0201 	bic.w	r2, r3, #1
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	699b      	ldr	r3, [r3, #24]
 8007c0e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007c10:	693b      	ldr	r3, [r7, #16]
 8007c12:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007c16:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	011b      	lsls	r3, r3, #4
 8007c1c:	693a      	ldr	r2, [r7, #16]
 8007c1e:	4313      	orrs	r3, r2
 8007c20:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007c22:	697b      	ldr	r3, [r7, #20]
 8007c24:	f023 030a 	bic.w	r3, r3, #10
 8007c28:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007c2a:	697a      	ldr	r2, [r7, #20]
 8007c2c:	68bb      	ldr	r3, [r7, #8]
 8007c2e:	4313      	orrs	r3, r2
 8007c30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	693a      	ldr	r2, [r7, #16]
 8007c36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	697a      	ldr	r2, [r7, #20]
 8007c3c:	621a      	str	r2, [r3, #32]
}
 8007c3e:	bf00      	nop
 8007c40:	371c      	adds	r7, #28
 8007c42:	46bd      	mov	sp, r7
 8007c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c48:	4770      	bx	lr

08007c4a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007c4a:	b480      	push	{r7}
 8007c4c:	b087      	sub	sp, #28
 8007c4e:	af00      	add	r7, sp, #0
 8007c50:	60f8      	str	r0, [r7, #12]
 8007c52:	60b9      	str	r1, [r7, #8]
 8007c54:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	6a1b      	ldr	r3, [r3, #32]
 8007c5a:	f023 0210 	bic.w	r2, r3, #16
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	699b      	ldr	r3, [r3, #24]
 8007c66:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	6a1b      	ldr	r3, [r3, #32]
 8007c6c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007c6e:	697b      	ldr	r3, [r7, #20]
 8007c70:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007c74:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	031b      	lsls	r3, r3, #12
 8007c7a:	697a      	ldr	r2, [r7, #20]
 8007c7c:	4313      	orrs	r3, r2
 8007c7e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007c80:	693b      	ldr	r3, [r7, #16]
 8007c82:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007c86:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007c88:	68bb      	ldr	r3, [r7, #8]
 8007c8a:	011b      	lsls	r3, r3, #4
 8007c8c:	693a      	ldr	r2, [r7, #16]
 8007c8e:	4313      	orrs	r3, r2
 8007c90:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	697a      	ldr	r2, [r7, #20]
 8007c96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	693a      	ldr	r2, [r7, #16]
 8007c9c:	621a      	str	r2, [r3, #32]
}
 8007c9e:	bf00      	nop
 8007ca0:	371c      	adds	r7, #28
 8007ca2:	46bd      	mov	sp, r7
 8007ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca8:	4770      	bx	lr

08007caa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007caa:	b480      	push	{r7}
 8007cac:	b085      	sub	sp, #20
 8007cae:	af00      	add	r7, sp, #0
 8007cb0:	6078      	str	r0, [r7, #4]
 8007cb2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	689b      	ldr	r3, [r3, #8]
 8007cb8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007cc0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007cc2:	683a      	ldr	r2, [r7, #0]
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	4313      	orrs	r3, r2
 8007cc8:	f043 0307 	orr.w	r3, r3, #7
 8007ccc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	68fa      	ldr	r2, [r7, #12]
 8007cd2:	609a      	str	r2, [r3, #8]
}
 8007cd4:	bf00      	nop
 8007cd6:	3714      	adds	r7, #20
 8007cd8:	46bd      	mov	sp, r7
 8007cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cde:	4770      	bx	lr

08007ce0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007ce0:	b480      	push	{r7}
 8007ce2:	b087      	sub	sp, #28
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	60f8      	str	r0, [r7, #12]
 8007ce8:	60b9      	str	r1, [r7, #8]
 8007cea:	607a      	str	r2, [r7, #4]
 8007cec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	689b      	ldr	r3, [r3, #8]
 8007cf2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007cf4:	697b      	ldr	r3, [r7, #20]
 8007cf6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007cfa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007cfc:	683b      	ldr	r3, [r7, #0]
 8007cfe:	021a      	lsls	r2, r3, #8
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	431a      	orrs	r2, r3
 8007d04:	68bb      	ldr	r3, [r7, #8]
 8007d06:	4313      	orrs	r3, r2
 8007d08:	697a      	ldr	r2, [r7, #20]
 8007d0a:	4313      	orrs	r3, r2
 8007d0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	697a      	ldr	r2, [r7, #20]
 8007d12:	609a      	str	r2, [r3, #8]
}
 8007d14:	bf00      	nop
 8007d16:	371c      	adds	r7, #28
 8007d18:	46bd      	mov	sp, r7
 8007d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d1e:	4770      	bx	lr

08007d20 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007d20:	b480      	push	{r7}
 8007d22:	b085      	sub	sp, #20
 8007d24:	af00      	add	r7, sp, #0
 8007d26:	6078      	str	r0, [r7, #4]
 8007d28:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007d30:	2b01      	cmp	r3, #1
 8007d32:	d101      	bne.n	8007d38 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007d34:	2302      	movs	r3, #2
 8007d36:	e05a      	b.n	8007dee <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	2201      	movs	r2, #1
 8007d3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	2202      	movs	r2, #2
 8007d44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	685b      	ldr	r3, [r3, #4]
 8007d4e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	689b      	ldr	r3, [r3, #8]
 8007d56:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d5e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007d60:	683b      	ldr	r3, [r7, #0]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	68fa      	ldr	r2, [r7, #12]
 8007d66:	4313      	orrs	r3, r2
 8007d68:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	68fa      	ldr	r2, [r7, #12]
 8007d70:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	4a21      	ldr	r2, [pc, #132]	; (8007dfc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007d78:	4293      	cmp	r3, r2
 8007d7a:	d022      	beq.n	8007dc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d84:	d01d      	beq.n	8007dc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	4a1d      	ldr	r2, [pc, #116]	; (8007e00 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007d8c:	4293      	cmp	r3, r2
 8007d8e:	d018      	beq.n	8007dc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	4a1b      	ldr	r2, [pc, #108]	; (8007e04 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007d96:	4293      	cmp	r3, r2
 8007d98:	d013      	beq.n	8007dc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	4a1a      	ldr	r2, [pc, #104]	; (8007e08 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007da0:	4293      	cmp	r3, r2
 8007da2:	d00e      	beq.n	8007dc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	4a18      	ldr	r2, [pc, #96]	; (8007e0c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007daa:	4293      	cmp	r3, r2
 8007dac:	d009      	beq.n	8007dc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	4a17      	ldr	r2, [pc, #92]	; (8007e10 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007db4:	4293      	cmp	r3, r2
 8007db6:	d004      	beq.n	8007dc2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	4a15      	ldr	r2, [pc, #84]	; (8007e14 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007dbe:	4293      	cmp	r3, r2
 8007dc0:	d10c      	bne.n	8007ddc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007dc2:	68bb      	ldr	r3, [r7, #8]
 8007dc4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007dc8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007dca:	683b      	ldr	r3, [r7, #0]
 8007dcc:	685b      	ldr	r3, [r3, #4]
 8007dce:	68ba      	ldr	r2, [r7, #8]
 8007dd0:	4313      	orrs	r3, r2
 8007dd2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	68ba      	ldr	r2, [r7, #8]
 8007dda:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	2201      	movs	r2, #1
 8007de0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	2200      	movs	r2, #0
 8007de8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007dec:	2300      	movs	r3, #0
}
 8007dee:	4618      	mov	r0, r3
 8007df0:	3714      	adds	r7, #20
 8007df2:	46bd      	mov	sp, r7
 8007df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007df8:	4770      	bx	lr
 8007dfa:	bf00      	nop
 8007dfc:	40010000 	.word	0x40010000
 8007e00:	40000400 	.word	0x40000400
 8007e04:	40000800 	.word	0x40000800
 8007e08:	40000c00 	.word	0x40000c00
 8007e0c:	40010400 	.word	0x40010400
 8007e10:	40014000 	.word	0x40014000
 8007e14:	40001800 	.word	0x40001800

08007e18 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007e18:	b480      	push	{r7}
 8007e1a:	b083      	sub	sp, #12
 8007e1c:	af00      	add	r7, sp, #0
 8007e1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007e20:	bf00      	nop
 8007e22:	370c      	adds	r7, #12
 8007e24:	46bd      	mov	sp, r7
 8007e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e2a:	4770      	bx	lr

08007e2c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007e2c:	b480      	push	{r7}
 8007e2e:	b083      	sub	sp, #12
 8007e30:	af00      	add	r7, sp, #0
 8007e32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007e34:	bf00      	nop
 8007e36:	370c      	adds	r7, #12
 8007e38:	46bd      	mov	sp, r7
 8007e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e3e:	4770      	bx	lr

08007e40 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007e40:	b580      	push	{r7, lr}
 8007e42:	b082      	sub	sp, #8
 8007e44:	af00      	add	r7, sp, #0
 8007e46:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d101      	bne.n	8007e52 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007e4e:	2301      	movs	r3, #1
 8007e50:	e03f      	b.n	8007ed2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e58:	b2db      	uxtb	r3, r3
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d106      	bne.n	8007e6c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	2200      	movs	r2, #0
 8007e62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007e66:	6878      	ldr	r0, [r7, #4]
 8007e68:	f7fb f8ec 	bl	8003044 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	2224      	movs	r2, #36	; 0x24
 8007e70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	68da      	ldr	r2, [r3, #12]
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007e82:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007e84:	6878      	ldr	r0, [r7, #4]
 8007e86:	f000 fddf 	bl	8008a48 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	691a      	ldr	r2, [r3, #16]
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007e98:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	695a      	ldr	r2, [r3, #20]
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007ea8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	68da      	ldr	r2, [r3, #12]
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007eb8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	2200      	movs	r2, #0
 8007ebe:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	2220      	movs	r2, #32
 8007ec4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	2220      	movs	r2, #32
 8007ecc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007ed0:	2300      	movs	r3, #0
}
 8007ed2:	4618      	mov	r0, r3
 8007ed4:	3708      	adds	r7, #8
 8007ed6:	46bd      	mov	sp, r7
 8007ed8:	bd80      	pop	{r7, pc}

08007eda <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007eda:	b580      	push	{r7, lr}
 8007edc:	b08a      	sub	sp, #40	; 0x28
 8007ede:	af02      	add	r7, sp, #8
 8007ee0:	60f8      	str	r0, [r7, #12]
 8007ee2:	60b9      	str	r1, [r7, #8]
 8007ee4:	603b      	str	r3, [r7, #0]
 8007ee6:	4613      	mov	r3, r2
 8007ee8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007eea:	2300      	movs	r3, #0
 8007eec:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ef4:	b2db      	uxtb	r3, r3
 8007ef6:	2b20      	cmp	r3, #32
 8007ef8:	d17c      	bne.n	8007ff4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007efa:	68bb      	ldr	r3, [r7, #8]
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d002      	beq.n	8007f06 <HAL_UART_Transmit+0x2c>
 8007f00:	88fb      	ldrh	r3, [r7, #6]
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d101      	bne.n	8007f0a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007f06:	2301      	movs	r3, #1
 8007f08:	e075      	b.n	8007ff6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007f10:	2b01      	cmp	r3, #1
 8007f12:	d101      	bne.n	8007f18 <HAL_UART_Transmit+0x3e>
 8007f14:	2302      	movs	r3, #2
 8007f16:	e06e      	b.n	8007ff6 <HAL_UART_Transmit+0x11c>
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	2201      	movs	r2, #1
 8007f1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	2200      	movs	r2, #0
 8007f24:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	2221      	movs	r2, #33	; 0x21
 8007f2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007f2e:	f7fb fa9d 	bl	800346c <HAL_GetTick>
 8007f32:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	88fa      	ldrh	r2, [r7, #6]
 8007f38:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	88fa      	ldrh	r2, [r7, #6]
 8007f3e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	689b      	ldr	r3, [r3, #8]
 8007f44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f48:	d108      	bne.n	8007f5c <HAL_UART_Transmit+0x82>
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	691b      	ldr	r3, [r3, #16]
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d104      	bne.n	8007f5c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8007f52:	2300      	movs	r3, #0
 8007f54:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007f56:	68bb      	ldr	r3, [r7, #8]
 8007f58:	61bb      	str	r3, [r7, #24]
 8007f5a:	e003      	b.n	8007f64 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007f5c:	68bb      	ldr	r3, [r7, #8]
 8007f5e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007f60:	2300      	movs	r3, #0
 8007f62:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	2200      	movs	r2, #0
 8007f68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007f6c:	e02a      	b.n	8007fc4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007f6e:	683b      	ldr	r3, [r7, #0]
 8007f70:	9300      	str	r3, [sp, #0]
 8007f72:	697b      	ldr	r3, [r7, #20]
 8007f74:	2200      	movs	r2, #0
 8007f76:	2180      	movs	r1, #128	; 0x80
 8007f78:	68f8      	ldr	r0, [r7, #12]
 8007f7a:	f000 fb1f 	bl	80085bc <UART_WaitOnFlagUntilTimeout>
 8007f7e:	4603      	mov	r3, r0
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d001      	beq.n	8007f88 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8007f84:	2303      	movs	r3, #3
 8007f86:	e036      	b.n	8007ff6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8007f88:	69fb      	ldr	r3, [r7, #28]
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d10b      	bne.n	8007fa6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007f8e:	69bb      	ldr	r3, [r7, #24]
 8007f90:	881b      	ldrh	r3, [r3, #0]
 8007f92:	461a      	mov	r2, r3
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007f9c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007f9e:	69bb      	ldr	r3, [r7, #24]
 8007fa0:	3302      	adds	r3, #2
 8007fa2:	61bb      	str	r3, [r7, #24]
 8007fa4:	e007      	b.n	8007fb6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007fa6:	69fb      	ldr	r3, [r7, #28]
 8007fa8:	781a      	ldrb	r2, [r3, #0]
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007fb0:	69fb      	ldr	r3, [r7, #28]
 8007fb2:	3301      	adds	r3, #1
 8007fb4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007fba:	b29b      	uxth	r3, r3
 8007fbc:	3b01      	subs	r3, #1
 8007fbe:	b29a      	uxth	r2, r3
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007fc8:	b29b      	uxth	r3, r3
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d1cf      	bne.n	8007f6e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007fce:	683b      	ldr	r3, [r7, #0]
 8007fd0:	9300      	str	r3, [sp, #0]
 8007fd2:	697b      	ldr	r3, [r7, #20]
 8007fd4:	2200      	movs	r2, #0
 8007fd6:	2140      	movs	r1, #64	; 0x40
 8007fd8:	68f8      	ldr	r0, [r7, #12]
 8007fda:	f000 faef 	bl	80085bc <UART_WaitOnFlagUntilTimeout>
 8007fde:	4603      	mov	r3, r0
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d001      	beq.n	8007fe8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007fe4:	2303      	movs	r3, #3
 8007fe6:	e006      	b.n	8007ff6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	2220      	movs	r2, #32
 8007fec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007ff0:	2300      	movs	r3, #0
 8007ff2:	e000      	b.n	8007ff6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8007ff4:	2302      	movs	r3, #2
  }
}
 8007ff6:	4618      	mov	r0, r3
 8007ff8:	3720      	adds	r7, #32
 8007ffa:	46bd      	mov	sp, r7
 8007ffc:	bd80      	pop	{r7, pc}

08007ffe <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007ffe:	b580      	push	{r7, lr}
 8008000:	b084      	sub	sp, #16
 8008002:	af00      	add	r7, sp, #0
 8008004:	60f8      	str	r0, [r7, #12]
 8008006:	60b9      	str	r1, [r7, #8]
 8008008:	4613      	mov	r3, r2
 800800a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008012:	b2db      	uxtb	r3, r3
 8008014:	2b20      	cmp	r3, #32
 8008016:	d11d      	bne.n	8008054 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8008018:	68bb      	ldr	r3, [r7, #8]
 800801a:	2b00      	cmp	r3, #0
 800801c:	d002      	beq.n	8008024 <HAL_UART_Receive_IT+0x26>
 800801e:	88fb      	ldrh	r3, [r7, #6]
 8008020:	2b00      	cmp	r3, #0
 8008022:	d101      	bne.n	8008028 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8008024:	2301      	movs	r3, #1
 8008026:	e016      	b.n	8008056 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800802e:	2b01      	cmp	r3, #1
 8008030:	d101      	bne.n	8008036 <HAL_UART_Receive_IT+0x38>
 8008032:	2302      	movs	r3, #2
 8008034:	e00f      	b.n	8008056 <HAL_UART_Receive_IT+0x58>
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	2201      	movs	r2, #1
 800803a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	2200      	movs	r2, #0
 8008042:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008044:	88fb      	ldrh	r3, [r7, #6]
 8008046:	461a      	mov	r2, r3
 8008048:	68b9      	ldr	r1, [r7, #8]
 800804a:	68f8      	ldr	r0, [r7, #12]
 800804c:	f000 fb24 	bl	8008698 <UART_Start_Receive_IT>
 8008050:	4603      	mov	r3, r0
 8008052:	e000      	b.n	8008056 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8008054:	2302      	movs	r3, #2
  }
}
 8008056:	4618      	mov	r0, r3
 8008058:	3710      	adds	r7, #16
 800805a:	46bd      	mov	sp, r7
 800805c:	bd80      	pop	{r7, pc}
	...

08008060 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008060:	b580      	push	{r7, lr}
 8008062:	b0ba      	sub	sp, #232	; 0xe8
 8008064:	af00      	add	r7, sp, #0
 8008066:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	68db      	ldr	r3, [r3, #12]
 8008078:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	695b      	ldr	r3, [r3, #20]
 8008082:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8008086:	2300      	movs	r3, #0
 8008088:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800808c:	2300      	movs	r3, #0
 800808e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008092:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008096:	f003 030f 	and.w	r3, r3, #15
 800809a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800809e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d10f      	bne.n	80080c6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80080a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80080aa:	f003 0320 	and.w	r3, r3, #32
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d009      	beq.n	80080c6 <HAL_UART_IRQHandler+0x66>
 80080b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80080b6:	f003 0320 	and.w	r3, r3, #32
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d003      	beq.n	80080c6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80080be:	6878      	ldr	r0, [r7, #4]
 80080c0:	f000 fc07 	bl	80088d2 <UART_Receive_IT>
      return;
 80080c4:	e256      	b.n	8008574 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80080c6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	f000 80de 	beq.w	800828c <HAL_UART_IRQHandler+0x22c>
 80080d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80080d4:	f003 0301 	and.w	r3, r3, #1
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d106      	bne.n	80080ea <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80080dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80080e0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	f000 80d1 	beq.w	800828c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80080ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80080ee:	f003 0301 	and.w	r3, r3, #1
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d00b      	beq.n	800810e <HAL_UART_IRQHandler+0xae>
 80080f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80080fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d005      	beq.n	800810e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008106:	f043 0201 	orr.w	r2, r3, #1
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800810e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008112:	f003 0304 	and.w	r3, r3, #4
 8008116:	2b00      	cmp	r3, #0
 8008118:	d00b      	beq.n	8008132 <HAL_UART_IRQHandler+0xd2>
 800811a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800811e:	f003 0301 	and.w	r3, r3, #1
 8008122:	2b00      	cmp	r3, #0
 8008124:	d005      	beq.n	8008132 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800812a:	f043 0202 	orr.w	r2, r3, #2
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008132:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008136:	f003 0302 	and.w	r3, r3, #2
 800813a:	2b00      	cmp	r3, #0
 800813c:	d00b      	beq.n	8008156 <HAL_UART_IRQHandler+0xf6>
 800813e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008142:	f003 0301 	and.w	r3, r3, #1
 8008146:	2b00      	cmp	r3, #0
 8008148:	d005      	beq.n	8008156 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800814e:	f043 0204 	orr.w	r2, r3, #4
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008156:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800815a:	f003 0308 	and.w	r3, r3, #8
 800815e:	2b00      	cmp	r3, #0
 8008160:	d011      	beq.n	8008186 <HAL_UART_IRQHandler+0x126>
 8008162:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008166:	f003 0320 	and.w	r3, r3, #32
 800816a:	2b00      	cmp	r3, #0
 800816c:	d105      	bne.n	800817a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800816e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008172:	f003 0301 	and.w	r3, r3, #1
 8008176:	2b00      	cmp	r3, #0
 8008178:	d005      	beq.n	8008186 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800817e:	f043 0208 	orr.w	r2, r3, #8
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800818a:	2b00      	cmp	r3, #0
 800818c:	f000 81ed 	beq.w	800856a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008190:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008194:	f003 0320 	and.w	r3, r3, #32
 8008198:	2b00      	cmp	r3, #0
 800819a:	d008      	beq.n	80081ae <HAL_UART_IRQHandler+0x14e>
 800819c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80081a0:	f003 0320 	and.w	r3, r3, #32
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d002      	beq.n	80081ae <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80081a8:	6878      	ldr	r0, [r7, #4]
 80081aa:	f000 fb92 	bl	80088d2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	695b      	ldr	r3, [r3, #20]
 80081b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081b8:	2b40      	cmp	r3, #64	; 0x40
 80081ba:	bf0c      	ite	eq
 80081bc:	2301      	moveq	r3, #1
 80081be:	2300      	movne	r3, #0
 80081c0:	b2db      	uxtb	r3, r3
 80081c2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081ca:	f003 0308 	and.w	r3, r3, #8
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d103      	bne.n	80081da <HAL_UART_IRQHandler+0x17a>
 80081d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d04f      	beq.n	800827a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80081da:	6878      	ldr	r0, [r7, #4]
 80081dc:	f000 fa9a 	bl	8008714 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	695b      	ldr	r3, [r3, #20]
 80081e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081ea:	2b40      	cmp	r3, #64	; 0x40
 80081ec:	d141      	bne.n	8008272 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	3314      	adds	r3, #20
 80081f4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081f8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80081fc:	e853 3f00 	ldrex	r3, [r3]
 8008200:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008204:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008208:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800820c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	3314      	adds	r3, #20
 8008216:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800821a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800821e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008222:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8008226:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800822a:	e841 2300 	strex	r3, r2, [r1]
 800822e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008232:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008236:	2b00      	cmp	r3, #0
 8008238:	d1d9      	bne.n	80081ee <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800823e:	2b00      	cmp	r3, #0
 8008240:	d013      	beq.n	800826a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008246:	4a7d      	ldr	r2, [pc, #500]	; (800843c <HAL_UART_IRQHandler+0x3dc>)
 8008248:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800824e:	4618      	mov	r0, r3
 8008250:	f7fb fe26 	bl	8003ea0 <HAL_DMA_Abort_IT>
 8008254:	4603      	mov	r3, r0
 8008256:	2b00      	cmp	r3, #0
 8008258:	d016      	beq.n	8008288 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800825e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008260:	687a      	ldr	r2, [r7, #4]
 8008262:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008264:	4610      	mov	r0, r2
 8008266:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008268:	e00e      	b.n	8008288 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800826a:	6878      	ldr	r0, [r7, #4]
 800826c:	f000 f990 	bl	8008590 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008270:	e00a      	b.n	8008288 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008272:	6878      	ldr	r0, [r7, #4]
 8008274:	f000 f98c 	bl	8008590 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008278:	e006      	b.n	8008288 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800827a:	6878      	ldr	r0, [r7, #4]
 800827c:	f000 f988 	bl	8008590 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	2200      	movs	r2, #0
 8008284:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8008286:	e170      	b.n	800856a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008288:	bf00      	nop
    return;
 800828a:	e16e      	b.n	800856a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008290:	2b01      	cmp	r3, #1
 8008292:	f040 814a 	bne.w	800852a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008296:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800829a:	f003 0310 	and.w	r3, r3, #16
 800829e:	2b00      	cmp	r3, #0
 80082a0:	f000 8143 	beq.w	800852a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80082a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80082a8:	f003 0310 	and.w	r3, r3, #16
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	f000 813c 	beq.w	800852a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80082b2:	2300      	movs	r3, #0
 80082b4:	60bb      	str	r3, [r7, #8]
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	60bb      	str	r3, [r7, #8]
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	685b      	ldr	r3, [r3, #4]
 80082c4:	60bb      	str	r3, [r7, #8]
 80082c6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	695b      	ldr	r3, [r3, #20]
 80082ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082d2:	2b40      	cmp	r3, #64	; 0x40
 80082d4:	f040 80b4 	bne.w	8008440 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	685b      	ldr	r3, [r3, #4]
 80082e0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80082e4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	f000 8140 	beq.w	800856e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80082f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80082f6:	429a      	cmp	r2, r3
 80082f8:	f080 8139 	bcs.w	800856e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008302:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008308:	69db      	ldr	r3, [r3, #28]
 800830a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800830e:	f000 8088 	beq.w	8008422 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	330c      	adds	r3, #12
 8008318:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800831c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008320:	e853 3f00 	ldrex	r3, [r3]
 8008324:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008328:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800832c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008330:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	330c      	adds	r3, #12
 800833a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800833e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008342:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008346:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800834a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800834e:	e841 2300 	strex	r3, r2, [r1]
 8008352:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8008356:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800835a:	2b00      	cmp	r3, #0
 800835c:	d1d9      	bne.n	8008312 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	3314      	adds	r3, #20
 8008364:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008366:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008368:	e853 3f00 	ldrex	r3, [r3]
 800836c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800836e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008370:	f023 0301 	bic.w	r3, r3, #1
 8008374:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	3314      	adds	r3, #20
 800837e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008382:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8008386:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008388:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800838a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800838e:	e841 2300 	strex	r3, r2, [r1]
 8008392:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008394:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008396:	2b00      	cmp	r3, #0
 8008398:	d1e1      	bne.n	800835e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	3314      	adds	r3, #20
 80083a0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083a2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80083a4:	e853 3f00 	ldrex	r3, [r3]
 80083a8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80083aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80083ac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80083b0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	3314      	adds	r3, #20
 80083ba:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80083be:	66fa      	str	r2, [r7, #108]	; 0x6c
 80083c0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083c2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80083c4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80083c6:	e841 2300 	strex	r3, r2, [r1]
 80083ca:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80083cc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d1e3      	bne.n	800839a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	2220      	movs	r2, #32
 80083d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	2200      	movs	r2, #0
 80083de:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	330c      	adds	r3, #12
 80083e6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083e8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80083ea:	e853 3f00 	ldrex	r3, [r3]
 80083ee:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80083f0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80083f2:	f023 0310 	bic.w	r3, r3, #16
 80083f6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	330c      	adds	r3, #12
 8008400:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8008404:	65ba      	str	r2, [r7, #88]	; 0x58
 8008406:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008408:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800840a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800840c:	e841 2300 	strex	r3, r2, [r1]
 8008410:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008412:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008414:	2b00      	cmp	r3, #0
 8008416:	d1e3      	bne.n	80083e0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800841c:	4618      	mov	r0, r3
 800841e:	f7fb fccf 	bl	8003dc0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800842a:	b29b      	uxth	r3, r3
 800842c:	1ad3      	subs	r3, r2, r3
 800842e:	b29b      	uxth	r3, r3
 8008430:	4619      	mov	r1, r3
 8008432:	6878      	ldr	r0, [r7, #4]
 8008434:	f000 f8b6 	bl	80085a4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008438:	e099      	b.n	800856e <HAL_UART_IRQHandler+0x50e>
 800843a:	bf00      	nop
 800843c:	080087db 	.word	0x080087db
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008448:	b29b      	uxth	r3, r3
 800844a:	1ad3      	subs	r3, r2, r3
 800844c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008454:	b29b      	uxth	r3, r3
 8008456:	2b00      	cmp	r3, #0
 8008458:	f000 808b 	beq.w	8008572 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800845c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008460:	2b00      	cmp	r3, #0
 8008462:	f000 8086 	beq.w	8008572 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	330c      	adds	r3, #12
 800846c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800846e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008470:	e853 3f00 	ldrex	r3, [r3]
 8008474:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008476:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008478:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800847c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	330c      	adds	r3, #12
 8008486:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800848a:	647a      	str	r2, [r7, #68]	; 0x44
 800848c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800848e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008490:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008492:	e841 2300 	strex	r3, r2, [r1]
 8008496:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008498:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800849a:	2b00      	cmp	r3, #0
 800849c:	d1e3      	bne.n	8008466 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	3314      	adds	r3, #20
 80084a4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084a8:	e853 3f00 	ldrex	r3, [r3]
 80084ac:	623b      	str	r3, [r7, #32]
   return(result);
 80084ae:	6a3b      	ldr	r3, [r7, #32]
 80084b0:	f023 0301 	bic.w	r3, r3, #1
 80084b4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	3314      	adds	r3, #20
 80084be:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80084c2:	633a      	str	r2, [r7, #48]	; 0x30
 80084c4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084c6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80084c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80084ca:	e841 2300 	strex	r3, r2, [r1]
 80084ce:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80084d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d1e3      	bne.n	800849e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	2220      	movs	r2, #32
 80084da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	2200      	movs	r2, #0
 80084e2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	330c      	adds	r3, #12
 80084ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084ec:	693b      	ldr	r3, [r7, #16]
 80084ee:	e853 3f00 	ldrex	r3, [r3]
 80084f2:	60fb      	str	r3, [r7, #12]
   return(result);
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	f023 0310 	bic.w	r3, r3, #16
 80084fa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	330c      	adds	r3, #12
 8008504:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8008508:	61fa      	str	r2, [r7, #28]
 800850a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800850c:	69b9      	ldr	r1, [r7, #24]
 800850e:	69fa      	ldr	r2, [r7, #28]
 8008510:	e841 2300 	strex	r3, r2, [r1]
 8008514:	617b      	str	r3, [r7, #20]
   return(result);
 8008516:	697b      	ldr	r3, [r7, #20]
 8008518:	2b00      	cmp	r3, #0
 800851a:	d1e3      	bne.n	80084e4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800851c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008520:	4619      	mov	r1, r3
 8008522:	6878      	ldr	r0, [r7, #4]
 8008524:	f000 f83e 	bl	80085a4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008528:	e023      	b.n	8008572 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800852a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800852e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008532:	2b00      	cmp	r3, #0
 8008534:	d009      	beq.n	800854a <HAL_UART_IRQHandler+0x4ea>
 8008536:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800853a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800853e:	2b00      	cmp	r3, #0
 8008540:	d003      	beq.n	800854a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8008542:	6878      	ldr	r0, [r7, #4]
 8008544:	f000 f95d 	bl	8008802 <UART_Transmit_IT>
    return;
 8008548:	e014      	b.n	8008574 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800854a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800854e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008552:	2b00      	cmp	r3, #0
 8008554:	d00e      	beq.n	8008574 <HAL_UART_IRQHandler+0x514>
 8008556:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800855a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800855e:	2b00      	cmp	r3, #0
 8008560:	d008      	beq.n	8008574 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8008562:	6878      	ldr	r0, [r7, #4]
 8008564:	f000 f99d 	bl	80088a2 <UART_EndTransmit_IT>
    return;
 8008568:	e004      	b.n	8008574 <HAL_UART_IRQHandler+0x514>
    return;
 800856a:	bf00      	nop
 800856c:	e002      	b.n	8008574 <HAL_UART_IRQHandler+0x514>
      return;
 800856e:	bf00      	nop
 8008570:	e000      	b.n	8008574 <HAL_UART_IRQHandler+0x514>
      return;
 8008572:	bf00      	nop
  }
}
 8008574:	37e8      	adds	r7, #232	; 0xe8
 8008576:	46bd      	mov	sp, r7
 8008578:	bd80      	pop	{r7, pc}
 800857a:	bf00      	nop

0800857c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800857c:	b480      	push	{r7}
 800857e:	b083      	sub	sp, #12
 8008580:	af00      	add	r7, sp, #0
 8008582:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008584:	bf00      	nop
 8008586:	370c      	adds	r7, #12
 8008588:	46bd      	mov	sp, r7
 800858a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800858e:	4770      	bx	lr

08008590 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008590:	b480      	push	{r7}
 8008592:	b083      	sub	sp, #12
 8008594:	af00      	add	r7, sp, #0
 8008596:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008598:	bf00      	nop
 800859a:	370c      	adds	r7, #12
 800859c:	46bd      	mov	sp, r7
 800859e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a2:	4770      	bx	lr

080085a4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80085a4:	b480      	push	{r7}
 80085a6:	b083      	sub	sp, #12
 80085a8:	af00      	add	r7, sp, #0
 80085aa:	6078      	str	r0, [r7, #4]
 80085ac:	460b      	mov	r3, r1
 80085ae:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80085b0:	bf00      	nop
 80085b2:	370c      	adds	r7, #12
 80085b4:	46bd      	mov	sp, r7
 80085b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ba:	4770      	bx	lr

080085bc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80085bc:	b580      	push	{r7, lr}
 80085be:	b090      	sub	sp, #64	; 0x40
 80085c0:	af00      	add	r7, sp, #0
 80085c2:	60f8      	str	r0, [r7, #12]
 80085c4:	60b9      	str	r1, [r7, #8]
 80085c6:	603b      	str	r3, [r7, #0]
 80085c8:	4613      	mov	r3, r2
 80085ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80085cc:	e050      	b.n	8008670 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80085ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80085d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085d4:	d04c      	beq.n	8008670 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80085d6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d007      	beq.n	80085ec <UART_WaitOnFlagUntilTimeout+0x30>
 80085dc:	f7fa ff46 	bl	800346c <HAL_GetTick>
 80085e0:	4602      	mov	r2, r0
 80085e2:	683b      	ldr	r3, [r7, #0]
 80085e4:	1ad3      	subs	r3, r2, r3
 80085e6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80085e8:	429a      	cmp	r2, r3
 80085ea:	d241      	bcs.n	8008670 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	330c      	adds	r3, #12
 80085f2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085f6:	e853 3f00 	ldrex	r3, [r3]
 80085fa:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80085fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085fe:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008602:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	330c      	adds	r3, #12
 800860a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800860c:	637a      	str	r2, [r7, #52]	; 0x34
 800860e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008610:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008612:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008614:	e841 2300 	strex	r3, r2, [r1]
 8008618:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800861a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800861c:	2b00      	cmp	r3, #0
 800861e:	d1e5      	bne.n	80085ec <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	3314      	adds	r3, #20
 8008626:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008628:	697b      	ldr	r3, [r7, #20]
 800862a:	e853 3f00 	ldrex	r3, [r3]
 800862e:	613b      	str	r3, [r7, #16]
   return(result);
 8008630:	693b      	ldr	r3, [r7, #16]
 8008632:	f023 0301 	bic.w	r3, r3, #1
 8008636:	63bb      	str	r3, [r7, #56]	; 0x38
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	3314      	adds	r3, #20
 800863e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008640:	623a      	str	r2, [r7, #32]
 8008642:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008644:	69f9      	ldr	r1, [r7, #28]
 8008646:	6a3a      	ldr	r2, [r7, #32]
 8008648:	e841 2300 	strex	r3, r2, [r1]
 800864c:	61bb      	str	r3, [r7, #24]
   return(result);
 800864e:	69bb      	ldr	r3, [r7, #24]
 8008650:	2b00      	cmp	r3, #0
 8008652:	d1e5      	bne.n	8008620 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	2220      	movs	r2, #32
 8008658:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	2220      	movs	r2, #32
 8008660:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	2200      	movs	r2, #0
 8008668:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800866c:	2303      	movs	r3, #3
 800866e:	e00f      	b.n	8008690 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	681a      	ldr	r2, [r3, #0]
 8008676:	68bb      	ldr	r3, [r7, #8]
 8008678:	4013      	ands	r3, r2
 800867a:	68ba      	ldr	r2, [r7, #8]
 800867c:	429a      	cmp	r2, r3
 800867e:	bf0c      	ite	eq
 8008680:	2301      	moveq	r3, #1
 8008682:	2300      	movne	r3, #0
 8008684:	b2db      	uxtb	r3, r3
 8008686:	461a      	mov	r2, r3
 8008688:	79fb      	ldrb	r3, [r7, #7]
 800868a:	429a      	cmp	r2, r3
 800868c:	d09f      	beq.n	80085ce <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800868e:	2300      	movs	r3, #0
}
 8008690:	4618      	mov	r0, r3
 8008692:	3740      	adds	r7, #64	; 0x40
 8008694:	46bd      	mov	sp, r7
 8008696:	bd80      	pop	{r7, pc}

08008698 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008698:	b480      	push	{r7}
 800869a:	b085      	sub	sp, #20
 800869c:	af00      	add	r7, sp, #0
 800869e:	60f8      	str	r0, [r7, #12]
 80086a0:	60b9      	str	r1, [r7, #8]
 80086a2:	4613      	mov	r3, r2
 80086a4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	68ba      	ldr	r2, [r7, #8]
 80086aa:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	88fa      	ldrh	r2, [r7, #6]
 80086b0:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	88fa      	ldrh	r2, [r7, #6]
 80086b6:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	2200      	movs	r2, #0
 80086bc:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	2222      	movs	r2, #34	; 0x22
 80086c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	2200      	movs	r2, #0
 80086ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	691b      	ldr	r3, [r3, #16]
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d007      	beq.n	80086e6 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	68da      	ldr	r2, [r3, #12]
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80086e4:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	695a      	ldr	r2, [r3, #20]
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	f042 0201 	orr.w	r2, r2, #1
 80086f4:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	68da      	ldr	r2, [r3, #12]
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	f042 0220 	orr.w	r2, r2, #32
 8008704:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008706:	2300      	movs	r3, #0
}
 8008708:	4618      	mov	r0, r3
 800870a:	3714      	adds	r7, #20
 800870c:	46bd      	mov	sp, r7
 800870e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008712:	4770      	bx	lr

08008714 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008714:	b480      	push	{r7}
 8008716:	b095      	sub	sp, #84	; 0x54
 8008718:	af00      	add	r7, sp, #0
 800871a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	330c      	adds	r3, #12
 8008722:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008724:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008726:	e853 3f00 	ldrex	r3, [r3]
 800872a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800872c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800872e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008732:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	330c      	adds	r3, #12
 800873a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800873c:	643a      	str	r2, [r7, #64]	; 0x40
 800873e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008740:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008742:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008744:	e841 2300 	strex	r3, r2, [r1]
 8008748:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800874a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800874c:	2b00      	cmp	r3, #0
 800874e:	d1e5      	bne.n	800871c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	3314      	adds	r3, #20
 8008756:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008758:	6a3b      	ldr	r3, [r7, #32]
 800875a:	e853 3f00 	ldrex	r3, [r3]
 800875e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008760:	69fb      	ldr	r3, [r7, #28]
 8008762:	f023 0301 	bic.w	r3, r3, #1
 8008766:	64bb      	str	r3, [r7, #72]	; 0x48
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	3314      	adds	r3, #20
 800876e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008770:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008772:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008774:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008776:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008778:	e841 2300 	strex	r3, r2, [r1]
 800877c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800877e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008780:	2b00      	cmp	r3, #0
 8008782:	d1e5      	bne.n	8008750 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008788:	2b01      	cmp	r3, #1
 800878a:	d119      	bne.n	80087c0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	330c      	adds	r3, #12
 8008792:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	e853 3f00 	ldrex	r3, [r3]
 800879a:	60bb      	str	r3, [r7, #8]
   return(result);
 800879c:	68bb      	ldr	r3, [r7, #8]
 800879e:	f023 0310 	bic.w	r3, r3, #16
 80087a2:	647b      	str	r3, [r7, #68]	; 0x44
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	330c      	adds	r3, #12
 80087aa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80087ac:	61ba      	str	r2, [r7, #24]
 80087ae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087b0:	6979      	ldr	r1, [r7, #20]
 80087b2:	69ba      	ldr	r2, [r7, #24]
 80087b4:	e841 2300 	strex	r3, r2, [r1]
 80087b8:	613b      	str	r3, [r7, #16]
   return(result);
 80087ba:	693b      	ldr	r3, [r7, #16]
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d1e5      	bne.n	800878c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	2220      	movs	r2, #32
 80087c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	2200      	movs	r2, #0
 80087cc:	631a      	str	r2, [r3, #48]	; 0x30
}
 80087ce:	bf00      	nop
 80087d0:	3754      	adds	r7, #84	; 0x54
 80087d2:	46bd      	mov	sp, r7
 80087d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087d8:	4770      	bx	lr

080087da <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80087da:	b580      	push	{r7, lr}
 80087dc:	b084      	sub	sp, #16
 80087de:	af00      	add	r7, sp, #0
 80087e0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087e6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	2200      	movs	r2, #0
 80087ec:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	2200      	movs	r2, #0
 80087f2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80087f4:	68f8      	ldr	r0, [r7, #12]
 80087f6:	f7ff fecb 	bl	8008590 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80087fa:	bf00      	nop
 80087fc:	3710      	adds	r7, #16
 80087fe:	46bd      	mov	sp, r7
 8008800:	bd80      	pop	{r7, pc}

08008802 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008802:	b480      	push	{r7}
 8008804:	b085      	sub	sp, #20
 8008806:	af00      	add	r7, sp, #0
 8008808:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008810:	b2db      	uxtb	r3, r3
 8008812:	2b21      	cmp	r3, #33	; 0x21
 8008814:	d13e      	bne.n	8008894 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	689b      	ldr	r3, [r3, #8]
 800881a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800881e:	d114      	bne.n	800884a <UART_Transmit_IT+0x48>
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	691b      	ldr	r3, [r3, #16]
 8008824:	2b00      	cmp	r3, #0
 8008826:	d110      	bne.n	800884a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	6a1b      	ldr	r3, [r3, #32]
 800882c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	881b      	ldrh	r3, [r3, #0]
 8008832:	461a      	mov	r2, r3
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800883c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	6a1b      	ldr	r3, [r3, #32]
 8008842:	1c9a      	adds	r2, r3, #2
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	621a      	str	r2, [r3, #32]
 8008848:	e008      	b.n	800885c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	6a1b      	ldr	r3, [r3, #32]
 800884e:	1c59      	adds	r1, r3, #1
 8008850:	687a      	ldr	r2, [r7, #4]
 8008852:	6211      	str	r1, [r2, #32]
 8008854:	781a      	ldrb	r2, [r3, #0]
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008860:	b29b      	uxth	r3, r3
 8008862:	3b01      	subs	r3, #1
 8008864:	b29b      	uxth	r3, r3
 8008866:	687a      	ldr	r2, [r7, #4]
 8008868:	4619      	mov	r1, r3
 800886a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800886c:	2b00      	cmp	r3, #0
 800886e:	d10f      	bne.n	8008890 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	68da      	ldr	r2, [r3, #12]
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800887e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	68da      	ldr	r2, [r3, #12]
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800888e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008890:	2300      	movs	r3, #0
 8008892:	e000      	b.n	8008896 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008894:	2302      	movs	r3, #2
  }
}
 8008896:	4618      	mov	r0, r3
 8008898:	3714      	adds	r7, #20
 800889a:	46bd      	mov	sp, r7
 800889c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a0:	4770      	bx	lr

080088a2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80088a2:	b580      	push	{r7, lr}
 80088a4:	b082      	sub	sp, #8
 80088a6:	af00      	add	r7, sp, #0
 80088a8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	68da      	ldr	r2, [r3, #12]
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80088b8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	2220      	movs	r2, #32
 80088be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80088c2:	6878      	ldr	r0, [r7, #4]
 80088c4:	f7ff fe5a 	bl	800857c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80088c8:	2300      	movs	r3, #0
}
 80088ca:	4618      	mov	r0, r3
 80088cc:	3708      	adds	r7, #8
 80088ce:	46bd      	mov	sp, r7
 80088d0:	bd80      	pop	{r7, pc}

080088d2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80088d2:	b580      	push	{r7, lr}
 80088d4:	b08c      	sub	sp, #48	; 0x30
 80088d6:	af00      	add	r7, sp, #0
 80088d8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80088e0:	b2db      	uxtb	r3, r3
 80088e2:	2b22      	cmp	r3, #34	; 0x22
 80088e4:	f040 80ab 	bne.w	8008a3e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	689b      	ldr	r3, [r3, #8]
 80088ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80088f0:	d117      	bne.n	8008922 <UART_Receive_IT+0x50>
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	691b      	ldr	r3, [r3, #16]
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d113      	bne.n	8008922 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80088fa:	2300      	movs	r3, #0
 80088fc:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008902:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	685b      	ldr	r3, [r3, #4]
 800890a:	b29b      	uxth	r3, r3
 800890c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008910:	b29a      	uxth	r2, r3
 8008912:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008914:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800891a:	1c9a      	adds	r2, r3, #2
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	629a      	str	r2, [r3, #40]	; 0x28
 8008920:	e026      	b.n	8008970 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008926:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008928:	2300      	movs	r3, #0
 800892a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	689b      	ldr	r3, [r3, #8]
 8008930:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008934:	d007      	beq.n	8008946 <UART_Receive_IT+0x74>
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	689b      	ldr	r3, [r3, #8]
 800893a:	2b00      	cmp	r3, #0
 800893c:	d10a      	bne.n	8008954 <UART_Receive_IT+0x82>
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	691b      	ldr	r3, [r3, #16]
 8008942:	2b00      	cmp	r3, #0
 8008944:	d106      	bne.n	8008954 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	685b      	ldr	r3, [r3, #4]
 800894c:	b2da      	uxtb	r2, r3
 800894e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008950:	701a      	strb	r2, [r3, #0]
 8008952:	e008      	b.n	8008966 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	685b      	ldr	r3, [r3, #4]
 800895a:	b2db      	uxtb	r3, r3
 800895c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008960:	b2da      	uxtb	r2, r3
 8008962:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008964:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800896a:	1c5a      	adds	r2, r3, #1
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008974:	b29b      	uxth	r3, r3
 8008976:	3b01      	subs	r3, #1
 8008978:	b29b      	uxth	r3, r3
 800897a:	687a      	ldr	r2, [r7, #4]
 800897c:	4619      	mov	r1, r3
 800897e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008980:	2b00      	cmp	r3, #0
 8008982:	d15a      	bne.n	8008a3a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	68da      	ldr	r2, [r3, #12]
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	f022 0220 	bic.w	r2, r2, #32
 8008992:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	68da      	ldr	r2, [r3, #12]
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80089a2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	695a      	ldr	r2, [r3, #20]
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	f022 0201 	bic.w	r2, r2, #1
 80089b2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	2220      	movs	r2, #32
 80089b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089c0:	2b01      	cmp	r3, #1
 80089c2:	d135      	bne.n	8008a30 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	2200      	movs	r2, #0
 80089c8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	330c      	adds	r3, #12
 80089d0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089d2:	697b      	ldr	r3, [r7, #20]
 80089d4:	e853 3f00 	ldrex	r3, [r3]
 80089d8:	613b      	str	r3, [r7, #16]
   return(result);
 80089da:	693b      	ldr	r3, [r7, #16]
 80089dc:	f023 0310 	bic.w	r3, r3, #16
 80089e0:	627b      	str	r3, [r7, #36]	; 0x24
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	330c      	adds	r3, #12
 80089e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80089ea:	623a      	str	r2, [r7, #32]
 80089ec:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089ee:	69f9      	ldr	r1, [r7, #28]
 80089f0:	6a3a      	ldr	r2, [r7, #32]
 80089f2:	e841 2300 	strex	r3, r2, [r1]
 80089f6:	61bb      	str	r3, [r7, #24]
   return(result);
 80089f8:	69bb      	ldr	r3, [r7, #24]
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d1e5      	bne.n	80089ca <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	f003 0310 	and.w	r3, r3, #16
 8008a08:	2b10      	cmp	r3, #16
 8008a0a:	d10a      	bne.n	8008a22 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008a0c:	2300      	movs	r3, #0
 8008a0e:	60fb      	str	r3, [r7, #12]
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	60fb      	str	r3, [r7, #12]
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	685b      	ldr	r3, [r3, #4]
 8008a1e:	60fb      	str	r3, [r7, #12]
 8008a20:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008a26:	4619      	mov	r1, r3
 8008a28:	6878      	ldr	r0, [r7, #4]
 8008a2a:	f7ff fdbb 	bl	80085a4 <HAL_UARTEx_RxEventCallback>
 8008a2e:	e002      	b.n	8008a36 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008a30:	6878      	ldr	r0, [r7, #4]
 8008a32:	f7f8 ff1b 	bl	800186c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008a36:	2300      	movs	r3, #0
 8008a38:	e002      	b.n	8008a40 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8008a3a:	2300      	movs	r3, #0
 8008a3c:	e000      	b.n	8008a40 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8008a3e:	2302      	movs	r3, #2
  }
}
 8008a40:	4618      	mov	r0, r3
 8008a42:	3730      	adds	r7, #48	; 0x30
 8008a44:	46bd      	mov	sp, r7
 8008a46:	bd80      	pop	{r7, pc}

08008a48 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008a48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008a4c:	b0c0      	sub	sp, #256	; 0x100
 8008a4e:	af00      	add	r7, sp, #0
 8008a50:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008a54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	691b      	ldr	r3, [r3, #16]
 8008a5c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008a60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008a64:	68d9      	ldr	r1, [r3, #12]
 8008a66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008a6a:	681a      	ldr	r2, [r3, #0]
 8008a6c:	ea40 0301 	orr.w	r3, r0, r1
 8008a70:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008a72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008a76:	689a      	ldr	r2, [r3, #8]
 8008a78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008a7c:	691b      	ldr	r3, [r3, #16]
 8008a7e:	431a      	orrs	r2, r3
 8008a80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008a84:	695b      	ldr	r3, [r3, #20]
 8008a86:	431a      	orrs	r2, r3
 8008a88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008a8c:	69db      	ldr	r3, [r3, #28]
 8008a8e:	4313      	orrs	r3, r2
 8008a90:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008a94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	68db      	ldr	r3, [r3, #12]
 8008a9c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008aa0:	f021 010c 	bic.w	r1, r1, #12
 8008aa4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008aa8:	681a      	ldr	r2, [r3, #0]
 8008aaa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008aae:	430b      	orrs	r3, r1
 8008ab0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008ab2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	695b      	ldr	r3, [r3, #20]
 8008aba:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008abe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008ac2:	6999      	ldr	r1, [r3, #24]
 8008ac4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008ac8:	681a      	ldr	r2, [r3, #0]
 8008aca:	ea40 0301 	orr.w	r3, r0, r1
 8008ace:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008ad0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008ad4:	681a      	ldr	r2, [r3, #0]
 8008ad6:	4b8f      	ldr	r3, [pc, #572]	; (8008d14 <UART_SetConfig+0x2cc>)
 8008ad8:	429a      	cmp	r2, r3
 8008ada:	d005      	beq.n	8008ae8 <UART_SetConfig+0xa0>
 8008adc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008ae0:	681a      	ldr	r2, [r3, #0]
 8008ae2:	4b8d      	ldr	r3, [pc, #564]	; (8008d18 <UART_SetConfig+0x2d0>)
 8008ae4:	429a      	cmp	r2, r3
 8008ae6:	d104      	bne.n	8008af2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008ae8:	f7fc fc20 	bl	800532c <HAL_RCC_GetPCLK2Freq>
 8008aec:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8008af0:	e003      	b.n	8008afa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008af2:	f7fc fc07 	bl	8005304 <HAL_RCC_GetPCLK1Freq>
 8008af6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008afa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008afe:	69db      	ldr	r3, [r3, #28]
 8008b00:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008b04:	f040 810c 	bne.w	8008d20 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008b08:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008b0c:	2200      	movs	r2, #0
 8008b0e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008b12:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8008b16:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8008b1a:	4622      	mov	r2, r4
 8008b1c:	462b      	mov	r3, r5
 8008b1e:	1891      	adds	r1, r2, r2
 8008b20:	65b9      	str	r1, [r7, #88]	; 0x58
 8008b22:	415b      	adcs	r3, r3
 8008b24:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008b26:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8008b2a:	4621      	mov	r1, r4
 8008b2c:	eb12 0801 	adds.w	r8, r2, r1
 8008b30:	4629      	mov	r1, r5
 8008b32:	eb43 0901 	adc.w	r9, r3, r1
 8008b36:	f04f 0200 	mov.w	r2, #0
 8008b3a:	f04f 0300 	mov.w	r3, #0
 8008b3e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008b42:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008b46:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008b4a:	4690      	mov	r8, r2
 8008b4c:	4699      	mov	r9, r3
 8008b4e:	4623      	mov	r3, r4
 8008b50:	eb18 0303 	adds.w	r3, r8, r3
 8008b54:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008b58:	462b      	mov	r3, r5
 8008b5a:	eb49 0303 	adc.w	r3, r9, r3
 8008b5e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008b62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008b66:	685b      	ldr	r3, [r3, #4]
 8008b68:	2200      	movs	r2, #0
 8008b6a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8008b6e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8008b72:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8008b76:	460b      	mov	r3, r1
 8008b78:	18db      	adds	r3, r3, r3
 8008b7a:	653b      	str	r3, [r7, #80]	; 0x50
 8008b7c:	4613      	mov	r3, r2
 8008b7e:	eb42 0303 	adc.w	r3, r2, r3
 8008b82:	657b      	str	r3, [r7, #84]	; 0x54
 8008b84:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8008b88:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8008b8c:	f7f8 f80c 	bl	8000ba8 <__aeabi_uldivmod>
 8008b90:	4602      	mov	r2, r0
 8008b92:	460b      	mov	r3, r1
 8008b94:	4b61      	ldr	r3, [pc, #388]	; (8008d1c <UART_SetConfig+0x2d4>)
 8008b96:	fba3 2302 	umull	r2, r3, r3, r2
 8008b9a:	095b      	lsrs	r3, r3, #5
 8008b9c:	011c      	lsls	r4, r3, #4
 8008b9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008ba2:	2200      	movs	r2, #0
 8008ba4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008ba8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8008bac:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8008bb0:	4642      	mov	r2, r8
 8008bb2:	464b      	mov	r3, r9
 8008bb4:	1891      	adds	r1, r2, r2
 8008bb6:	64b9      	str	r1, [r7, #72]	; 0x48
 8008bb8:	415b      	adcs	r3, r3
 8008bba:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008bbc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008bc0:	4641      	mov	r1, r8
 8008bc2:	eb12 0a01 	adds.w	sl, r2, r1
 8008bc6:	4649      	mov	r1, r9
 8008bc8:	eb43 0b01 	adc.w	fp, r3, r1
 8008bcc:	f04f 0200 	mov.w	r2, #0
 8008bd0:	f04f 0300 	mov.w	r3, #0
 8008bd4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008bd8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008bdc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008be0:	4692      	mov	sl, r2
 8008be2:	469b      	mov	fp, r3
 8008be4:	4643      	mov	r3, r8
 8008be6:	eb1a 0303 	adds.w	r3, sl, r3
 8008bea:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008bee:	464b      	mov	r3, r9
 8008bf0:	eb4b 0303 	adc.w	r3, fp, r3
 8008bf4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008bf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008bfc:	685b      	ldr	r3, [r3, #4]
 8008bfe:	2200      	movs	r2, #0
 8008c00:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008c04:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8008c08:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8008c0c:	460b      	mov	r3, r1
 8008c0e:	18db      	adds	r3, r3, r3
 8008c10:	643b      	str	r3, [r7, #64]	; 0x40
 8008c12:	4613      	mov	r3, r2
 8008c14:	eb42 0303 	adc.w	r3, r2, r3
 8008c18:	647b      	str	r3, [r7, #68]	; 0x44
 8008c1a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008c1e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8008c22:	f7f7 ffc1 	bl	8000ba8 <__aeabi_uldivmod>
 8008c26:	4602      	mov	r2, r0
 8008c28:	460b      	mov	r3, r1
 8008c2a:	4611      	mov	r1, r2
 8008c2c:	4b3b      	ldr	r3, [pc, #236]	; (8008d1c <UART_SetConfig+0x2d4>)
 8008c2e:	fba3 2301 	umull	r2, r3, r3, r1
 8008c32:	095b      	lsrs	r3, r3, #5
 8008c34:	2264      	movs	r2, #100	; 0x64
 8008c36:	fb02 f303 	mul.w	r3, r2, r3
 8008c3a:	1acb      	subs	r3, r1, r3
 8008c3c:	00db      	lsls	r3, r3, #3
 8008c3e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8008c42:	4b36      	ldr	r3, [pc, #216]	; (8008d1c <UART_SetConfig+0x2d4>)
 8008c44:	fba3 2302 	umull	r2, r3, r3, r2
 8008c48:	095b      	lsrs	r3, r3, #5
 8008c4a:	005b      	lsls	r3, r3, #1
 8008c4c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008c50:	441c      	add	r4, r3
 8008c52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008c56:	2200      	movs	r2, #0
 8008c58:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008c5c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8008c60:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8008c64:	4642      	mov	r2, r8
 8008c66:	464b      	mov	r3, r9
 8008c68:	1891      	adds	r1, r2, r2
 8008c6a:	63b9      	str	r1, [r7, #56]	; 0x38
 8008c6c:	415b      	adcs	r3, r3
 8008c6e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008c70:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008c74:	4641      	mov	r1, r8
 8008c76:	1851      	adds	r1, r2, r1
 8008c78:	6339      	str	r1, [r7, #48]	; 0x30
 8008c7a:	4649      	mov	r1, r9
 8008c7c:	414b      	adcs	r3, r1
 8008c7e:	637b      	str	r3, [r7, #52]	; 0x34
 8008c80:	f04f 0200 	mov.w	r2, #0
 8008c84:	f04f 0300 	mov.w	r3, #0
 8008c88:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8008c8c:	4659      	mov	r1, fp
 8008c8e:	00cb      	lsls	r3, r1, #3
 8008c90:	4651      	mov	r1, sl
 8008c92:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008c96:	4651      	mov	r1, sl
 8008c98:	00ca      	lsls	r2, r1, #3
 8008c9a:	4610      	mov	r0, r2
 8008c9c:	4619      	mov	r1, r3
 8008c9e:	4603      	mov	r3, r0
 8008ca0:	4642      	mov	r2, r8
 8008ca2:	189b      	adds	r3, r3, r2
 8008ca4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008ca8:	464b      	mov	r3, r9
 8008caa:	460a      	mov	r2, r1
 8008cac:	eb42 0303 	adc.w	r3, r2, r3
 8008cb0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008cb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008cb8:	685b      	ldr	r3, [r3, #4]
 8008cba:	2200      	movs	r2, #0
 8008cbc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8008cc0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8008cc4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8008cc8:	460b      	mov	r3, r1
 8008cca:	18db      	adds	r3, r3, r3
 8008ccc:	62bb      	str	r3, [r7, #40]	; 0x28
 8008cce:	4613      	mov	r3, r2
 8008cd0:	eb42 0303 	adc.w	r3, r2, r3
 8008cd4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008cd6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008cda:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8008cde:	f7f7 ff63 	bl	8000ba8 <__aeabi_uldivmod>
 8008ce2:	4602      	mov	r2, r0
 8008ce4:	460b      	mov	r3, r1
 8008ce6:	4b0d      	ldr	r3, [pc, #52]	; (8008d1c <UART_SetConfig+0x2d4>)
 8008ce8:	fba3 1302 	umull	r1, r3, r3, r2
 8008cec:	095b      	lsrs	r3, r3, #5
 8008cee:	2164      	movs	r1, #100	; 0x64
 8008cf0:	fb01 f303 	mul.w	r3, r1, r3
 8008cf4:	1ad3      	subs	r3, r2, r3
 8008cf6:	00db      	lsls	r3, r3, #3
 8008cf8:	3332      	adds	r3, #50	; 0x32
 8008cfa:	4a08      	ldr	r2, [pc, #32]	; (8008d1c <UART_SetConfig+0x2d4>)
 8008cfc:	fba2 2303 	umull	r2, r3, r2, r3
 8008d00:	095b      	lsrs	r3, r3, #5
 8008d02:	f003 0207 	and.w	r2, r3, #7
 8008d06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	4422      	add	r2, r4
 8008d0e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008d10:	e106      	b.n	8008f20 <UART_SetConfig+0x4d8>
 8008d12:	bf00      	nop
 8008d14:	40011000 	.word	0x40011000
 8008d18:	40011400 	.word	0x40011400
 8008d1c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008d20:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008d24:	2200      	movs	r2, #0
 8008d26:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8008d2a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8008d2e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8008d32:	4642      	mov	r2, r8
 8008d34:	464b      	mov	r3, r9
 8008d36:	1891      	adds	r1, r2, r2
 8008d38:	6239      	str	r1, [r7, #32]
 8008d3a:	415b      	adcs	r3, r3
 8008d3c:	627b      	str	r3, [r7, #36]	; 0x24
 8008d3e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008d42:	4641      	mov	r1, r8
 8008d44:	1854      	adds	r4, r2, r1
 8008d46:	4649      	mov	r1, r9
 8008d48:	eb43 0501 	adc.w	r5, r3, r1
 8008d4c:	f04f 0200 	mov.w	r2, #0
 8008d50:	f04f 0300 	mov.w	r3, #0
 8008d54:	00eb      	lsls	r3, r5, #3
 8008d56:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008d5a:	00e2      	lsls	r2, r4, #3
 8008d5c:	4614      	mov	r4, r2
 8008d5e:	461d      	mov	r5, r3
 8008d60:	4643      	mov	r3, r8
 8008d62:	18e3      	adds	r3, r4, r3
 8008d64:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008d68:	464b      	mov	r3, r9
 8008d6a:	eb45 0303 	adc.w	r3, r5, r3
 8008d6e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8008d72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d76:	685b      	ldr	r3, [r3, #4]
 8008d78:	2200      	movs	r2, #0
 8008d7a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8008d7e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008d82:	f04f 0200 	mov.w	r2, #0
 8008d86:	f04f 0300 	mov.w	r3, #0
 8008d8a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8008d8e:	4629      	mov	r1, r5
 8008d90:	008b      	lsls	r3, r1, #2
 8008d92:	4621      	mov	r1, r4
 8008d94:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008d98:	4621      	mov	r1, r4
 8008d9a:	008a      	lsls	r2, r1, #2
 8008d9c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8008da0:	f7f7 ff02 	bl	8000ba8 <__aeabi_uldivmod>
 8008da4:	4602      	mov	r2, r0
 8008da6:	460b      	mov	r3, r1
 8008da8:	4b60      	ldr	r3, [pc, #384]	; (8008f2c <UART_SetConfig+0x4e4>)
 8008daa:	fba3 2302 	umull	r2, r3, r3, r2
 8008dae:	095b      	lsrs	r3, r3, #5
 8008db0:	011c      	lsls	r4, r3, #4
 8008db2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008db6:	2200      	movs	r2, #0
 8008db8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8008dbc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8008dc0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8008dc4:	4642      	mov	r2, r8
 8008dc6:	464b      	mov	r3, r9
 8008dc8:	1891      	adds	r1, r2, r2
 8008dca:	61b9      	str	r1, [r7, #24]
 8008dcc:	415b      	adcs	r3, r3
 8008dce:	61fb      	str	r3, [r7, #28]
 8008dd0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008dd4:	4641      	mov	r1, r8
 8008dd6:	1851      	adds	r1, r2, r1
 8008dd8:	6139      	str	r1, [r7, #16]
 8008dda:	4649      	mov	r1, r9
 8008ddc:	414b      	adcs	r3, r1
 8008dde:	617b      	str	r3, [r7, #20]
 8008de0:	f04f 0200 	mov.w	r2, #0
 8008de4:	f04f 0300 	mov.w	r3, #0
 8008de8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008dec:	4659      	mov	r1, fp
 8008dee:	00cb      	lsls	r3, r1, #3
 8008df0:	4651      	mov	r1, sl
 8008df2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008df6:	4651      	mov	r1, sl
 8008df8:	00ca      	lsls	r2, r1, #3
 8008dfa:	4610      	mov	r0, r2
 8008dfc:	4619      	mov	r1, r3
 8008dfe:	4603      	mov	r3, r0
 8008e00:	4642      	mov	r2, r8
 8008e02:	189b      	adds	r3, r3, r2
 8008e04:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008e08:	464b      	mov	r3, r9
 8008e0a:	460a      	mov	r2, r1
 8008e0c:	eb42 0303 	adc.w	r3, r2, r3
 8008e10:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008e14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008e18:	685b      	ldr	r3, [r3, #4]
 8008e1a:	2200      	movs	r2, #0
 8008e1c:	67bb      	str	r3, [r7, #120]	; 0x78
 8008e1e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8008e20:	f04f 0200 	mov.w	r2, #0
 8008e24:	f04f 0300 	mov.w	r3, #0
 8008e28:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8008e2c:	4649      	mov	r1, r9
 8008e2e:	008b      	lsls	r3, r1, #2
 8008e30:	4641      	mov	r1, r8
 8008e32:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008e36:	4641      	mov	r1, r8
 8008e38:	008a      	lsls	r2, r1, #2
 8008e3a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8008e3e:	f7f7 feb3 	bl	8000ba8 <__aeabi_uldivmod>
 8008e42:	4602      	mov	r2, r0
 8008e44:	460b      	mov	r3, r1
 8008e46:	4611      	mov	r1, r2
 8008e48:	4b38      	ldr	r3, [pc, #224]	; (8008f2c <UART_SetConfig+0x4e4>)
 8008e4a:	fba3 2301 	umull	r2, r3, r3, r1
 8008e4e:	095b      	lsrs	r3, r3, #5
 8008e50:	2264      	movs	r2, #100	; 0x64
 8008e52:	fb02 f303 	mul.w	r3, r2, r3
 8008e56:	1acb      	subs	r3, r1, r3
 8008e58:	011b      	lsls	r3, r3, #4
 8008e5a:	3332      	adds	r3, #50	; 0x32
 8008e5c:	4a33      	ldr	r2, [pc, #204]	; (8008f2c <UART_SetConfig+0x4e4>)
 8008e5e:	fba2 2303 	umull	r2, r3, r2, r3
 8008e62:	095b      	lsrs	r3, r3, #5
 8008e64:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008e68:	441c      	add	r4, r3
 8008e6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008e6e:	2200      	movs	r2, #0
 8008e70:	673b      	str	r3, [r7, #112]	; 0x70
 8008e72:	677a      	str	r2, [r7, #116]	; 0x74
 8008e74:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8008e78:	4642      	mov	r2, r8
 8008e7a:	464b      	mov	r3, r9
 8008e7c:	1891      	adds	r1, r2, r2
 8008e7e:	60b9      	str	r1, [r7, #8]
 8008e80:	415b      	adcs	r3, r3
 8008e82:	60fb      	str	r3, [r7, #12]
 8008e84:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008e88:	4641      	mov	r1, r8
 8008e8a:	1851      	adds	r1, r2, r1
 8008e8c:	6039      	str	r1, [r7, #0]
 8008e8e:	4649      	mov	r1, r9
 8008e90:	414b      	adcs	r3, r1
 8008e92:	607b      	str	r3, [r7, #4]
 8008e94:	f04f 0200 	mov.w	r2, #0
 8008e98:	f04f 0300 	mov.w	r3, #0
 8008e9c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008ea0:	4659      	mov	r1, fp
 8008ea2:	00cb      	lsls	r3, r1, #3
 8008ea4:	4651      	mov	r1, sl
 8008ea6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008eaa:	4651      	mov	r1, sl
 8008eac:	00ca      	lsls	r2, r1, #3
 8008eae:	4610      	mov	r0, r2
 8008eb0:	4619      	mov	r1, r3
 8008eb2:	4603      	mov	r3, r0
 8008eb4:	4642      	mov	r2, r8
 8008eb6:	189b      	adds	r3, r3, r2
 8008eb8:	66bb      	str	r3, [r7, #104]	; 0x68
 8008eba:	464b      	mov	r3, r9
 8008ebc:	460a      	mov	r2, r1
 8008ebe:	eb42 0303 	adc.w	r3, r2, r3
 8008ec2:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008ec4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008ec8:	685b      	ldr	r3, [r3, #4]
 8008eca:	2200      	movs	r2, #0
 8008ecc:	663b      	str	r3, [r7, #96]	; 0x60
 8008ece:	667a      	str	r2, [r7, #100]	; 0x64
 8008ed0:	f04f 0200 	mov.w	r2, #0
 8008ed4:	f04f 0300 	mov.w	r3, #0
 8008ed8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8008edc:	4649      	mov	r1, r9
 8008ede:	008b      	lsls	r3, r1, #2
 8008ee0:	4641      	mov	r1, r8
 8008ee2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008ee6:	4641      	mov	r1, r8
 8008ee8:	008a      	lsls	r2, r1, #2
 8008eea:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8008eee:	f7f7 fe5b 	bl	8000ba8 <__aeabi_uldivmod>
 8008ef2:	4602      	mov	r2, r0
 8008ef4:	460b      	mov	r3, r1
 8008ef6:	4b0d      	ldr	r3, [pc, #52]	; (8008f2c <UART_SetConfig+0x4e4>)
 8008ef8:	fba3 1302 	umull	r1, r3, r3, r2
 8008efc:	095b      	lsrs	r3, r3, #5
 8008efe:	2164      	movs	r1, #100	; 0x64
 8008f00:	fb01 f303 	mul.w	r3, r1, r3
 8008f04:	1ad3      	subs	r3, r2, r3
 8008f06:	011b      	lsls	r3, r3, #4
 8008f08:	3332      	adds	r3, #50	; 0x32
 8008f0a:	4a08      	ldr	r2, [pc, #32]	; (8008f2c <UART_SetConfig+0x4e4>)
 8008f0c:	fba2 2303 	umull	r2, r3, r2, r3
 8008f10:	095b      	lsrs	r3, r3, #5
 8008f12:	f003 020f 	and.w	r2, r3, #15
 8008f16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	4422      	add	r2, r4
 8008f1e:	609a      	str	r2, [r3, #8]
}
 8008f20:	bf00      	nop
 8008f22:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8008f26:	46bd      	mov	sp, r7
 8008f28:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008f2c:	51eb851f 	.word	0x51eb851f

08008f30 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8008f30:	b084      	sub	sp, #16
 8008f32:	b480      	push	{r7}
 8008f34:	b085      	sub	sp, #20
 8008f36:	af00      	add	r7, sp, #0
 8008f38:	6078      	str	r0, [r7, #4]
 8008f3a:	f107 001c 	add.w	r0, r7, #28
 8008f3e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8008f42:	2300      	movs	r3, #0
 8008f44:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8008f46:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8008f48:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8008f4a:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8008f4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 8008f4e:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8008f50:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 8008f52:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8008f54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 8008f56:	431a      	orrs	r2, r3
             Init.ClockDiv
 8008f58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 8008f5a:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8008f5c:	68fa      	ldr	r2, [r7, #12]
 8008f5e:	4313      	orrs	r3, r2
 8008f60:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	685b      	ldr	r3, [r3, #4]
 8008f66:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 8008f6a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008f6e:	68fa      	ldr	r2, [r7, #12]
 8008f70:	431a      	orrs	r2, r3
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8008f76:	2300      	movs	r3, #0
}
 8008f78:	4618      	mov	r0, r3
 8008f7a:	3714      	adds	r7, #20
 8008f7c:	46bd      	mov	sp, r7
 8008f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f82:	b004      	add	sp, #16
 8008f84:	4770      	bx	lr

08008f86 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8008f86:	b480      	push	{r7}
 8008f88:	b083      	sub	sp, #12
 8008f8a:	af00      	add	r7, sp, #0
 8008f8c:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8008f94:	4618      	mov	r0, r3
 8008f96:	370c      	adds	r7, #12
 8008f98:	46bd      	mov	sp, r7
 8008f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f9e:	4770      	bx	lr

08008fa0 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8008fa0:	b480      	push	{r7}
 8008fa2:	b083      	sub	sp, #12
 8008fa4:	af00      	add	r7, sp, #0
 8008fa6:	6078      	str	r0, [r7, #4]
 8008fa8:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8008faa:	683b      	ldr	r3, [r7, #0]
 8008fac:	681a      	ldr	r2, [r3, #0]
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008fb4:	2300      	movs	r3, #0
}
 8008fb6:	4618      	mov	r0, r3
 8008fb8:	370c      	adds	r7, #12
 8008fba:	46bd      	mov	sp, r7
 8008fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc0:	4770      	bx	lr

08008fc2 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8008fc2:	b480      	push	{r7}
 8008fc4:	b083      	sub	sp, #12
 8008fc6:	af00      	add	r7, sp, #0
 8008fc8:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	2203      	movs	r2, #3
 8008fce:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8008fd0:	2300      	movs	r3, #0
}
 8008fd2:	4618      	mov	r0, r3
 8008fd4:	370c      	adds	r7, #12
 8008fd6:	46bd      	mov	sp, r7
 8008fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fdc:	4770      	bx	lr

08008fde <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8008fde:	b480      	push	{r7}
 8008fe0:	b083      	sub	sp, #12
 8008fe2:	af00      	add	r7, sp, #0
 8008fe4:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	f003 0303 	and.w	r3, r3, #3
}
 8008fee:	4618      	mov	r0, r3
 8008ff0:	370c      	adds	r7, #12
 8008ff2:	46bd      	mov	sp, r7
 8008ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff8:	4770      	bx	lr

08008ffa <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8008ffa:	b480      	push	{r7}
 8008ffc:	b085      	sub	sp, #20
 8008ffe:	af00      	add	r7, sp, #0
 8009000:	6078      	str	r0, [r7, #4]
 8009002:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8009004:	2300      	movs	r3, #0
 8009006:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8009008:	683b      	ldr	r3, [r7, #0]
 800900a:	681a      	ldr	r2, [r3, #0]
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009010:	683b      	ldr	r3, [r7, #0]
 8009012:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8009014:	683b      	ldr	r3, [r7, #0]
 8009016:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009018:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800901a:	683b      	ldr	r3, [r7, #0]
 800901c:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800901e:	431a      	orrs	r2, r3
                       Command->CPSM);
 8009020:	683b      	ldr	r3, [r7, #0]
 8009022:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8009024:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009026:	68fa      	ldr	r2, [r7, #12]
 8009028:	4313      	orrs	r3, r2
 800902a:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	68db      	ldr	r3, [r3, #12]
 8009030:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8009034:	f023 030f 	bic.w	r3, r3, #15
 8009038:	68fa      	ldr	r2, [r7, #12]
 800903a:	431a      	orrs	r2, r3
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8009040:	2300      	movs	r3, #0
}
 8009042:	4618      	mov	r0, r3
 8009044:	3714      	adds	r7, #20
 8009046:	46bd      	mov	sp, r7
 8009048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800904c:	4770      	bx	lr

0800904e <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800904e:	b480      	push	{r7}
 8009050:	b083      	sub	sp, #12
 8009052:	af00      	add	r7, sp, #0
 8009054:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	691b      	ldr	r3, [r3, #16]
 800905a:	b2db      	uxtb	r3, r3
}
 800905c:	4618      	mov	r0, r3
 800905e:	370c      	adds	r7, #12
 8009060:	46bd      	mov	sp, r7
 8009062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009066:	4770      	bx	lr

08009068 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8009068:	b480      	push	{r7}
 800906a:	b085      	sub	sp, #20
 800906c:	af00      	add	r7, sp, #0
 800906e:	6078      	str	r0, [r7, #4]
 8009070:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	3314      	adds	r3, #20
 8009076:	461a      	mov	r2, r3
 8009078:	683b      	ldr	r3, [r7, #0]
 800907a:	4413      	add	r3, r2
 800907c:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	681b      	ldr	r3, [r3, #0]
}  
 8009082:	4618      	mov	r0, r3
 8009084:	3714      	adds	r7, #20
 8009086:	46bd      	mov	sp, r7
 8009088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800908c:	4770      	bx	lr

0800908e <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800908e:	b480      	push	{r7}
 8009090:	b085      	sub	sp, #20
 8009092:	af00      	add	r7, sp, #0
 8009094:	6078      	str	r0, [r7, #4]
 8009096:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8009098:	2300      	movs	r3, #0
 800909a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800909c:	683b      	ldr	r3, [r7, #0]
 800909e:	681a      	ldr	r2, [r3, #0]
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 80090a4:	683b      	ldr	r3, [r7, #0]
 80090a6:	685a      	ldr	r2, [r3, #4]
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80090ac:	683b      	ldr	r3, [r7, #0]
 80090ae:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 80090b0:	683b      	ldr	r3, [r7, #0]
 80090b2:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80090b4:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 80090b6:	683b      	ldr	r3, [r7, #0]
 80090b8:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 80090ba:	431a      	orrs	r2, r3
                       Data->DPSM);
 80090bc:	683b      	ldr	r3, [r7, #0]
 80090be:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 80090c0:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80090c2:	68fa      	ldr	r2, [r7, #12]
 80090c4:	4313      	orrs	r3, r2
 80090c6:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090cc:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	431a      	orrs	r2, r3
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 80090d8:	2300      	movs	r3, #0

}
 80090da:	4618      	mov	r0, r3
 80090dc:	3714      	adds	r7, #20
 80090de:	46bd      	mov	sp, r7
 80090e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e4:	4770      	bx	lr

080090e6 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 80090e6:	b580      	push	{r7, lr}
 80090e8:	b088      	sub	sp, #32
 80090ea:	af00      	add	r7, sp, #0
 80090ec:	6078      	str	r0, [r7, #4]
 80090ee:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 80090f0:	683b      	ldr	r3, [r7, #0]
 80090f2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80090f4:	2310      	movs	r3, #16
 80090f6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80090f8:	2340      	movs	r3, #64	; 0x40
 80090fa:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80090fc:	2300      	movs	r3, #0
 80090fe:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009100:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009104:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009106:	f107 0308 	add.w	r3, r7, #8
 800910a:	4619      	mov	r1, r3
 800910c:	6878      	ldr	r0, [r7, #4]
 800910e:	f7ff ff74 	bl	8008ffa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8009112:	f241 3288 	movw	r2, #5000	; 0x1388
 8009116:	2110      	movs	r1, #16
 8009118:	6878      	ldr	r0, [r7, #4]
 800911a:	f000 fa19 	bl	8009550 <SDMMC_GetCmdResp1>
 800911e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009120:	69fb      	ldr	r3, [r7, #28]
}
 8009122:	4618      	mov	r0, r3
 8009124:	3720      	adds	r7, #32
 8009126:	46bd      	mov	sp, r7
 8009128:	bd80      	pop	{r7, pc}

0800912a <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800912a:	b580      	push	{r7, lr}
 800912c:	b088      	sub	sp, #32
 800912e:	af00      	add	r7, sp, #0
 8009130:	6078      	str	r0, [r7, #4]
 8009132:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8009134:	683b      	ldr	r3, [r7, #0]
 8009136:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8009138:	2311      	movs	r3, #17
 800913a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800913c:	2340      	movs	r3, #64	; 0x40
 800913e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009140:	2300      	movs	r3, #0
 8009142:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009144:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009148:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800914a:	f107 0308 	add.w	r3, r7, #8
 800914e:	4619      	mov	r1, r3
 8009150:	6878      	ldr	r0, [r7, #4]
 8009152:	f7ff ff52 	bl	8008ffa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8009156:	f241 3288 	movw	r2, #5000	; 0x1388
 800915a:	2111      	movs	r1, #17
 800915c:	6878      	ldr	r0, [r7, #4]
 800915e:	f000 f9f7 	bl	8009550 <SDMMC_GetCmdResp1>
 8009162:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009164:	69fb      	ldr	r3, [r7, #28]
}
 8009166:	4618      	mov	r0, r3
 8009168:	3720      	adds	r7, #32
 800916a:	46bd      	mov	sp, r7
 800916c:	bd80      	pop	{r7, pc}

0800916e <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800916e:	b580      	push	{r7, lr}
 8009170:	b088      	sub	sp, #32
 8009172:	af00      	add	r7, sp, #0
 8009174:	6078      	str	r0, [r7, #4]
 8009176:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8009178:	683b      	ldr	r3, [r7, #0]
 800917a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800917c:	2312      	movs	r3, #18
 800917e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009180:	2340      	movs	r3, #64	; 0x40
 8009182:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009184:	2300      	movs	r3, #0
 8009186:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009188:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800918c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800918e:	f107 0308 	add.w	r3, r7, #8
 8009192:	4619      	mov	r1, r3
 8009194:	6878      	ldr	r0, [r7, #4]
 8009196:	f7ff ff30 	bl	8008ffa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800919a:	f241 3288 	movw	r2, #5000	; 0x1388
 800919e:	2112      	movs	r1, #18
 80091a0:	6878      	ldr	r0, [r7, #4]
 80091a2:	f000 f9d5 	bl	8009550 <SDMMC_GetCmdResp1>
 80091a6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80091a8:	69fb      	ldr	r3, [r7, #28]
}
 80091aa:	4618      	mov	r0, r3
 80091ac:	3720      	adds	r7, #32
 80091ae:	46bd      	mov	sp, r7
 80091b0:	bd80      	pop	{r7, pc}

080091b2 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 80091b2:	b580      	push	{r7, lr}
 80091b4:	b088      	sub	sp, #32
 80091b6:	af00      	add	r7, sp, #0
 80091b8:	6078      	str	r0, [r7, #4]
 80091ba:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80091bc:	683b      	ldr	r3, [r7, #0]
 80091be:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 80091c0:	2318      	movs	r3, #24
 80091c2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80091c4:	2340      	movs	r3, #64	; 0x40
 80091c6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80091c8:	2300      	movs	r3, #0
 80091ca:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80091cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80091d0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80091d2:	f107 0308 	add.w	r3, r7, #8
 80091d6:	4619      	mov	r1, r3
 80091d8:	6878      	ldr	r0, [r7, #4]
 80091da:	f7ff ff0e 	bl	8008ffa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80091de:	f241 3288 	movw	r2, #5000	; 0x1388
 80091e2:	2118      	movs	r1, #24
 80091e4:	6878      	ldr	r0, [r7, #4]
 80091e6:	f000 f9b3 	bl	8009550 <SDMMC_GetCmdResp1>
 80091ea:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80091ec:	69fb      	ldr	r3, [r7, #28]
}
 80091ee:	4618      	mov	r0, r3
 80091f0:	3720      	adds	r7, #32
 80091f2:	46bd      	mov	sp, r7
 80091f4:	bd80      	pop	{r7, pc}

080091f6 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 80091f6:	b580      	push	{r7, lr}
 80091f8:	b088      	sub	sp, #32
 80091fa:	af00      	add	r7, sp, #0
 80091fc:	6078      	str	r0, [r7, #4]
 80091fe:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8009200:	683b      	ldr	r3, [r7, #0]
 8009202:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8009204:	2319      	movs	r3, #25
 8009206:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009208:	2340      	movs	r3, #64	; 0x40
 800920a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800920c:	2300      	movs	r3, #0
 800920e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009210:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009214:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009216:	f107 0308 	add.w	r3, r7, #8
 800921a:	4619      	mov	r1, r3
 800921c:	6878      	ldr	r0, [r7, #4]
 800921e:	f7ff feec 	bl	8008ffa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8009222:	f241 3288 	movw	r2, #5000	; 0x1388
 8009226:	2119      	movs	r1, #25
 8009228:	6878      	ldr	r0, [r7, #4]
 800922a:	f000 f991 	bl	8009550 <SDMMC_GetCmdResp1>
 800922e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009230:	69fb      	ldr	r3, [r7, #28]
}
 8009232:	4618      	mov	r0, r3
 8009234:	3720      	adds	r7, #32
 8009236:	46bd      	mov	sp, r7
 8009238:	bd80      	pop	{r7, pc}
	...

0800923c <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800923c:	b580      	push	{r7, lr}
 800923e:	b088      	sub	sp, #32
 8009240:	af00      	add	r7, sp, #0
 8009242:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8009244:	2300      	movs	r3, #0
 8009246:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8009248:	230c      	movs	r3, #12
 800924a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800924c:	2340      	movs	r3, #64	; 0x40
 800924e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009250:	2300      	movs	r3, #0
 8009252:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009254:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009258:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800925a:	f107 0308 	add.w	r3, r7, #8
 800925e:	4619      	mov	r1, r3
 8009260:	6878      	ldr	r0, [r7, #4]
 8009262:	f7ff feca 	bl	8008ffa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 8009266:	4a05      	ldr	r2, [pc, #20]	; (800927c <SDMMC_CmdStopTransfer+0x40>)
 8009268:	210c      	movs	r1, #12
 800926a:	6878      	ldr	r0, [r7, #4]
 800926c:	f000 f970 	bl	8009550 <SDMMC_GetCmdResp1>
 8009270:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009272:	69fb      	ldr	r3, [r7, #28]
}
 8009274:	4618      	mov	r0, r3
 8009276:	3720      	adds	r7, #32
 8009278:	46bd      	mov	sp, r7
 800927a:	bd80      	pop	{r7, pc}
 800927c:	05f5e100 	.word	0x05f5e100

08009280 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8009280:	b580      	push	{r7, lr}
 8009282:	b08a      	sub	sp, #40	; 0x28
 8009284:	af00      	add	r7, sp, #0
 8009286:	60f8      	str	r0, [r7, #12]
 8009288:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800928c:	683b      	ldr	r3, [r7, #0]
 800928e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8009290:	2307      	movs	r3, #7
 8009292:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009294:	2340      	movs	r3, #64	; 0x40
 8009296:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009298:	2300      	movs	r3, #0
 800929a:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800929c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80092a0:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80092a2:	f107 0310 	add.w	r3, r7, #16
 80092a6:	4619      	mov	r1, r3
 80092a8:	68f8      	ldr	r0, [r7, #12]
 80092aa:	f7ff fea6 	bl	8008ffa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 80092ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80092b2:	2107      	movs	r1, #7
 80092b4:	68f8      	ldr	r0, [r7, #12]
 80092b6:	f000 f94b 	bl	8009550 <SDMMC_GetCmdResp1>
 80092ba:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 80092bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80092be:	4618      	mov	r0, r3
 80092c0:	3728      	adds	r7, #40	; 0x28
 80092c2:	46bd      	mov	sp, r7
 80092c4:	bd80      	pop	{r7, pc}

080092c6 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 80092c6:	b580      	push	{r7, lr}
 80092c8:	b088      	sub	sp, #32
 80092ca:	af00      	add	r7, sp, #0
 80092cc:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 80092ce:	2300      	movs	r3, #0
 80092d0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 80092d2:	2300      	movs	r3, #0
 80092d4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 80092d6:	2300      	movs	r3, #0
 80092d8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80092da:	2300      	movs	r3, #0
 80092dc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80092de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80092e2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80092e4:	f107 0308 	add.w	r3, r7, #8
 80092e8:	4619      	mov	r1, r3
 80092ea:	6878      	ldr	r0, [r7, #4]
 80092ec:	f7ff fe85 	bl	8008ffa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 80092f0:	6878      	ldr	r0, [r7, #4]
 80092f2:	f000 fb65 	bl	80099c0 <SDMMC_GetCmdError>
 80092f6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80092f8:	69fb      	ldr	r3, [r7, #28]
}
 80092fa:	4618      	mov	r0, r3
 80092fc:	3720      	adds	r7, #32
 80092fe:	46bd      	mov	sp, r7
 8009300:	bd80      	pop	{r7, pc}

08009302 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8009302:	b580      	push	{r7, lr}
 8009304:	b088      	sub	sp, #32
 8009306:	af00      	add	r7, sp, #0
 8009308:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800930a:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800930e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8009310:	2308      	movs	r3, #8
 8009312:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009314:	2340      	movs	r3, #64	; 0x40
 8009316:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009318:	2300      	movs	r3, #0
 800931a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800931c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009320:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009322:	f107 0308 	add.w	r3, r7, #8
 8009326:	4619      	mov	r1, r3
 8009328:	6878      	ldr	r0, [r7, #4]
 800932a:	f7ff fe66 	bl	8008ffa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800932e:	6878      	ldr	r0, [r7, #4]
 8009330:	f000 faf8 	bl	8009924 <SDMMC_GetCmdResp7>
 8009334:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009336:	69fb      	ldr	r3, [r7, #28]
}
 8009338:	4618      	mov	r0, r3
 800933a:	3720      	adds	r7, #32
 800933c:	46bd      	mov	sp, r7
 800933e:	bd80      	pop	{r7, pc}

08009340 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8009340:	b580      	push	{r7, lr}
 8009342:	b088      	sub	sp, #32
 8009344:	af00      	add	r7, sp, #0
 8009346:	6078      	str	r0, [r7, #4]
 8009348:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800934a:	683b      	ldr	r3, [r7, #0]
 800934c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800934e:	2337      	movs	r3, #55	; 0x37
 8009350:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009352:	2340      	movs	r3, #64	; 0x40
 8009354:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009356:	2300      	movs	r3, #0
 8009358:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800935a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800935e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009360:	f107 0308 	add.w	r3, r7, #8
 8009364:	4619      	mov	r1, r3
 8009366:	6878      	ldr	r0, [r7, #4]
 8009368:	f7ff fe47 	bl	8008ffa <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800936c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009370:	2137      	movs	r1, #55	; 0x37
 8009372:	6878      	ldr	r0, [r7, #4]
 8009374:	f000 f8ec 	bl	8009550 <SDMMC_GetCmdResp1>
 8009378:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800937a:	69fb      	ldr	r3, [r7, #28]
}
 800937c:	4618      	mov	r0, r3
 800937e:	3720      	adds	r7, #32
 8009380:	46bd      	mov	sp, r7
 8009382:	bd80      	pop	{r7, pc}

08009384 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8009384:	b580      	push	{r7, lr}
 8009386:	b088      	sub	sp, #32
 8009388:	af00      	add	r7, sp, #0
 800938a:	6078      	str	r0, [r7, #4]
 800938c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800938e:	683b      	ldr	r3, [r7, #0]
 8009390:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009394:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009398:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800939a:	2329      	movs	r3, #41	; 0x29
 800939c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800939e:	2340      	movs	r3, #64	; 0x40
 80093a0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80093a2:	2300      	movs	r3, #0
 80093a4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80093a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80093aa:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80093ac:	f107 0308 	add.w	r3, r7, #8
 80093b0:	4619      	mov	r1, r3
 80093b2:	6878      	ldr	r0, [r7, #4]
 80093b4:	f7ff fe21 	bl	8008ffa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 80093b8:	6878      	ldr	r0, [r7, #4]
 80093ba:	f000 f9ff 	bl	80097bc <SDMMC_GetCmdResp3>
 80093be:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80093c0:	69fb      	ldr	r3, [r7, #28]
}
 80093c2:	4618      	mov	r0, r3
 80093c4:	3720      	adds	r7, #32
 80093c6:	46bd      	mov	sp, r7
 80093c8:	bd80      	pop	{r7, pc}

080093ca <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 80093ca:	b580      	push	{r7, lr}
 80093cc:	b088      	sub	sp, #32
 80093ce:	af00      	add	r7, sp, #0
 80093d0:	6078      	str	r0, [r7, #4]
 80093d2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 80093d4:	683b      	ldr	r3, [r7, #0]
 80093d6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 80093d8:	2306      	movs	r3, #6
 80093da:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80093dc:	2340      	movs	r3, #64	; 0x40
 80093de:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80093e0:	2300      	movs	r3, #0
 80093e2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80093e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80093e8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80093ea:	f107 0308 	add.w	r3, r7, #8
 80093ee:	4619      	mov	r1, r3
 80093f0:	6878      	ldr	r0, [r7, #4]
 80093f2:	f7ff fe02 	bl	8008ffa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 80093f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80093fa:	2106      	movs	r1, #6
 80093fc:	6878      	ldr	r0, [r7, #4]
 80093fe:	f000 f8a7 	bl	8009550 <SDMMC_GetCmdResp1>
 8009402:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009404:	69fb      	ldr	r3, [r7, #28]
}
 8009406:	4618      	mov	r0, r3
 8009408:	3720      	adds	r7, #32
 800940a:	46bd      	mov	sp, r7
 800940c:	bd80      	pop	{r7, pc}

0800940e <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800940e:	b580      	push	{r7, lr}
 8009410:	b088      	sub	sp, #32
 8009412:	af00      	add	r7, sp, #0
 8009414:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8009416:	2300      	movs	r3, #0
 8009418:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800941a:	2333      	movs	r3, #51	; 0x33
 800941c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800941e:	2340      	movs	r3, #64	; 0x40
 8009420:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009422:	2300      	movs	r3, #0
 8009424:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009426:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800942a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800942c:	f107 0308 	add.w	r3, r7, #8
 8009430:	4619      	mov	r1, r3
 8009432:	6878      	ldr	r0, [r7, #4]
 8009434:	f7ff fde1 	bl	8008ffa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8009438:	f241 3288 	movw	r2, #5000	; 0x1388
 800943c:	2133      	movs	r1, #51	; 0x33
 800943e:	6878      	ldr	r0, [r7, #4]
 8009440:	f000 f886 	bl	8009550 <SDMMC_GetCmdResp1>
 8009444:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009446:	69fb      	ldr	r3, [r7, #28]
}
 8009448:	4618      	mov	r0, r3
 800944a:	3720      	adds	r7, #32
 800944c:	46bd      	mov	sp, r7
 800944e:	bd80      	pop	{r7, pc}

08009450 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8009450:	b580      	push	{r7, lr}
 8009452:	b088      	sub	sp, #32
 8009454:	af00      	add	r7, sp, #0
 8009456:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8009458:	2300      	movs	r3, #0
 800945a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800945c:	2302      	movs	r3, #2
 800945e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8009460:	23c0      	movs	r3, #192	; 0xc0
 8009462:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009464:	2300      	movs	r3, #0
 8009466:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009468:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800946c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800946e:	f107 0308 	add.w	r3, r7, #8
 8009472:	4619      	mov	r1, r3
 8009474:	6878      	ldr	r0, [r7, #4]
 8009476:	f7ff fdc0 	bl	8008ffa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800947a:	6878      	ldr	r0, [r7, #4]
 800947c:	f000 f956 	bl	800972c <SDMMC_GetCmdResp2>
 8009480:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009482:	69fb      	ldr	r3, [r7, #28]
}
 8009484:	4618      	mov	r0, r3
 8009486:	3720      	adds	r7, #32
 8009488:	46bd      	mov	sp, r7
 800948a:	bd80      	pop	{r7, pc}

0800948c <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800948c:	b580      	push	{r7, lr}
 800948e:	b088      	sub	sp, #32
 8009490:	af00      	add	r7, sp, #0
 8009492:	6078      	str	r0, [r7, #4]
 8009494:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8009496:	683b      	ldr	r3, [r7, #0]
 8009498:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800949a:	2309      	movs	r3, #9
 800949c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800949e:	23c0      	movs	r3, #192	; 0xc0
 80094a0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80094a2:	2300      	movs	r3, #0
 80094a4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80094a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80094aa:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80094ac:	f107 0308 	add.w	r3, r7, #8
 80094b0:	4619      	mov	r1, r3
 80094b2:	6878      	ldr	r0, [r7, #4]
 80094b4:	f7ff fda1 	bl	8008ffa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 80094b8:	6878      	ldr	r0, [r7, #4]
 80094ba:	f000 f937 	bl	800972c <SDMMC_GetCmdResp2>
 80094be:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80094c0:	69fb      	ldr	r3, [r7, #28]
}
 80094c2:	4618      	mov	r0, r3
 80094c4:	3720      	adds	r7, #32
 80094c6:	46bd      	mov	sp, r7
 80094c8:	bd80      	pop	{r7, pc}

080094ca <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 80094ca:	b580      	push	{r7, lr}
 80094cc:	b088      	sub	sp, #32
 80094ce:	af00      	add	r7, sp, #0
 80094d0:	6078      	str	r0, [r7, #4]
 80094d2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 80094d4:	2300      	movs	r3, #0
 80094d6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 80094d8:	2303      	movs	r3, #3
 80094da:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80094dc:	2340      	movs	r3, #64	; 0x40
 80094de:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80094e0:	2300      	movs	r3, #0
 80094e2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80094e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80094e8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80094ea:	f107 0308 	add.w	r3, r7, #8
 80094ee:	4619      	mov	r1, r3
 80094f0:	6878      	ldr	r0, [r7, #4]
 80094f2:	f7ff fd82 	bl	8008ffa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 80094f6:	683a      	ldr	r2, [r7, #0]
 80094f8:	2103      	movs	r1, #3
 80094fa:	6878      	ldr	r0, [r7, #4]
 80094fc:	f000 f99c 	bl	8009838 <SDMMC_GetCmdResp6>
 8009500:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009502:	69fb      	ldr	r3, [r7, #28]
}
 8009504:	4618      	mov	r0, r3
 8009506:	3720      	adds	r7, #32
 8009508:	46bd      	mov	sp, r7
 800950a:	bd80      	pop	{r7, pc}

0800950c <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800950c:	b580      	push	{r7, lr}
 800950e:	b088      	sub	sp, #32
 8009510:	af00      	add	r7, sp, #0
 8009512:	6078      	str	r0, [r7, #4]
 8009514:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8009516:	683b      	ldr	r3, [r7, #0]
 8009518:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800951a:	230d      	movs	r3, #13
 800951c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800951e:	2340      	movs	r3, #64	; 0x40
 8009520:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009522:	2300      	movs	r3, #0
 8009524:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009526:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800952a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800952c:	f107 0308 	add.w	r3, r7, #8
 8009530:	4619      	mov	r1, r3
 8009532:	6878      	ldr	r0, [r7, #4]
 8009534:	f7ff fd61 	bl	8008ffa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8009538:	f241 3288 	movw	r2, #5000	; 0x1388
 800953c:	210d      	movs	r1, #13
 800953e:	6878      	ldr	r0, [r7, #4]
 8009540:	f000 f806 	bl	8009550 <SDMMC_GetCmdResp1>
 8009544:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009546:	69fb      	ldr	r3, [r7, #28]
}
 8009548:	4618      	mov	r0, r3
 800954a:	3720      	adds	r7, #32
 800954c:	46bd      	mov	sp, r7
 800954e:	bd80      	pop	{r7, pc}

08009550 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8009550:	b580      	push	{r7, lr}
 8009552:	b088      	sub	sp, #32
 8009554:	af00      	add	r7, sp, #0
 8009556:	60f8      	str	r0, [r7, #12]
 8009558:	460b      	mov	r3, r1
 800955a:	607a      	str	r2, [r7, #4]
 800955c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800955e:	4b70      	ldr	r3, [pc, #448]	; (8009720 <SDMMC_GetCmdResp1+0x1d0>)
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	4a70      	ldr	r2, [pc, #448]	; (8009724 <SDMMC_GetCmdResp1+0x1d4>)
 8009564:	fba2 2303 	umull	r2, r3, r2, r3
 8009568:	0a5a      	lsrs	r2, r3, #9
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	fb02 f303 	mul.w	r3, r2, r3
 8009570:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8009572:	69fb      	ldr	r3, [r7, #28]
 8009574:	1e5a      	subs	r2, r3, #1
 8009576:	61fa      	str	r2, [r7, #28]
 8009578:	2b00      	cmp	r3, #0
 800957a:	d102      	bne.n	8009582 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800957c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009580:	e0c9      	b.n	8009716 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009586:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009588:	69bb      	ldr	r3, [r7, #24]
 800958a:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800958e:	2b00      	cmp	r3, #0
 8009590:	d0ef      	beq.n	8009572 <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009592:	69bb      	ldr	r3, [r7, #24]
 8009594:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009598:	2b00      	cmp	r3, #0
 800959a:	d1ea      	bne.n	8009572 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80095a0:	f003 0304 	and.w	r3, r3, #4
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d004      	beq.n	80095b2 <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	2204      	movs	r2, #4
 80095ac:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80095ae:	2304      	movs	r3, #4
 80095b0:	e0b1      	b.n	8009716 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80095b6:	f003 0301 	and.w	r3, r3, #1
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d004      	beq.n	80095c8 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	2201      	movs	r2, #1
 80095c2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80095c4:	2301      	movs	r3, #1
 80095c6:	e0a6      	b.n	8009716 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	22c5      	movs	r2, #197	; 0xc5
 80095cc:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 80095ce:	68f8      	ldr	r0, [r7, #12]
 80095d0:	f7ff fd3d 	bl	800904e <SDIO_GetCommandResponse>
 80095d4:	4603      	mov	r3, r0
 80095d6:	461a      	mov	r2, r3
 80095d8:	7afb      	ldrb	r3, [r7, #11]
 80095da:	4293      	cmp	r3, r2
 80095dc:	d001      	beq.n	80095e2 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80095de:	2301      	movs	r3, #1
 80095e0:	e099      	b.n	8009716 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 80095e2:	2100      	movs	r1, #0
 80095e4:	68f8      	ldr	r0, [r7, #12]
 80095e6:	f7ff fd3f 	bl	8009068 <SDIO_GetResponse>
 80095ea:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 80095ec:	697a      	ldr	r2, [r7, #20]
 80095ee:	4b4e      	ldr	r3, [pc, #312]	; (8009728 <SDMMC_GetCmdResp1+0x1d8>)
 80095f0:	4013      	ands	r3, r2
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d101      	bne.n	80095fa <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 80095f6:	2300      	movs	r3, #0
 80095f8:	e08d      	b.n	8009716 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 80095fa:	697b      	ldr	r3, [r7, #20]
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	da02      	bge.n	8009606 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8009600:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009604:	e087      	b.n	8009716 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8009606:	697b      	ldr	r3, [r7, #20]
 8009608:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800960c:	2b00      	cmp	r3, #0
 800960e:	d001      	beq.n	8009614 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8009610:	2340      	movs	r3, #64	; 0x40
 8009612:	e080      	b.n	8009716 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8009614:	697b      	ldr	r3, [r7, #20]
 8009616:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800961a:	2b00      	cmp	r3, #0
 800961c:	d001      	beq.n	8009622 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800961e:	2380      	movs	r3, #128	; 0x80
 8009620:	e079      	b.n	8009716 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8009622:	697b      	ldr	r3, [r7, #20]
 8009624:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009628:	2b00      	cmp	r3, #0
 800962a:	d002      	beq.n	8009632 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800962c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009630:	e071      	b.n	8009716 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8009632:	697b      	ldr	r3, [r7, #20]
 8009634:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009638:	2b00      	cmp	r3, #0
 800963a:	d002      	beq.n	8009642 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800963c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009640:	e069      	b.n	8009716 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8009642:	697b      	ldr	r3, [r7, #20]
 8009644:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009648:	2b00      	cmp	r3, #0
 800964a:	d002      	beq.n	8009652 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800964c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009650:	e061      	b.n	8009716 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8009652:	697b      	ldr	r3, [r7, #20]
 8009654:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009658:	2b00      	cmp	r3, #0
 800965a:	d002      	beq.n	8009662 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800965c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009660:	e059      	b.n	8009716 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8009662:	697b      	ldr	r3, [r7, #20]
 8009664:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009668:	2b00      	cmp	r3, #0
 800966a:	d002      	beq.n	8009672 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800966c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009670:	e051      	b.n	8009716 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8009672:	697b      	ldr	r3, [r7, #20]
 8009674:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009678:	2b00      	cmp	r3, #0
 800967a:	d002      	beq.n	8009682 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800967c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009680:	e049      	b.n	8009716 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8009682:	697b      	ldr	r3, [r7, #20]
 8009684:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009688:	2b00      	cmp	r3, #0
 800968a:	d002      	beq.n	8009692 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800968c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009690:	e041      	b.n	8009716 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8009692:	697b      	ldr	r3, [r7, #20]
 8009694:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009698:	2b00      	cmp	r3, #0
 800969a:	d002      	beq.n	80096a2 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800969c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80096a0:	e039      	b.n	8009716 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 80096a2:	697b      	ldr	r3, [r7, #20]
 80096a4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d002      	beq.n	80096b2 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 80096ac:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80096b0:	e031      	b.n	8009716 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 80096b2:	697b      	ldr	r3, [r7, #20]
 80096b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d002      	beq.n	80096c2 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 80096bc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80096c0:	e029      	b.n	8009716 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 80096c2:	697b      	ldr	r3, [r7, #20]
 80096c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d002      	beq.n	80096d2 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 80096cc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80096d0:	e021      	b.n	8009716 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 80096d2:	697b      	ldr	r3, [r7, #20]
 80096d4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d002      	beq.n	80096e2 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 80096dc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80096e0:	e019      	b.n	8009716 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 80096e2:	697b      	ldr	r3, [r7, #20]
 80096e4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d002      	beq.n	80096f2 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 80096ec:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80096f0:	e011      	b.n	8009716 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 80096f2:	697b      	ldr	r3, [r7, #20]
 80096f4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d002      	beq.n	8009702 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 80096fc:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8009700:	e009      	b.n	8009716 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8009702:	697b      	ldr	r3, [r7, #20]
 8009704:	f003 0308 	and.w	r3, r3, #8
 8009708:	2b00      	cmp	r3, #0
 800970a:	d002      	beq.n	8009712 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800970c:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8009710:	e001      	b.n	8009716 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8009712:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8009716:	4618      	mov	r0, r3
 8009718:	3720      	adds	r7, #32
 800971a:	46bd      	mov	sp, r7
 800971c:	bd80      	pop	{r7, pc}
 800971e:	bf00      	nop
 8009720:	20000000 	.word	0x20000000
 8009724:	10624dd3 	.word	0x10624dd3
 8009728:	fdffe008 	.word	0xfdffe008

0800972c <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800972c:	b480      	push	{r7}
 800972e:	b085      	sub	sp, #20
 8009730:	af00      	add	r7, sp, #0
 8009732:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009734:	4b1f      	ldr	r3, [pc, #124]	; (80097b4 <SDMMC_GetCmdResp2+0x88>)
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	4a1f      	ldr	r2, [pc, #124]	; (80097b8 <SDMMC_GetCmdResp2+0x8c>)
 800973a:	fba2 2303 	umull	r2, r3, r2, r3
 800973e:	0a5b      	lsrs	r3, r3, #9
 8009740:	f241 3288 	movw	r2, #5000	; 0x1388
 8009744:	fb02 f303 	mul.w	r3, r2, r3
 8009748:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	1e5a      	subs	r2, r3, #1
 800974e:	60fa      	str	r2, [r7, #12]
 8009750:	2b00      	cmp	r3, #0
 8009752:	d102      	bne.n	800975a <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009754:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009758:	e026      	b.n	80097a8 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800975e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009760:	68bb      	ldr	r3, [r7, #8]
 8009762:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8009766:	2b00      	cmp	r3, #0
 8009768:	d0ef      	beq.n	800974a <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800976a:	68bb      	ldr	r3, [r7, #8]
 800976c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009770:	2b00      	cmp	r3, #0
 8009772:	d1ea      	bne.n	800974a <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009778:	f003 0304 	and.w	r3, r3, #4
 800977c:	2b00      	cmp	r3, #0
 800977e:	d004      	beq.n	800978a <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	2204      	movs	r2, #4
 8009784:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009786:	2304      	movs	r3, #4
 8009788:	e00e      	b.n	80097a8 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800978e:	f003 0301 	and.w	r3, r3, #1
 8009792:	2b00      	cmp	r3, #0
 8009794:	d004      	beq.n	80097a0 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	2201      	movs	r2, #1
 800979a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800979c:	2301      	movs	r3, #1
 800979e:	e003      	b.n	80097a8 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	22c5      	movs	r2, #197	; 0xc5
 80097a4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 80097a6:	2300      	movs	r3, #0
}
 80097a8:	4618      	mov	r0, r3
 80097aa:	3714      	adds	r7, #20
 80097ac:	46bd      	mov	sp, r7
 80097ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097b2:	4770      	bx	lr
 80097b4:	20000000 	.word	0x20000000
 80097b8:	10624dd3 	.word	0x10624dd3

080097bc <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 80097bc:	b480      	push	{r7}
 80097be:	b085      	sub	sp, #20
 80097c0:	af00      	add	r7, sp, #0
 80097c2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80097c4:	4b1a      	ldr	r3, [pc, #104]	; (8009830 <SDMMC_GetCmdResp3+0x74>)
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	4a1a      	ldr	r2, [pc, #104]	; (8009834 <SDMMC_GetCmdResp3+0x78>)
 80097ca:	fba2 2303 	umull	r2, r3, r2, r3
 80097ce:	0a5b      	lsrs	r3, r3, #9
 80097d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80097d4:	fb02 f303 	mul.w	r3, r2, r3
 80097d8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	1e5a      	subs	r2, r3, #1
 80097de:	60fa      	str	r2, [r7, #12]
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d102      	bne.n	80097ea <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80097e4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80097e8:	e01b      	b.n	8009822 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80097ee:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80097f0:	68bb      	ldr	r3, [r7, #8]
 80097f2:	f003 0345 	and.w	r3, r3, #69	; 0x45
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d0ef      	beq.n	80097da <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80097fa:	68bb      	ldr	r3, [r7, #8]
 80097fc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009800:	2b00      	cmp	r3, #0
 8009802:	d1ea      	bne.n	80097da <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009808:	f003 0304 	and.w	r3, r3, #4
 800980c:	2b00      	cmp	r3, #0
 800980e:	d004      	beq.n	800981a <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	2204      	movs	r2, #4
 8009814:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009816:	2304      	movs	r3, #4
 8009818:	e003      	b.n	8009822 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	22c5      	movs	r2, #197	; 0xc5
 800981e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8009820:	2300      	movs	r3, #0
}
 8009822:	4618      	mov	r0, r3
 8009824:	3714      	adds	r7, #20
 8009826:	46bd      	mov	sp, r7
 8009828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800982c:	4770      	bx	lr
 800982e:	bf00      	nop
 8009830:	20000000 	.word	0x20000000
 8009834:	10624dd3 	.word	0x10624dd3

08009838 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8009838:	b580      	push	{r7, lr}
 800983a:	b088      	sub	sp, #32
 800983c:	af00      	add	r7, sp, #0
 800983e:	60f8      	str	r0, [r7, #12]
 8009840:	460b      	mov	r3, r1
 8009842:	607a      	str	r2, [r7, #4]
 8009844:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009846:	4b35      	ldr	r3, [pc, #212]	; (800991c <SDMMC_GetCmdResp6+0xe4>)
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	4a35      	ldr	r2, [pc, #212]	; (8009920 <SDMMC_GetCmdResp6+0xe8>)
 800984c:	fba2 2303 	umull	r2, r3, r2, r3
 8009850:	0a5b      	lsrs	r3, r3, #9
 8009852:	f241 3288 	movw	r2, #5000	; 0x1388
 8009856:	fb02 f303 	mul.w	r3, r2, r3
 800985a:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800985c:	69fb      	ldr	r3, [r7, #28]
 800985e:	1e5a      	subs	r2, r3, #1
 8009860:	61fa      	str	r2, [r7, #28]
 8009862:	2b00      	cmp	r3, #0
 8009864:	d102      	bne.n	800986c <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009866:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800986a:	e052      	b.n	8009912 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009870:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009872:	69bb      	ldr	r3, [r7, #24]
 8009874:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8009878:	2b00      	cmp	r3, #0
 800987a:	d0ef      	beq.n	800985c <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800987c:	69bb      	ldr	r3, [r7, #24]
 800987e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009882:	2b00      	cmp	r3, #0
 8009884:	d1ea      	bne.n	800985c <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800988a:	f003 0304 	and.w	r3, r3, #4
 800988e:	2b00      	cmp	r3, #0
 8009890:	d004      	beq.n	800989c <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	2204      	movs	r2, #4
 8009896:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009898:	2304      	movs	r3, #4
 800989a:	e03a      	b.n	8009912 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80098a0:	f003 0301 	and.w	r3, r3, #1
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d004      	beq.n	80098b2 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	2201      	movs	r2, #1
 80098ac:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80098ae:	2301      	movs	r3, #1
 80098b0:	e02f      	b.n	8009912 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 80098b2:	68f8      	ldr	r0, [r7, #12]
 80098b4:	f7ff fbcb 	bl	800904e <SDIO_GetCommandResponse>
 80098b8:	4603      	mov	r3, r0
 80098ba:	461a      	mov	r2, r3
 80098bc:	7afb      	ldrb	r3, [r7, #11]
 80098be:	4293      	cmp	r3, r2
 80098c0:	d001      	beq.n	80098c6 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80098c2:	2301      	movs	r3, #1
 80098c4:	e025      	b.n	8009912 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	22c5      	movs	r2, #197	; 0xc5
 80098ca:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 80098cc:	2100      	movs	r1, #0
 80098ce:	68f8      	ldr	r0, [r7, #12]
 80098d0:	f7ff fbca 	bl	8009068 <SDIO_GetResponse>
 80098d4:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 80098d6:	697b      	ldr	r3, [r7, #20]
 80098d8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d106      	bne.n	80098ee <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 80098e0:	697b      	ldr	r3, [r7, #20]
 80098e2:	0c1b      	lsrs	r3, r3, #16
 80098e4:	b29a      	uxth	r2, r3
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 80098ea:	2300      	movs	r3, #0
 80098ec:	e011      	b.n	8009912 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 80098ee:	697b      	ldr	r3, [r7, #20]
 80098f0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d002      	beq.n	80098fe <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80098f8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80098fc:	e009      	b.n	8009912 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 80098fe:	697b      	ldr	r3, [r7, #20]
 8009900:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009904:	2b00      	cmp	r3, #0
 8009906:	d002      	beq.n	800990e <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8009908:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800990c:	e001      	b.n	8009912 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800990e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8009912:	4618      	mov	r0, r3
 8009914:	3720      	adds	r7, #32
 8009916:	46bd      	mov	sp, r7
 8009918:	bd80      	pop	{r7, pc}
 800991a:	bf00      	nop
 800991c:	20000000 	.word	0x20000000
 8009920:	10624dd3 	.word	0x10624dd3

08009924 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8009924:	b480      	push	{r7}
 8009926:	b085      	sub	sp, #20
 8009928:	af00      	add	r7, sp, #0
 800992a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800992c:	4b22      	ldr	r3, [pc, #136]	; (80099b8 <SDMMC_GetCmdResp7+0x94>)
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	4a22      	ldr	r2, [pc, #136]	; (80099bc <SDMMC_GetCmdResp7+0x98>)
 8009932:	fba2 2303 	umull	r2, r3, r2, r3
 8009936:	0a5b      	lsrs	r3, r3, #9
 8009938:	f241 3288 	movw	r2, #5000	; 0x1388
 800993c:	fb02 f303 	mul.w	r3, r2, r3
 8009940:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	1e5a      	subs	r2, r3, #1
 8009946:	60fa      	str	r2, [r7, #12]
 8009948:	2b00      	cmp	r3, #0
 800994a:	d102      	bne.n	8009952 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800994c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009950:	e02c      	b.n	80099ac <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009956:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009958:	68bb      	ldr	r3, [r7, #8]
 800995a:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800995e:	2b00      	cmp	r3, #0
 8009960:	d0ef      	beq.n	8009942 <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009962:	68bb      	ldr	r3, [r7, #8]
 8009964:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009968:	2b00      	cmp	r3, #0
 800996a:	d1ea      	bne.n	8009942 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009970:	f003 0304 	and.w	r3, r3, #4
 8009974:	2b00      	cmp	r3, #0
 8009976:	d004      	beq.n	8009982 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	2204      	movs	r2, #4
 800997c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800997e:	2304      	movs	r3, #4
 8009980:	e014      	b.n	80099ac <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009986:	f003 0301 	and.w	r3, r3, #1
 800998a:	2b00      	cmp	r3, #0
 800998c:	d004      	beq.n	8009998 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	2201      	movs	r2, #1
 8009992:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009994:	2301      	movs	r3, #1
 8009996:	e009      	b.n	80099ac <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800999c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	d002      	beq.n	80099aa <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	2240      	movs	r2, #64	; 0x40
 80099a8:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80099aa:	2300      	movs	r3, #0
  
}
 80099ac:	4618      	mov	r0, r3
 80099ae:	3714      	adds	r7, #20
 80099b0:	46bd      	mov	sp, r7
 80099b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099b6:	4770      	bx	lr
 80099b8:	20000000 	.word	0x20000000
 80099bc:	10624dd3 	.word	0x10624dd3

080099c0 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 80099c0:	b480      	push	{r7}
 80099c2:	b085      	sub	sp, #20
 80099c4:	af00      	add	r7, sp, #0
 80099c6:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80099c8:	4b11      	ldr	r3, [pc, #68]	; (8009a10 <SDMMC_GetCmdError+0x50>)
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	4a11      	ldr	r2, [pc, #68]	; (8009a14 <SDMMC_GetCmdError+0x54>)
 80099ce:	fba2 2303 	umull	r2, r3, r2, r3
 80099d2:	0a5b      	lsrs	r3, r3, #9
 80099d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80099d8:	fb02 f303 	mul.w	r3, r2, r3
 80099dc:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	1e5a      	subs	r2, r3, #1
 80099e2:	60fa      	str	r2, [r7, #12]
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d102      	bne.n	80099ee <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80099e8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80099ec:	e009      	b.n	8009a02 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80099f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d0f1      	beq.n	80099de <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	22c5      	movs	r2, #197	; 0xc5
 80099fe:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8009a00:	2300      	movs	r3, #0
}
 8009a02:	4618      	mov	r0, r3
 8009a04:	3714      	adds	r7, #20
 8009a06:	46bd      	mov	sp, r7
 8009a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a0c:	4770      	bx	lr
 8009a0e:	bf00      	nop
 8009a10:	20000000 	.word	0x20000000
 8009a14:	10624dd3 	.word	0x10624dd3

08009a18 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8009a18:	b580      	push	{r7, lr}
 8009a1a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8009a1c:	4904      	ldr	r1, [pc, #16]	; (8009a30 <MX_FATFS_Init+0x18>)
 8009a1e:	4805      	ldr	r0, [pc, #20]	; (8009a34 <MX_FATFS_Init+0x1c>)
 8009a20:	f002 ff94 	bl	800c94c <FATFS_LinkDriver>
 8009a24:	4603      	mov	r3, r0
 8009a26:	461a      	mov	r2, r3
 8009a28:	4b03      	ldr	r3, [pc, #12]	; (8009a38 <MX_FATFS_Init+0x20>)
 8009a2a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8009a2c:	bf00      	nop
 8009a2e:	bd80      	pop	{r7, pc}
 8009a30:	2000074c 	.word	0x2000074c
 8009a34:	0800f94c 	.word	0x0800f94c
 8009a38:	20000748 	.word	0x20000748

08009a3c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8009a3c:	b480      	push	{r7}
 8009a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8009a40:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8009a42:	4618      	mov	r0, r3
 8009a44:	46bd      	mov	sp, r7
 8009a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a4a:	4770      	bx	lr

08009a4c <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8009a4c:	b580      	push	{r7, lr}
 8009a4e:	b082      	sub	sp, #8
 8009a50:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8009a52:	2300      	movs	r3, #0
 8009a54:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8009a56:	f000 f896 	bl	8009b86 <BSP_SD_IsDetected>
 8009a5a:	4603      	mov	r3, r0
 8009a5c:	2b01      	cmp	r3, #1
 8009a5e:	d001      	beq.n	8009a64 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 8009a60:	2301      	movs	r3, #1
 8009a62:	e012      	b.n	8009a8a <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 8009a64:	480b      	ldr	r0, [pc, #44]	; (8009a94 <BSP_SD_Init+0x48>)
 8009a66:	f7fb fc75 	bl	8005354 <HAL_SD_Init>
 8009a6a:	4603      	mov	r3, r0
 8009a6c:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8009a6e:	79fb      	ldrb	r3, [r7, #7]
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d109      	bne.n	8009a88 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 8009a74:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8009a78:	4806      	ldr	r0, [pc, #24]	; (8009a94 <BSP_SD_Init+0x48>)
 8009a7a:	f7fc fa43 	bl	8005f04 <HAL_SD_ConfigWideBusOperation>
 8009a7e:	4603      	mov	r3, r0
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d001      	beq.n	8009a88 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8009a84:	2301      	movs	r3, #1
 8009a86:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8009a88:	79fb      	ldrb	r3, [r7, #7]
}
 8009a8a:	4618      	mov	r0, r3
 8009a8c:	3708      	adds	r7, #8
 8009a8e:	46bd      	mov	sp, r7
 8009a90:	bd80      	pop	{r7, pc}
 8009a92:	bf00      	nop
 8009a94:	20000344 	.word	0x20000344

08009a98 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8009a98:	b580      	push	{r7, lr}
 8009a9a:	b086      	sub	sp, #24
 8009a9c:	af00      	add	r7, sp, #0
 8009a9e:	60f8      	str	r0, [r7, #12]
 8009aa0:	60b9      	str	r1, [r7, #8]
 8009aa2:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8009aa4:	2300      	movs	r3, #0
 8009aa6:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	68ba      	ldr	r2, [r7, #8]
 8009aac:	68f9      	ldr	r1, [r7, #12]
 8009aae:	4806      	ldr	r0, [pc, #24]	; (8009ac8 <BSP_SD_ReadBlocks_DMA+0x30>)
 8009ab0:	f7fb fd00 	bl	80054b4 <HAL_SD_ReadBlocks_DMA>
 8009ab4:	4603      	mov	r3, r0
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d001      	beq.n	8009abe <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8009aba:	2301      	movs	r3, #1
 8009abc:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8009abe:	7dfb      	ldrb	r3, [r7, #23]
}
 8009ac0:	4618      	mov	r0, r3
 8009ac2:	3718      	adds	r7, #24
 8009ac4:	46bd      	mov	sp, r7
 8009ac6:	bd80      	pop	{r7, pc}
 8009ac8:	20000344 	.word	0x20000344

08009acc <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8009acc:	b580      	push	{r7, lr}
 8009ace:	b086      	sub	sp, #24
 8009ad0:	af00      	add	r7, sp, #0
 8009ad2:	60f8      	str	r0, [r7, #12]
 8009ad4:	60b9      	str	r1, [r7, #8]
 8009ad6:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8009ad8:	2300      	movs	r3, #0
 8009ada:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	68ba      	ldr	r2, [r7, #8]
 8009ae0:	68f9      	ldr	r1, [r7, #12]
 8009ae2:	4806      	ldr	r0, [pc, #24]	; (8009afc <BSP_SD_WriteBlocks_DMA+0x30>)
 8009ae4:	f7fb fdc8 	bl	8005678 <HAL_SD_WriteBlocks_DMA>
 8009ae8:	4603      	mov	r3, r0
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d001      	beq.n	8009af2 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8009aee:	2301      	movs	r3, #1
 8009af0:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8009af2:	7dfb      	ldrb	r3, [r7, #23]
}
 8009af4:	4618      	mov	r0, r3
 8009af6:	3718      	adds	r7, #24
 8009af8:	46bd      	mov	sp, r7
 8009afa:	bd80      	pop	{r7, pc}
 8009afc:	20000344 	.word	0x20000344

08009b00 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8009b00:	b580      	push	{r7, lr}
 8009b02:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8009b04:	4805      	ldr	r0, [pc, #20]	; (8009b1c <BSP_SD_GetCardState+0x1c>)
 8009b06:	f7fc fa97 	bl	8006038 <HAL_SD_GetCardState>
 8009b0a:	4603      	mov	r3, r0
 8009b0c:	2b04      	cmp	r3, #4
 8009b0e:	bf14      	ite	ne
 8009b10:	2301      	movne	r3, #1
 8009b12:	2300      	moveq	r3, #0
 8009b14:	b2db      	uxtb	r3, r3
}
 8009b16:	4618      	mov	r0, r3
 8009b18:	bd80      	pop	{r7, pc}
 8009b1a:	bf00      	nop
 8009b1c:	20000344 	.word	0x20000344

08009b20 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8009b20:	b580      	push	{r7, lr}
 8009b22:	b082      	sub	sp, #8
 8009b24:	af00      	add	r7, sp, #0
 8009b26:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 8009b28:	6879      	ldr	r1, [r7, #4]
 8009b2a:	4803      	ldr	r0, [pc, #12]	; (8009b38 <BSP_SD_GetCardInfo+0x18>)
 8009b2c:	f7fc f9be 	bl	8005eac <HAL_SD_GetCardInfo>
}
 8009b30:	bf00      	nop
 8009b32:	3708      	adds	r7, #8
 8009b34:	46bd      	mov	sp, r7
 8009b36:	bd80      	pop	{r7, pc}
 8009b38:	20000344 	.word	0x20000344

08009b3c <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 8009b3c:	b580      	push	{r7, lr}
 8009b3e:	b082      	sub	sp, #8
 8009b40:	af00      	add	r7, sp, #0
 8009b42:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 8009b44:	f000 f818 	bl	8009b78 <BSP_SD_AbortCallback>
}
 8009b48:	bf00      	nop
 8009b4a:	3708      	adds	r7, #8
 8009b4c:	46bd      	mov	sp, r7
 8009b4e:	bd80      	pop	{r7, pc}

08009b50 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8009b50:	b580      	push	{r7, lr}
 8009b52:	b082      	sub	sp, #8
 8009b54:	af00      	add	r7, sp, #0
 8009b56:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 8009b58:	f000 f98c 	bl	8009e74 <BSP_SD_WriteCpltCallback>
}
 8009b5c:	bf00      	nop
 8009b5e:	3708      	adds	r7, #8
 8009b60:	46bd      	mov	sp, r7
 8009b62:	bd80      	pop	{r7, pc}

08009b64 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8009b64:	b580      	push	{r7, lr}
 8009b66:	b082      	sub	sp, #8
 8009b68:	af00      	add	r7, sp, #0
 8009b6a:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 8009b6c:	f000 f98e 	bl	8009e8c <BSP_SD_ReadCpltCallback>
}
 8009b70:	bf00      	nop
 8009b72:	3708      	adds	r7, #8
 8009b74:	46bd      	mov	sp, r7
 8009b76:	bd80      	pop	{r7, pc}

08009b78 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 8009b78:	b480      	push	{r7}
 8009b7a:	af00      	add	r7, sp, #0

}
 8009b7c:	bf00      	nop
 8009b7e:	46bd      	mov	sp, r7
 8009b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b84:	4770      	bx	lr

08009b86 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8009b86:	b480      	push	{r7}
 8009b88:	b083      	sub	sp, #12
 8009b8a:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8009b8c:	2301      	movs	r3, #1
 8009b8e:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */

  return status;
 8009b90:	79fb      	ldrb	r3, [r7, #7]
 8009b92:	b2db      	uxtb	r3, r3
}
 8009b94:	4618      	mov	r0, r3
 8009b96:	370c      	adds	r7, #12
 8009b98:	46bd      	mov	sp, r7
 8009b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b9e:	4770      	bx	lr

08009ba0 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8009ba0:	b580      	push	{r7, lr}
 8009ba2:	b084      	sub	sp, #16
 8009ba4:	af00      	add	r7, sp, #0
 8009ba6:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 8009ba8:	f7f9 fc60 	bl	800346c <HAL_GetTick>
 8009bac:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 8009bae:	e006      	b.n	8009bbe <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8009bb0:	f7ff ffa6 	bl	8009b00 <BSP_SD_GetCardState>
 8009bb4:	4603      	mov	r3, r0
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d101      	bne.n	8009bbe <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 8009bba:	2300      	movs	r3, #0
 8009bbc:	e009      	b.n	8009bd2 <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 8009bbe:	f7f9 fc55 	bl	800346c <HAL_GetTick>
 8009bc2:	4602      	mov	r2, r0
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	1ad3      	subs	r3, r2, r3
 8009bc8:	687a      	ldr	r2, [r7, #4]
 8009bca:	429a      	cmp	r2, r3
 8009bcc:	d8f0      	bhi.n	8009bb0 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 8009bce:	f04f 33ff 	mov.w	r3, #4294967295
}
 8009bd2:	4618      	mov	r0, r3
 8009bd4:	3710      	adds	r7, #16
 8009bd6:	46bd      	mov	sp, r7
 8009bd8:	bd80      	pop	{r7, pc}
	...

08009bdc <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8009bdc:	b580      	push	{r7, lr}
 8009bde:	b082      	sub	sp, #8
 8009be0:	af00      	add	r7, sp, #0
 8009be2:	4603      	mov	r3, r0
 8009be4:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8009be6:	4b0b      	ldr	r3, [pc, #44]	; (8009c14 <SD_CheckStatus+0x38>)
 8009be8:	2201      	movs	r2, #1
 8009bea:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8009bec:	f7ff ff88 	bl	8009b00 <BSP_SD_GetCardState>
 8009bf0:	4603      	mov	r3, r0
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d107      	bne.n	8009c06 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8009bf6:	4b07      	ldr	r3, [pc, #28]	; (8009c14 <SD_CheckStatus+0x38>)
 8009bf8:	781b      	ldrb	r3, [r3, #0]
 8009bfa:	b2db      	uxtb	r3, r3
 8009bfc:	f023 0301 	bic.w	r3, r3, #1
 8009c00:	b2da      	uxtb	r2, r3
 8009c02:	4b04      	ldr	r3, [pc, #16]	; (8009c14 <SD_CheckStatus+0x38>)
 8009c04:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8009c06:	4b03      	ldr	r3, [pc, #12]	; (8009c14 <SD_CheckStatus+0x38>)
 8009c08:	781b      	ldrb	r3, [r3, #0]
 8009c0a:	b2db      	uxtb	r3, r3
}
 8009c0c:	4618      	mov	r0, r3
 8009c0e:	3708      	adds	r7, #8
 8009c10:	46bd      	mov	sp, r7
 8009c12:	bd80      	pop	{r7, pc}
 8009c14:	20000009 	.word	0x20000009

08009c18 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8009c18:	b580      	push	{r7, lr}
 8009c1a:	b082      	sub	sp, #8
 8009c1c:	af00      	add	r7, sp, #0
 8009c1e:	4603      	mov	r3, r0
 8009c20:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8009c22:	f7ff ff13 	bl	8009a4c <BSP_SD_Init>
 8009c26:	4603      	mov	r3, r0
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d107      	bne.n	8009c3c <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 8009c2c:	79fb      	ldrb	r3, [r7, #7]
 8009c2e:	4618      	mov	r0, r3
 8009c30:	f7ff ffd4 	bl	8009bdc <SD_CheckStatus>
 8009c34:	4603      	mov	r3, r0
 8009c36:	461a      	mov	r2, r3
 8009c38:	4b04      	ldr	r3, [pc, #16]	; (8009c4c <SD_initialize+0x34>)
 8009c3a:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 8009c3c:	4b03      	ldr	r3, [pc, #12]	; (8009c4c <SD_initialize+0x34>)
 8009c3e:	781b      	ldrb	r3, [r3, #0]
 8009c40:	b2db      	uxtb	r3, r3
}
 8009c42:	4618      	mov	r0, r3
 8009c44:	3708      	adds	r7, #8
 8009c46:	46bd      	mov	sp, r7
 8009c48:	bd80      	pop	{r7, pc}
 8009c4a:	bf00      	nop
 8009c4c:	20000009 	.word	0x20000009

08009c50 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8009c50:	b580      	push	{r7, lr}
 8009c52:	b082      	sub	sp, #8
 8009c54:	af00      	add	r7, sp, #0
 8009c56:	4603      	mov	r3, r0
 8009c58:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8009c5a:	79fb      	ldrb	r3, [r7, #7]
 8009c5c:	4618      	mov	r0, r3
 8009c5e:	f7ff ffbd 	bl	8009bdc <SD_CheckStatus>
 8009c62:	4603      	mov	r3, r0
}
 8009c64:	4618      	mov	r0, r3
 8009c66:	3708      	adds	r7, #8
 8009c68:	46bd      	mov	sp, r7
 8009c6a:	bd80      	pop	{r7, pc}

08009c6c <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8009c6c:	b580      	push	{r7, lr}
 8009c6e:	b086      	sub	sp, #24
 8009c70:	af00      	add	r7, sp, #0
 8009c72:	60b9      	str	r1, [r7, #8]
 8009c74:	607a      	str	r2, [r7, #4]
 8009c76:	603b      	str	r3, [r7, #0]
 8009c78:	4603      	mov	r3, r0
 8009c7a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8009c7c:	2301      	movs	r3, #1
 8009c7e:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8009c80:	f247 5030 	movw	r0, #30000	; 0x7530
 8009c84:	f7ff ff8c 	bl	8009ba0 <SD_CheckStatusWithTimeout>
 8009c88:	4603      	mov	r3, r0
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	da01      	bge.n	8009c92 <SD_read+0x26>
  {
    return res;
 8009c8e:	7dfb      	ldrb	r3, [r7, #23]
 8009c90:	e03b      	b.n	8009d0a <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 8009c92:	683a      	ldr	r2, [r7, #0]
 8009c94:	6879      	ldr	r1, [r7, #4]
 8009c96:	68b8      	ldr	r0, [r7, #8]
 8009c98:	f7ff fefe 	bl	8009a98 <BSP_SD_ReadBlocks_DMA>
 8009c9c:	4603      	mov	r3, r0
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d132      	bne.n	8009d08 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 8009ca2:	4b1c      	ldr	r3, [pc, #112]	; (8009d14 <SD_read+0xa8>)
 8009ca4:	2200      	movs	r2, #0
 8009ca6:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 8009ca8:	f7f9 fbe0 	bl	800346c <HAL_GetTick>
 8009cac:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8009cae:	bf00      	nop
 8009cb0:	4b18      	ldr	r3, [pc, #96]	; (8009d14 <SD_read+0xa8>)
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d108      	bne.n	8009cca <SD_read+0x5e>
 8009cb8:	f7f9 fbd8 	bl	800346c <HAL_GetTick>
 8009cbc:	4602      	mov	r2, r0
 8009cbe:	693b      	ldr	r3, [r7, #16]
 8009cc0:	1ad3      	subs	r3, r2, r3
 8009cc2:	f247 522f 	movw	r2, #29999	; 0x752f
 8009cc6:	4293      	cmp	r3, r2
 8009cc8:	d9f2      	bls.n	8009cb0 <SD_read+0x44>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 8009cca:	4b12      	ldr	r3, [pc, #72]	; (8009d14 <SD_read+0xa8>)
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d102      	bne.n	8009cd8 <SD_read+0x6c>
      {
        res = RES_ERROR;
 8009cd2:	2301      	movs	r3, #1
 8009cd4:	75fb      	strb	r3, [r7, #23]
 8009cd6:	e017      	b.n	8009d08 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 8009cd8:	4b0e      	ldr	r3, [pc, #56]	; (8009d14 <SD_read+0xa8>)
 8009cda:	2200      	movs	r2, #0
 8009cdc:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 8009cde:	f7f9 fbc5 	bl	800346c <HAL_GetTick>
 8009ce2:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8009ce4:	e007      	b.n	8009cf6 <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8009ce6:	f7ff ff0b 	bl	8009b00 <BSP_SD_GetCardState>
 8009cea:	4603      	mov	r3, r0
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d102      	bne.n	8009cf6 <SD_read+0x8a>
          {
            res = RES_OK;
 8009cf0:	2300      	movs	r3, #0
 8009cf2:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 8009cf4:	e008      	b.n	8009d08 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8009cf6:	f7f9 fbb9 	bl	800346c <HAL_GetTick>
 8009cfa:	4602      	mov	r2, r0
 8009cfc:	693b      	ldr	r3, [r7, #16]
 8009cfe:	1ad3      	subs	r3, r2, r3
 8009d00:	f247 522f 	movw	r2, #29999	; 0x752f
 8009d04:	4293      	cmp	r3, r2
 8009d06:	d9ee      	bls.n	8009ce6 <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 8009d08:	7dfb      	ldrb	r3, [r7, #23]
}
 8009d0a:	4618      	mov	r0, r3
 8009d0c:	3718      	adds	r7, #24
 8009d0e:	46bd      	mov	sp, r7
 8009d10:	bd80      	pop	{r7, pc}
 8009d12:	bf00      	nop
 8009d14:	20000bb8 	.word	0x20000bb8

08009d18 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8009d18:	b580      	push	{r7, lr}
 8009d1a:	b086      	sub	sp, #24
 8009d1c:	af00      	add	r7, sp, #0
 8009d1e:	60b9      	str	r1, [r7, #8]
 8009d20:	607a      	str	r2, [r7, #4]
 8009d22:	603b      	str	r3, [r7, #0]
 8009d24:	4603      	mov	r3, r0
 8009d26:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8009d28:	2301      	movs	r3, #1
 8009d2a:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 8009d2c:	4b24      	ldr	r3, [pc, #144]	; (8009dc0 <SD_write+0xa8>)
 8009d2e:	2200      	movs	r2, #0
 8009d30:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8009d32:	f247 5030 	movw	r0, #30000	; 0x7530
 8009d36:	f7ff ff33 	bl	8009ba0 <SD_CheckStatusWithTimeout>
 8009d3a:	4603      	mov	r3, r0
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	da01      	bge.n	8009d44 <SD_write+0x2c>
  {
    return res;
 8009d40:	7dfb      	ldrb	r3, [r7, #23]
 8009d42:	e038      	b.n	8009db6 <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 8009d44:	683a      	ldr	r2, [r7, #0]
 8009d46:	6879      	ldr	r1, [r7, #4]
 8009d48:	68b8      	ldr	r0, [r7, #8]
 8009d4a:	f7ff febf 	bl	8009acc <BSP_SD_WriteBlocks_DMA>
 8009d4e:	4603      	mov	r3, r0
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d12f      	bne.n	8009db4 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 8009d54:	f7f9 fb8a 	bl	800346c <HAL_GetTick>
 8009d58:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8009d5a:	bf00      	nop
 8009d5c:	4b18      	ldr	r3, [pc, #96]	; (8009dc0 <SD_write+0xa8>)
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d108      	bne.n	8009d76 <SD_write+0x5e>
 8009d64:	f7f9 fb82 	bl	800346c <HAL_GetTick>
 8009d68:	4602      	mov	r2, r0
 8009d6a:	693b      	ldr	r3, [r7, #16]
 8009d6c:	1ad3      	subs	r3, r2, r3
 8009d6e:	f247 522f 	movw	r2, #29999	; 0x752f
 8009d72:	4293      	cmp	r3, r2
 8009d74:	d9f2      	bls.n	8009d5c <SD_write+0x44>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 8009d76:	4b12      	ldr	r3, [pc, #72]	; (8009dc0 <SD_write+0xa8>)
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d102      	bne.n	8009d84 <SD_write+0x6c>
      {
        res = RES_ERROR;
 8009d7e:	2301      	movs	r3, #1
 8009d80:	75fb      	strb	r3, [r7, #23]
 8009d82:	e017      	b.n	8009db4 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 8009d84:	4b0e      	ldr	r3, [pc, #56]	; (8009dc0 <SD_write+0xa8>)
 8009d86:	2200      	movs	r2, #0
 8009d88:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 8009d8a:	f7f9 fb6f 	bl	800346c <HAL_GetTick>
 8009d8e:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8009d90:	e007      	b.n	8009da2 <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8009d92:	f7ff feb5 	bl	8009b00 <BSP_SD_GetCardState>
 8009d96:	4603      	mov	r3, r0
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d102      	bne.n	8009da2 <SD_write+0x8a>
          {
            res = RES_OK;
 8009d9c:	2300      	movs	r3, #0
 8009d9e:	75fb      	strb	r3, [r7, #23]
            break;
 8009da0:	e008      	b.n	8009db4 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8009da2:	f7f9 fb63 	bl	800346c <HAL_GetTick>
 8009da6:	4602      	mov	r2, r0
 8009da8:	693b      	ldr	r3, [r7, #16]
 8009daa:	1ad3      	subs	r3, r2, r3
 8009dac:	f247 522f 	movw	r2, #29999	; 0x752f
 8009db0:	4293      	cmp	r3, r2
 8009db2:	d9ee      	bls.n	8009d92 <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 8009db4:	7dfb      	ldrb	r3, [r7, #23]
}
 8009db6:	4618      	mov	r0, r3
 8009db8:	3718      	adds	r7, #24
 8009dba:	46bd      	mov	sp, r7
 8009dbc:	bd80      	pop	{r7, pc}
 8009dbe:	bf00      	nop
 8009dc0:	20000bb4 	.word	0x20000bb4

08009dc4 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8009dc4:	b580      	push	{r7, lr}
 8009dc6:	b08c      	sub	sp, #48	; 0x30
 8009dc8:	af00      	add	r7, sp, #0
 8009dca:	4603      	mov	r3, r0
 8009dcc:	603a      	str	r2, [r7, #0]
 8009dce:	71fb      	strb	r3, [r7, #7]
 8009dd0:	460b      	mov	r3, r1
 8009dd2:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8009dd4:	2301      	movs	r3, #1
 8009dd6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8009dda:	4b25      	ldr	r3, [pc, #148]	; (8009e70 <SD_ioctl+0xac>)
 8009ddc:	781b      	ldrb	r3, [r3, #0]
 8009dde:	b2db      	uxtb	r3, r3
 8009de0:	f003 0301 	and.w	r3, r3, #1
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d001      	beq.n	8009dec <SD_ioctl+0x28>
 8009de8:	2303      	movs	r3, #3
 8009dea:	e03c      	b.n	8009e66 <SD_ioctl+0xa2>

  switch (cmd)
 8009dec:	79bb      	ldrb	r3, [r7, #6]
 8009dee:	2b03      	cmp	r3, #3
 8009df0:	d834      	bhi.n	8009e5c <SD_ioctl+0x98>
 8009df2:	a201      	add	r2, pc, #4	; (adr r2, 8009df8 <SD_ioctl+0x34>)
 8009df4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009df8:	08009e09 	.word	0x08009e09
 8009dfc:	08009e11 	.word	0x08009e11
 8009e00:	08009e29 	.word	0x08009e29
 8009e04:	08009e43 	.word	0x08009e43
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8009e08:	2300      	movs	r3, #0
 8009e0a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8009e0e:	e028      	b.n	8009e62 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8009e10:	f107 030c 	add.w	r3, r7, #12
 8009e14:	4618      	mov	r0, r3
 8009e16:	f7ff fe83 	bl	8009b20 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8009e1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009e1c:	683b      	ldr	r3, [r7, #0]
 8009e1e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8009e20:	2300      	movs	r3, #0
 8009e22:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8009e26:	e01c      	b.n	8009e62 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8009e28:	f107 030c 	add.w	r3, r7, #12
 8009e2c:	4618      	mov	r0, r3
 8009e2e:	f7ff fe77 	bl	8009b20 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8009e32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e34:	b29a      	uxth	r2, r3
 8009e36:	683b      	ldr	r3, [r7, #0]
 8009e38:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8009e3a:	2300      	movs	r3, #0
 8009e3c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8009e40:	e00f      	b.n	8009e62 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8009e42:	f107 030c 	add.w	r3, r7, #12
 8009e46:	4618      	mov	r0, r3
 8009e48:	f7ff fe6a 	bl	8009b20 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8009e4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e4e:	0a5a      	lsrs	r2, r3, #9
 8009e50:	683b      	ldr	r3, [r7, #0]
 8009e52:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8009e54:	2300      	movs	r3, #0
 8009e56:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8009e5a:	e002      	b.n	8009e62 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8009e5c:	2304      	movs	r3, #4
 8009e5e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 8009e62:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8009e66:	4618      	mov	r0, r3
 8009e68:	3730      	adds	r7, #48	; 0x30
 8009e6a:	46bd      	mov	sp, r7
 8009e6c:	bd80      	pop	{r7, pc}
 8009e6e:	bf00      	nop
 8009e70:	20000009 	.word	0x20000009

08009e74 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 8009e74:	b480      	push	{r7}
 8009e76:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 8009e78:	4b03      	ldr	r3, [pc, #12]	; (8009e88 <BSP_SD_WriteCpltCallback+0x14>)
 8009e7a:	2201      	movs	r2, #1
 8009e7c:	601a      	str	r2, [r3, #0]
}
 8009e7e:	bf00      	nop
 8009e80:	46bd      	mov	sp, r7
 8009e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e86:	4770      	bx	lr
 8009e88:	20000bb4 	.word	0x20000bb4

08009e8c <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 8009e8c:	b480      	push	{r7}
 8009e8e:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 8009e90:	4b03      	ldr	r3, [pc, #12]	; (8009ea0 <BSP_SD_ReadCpltCallback+0x14>)
 8009e92:	2201      	movs	r2, #1
 8009e94:	601a      	str	r2, [r3, #0]
}
 8009e96:	bf00      	nop
 8009e98:	46bd      	mov	sp, r7
 8009e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e9e:	4770      	bx	lr
 8009ea0:	20000bb8 	.word	0x20000bb8

08009ea4 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8009ea4:	b580      	push	{r7, lr}
 8009ea6:	b084      	sub	sp, #16
 8009ea8:	af00      	add	r7, sp, #0
 8009eaa:	4603      	mov	r3, r0
 8009eac:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8009eae:	79fb      	ldrb	r3, [r7, #7]
 8009eb0:	4a08      	ldr	r2, [pc, #32]	; (8009ed4 <disk_status+0x30>)
 8009eb2:	009b      	lsls	r3, r3, #2
 8009eb4:	4413      	add	r3, r2
 8009eb6:	685b      	ldr	r3, [r3, #4]
 8009eb8:	685b      	ldr	r3, [r3, #4]
 8009eba:	79fa      	ldrb	r2, [r7, #7]
 8009ebc:	4905      	ldr	r1, [pc, #20]	; (8009ed4 <disk_status+0x30>)
 8009ebe:	440a      	add	r2, r1
 8009ec0:	7a12      	ldrb	r2, [r2, #8]
 8009ec2:	4610      	mov	r0, r2
 8009ec4:	4798      	blx	r3
 8009ec6:	4603      	mov	r3, r0
 8009ec8:	73fb      	strb	r3, [r7, #15]
  return stat;
 8009eca:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ecc:	4618      	mov	r0, r3
 8009ece:	3710      	adds	r7, #16
 8009ed0:	46bd      	mov	sp, r7
 8009ed2:	bd80      	pop	{r7, pc}
 8009ed4:	20000de4 	.word	0x20000de4

08009ed8 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8009ed8:	b580      	push	{r7, lr}
 8009eda:	b084      	sub	sp, #16
 8009edc:	af00      	add	r7, sp, #0
 8009ede:	4603      	mov	r3, r0
 8009ee0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8009ee2:	2300      	movs	r3, #0
 8009ee4:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8009ee6:	79fb      	ldrb	r3, [r7, #7]
 8009ee8:	4a0d      	ldr	r2, [pc, #52]	; (8009f20 <disk_initialize+0x48>)
 8009eea:	5cd3      	ldrb	r3, [r2, r3]
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	d111      	bne.n	8009f14 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8009ef0:	79fb      	ldrb	r3, [r7, #7]
 8009ef2:	4a0b      	ldr	r2, [pc, #44]	; (8009f20 <disk_initialize+0x48>)
 8009ef4:	2101      	movs	r1, #1
 8009ef6:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8009ef8:	79fb      	ldrb	r3, [r7, #7]
 8009efa:	4a09      	ldr	r2, [pc, #36]	; (8009f20 <disk_initialize+0x48>)
 8009efc:	009b      	lsls	r3, r3, #2
 8009efe:	4413      	add	r3, r2
 8009f00:	685b      	ldr	r3, [r3, #4]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	79fa      	ldrb	r2, [r7, #7]
 8009f06:	4906      	ldr	r1, [pc, #24]	; (8009f20 <disk_initialize+0x48>)
 8009f08:	440a      	add	r2, r1
 8009f0a:	7a12      	ldrb	r2, [r2, #8]
 8009f0c:	4610      	mov	r0, r2
 8009f0e:	4798      	blx	r3
 8009f10:	4603      	mov	r3, r0
 8009f12:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8009f14:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f16:	4618      	mov	r0, r3
 8009f18:	3710      	adds	r7, #16
 8009f1a:	46bd      	mov	sp, r7
 8009f1c:	bd80      	pop	{r7, pc}
 8009f1e:	bf00      	nop
 8009f20:	20000de4 	.word	0x20000de4

08009f24 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8009f24:	b590      	push	{r4, r7, lr}
 8009f26:	b087      	sub	sp, #28
 8009f28:	af00      	add	r7, sp, #0
 8009f2a:	60b9      	str	r1, [r7, #8]
 8009f2c:	607a      	str	r2, [r7, #4]
 8009f2e:	603b      	str	r3, [r7, #0]
 8009f30:	4603      	mov	r3, r0
 8009f32:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8009f34:	7bfb      	ldrb	r3, [r7, #15]
 8009f36:	4a0a      	ldr	r2, [pc, #40]	; (8009f60 <disk_read+0x3c>)
 8009f38:	009b      	lsls	r3, r3, #2
 8009f3a:	4413      	add	r3, r2
 8009f3c:	685b      	ldr	r3, [r3, #4]
 8009f3e:	689c      	ldr	r4, [r3, #8]
 8009f40:	7bfb      	ldrb	r3, [r7, #15]
 8009f42:	4a07      	ldr	r2, [pc, #28]	; (8009f60 <disk_read+0x3c>)
 8009f44:	4413      	add	r3, r2
 8009f46:	7a18      	ldrb	r0, [r3, #8]
 8009f48:	683b      	ldr	r3, [r7, #0]
 8009f4a:	687a      	ldr	r2, [r7, #4]
 8009f4c:	68b9      	ldr	r1, [r7, #8]
 8009f4e:	47a0      	blx	r4
 8009f50:	4603      	mov	r3, r0
 8009f52:	75fb      	strb	r3, [r7, #23]
  return res;
 8009f54:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f56:	4618      	mov	r0, r3
 8009f58:	371c      	adds	r7, #28
 8009f5a:	46bd      	mov	sp, r7
 8009f5c:	bd90      	pop	{r4, r7, pc}
 8009f5e:	bf00      	nop
 8009f60:	20000de4 	.word	0x20000de4

08009f64 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8009f64:	b590      	push	{r4, r7, lr}
 8009f66:	b087      	sub	sp, #28
 8009f68:	af00      	add	r7, sp, #0
 8009f6a:	60b9      	str	r1, [r7, #8]
 8009f6c:	607a      	str	r2, [r7, #4]
 8009f6e:	603b      	str	r3, [r7, #0]
 8009f70:	4603      	mov	r3, r0
 8009f72:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8009f74:	7bfb      	ldrb	r3, [r7, #15]
 8009f76:	4a0a      	ldr	r2, [pc, #40]	; (8009fa0 <disk_write+0x3c>)
 8009f78:	009b      	lsls	r3, r3, #2
 8009f7a:	4413      	add	r3, r2
 8009f7c:	685b      	ldr	r3, [r3, #4]
 8009f7e:	68dc      	ldr	r4, [r3, #12]
 8009f80:	7bfb      	ldrb	r3, [r7, #15]
 8009f82:	4a07      	ldr	r2, [pc, #28]	; (8009fa0 <disk_write+0x3c>)
 8009f84:	4413      	add	r3, r2
 8009f86:	7a18      	ldrb	r0, [r3, #8]
 8009f88:	683b      	ldr	r3, [r7, #0]
 8009f8a:	687a      	ldr	r2, [r7, #4]
 8009f8c:	68b9      	ldr	r1, [r7, #8]
 8009f8e:	47a0      	blx	r4
 8009f90:	4603      	mov	r3, r0
 8009f92:	75fb      	strb	r3, [r7, #23]
  return res;
 8009f94:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f96:	4618      	mov	r0, r3
 8009f98:	371c      	adds	r7, #28
 8009f9a:	46bd      	mov	sp, r7
 8009f9c:	bd90      	pop	{r4, r7, pc}
 8009f9e:	bf00      	nop
 8009fa0:	20000de4 	.word	0x20000de4

08009fa4 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8009fa4:	b580      	push	{r7, lr}
 8009fa6:	b084      	sub	sp, #16
 8009fa8:	af00      	add	r7, sp, #0
 8009faa:	4603      	mov	r3, r0
 8009fac:	603a      	str	r2, [r7, #0]
 8009fae:	71fb      	strb	r3, [r7, #7]
 8009fb0:	460b      	mov	r3, r1
 8009fb2:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8009fb4:	79fb      	ldrb	r3, [r7, #7]
 8009fb6:	4a09      	ldr	r2, [pc, #36]	; (8009fdc <disk_ioctl+0x38>)
 8009fb8:	009b      	lsls	r3, r3, #2
 8009fba:	4413      	add	r3, r2
 8009fbc:	685b      	ldr	r3, [r3, #4]
 8009fbe:	691b      	ldr	r3, [r3, #16]
 8009fc0:	79fa      	ldrb	r2, [r7, #7]
 8009fc2:	4906      	ldr	r1, [pc, #24]	; (8009fdc <disk_ioctl+0x38>)
 8009fc4:	440a      	add	r2, r1
 8009fc6:	7a10      	ldrb	r0, [r2, #8]
 8009fc8:	79b9      	ldrb	r1, [r7, #6]
 8009fca:	683a      	ldr	r2, [r7, #0]
 8009fcc:	4798      	blx	r3
 8009fce:	4603      	mov	r3, r0
 8009fd0:	73fb      	strb	r3, [r7, #15]
  return res;
 8009fd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8009fd4:	4618      	mov	r0, r3
 8009fd6:	3710      	adds	r7, #16
 8009fd8:	46bd      	mov	sp, r7
 8009fda:	bd80      	pop	{r7, pc}
 8009fdc:	20000de4 	.word	0x20000de4

08009fe0 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8009fe0:	b480      	push	{r7}
 8009fe2:	b085      	sub	sp, #20
 8009fe4:	af00      	add	r7, sp, #0
 8009fe6:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	3301      	adds	r3, #1
 8009fec:	781b      	ldrb	r3, [r3, #0]
 8009fee:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8009ff0:	89fb      	ldrh	r3, [r7, #14]
 8009ff2:	021b      	lsls	r3, r3, #8
 8009ff4:	b21a      	sxth	r2, r3
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	781b      	ldrb	r3, [r3, #0]
 8009ffa:	b21b      	sxth	r3, r3
 8009ffc:	4313      	orrs	r3, r2
 8009ffe:	b21b      	sxth	r3, r3
 800a000:	81fb      	strh	r3, [r7, #14]
	return rv;
 800a002:	89fb      	ldrh	r3, [r7, #14]
}
 800a004:	4618      	mov	r0, r3
 800a006:	3714      	adds	r7, #20
 800a008:	46bd      	mov	sp, r7
 800a00a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a00e:	4770      	bx	lr

0800a010 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800a010:	b480      	push	{r7}
 800a012:	b085      	sub	sp, #20
 800a014:	af00      	add	r7, sp, #0
 800a016:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	3303      	adds	r3, #3
 800a01c:	781b      	ldrb	r3, [r3, #0]
 800a01e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	021b      	lsls	r3, r3, #8
 800a024:	687a      	ldr	r2, [r7, #4]
 800a026:	3202      	adds	r2, #2
 800a028:	7812      	ldrb	r2, [r2, #0]
 800a02a:	4313      	orrs	r3, r2
 800a02c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	021b      	lsls	r3, r3, #8
 800a032:	687a      	ldr	r2, [r7, #4]
 800a034:	3201      	adds	r2, #1
 800a036:	7812      	ldrb	r2, [r2, #0]
 800a038:	4313      	orrs	r3, r2
 800a03a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	021b      	lsls	r3, r3, #8
 800a040:	687a      	ldr	r2, [r7, #4]
 800a042:	7812      	ldrb	r2, [r2, #0]
 800a044:	4313      	orrs	r3, r2
 800a046:	60fb      	str	r3, [r7, #12]
	return rv;
 800a048:	68fb      	ldr	r3, [r7, #12]
}
 800a04a:	4618      	mov	r0, r3
 800a04c:	3714      	adds	r7, #20
 800a04e:	46bd      	mov	sp, r7
 800a050:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a054:	4770      	bx	lr

0800a056 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800a056:	b480      	push	{r7}
 800a058:	b083      	sub	sp, #12
 800a05a:	af00      	add	r7, sp, #0
 800a05c:	6078      	str	r0, [r7, #4]
 800a05e:	460b      	mov	r3, r1
 800a060:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	1c5a      	adds	r2, r3, #1
 800a066:	607a      	str	r2, [r7, #4]
 800a068:	887a      	ldrh	r2, [r7, #2]
 800a06a:	b2d2      	uxtb	r2, r2
 800a06c:	701a      	strb	r2, [r3, #0]
 800a06e:	887b      	ldrh	r3, [r7, #2]
 800a070:	0a1b      	lsrs	r3, r3, #8
 800a072:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	1c5a      	adds	r2, r3, #1
 800a078:	607a      	str	r2, [r7, #4]
 800a07a:	887a      	ldrh	r2, [r7, #2]
 800a07c:	b2d2      	uxtb	r2, r2
 800a07e:	701a      	strb	r2, [r3, #0]
}
 800a080:	bf00      	nop
 800a082:	370c      	adds	r7, #12
 800a084:	46bd      	mov	sp, r7
 800a086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a08a:	4770      	bx	lr

0800a08c <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800a08c:	b480      	push	{r7}
 800a08e:	b083      	sub	sp, #12
 800a090:	af00      	add	r7, sp, #0
 800a092:	6078      	str	r0, [r7, #4]
 800a094:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	1c5a      	adds	r2, r3, #1
 800a09a:	607a      	str	r2, [r7, #4]
 800a09c:	683a      	ldr	r2, [r7, #0]
 800a09e:	b2d2      	uxtb	r2, r2
 800a0a0:	701a      	strb	r2, [r3, #0]
 800a0a2:	683b      	ldr	r3, [r7, #0]
 800a0a4:	0a1b      	lsrs	r3, r3, #8
 800a0a6:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	1c5a      	adds	r2, r3, #1
 800a0ac:	607a      	str	r2, [r7, #4]
 800a0ae:	683a      	ldr	r2, [r7, #0]
 800a0b0:	b2d2      	uxtb	r2, r2
 800a0b2:	701a      	strb	r2, [r3, #0]
 800a0b4:	683b      	ldr	r3, [r7, #0]
 800a0b6:	0a1b      	lsrs	r3, r3, #8
 800a0b8:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	1c5a      	adds	r2, r3, #1
 800a0be:	607a      	str	r2, [r7, #4]
 800a0c0:	683a      	ldr	r2, [r7, #0]
 800a0c2:	b2d2      	uxtb	r2, r2
 800a0c4:	701a      	strb	r2, [r3, #0]
 800a0c6:	683b      	ldr	r3, [r7, #0]
 800a0c8:	0a1b      	lsrs	r3, r3, #8
 800a0ca:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	1c5a      	adds	r2, r3, #1
 800a0d0:	607a      	str	r2, [r7, #4]
 800a0d2:	683a      	ldr	r2, [r7, #0]
 800a0d4:	b2d2      	uxtb	r2, r2
 800a0d6:	701a      	strb	r2, [r3, #0]
}
 800a0d8:	bf00      	nop
 800a0da:	370c      	adds	r7, #12
 800a0dc:	46bd      	mov	sp, r7
 800a0de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e2:	4770      	bx	lr

0800a0e4 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800a0e4:	b480      	push	{r7}
 800a0e6:	b087      	sub	sp, #28
 800a0e8:	af00      	add	r7, sp, #0
 800a0ea:	60f8      	str	r0, [r7, #12]
 800a0ec:	60b9      	str	r1, [r7, #8]
 800a0ee:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800a0f4:	68bb      	ldr	r3, [r7, #8]
 800a0f6:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d00d      	beq.n	800a11a <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800a0fe:	693a      	ldr	r2, [r7, #16]
 800a100:	1c53      	adds	r3, r2, #1
 800a102:	613b      	str	r3, [r7, #16]
 800a104:	697b      	ldr	r3, [r7, #20]
 800a106:	1c59      	adds	r1, r3, #1
 800a108:	6179      	str	r1, [r7, #20]
 800a10a:	7812      	ldrb	r2, [r2, #0]
 800a10c:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	3b01      	subs	r3, #1
 800a112:	607b      	str	r3, [r7, #4]
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	2b00      	cmp	r3, #0
 800a118:	d1f1      	bne.n	800a0fe <mem_cpy+0x1a>
	}
}
 800a11a:	bf00      	nop
 800a11c:	371c      	adds	r7, #28
 800a11e:	46bd      	mov	sp, r7
 800a120:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a124:	4770      	bx	lr

0800a126 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800a126:	b480      	push	{r7}
 800a128:	b087      	sub	sp, #28
 800a12a:	af00      	add	r7, sp, #0
 800a12c:	60f8      	str	r0, [r7, #12]
 800a12e:	60b9      	str	r1, [r7, #8]
 800a130:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800a136:	697b      	ldr	r3, [r7, #20]
 800a138:	1c5a      	adds	r2, r3, #1
 800a13a:	617a      	str	r2, [r7, #20]
 800a13c:	68ba      	ldr	r2, [r7, #8]
 800a13e:	b2d2      	uxtb	r2, r2
 800a140:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	3b01      	subs	r3, #1
 800a146:	607b      	str	r3, [r7, #4]
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d1f3      	bne.n	800a136 <mem_set+0x10>
}
 800a14e:	bf00      	nop
 800a150:	bf00      	nop
 800a152:	371c      	adds	r7, #28
 800a154:	46bd      	mov	sp, r7
 800a156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a15a:	4770      	bx	lr

0800a15c <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800a15c:	b480      	push	{r7}
 800a15e:	b089      	sub	sp, #36	; 0x24
 800a160:	af00      	add	r7, sp, #0
 800a162:	60f8      	str	r0, [r7, #12]
 800a164:	60b9      	str	r1, [r7, #8]
 800a166:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	61fb      	str	r3, [r7, #28]
 800a16c:	68bb      	ldr	r3, [r7, #8]
 800a16e:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800a170:	2300      	movs	r3, #0
 800a172:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800a174:	69fb      	ldr	r3, [r7, #28]
 800a176:	1c5a      	adds	r2, r3, #1
 800a178:	61fa      	str	r2, [r7, #28]
 800a17a:	781b      	ldrb	r3, [r3, #0]
 800a17c:	4619      	mov	r1, r3
 800a17e:	69bb      	ldr	r3, [r7, #24]
 800a180:	1c5a      	adds	r2, r3, #1
 800a182:	61ba      	str	r2, [r7, #24]
 800a184:	781b      	ldrb	r3, [r3, #0]
 800a186:	1acb      	subs	r3, r1, r3
 800a188:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	3b01      	subs	r3, #1
 800a18e:	607b      	str	r3, [r7, #4]
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	2b00      	cmp	r3, #0
 800a194:	d002      	beq.n	800a19c <mem_cmp+0x40>
 800a196:	697b      	ldr	r3, [r7, #20]
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d0eb      	beq.n	800a174 <mem_cmp+0x18>

	return r;
 800a19c:	697b      	ldr	r3, [r7, #20]
}
 800a19e:	4618      	mov	r0, r3
 800a1a0:	3724      	adds	r7, #36	; 0x24
 800a1a2:	46bd      	mov	sp, r7
 800a1a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1a8:	4770      	bx	lr

0800a1aa <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800a1aa:	b480      	push	{r7}
 800a1ac:	b083      	sub	sp, #12
 800a1ae:	af00      	add	r7, sp, #0
 800a1b0:	6078      	str	r0, [r7, #4]
 800a1b2:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800a1b4:	e002      	b.n	800a1bc <chk_chr+0x12>
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	3301      	adds	r3, #1
 800a1ba:	607b      	str	r3, [r7, #4]
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	781b      	ldrb	r3, [r3, #0]
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	d005      	beq.n	800a1d0 <chk_chr+0x26>
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	781b      	ldrb	r3, [r3, #0]
 800a1c8:	461a      	mov	r2, r3
 800a1ca:	683b      	ldr	r3, [r7, #0]
 800a1cc:	4293      	cmp	r3, r2
 800a1ce:	d1f2      	bne.n	800a1b6 <chk_chr+0xc>
	return *str;
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	781b      	ldrb	r3, [r3, #0]
}
 800a1d4:	4618      	mov	r0, r3
 800a1d6:	370c      	adds	r7, #12
 800a1d8:	46bd      	mov	sp, r7
 800a1da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1de:	4770      	bx	lr

0800a1e0 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800a1e0:	b480      	push	{r7}
 800a1e2:	b085      	sub	sp, #20
 800a1e4:	af00      	add	r7, sp, #0
 800a1e6:	6078      	str	r0, [r7, #4]
 800a1e8:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800a1ea:	2300      	movs	r3, #0
 800a1ec:	60bb      	str	r3, [r7, #8]
 800a1ee:	68bb      	ldr	r3, [r7, #8]
 800a1f0:	60fb      	str	r3, [r7, #12]
 800a1f2:	e029      	b.n	800a248 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800a1f4:	4a27      	ldr	r2, [pc, #156]	; (800a294 <chk_lock+0xb4>)
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	011b      	lsls	r3, r3, #4
 800a1fa:	4413      	add	r3, r2
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d01d      	beq.n	800a23e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800a202:	4a24      	ldr	r2, [pc, #144]	; (800a294 <chk_lock+0xb4>)
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	011b      	lsls	r3, r3, #4
 800a208:	4413      	add	r3, r2
 800a20a:	681a      	ldr	r2, [r3, #0]
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	429a      	cmp	r2, r3
 800a212:	d116      	bne.n	800a242 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800a214:	4a1f      	ldr	r2, [pc, #124]	; (800a294 <chk_lock+0xb4>)
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	011b      	lsls	r3, r3, #4
 800a21a:	4413      	add	r3, r2
 800a21c:	3304      	adds	r3, #4
 800a21e:	681a      	ldr	r2, [r3, #0]
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800a224:	429a      	cmp	r2, r3
 800a226:	d10c      	bne.n	800a242 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800a228:	4a1a      	ldr	r2, [pc, #104]	; (800a294 <chk_lock+0xb4>)
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	011b      	lsls	r3, r3, #4
 800a22e:	4413      	add	r3, r2
 800a230:	3308      	adds	r3, #8
 800a232:	681a      	ldr	r2, [r3, #0]
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800a238:	429a      	cmp	r2, r3
 800a23a:	d102      	bne.n	800a242 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800a23c:	e007      	b.n	800a24e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800a23e:	2301      	movs	r3, #1
 800a240:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	3301      	adds	r3, #1
 800a246:	60fb      	str	r3, [r7, #12]
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	2b01      	cmp	r3, #1
 800a24c:	d9d2      	bls.n	800a1f4 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	2b02      	cmp	r3, #2
 800a252:	d109      	bne.n	800a268 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800a254:	68bb      	ldr	r3, [r7, #8]
 800a256:	2b00      	cmp	r3, #0
 800a258:	d102      	bne.n	800a260 <chk_lock+0x80>
 800a25a:	683b      	ldr	r3, [r7, #0]
 800a25c:	2b02      	cmp	r3, #2
 800a25e:	d101      	bne.n	800a264 <chk_lock+0x84>
 800a260:	2300      	movs	r3, #0
 800a262:	e010      	b.n	800a286 <chk_lock+0xa6>
 800a264:	2312      	movs	r3, #18
 800a266:	e00e      	b.n	800a286 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800a268:	683b      	ldr	r3, [r7, #0]
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d108      	bne.n	800a280 <chk_lock+0xa0>
 800a26e:	4a09      	ldr	r2, [pc, #36]	; (800a294 <chk_lock+0xb4>)
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	011b      	lsls	r3, r3, #4
 800a274:	4413      	add	r3, r2
 800a276:	330c      	adds	r3, #12
 800a278:	881b      	ldrh	r3, [r3, #0]
 800a27a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a27e:	d101      	bne.n	800a284 <chk_lock+0xa4>
 800a280:	2310      	movs	r3, #16
 800a282:	e000      	b.n	800a286 <chk_lock+0xa6>
 800a284:	2300      	movs	r3, #0
}
 800a286:	4618      	mov	r0, r3
 800a288:	3714      	adds	r7, #20
 800a28a:	46bd      	mov	sp, r7
 800a28c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a290:	4770      	bx	lr
 800a292:	bf00      	nop
 800a294:	20000bc4 	.word	0x20000bc4

0800a298 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800a298:	b480      	push	{r7}
 800a29a:	b083      	sub	sp, #12
 800a29c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800a29e:	2300      	movs	r3, #0
 800a2a0:	607b      	str	r3, [r7, #4]
 800a2a2:	e002      	b.n	800a2aa <enq_lock+0x12>
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	3301      	adds	r3, #1
 800a2a8:	607b      	str	r3, [r7, #4]
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	2b01      	cmp	r3, #1
 800a2ae:	d806      	bhi.n	800a2be <enq_lock+0x26>
 800a2b0:	4a09      	ldr	r2, [pc, #36]	; (800a2d8 <enq_lock+0x40>)
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	011b      	lsls	r3, r3, #4
 800a2b6:	4413      	add	r3, r2
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d1f2      	bne.n	800a2a4 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	2b02      	cmp	r3, #2
 800a2c2:	bf14      	ite	ne
 800a2c4:	2301      	movne	r3, #1
 800a2c6:	2300      	moveq	r3, #0
 800a2c8:	b2db      	uxtb	r3, r3
}
 800a2ca:	4618      	mov	r0, r3
 800a2cc:	370c      	adds	r7, #12
 800a2ce:	46bd      	mov	sp, r7
 800a2d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2d4:	4770      	bx	lr
 800a2d6:	bf00      	nop
 800a2d8:	20000bc4 	.word	0x20000bc4

0800a2dc <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800a2dc:	b480      	push	{r7}
 800a2de:	b085      	sub	sp, #20
 800a2e0:	af00      	add	r7, sp, #0
 800a2e2:	6078      	str	r0, [r7, #4]
 800a2e4:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800a2e6:	2300      	movs	r3, #0
 800a2e8:	60fb      	str	r3, [r7, #12]
 800a2ea:	e01f      	b.n	800a32c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800a2ec:	4a41      	ldr	r2, [pc, #260]	; (800a3f4 <inc_lock+0x118>)
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	011b      	lsls	r3, r3, #4
 800a2f2:	4413      	add	r3, r2
 800a2f4:	681a      	ldr	r2, [r3, #0]
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	429a      	cmp	r2, r3
 800a2fc:	d113      	bne.n	800a326 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800a2fe:	4a3d      	ldr	r2, [pc, #244]	; (800a3f4 <inc_lock+0x118>)
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	011b      	lsls	r3, r3, #4
 800a304:	4413      	add	r3, r2
 800a306:	3304      	adds	r3, #4
 800a308:	681a      	ldr	r2, [r3, #0]
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800a30e:	429a      	cmp	r2, r3
 800a310:	d109      	bne.n	800a326 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800a312:	4a38      	ldr	r2, [pc, #224]	; (800a3f4 <inc_lock+0x118>)
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	011b      	lsls	r3, r3, #4
 800a318:	4413      	add	r3, r2
 800a31a:	3308      	adds	r3, #8
 800a31c:	681a      	ldr	r2, [r3, #0]
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800a322:	429a      	cmp	r2, r3
 800a324:	d006      	beq.n	800a334 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	3301      	adds	r3, #1
 800a32a:	60fb      	str	r3, [r7, #12]
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	2b01      	cmp	r3, #1
 800a330:	d9dc      	bls.n	800a2ec <inc_lock+0x10>
 800a332:	e000      	b.n	800a336 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800a334:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	2b02      	cmp	r3, #2
 800a33a:	d132      	bne.n	800a3a2 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800a33c:	2300      	movs	r3, #0
 800a33e:	60fb      	str	r3, [r7, #12]
 800a340:	e002      	b.n	800a348 <inc_lock+0x6c>
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	3301      	adds	r3, #1
 800a346:	60fb      	str	r3, [r7, #12]
 800a348:	68fb      	ldr	r3, [r7, #12]
 800a34a:	2b01      	cmp	r3, #1
 800a34c:	d806      	bhi.n	800a35c <inc_lock+0x80>
 800a34e:	4a29      	ldr	r2, [pc, #164]	; (800a3f4 <inc_lock+0x118>)
 800a350:	68fb      	ldr	r3, [r7, #12]
 800a352:	011b      	lsls	r3, r3, #4
 800a354:	4413      	add	r3, r2
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d1f2      	bne.n	800a342 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	2b02      	cmp	r3, #2
 800a360:	d101      	bne.n	800a366 <inc_lock+0x8a>
 800a362:	2300      	movs	r3, #0
 800a364:	e040      	b.n	800a3e8 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	681a      	ldr	r2, [r3, #0]
 800a36a:	4922      	ldr	r1, [pc, #136]	; (800a3f4 <inc_lock+0x118>)
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	011b      	lsls	r3, r3, #4
 800a370:	440b      	add	r3, r1
 800a372:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	689a      	ldr	r2, [r3, #8]
 800a378:	491e      	ldr	r1, [pc, #120]	; (800a3f4 <inc_lock+0x118>)
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	011b      	lsls	r3, r3, #4
 800a37e:	440b      	add	r3, r1
 800a380:	3304      	adds	r3, #4
 800a382:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	695a      	ldr	r2, [r3, #20]
 800a388:	491a      	ldr	r1, [pc, #104]	; (800a3f4 <inc_lock+0x118>)
 800a38a:	68fb      	ldr	r3, [r7, #12]
 800a38c:	011b      	lsls	r3, r3, #4
 800a38e:	440b      	add	r3, r1
 800a390:	3308      	adds	r3, #8
 800a392:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800a394:	4a17      	ldr	r2, [pc, #92]	; (800a3f4 <inc_lock+0x118>)
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	011b      	lsls	r3, r3, #4
 800a39a:	4413      	add	r3, r2
 800a39c:	330c      	adds	r3, #12
 800a39e:	2200      	movs	r2, #0
 800a3a0:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800a3a2:	683b      	ldr	r3, [r7, #0]
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d009      	beq.n	800a3bc <inc_lock+0xe0>
 800a3a8:	4a12      	ldr	r2, [pc, #72]	; (800a3f4 <inc_lock+0x118>)
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	011b      	lsls	r3, r3, #4
 800a3ae:	4413      	add	r3, r2
 800a3b0:	330c      	adds	r3, #12
 800a3b2:	881b      	ldrh	r3, [r3, #0]
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d001      	beq.n	800a3bc <inc_lock+0xe0>
 800a3b8:	2300      	movs	r3, #0
 800a3ba:	e015      	b.n	800a3e8 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800a3bc:	683b      	ldr	r3, [r7, #0]
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d108      	bne.n	800a3d4 <inc_lock+0xf8>
 800a3c2:	4a0c      	ldr	r2, [pc, #48]	; (800a3f4 <inc_lock+0x118>)
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	011b      	lsls	r3, r3, #4
 800a3c8:	4413      	add	r3, r2
 800a3ca:	330c      	adds	r3, #12
 800a3cc:	881b      	ldrh	r3, [r3, #0]
 800a3ce:	3301      	adds	r3, #1
 800a3d0:	b29a      	uxth	r2, r3
 800a3d2:	e001      	b.n	800a3d8 <inc_lock+0xfc>
 800a3d4:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a3d8:	4906      	ldr	r1, [pc, #24]	; (800a3f4 <inc_lock+0x118>)
 800a3da:	68fb      	ldr	r3, [r7, #12]
 800a3dc:	011b      	lsls	r3, r3, #4
 800a3de:	440b      	add	r3, r1
 800a3e0:	330c      	adds	r3, #12
 800a3e2:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	3301      	adds	r3, #1
}
 800a3e8:	4618      	mov	r0, r3
 800a3ea:	3714      	adds	r7, #20
 800a3ec:	46bd      	mov	sp, r7
 800a3ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3f2:	4770      	bx	lr
 800a3f4:	20000bc4 	.word	0x20000bc4

0800a3f8 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800a3f8:	b480      	push	{r7}
 800a3fa:	b085      	sub	sp, #20
 800a3fc:	af00      	add	r7, sp, #0
 800a3fe:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	3b01      	subs	r3, #1
 800a404:	607b      	str	r3, [r7, #4]
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	2b01      	cmp	r3, #1
 800a40a:	d825      	bhi.n	800a458 <dec_lock+0x60>
		n = Files[i].ctr;
 800a40c:	4a17      	ldr	r2, [pc, #92]	; (800a46c <dec_lock+0x74>)
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	011b      	lsls	r3, r3, #4
 800a412:	4413      	add	r3, r2
 800a414:	330c      	adds	r3, #12
 800a416:	881b      	ldrh	r3, [r3, #0]
 800a418:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800a41a:	89fb      	ldrh	r3, [r7, #14]
 800a41c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a420:	d101      	bne.n	800a426 <dec_lock+0x2e>
 800a422:	2300      	movs	r3, #0
 800a424:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800a426:	89fb      	ldrh	r3, [r7, #14]
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d002      	beq.n	800a432 <dec_lock+0x3a>
 800a42c:	89fb      	ldrh	r3, [r7, #14]
 800a42e:	3b01      	subs	r3, #1
 800a430:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800a432:	4a0e      	ldr	r2, [pc, #56]	; (800a46c <dec_lock+0x74>)
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	011b      	lsls	r3, r3, #4
 800a438:	4413      	add	r3, r2
 800a43a:	330c      	adds	r3, #12
 800a43c:	89fa      	ldrh	r2, [r7, #14]
 800a43e:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800a440:	89fb      	ldrh	r3, [r7, #14]
 800a442:	2b00      	cmp	r3, #0
 800a444:	d105      	bne.n	800a452 <dec_lock+0x5a>
 800a446:	4a09      	ldr	r2, [pc, #36]	; (800a46c <dec_lock+0x74>)
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	011b      	lsls	r3, r3, #4
 800a44c:	4413      	add	r3, r2
 800a44e:	2200      	movs	r2, #0
 800a450:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800a452:	2300      	movs	r3, #0
 800a454:	737b      	strb	r3, [r7, #13]
 800a456:	e001      	b.n	800a45c <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800a458:	2302      	movs	r3, #2
 800a45a:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800a45c:	7b7b      	ldrb	r3, [r7, #13]
}
 800a45e:	4618      	mov	r0, r3
 800a460:	3714      	adds	r7, #20
 800a462:	46bd      	mov	sp, r7
 800a464:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a468:	4770      	bx	lr
 800a46a:	bf00      	nop
 800a46c:	20000bc4 	.word	0x20000bc4

0800a470 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800a470:	b480      	push	{r7}
 800a472:	b085      	sub	sp, #20
 800a474:	af00      	add	r7, sp, #0
 800a476:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800a478:	2300      	movs	r3, #0
 800a47a:	60fb      	str	r3, [r7, #12]
 800a47c:	e010      	b.n	800a4a0 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800a47e:	4a0d      	ldr	r2, [pc, #52]	; (800a4b4 <clear_lock+0x44>)
 800a480:	68fb      	ldr	r3, [r7, #12]
 800a482:	011b      	lsls	r3, r3, #4
 800a484:	4413      	add	r3, r2
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	687a      	ldr	r2, [r7, #4]
 800a48a:	429a      	cmp	r2, r3
 800a48c:	d105      	bne.n	800a49a <clear_lock+0x2a>
 800a48e:	4a09      	ldr	r2, [pc, #36]	; (800a4b4 <clear_lock+0x44>)
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	011b      	lsls	r3, r3, #4
 800a494:	4413      	add	r3, r2
 800a496:	2200      	movs	r2, #0
 800a498:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800a49a:	68fb      	ldr	r3, [r7, #12]
 800a49c:	3301      	adds	r3, #1
 800a49e:	60fb      	str	r3, [r7, #12]
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	2b01      	cmp	r3, #1
 800a4a4:	d9eb      	bls.n	800a47e <clear_lock+0xe>
	}
}
 800a4a6:	bf00      	nop
 800a4a8:	bf00      	nop
 800a4aa:	3714      	adds	r7, #20
 800a4ac:	46bd      	mov	sp, r7
 800a4ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4b2:	4770      	bx	lr
 800a4b4:	20000bc4 	.word	0x20000bc4

0800a4b8 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800a4b8:	b580      	push	{r7, lr}
 800a4ba:	b086      	sub	sp, #24
 800a4bc:	af00      	add	r7, sp, #0
 800a4be:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800a4c0:	2300      	movs	r3, #0
 800a4c2:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	78db      	ldrb	r3, [r3, #3]
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	d034      	beq.n	800a536 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4d0:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	7858      	ldrb	r0, [r3, #1]
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800a4dc:	2301      	movs	r3, #1
 800a4de:	697a      	ldr	r2, [r7, #20]
 800a4e0:	f7ff fd40 	bl	8009f64 <disk_write>
 800a4e4:	4603      	mov	r3, r0
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d002      	beq.n	800a4f0 <sync_window+0x38>
			res = FR_DISK_ERR;
 800a4ea:	2301      	movs	r3, #1
 800a4ec:	73fb      	strb	r3, [r7, #15]
 800a4ee:	e022      	b.n	800a536 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	2200      	movs	r2, #0
 800a4f4:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a4fa:	697a      	ldr	r2, [r7, #20]
 800a4fc:	1ad2      	subs	r2, r2, r3
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	69db      	ldr	r3, [r3, #28]
 800a502:	429a      	cmp	r2, r3
 800a504:	d217      	bcs.n	800a536 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	789b      	ldrb	r3, [r3, #2]
 800a50a:	613b      	str	r3, [r7, #16]
 800a50c:	e010      	b.n	800a530 <sync_window+0x78>
					wsect += fs->fsize;
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	69db      	ldr	r3, [r3, #28]
 800a512:	697a      	ldr	r2, [r7, #20]
 800a514:	4413      	add	r3, r2
 800a516:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	7858      	ldrb	r0, [r3, #1]
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800a522:	2301      	movs	r3, #1
 800a524:	697a      	ldr	r2, [r7, #20]
 800a526:	f7ff fd1d 	bl	8009f64 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800a52a:	693b      	ldr	r3, [r7, #16]
 800a52c:	3b01      	subs	r3, #1
 800a52e:	613b      	str	r3, [r7, #16]
 800a530:	693b      	ldr	r3, [r7, #16]
 800a532:	2b01      	cmp	r3, #1
 800a534:	d8eb      	bhi.n	800a50e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800a536:	7bfb      	ldrb	r3, [r7, #15]
}
 800a538:	4618      	mov	r0, r3
 800a53a:	3718      	adds	r7, #24
 800a53c:	46bd      	mov	sp, r7
 800a53e:	bd80      	pop	{r7, pc}

0800a540 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800a540:	b580      	push	{r7, lr}
 800a542:	b084      	sub	sp, #16
 800a544:	af00      	add	r7, sp, #0
 800a546:	6078      	str	r0, [r7, #4]
 800a548:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800a54a:	2300      	movs	r3, #0
 800a54c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a552:	683a      	ldr	r2, [r7, #0]
 800a554:	429a      	cmp	r2, r3
 800a556:	d01b      	beq.n	800a590 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800a558:	6878      	ldr	r0, [r7, #4]
 800a55a:	f7ff ffad 	bl	800a4b8 <sync_window>
 800a55e:	4603      	mov	r3, r0
 800a560:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800a562:	7bfb      	ldrb	r3, [r7, #15]
 800a564:	2b00      	cmp	r3, #0
 800a566:	d113      	bne.n	800a590 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	7858      	ldrb	r0, [r3, #1]
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800a572:	2301      	movs	r3, #1
 800a574:	683a      	ldr	r2, [r7, #0]
 800a576:	f7ff fcd5 	bl	8009f24 <disk_read>
 800a57a:	4603      	mov	r3, r0
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	d004      	beq.n	800a58a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800a580:	f04f 33ff 	mov.w	r3, #4294967295
 800a584:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800a586:	2301      	movs	r3, #1
 800a588:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	683a      	ldr	r2, [r7, #0]
 800a58e:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 800a590:	7bfb      	ldrb	r3, [r7, #15]
}
 800a592:	4618      	mov	r0, r3
 800a594:	3710      	adds	r7, #16
 800a596:	46bd      	mov	sp, r7
 800a598:	bd80      	pop	{r7, pc}
	...

0800a59c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800a59c:	b580      	push	{r7, lr}
 800a59e:	b084      	sub	sp, #16
 800a5a0:	af00      	add	r7, sp, #0
 800a5a2:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800a5a4:	6878      	ldr	r0, [r7, #4]
 800a5a6:	f7ff ff87 	bl	800a4b8 <sync_window>
 800a5aa:	4603      	mov	r3, r0
 800a5ac:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800a5ae:	7bfb      	ldrb	r3, [r7, #15]
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d158      	bne.n	800a666 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	781b      	ldrb	r3, [r3, #0]
 800a5b8:	2b03      	cmp	r3, #3
 800a5ba:	d148      	bne.n	800a64e <sync_fs+0xb2>
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	791b      	ldrb	r3, [r3, #4]
 800a5c0:	2b01      	cmp	r3, #1
 800a5c2:	d144      	bne.n	800a64e <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	3334      	adds	r3, #52	; 0x34
 800a5c8:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a5cc:	2100      	movs	r1, #0
 800a5ce:	4618      	mov	r0, r3
 800a5d0:	f7ff fda9 	bl	800a126 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	3334      	adds	r3, #52	; 0x34
 800a5d8:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800a5dc:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800a5e0:	4618      	mov	r0, r3
 800a5e2:	f7ff fd38 	bl	800a056 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	3334      	adds	r3, #52	; 0x34
 800a5ea:	4921      	ldr	r1, [pc, #132]	; (800a670 <sync_fs+0xd4>)
 800a5ec:	4618      	mov	r0, r3
 800a5ee:	f7ff fd4d 	bl	800a08c <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	3334      	adds	r3, #52	; 0x34
 800a5f6:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800a5fa:	491e      	ldr	r1, [pc, #120]	; (800a674 <sync_fs+0xd8>)
 800a5fc:	4618      	mov	r0, r3
 800a5fe:	f7ff fd45 	bl	800a08c <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	3334      	adds	r3, #52	; 0x34
 800a606:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	695b      	ldr	r3, [r3, #20]
 800a60e:	4619      	mov	r1, r3
 800a610:	4610      	mov	r0, r2
 800a612:	f7ff fd3b 	bl	800a08c <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	3334      	adds	r3, #52	; 0x34
 800a61a:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	691b      	ldr	r3, [r3, #16]
 800a622:	4619      	mov	r1, r3
 800a624:	4610      	mov	r0, r2
 800a626:	f7ff fd31 	bl	800a08c <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	6a1b      	ldr	r3, [r3, #32]
 800a62e:	1c5a      	adds	r2, r3, #1
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	7858      	ldrb	r0, [r3, #1]
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a642:	2301      	movs	r3, #1
 800a644:	f7ff fc8e 	bl	8009f64 <disk_write>
			fs->fsi_flag = 0;
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	2200      	movs	r2, #0
 800a64c:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	785b      	ldrb	r3, [r3, #1]
 800a652:	2200      	movs	r2, #0
 800a654:	2100      	movs	r1, #0
 800a656:	4618      	mov	r0, r3
 800a658:	f7ff fca4 	bl	8009fa4 <disk_ioctl>
 800a65c:	4603      	mov	r3, r0
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d001      	beq.n	800a666 <sync_fs+0xca>
 800a662:	2301      	movs	r3, #1
 800a664:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800a666:	7bfb      	ldrb	r3, [r7, #15]
}
 800a668:	4618      	mov	r0, r3
 800a66a:	3710      	adds	r7, #16
 800a66c:	46bd      	mov	sp, r7
 800a66e:	bd80      	pop	{r7, pc}
 800a670:	41615252 	.word	0x41615252
 800a674:	61417272 	.word	0x61417272

0800a678 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800a678:	b480      	push	{r7}
 800a67a:	b083      	sub	sp, #12
 800a67c:	af00      	add	r7, sp, #0
 800a67e:	6078      	str	r0, [r7, #4]
 800a680:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800a682:	683b      	ldr	r3, [r7, #0]
 800a684:	3b02      	subs	r3, #2
 800a686:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	699b      	ldr	r3, [r3, #24]
 800a68c:	3b02      	subs	r3, #2
 800a68e:	683a      	ldr	r2, [r7, #0]
 800a690:	429a      	cmp	r2, r3
 800a692:	d301      	bcc.n	800a698 <clust2sect+0x20>
 800a694:	2300      	movs	r3, #0
 800a696:	e008      	b.n	800a6aa <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	895b      	ldrh	r3, [r3, #10]
 800a69c:	461a      	mov	r2, r3
 800a69e:	683b      	ldr	r3, [r7, #0]
 800a6a0:	fb03 f202 	mul.w	r2, r3, r2
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a6a8:	4413      	add	r3, r2
}
 800a6aa:	4618      	mov	r0, r3
 800a6ac:	370c      	adds	r7, #12
 800a6ae:	46bd      	mov	sp, r7
 800a6b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6b4:	4770      	bx	lr

0800a6b6 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800a6b6:	b580      	push	{r7, lr}
 800a6b8:	b086      	sub	sp, #24
 800a6ba:	af00      	add	r7, sp, #0
 800a6bc:	6078      	str	r0, [r7, #4]
 800a6be:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800a6c6:	683b      	ldr	r3, [r7, #0]
 800a6c8:	2b01      	cmp	r3, #1
 800a6ca:	d904      	bls.n	800a6d6 <get_fat+0x20>
 800a6cc:	693b      	ldr	r3, [r7, #16]
 800a6ce:	699b      	ldr	r3, [r3, #24]
 800a6d0:	683a      	ldr	r2, [r7, #0]
 800a6d2:	429a      	cmp	r2, r3
 800a6d4:	d302      	bcc.n	800a6dc <get_fat+0x26>
		val = 1;	/* Internal error */
 800a6d6:	2301      	movs	r3, #1
 800a6d8:	617b      	str	r3, [r7, #20]
 800a6da:	e08f      	b.n	800a7fc <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800a6dc:	f04f 33ff 	mov.w	r3, #4294967295
 800a6e0:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800a6e2:	693b      	ldr	r3, [r7, #16]
 800a6e4:	781b      	ldrb	r3, [r3, #0]
 800a6e6:	2b03      	cmp	r3, #3
 800a6e8:	d062      	beq.n	800a7b0 <get_fat+0xfa>
 800a6ea:	2b03      	cmp	r3, #3
 800a6ec:	dc7c      	bgt.n	800a7e8 <get_fat+0x132>
 800a6ee:	2b01      	cmp	r3, #1
 800a6f0:	d002      	beq.n	800a6f8 <get_fat+0x42>
 800a6f2:	2b02      	cmp	r3, #2
 800a6f4:	d042      	beq.n	800a77c <get_fat+0xc6>
 800a6f6:	e077      	b.n	800a7e8 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800a6f8:	683b      	ldr	r3, [r7, #0]
 800a6fa:	60fb      	str	r3, [r7, #12]
 800a6fc:	68fb      	ldr	r3, [r7, #12]
 800a6fe:	085b      	lsrs	r3, r3, #1
 800a700:	68fa      	ldr	r2, [r7, #12]
 800a702:	4413      	add	r3, r2
 800a704:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a706:	693b      	ldr	r3, [r7, #16]
 800a708:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	0a5b      	lsrs	r3, r3, #9
 800a70e:	4413      	add	r3, r2
 800a710:	4619      	mov	r1, r3
 800a712:	6938      	ldr	r0, [r7, #16]
 800a714:	f7ff ff14 	bl	800a540 <move_window>
 800a718:	4603      	mov	r3, r0
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	d167      	bne.n	800a7ee <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	1c5a      	adds	r2, r3, #1
 800a722:	60fa      	str	r2, [r7, #12]
 800a724:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a728:	693a      	ldr	r2, [r7, #16]
 800a72a:	4413      	add	r3, r2
 800a72c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800a730:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a732:	693b      	ldr	r3, [r7, #16]
 800a734:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a736:	68fb      	ldr	r3, [r7, #12]
 800a738:	0a5b      	lsrs	r3, r3, #9
 800a73a:	4413      	add	r3, r2
 800a73c:	4619      	mov	r1, r3
 800a73e:	6938      	ldr	r0, [r7, #16]
 800a740:	f7ff fefe 	bl	800a540 <move_window>
 800a744:	4603      	mov	r3, r0
 800a746:	2b00      	cmp	r3, #0
 800a748:	d153      	bne.n	800a7f2 <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a750:	693a      	ldr	r2, [r7, #16]
 800a752:	4413      	add	r3, r2
 800a754:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800a758:	021b      	lsls	r3, r3, #8
 800a75a:	461a      	mov	r2, r3
 800a75c:	68bb      	ldr	r3, [r7, #8]
 800a75e:	4313      	orrs	r3, r2
 800a760:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800a762:	683b      	ldr	r3, [r7, #0]
 800a764:	f003 0301 	and.w	r3, r3, #1
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d002      	beq.n	800a772 <get_fat+0xbc>
 800a76c:	68bb      	ldr	r3, [r7, #8]
 800a76e:	091b      	lsrs	r3, r3, #4
 800a770:	e002      	b.n	800a778 <get_fat+0xc2>
 800a772:	68bb      	ldr	r3, [r7, #8]
 800a774:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a778:	617b      	str	r3, [r7, #20]
			break;
 800a77a:	e03f      	b.n	800a7fc <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800a77c:	693b      	ldr	r3, [r7, #16]
 800a77e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a780:	683b      	ldr	r3, [r7, #0]
 800a782:	0a1b      	lsrs	r3, r3, #8
 800a784:	4413      	add	r3, r2
 800a786:	4619      	mov	r1, r3
 800a788:	6938      	ldr	r0, [r7, #16]
 800a78a:	f7ff fed9 	bl	800a540 <move_window>
 800a78e:	4603      	mov	r3, r0
 800a790:	2b00      	cmp	r3, #0
 800a792:	d130      	bne.n	800a7f6 <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800a794:	693b      	ldr	r3, [r7, #16]
 800a796:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800a79a:	683b      	ldr	r3, [r7, #0]
 800a79c:	005b      	lsls	r3, r3, #1
 800a79e:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800a7a2:	4413      	add	r3, r2
 800a7a4:	4618      	mov	r0, r3
 800a7a6:	f7ff fc1b 	bl	8009fe0 <ld_word>
 800a7aa:	4603      	mov	r3, r0
 800a7ac:	617b      	str	r3, [r7, #20]
			break;
 800a7ae:	e025      	b.n	800a7fc <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800a7b0:	693b      	ldr	r3, [r7, #16]
 800a7b2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a7b4:	683b      	ldr	r3, [r7, #0]
 800a7b6:	09db      	lsrs	r3, r3, #7
 800a7b8:	4413      	add	r3, r2
 800a7ba:	4619      	mov	r1, r3
 800a7bc:	6938      	ldr	r0, [r7, #16]
 800a7be:	f7ff febf 	bl	800a540 <move_window>
 800a7c2:	4603      	mov	r3, r0
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d118      	bne.n	800a7fa <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800a7c8:	693b      	ldr	r3, [r7, #16]
 800a7ca:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800a7ce:	683b      	ldr	r3, [r7, #0]
 800a7d0:	009b      	lsls	r3, r3, #2
 800a7d2:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800a7d6:	4413      	add	r3, r2
 800a7d8:	4618      	mov	r0, r3
 800a7da:	f7ff fc19 	bl	800a010 <ld_dword>
 800a7de:	4603      	mov	r3, r0
 800a7e0:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800a7e4:	617b      	str	r3, [r7, #20]
			break;
 800a7e6:	e009      	b.n	800a7fc <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800a7e8:	2301      	movs	r3, #1
 800a7ea:	617b      	str	r3, [r7, #20]
 800a7ec:	e006      	b.n	800a7fc <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a7ee:	bf00      	nop
 800a7f0:	e004      	b.n	800a7fc <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a7f2:	bf00      	nop
 800a7f4:	e002      	b.n	800a7fc <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800a7f6:	bf00      	nop
 800a7f8:	e000      	b.n	800a7fc <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800a7fa:	bf00      	nop
		}
	}

	return val;
 800a7fc:	697b      	ldr	r3, [r7, #20]
}
 800a7fe:	4618      	mov	r0, r3
 800a800:	3718      	adds	r7, #24
 800a802:	46bd      	mov	sp, r7
 800a804:	bd80      	pop	{r7, pc}

0800a806 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800a806:	b590      	push	{r4, r7, lr}
 800a808:	b089      	sub	sp, #36	; 0x24
 800a80a:	af00      	add	r7, sp, #0
 800a80c:	60f8      	str	r0, [r7, #12]
 800a80e:	60b9      	str	r1, [r7, #8]
 800a810:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800a812:	2302      	movs	r3, #2
 800a814:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800a816:	68bb      	ldr	r3, [r7, #8]
 800a818:	2b01      	cmp	r3, #1
 800a81a:	f240 80d9 	bls.w	800a9d0 <put_fat+0x1ca>
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	699b      	ldr	r3, [r3, #24]
 800a822:	68ba      	ldr	r2, [r7, #8]
 800a824:	429a      	cmp	r2, r3
 800a826:	f080 80d3 	bcs.w	800a9d0 <put_fat+0x1ca>
		switch (fs->fs_type) {
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	781b      	ldrb	r3, [r3, #0]
 800a82e:	2b03      	cmp	r3, #3
 800a830:	f000 8096 	beq.w	800a960 <put_fat+0x15a>
 800a834:	2b03      	cmp	r3, #3
 800a836:	f300 80cb 	bgt.w	800a9d0 <put_fat+0x1ca>
 800a83a:	2b01      	cmp	r3, #1
 800a83c:	d002      	beq.n	800a844 <put_fat+0x3e>
 800a83e:	2b02      	cmp	r3, #2
 800a840:	d06e      	beq.n	800a920 <put_fat+0x11a>
 800a842:	e0c5      	b.n	800a9d0 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800a844:	68bb      	ldr	r3, [r7, #8]
 800a846:	61bb      	str	r3, [r7, #24]
 800a848:	69bb      	ldr	r3, [r7, #24]
 800a84a:	085b      	lsrs	r3, r3, #1
 800a84c:	69ba      	ldr	r2, [r7, #24]
 800a84e:	4413      	add	r3, r2
 800a850:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a856:	69bb      	ldr	r3, [r7, #24]
 800a858:	0a5b      	lsrs	r3, r3, #9
 800a85a:	4413      	add	r3, r2
 800a85c:	4619      	mov	r1, r3
 800a85e:	68f8      	ldr	r0, [r7, #12]
 800a860:	f7ff fe6e 	bl	800a540 <move_window>
 800a864:	4603      	mov	r3, r0
 800a866:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a868:	7ffb      	ldrb	r3, [r7, #31]
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	f040 80a9 	bne.w	800a9c2 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800a876:	69bb      	ldr	r3, [r7, #24]
 800a878:	1c59      	adds	r1, r3, #1
 800a87a:	61b9      	str	r1, [r7, #24]
 800a87c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a880:	4413      	add	r3, r2
 800a882:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800a884:	68bb      	ldr	r3, [r7, #8]
 800a886:	f003 0301 	and.w	r3, r3, #1
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	d00d      	beq.n	800a8aa <put_fat+0xa4>
 800a88e:	697b      	ldr	r3, [r7, #20]
 800a890:	781b      	ldrb	r3, [r3, #0]
 800a892:	b25b      	sxtb	r3, r3
 800a894:	f003 030f 	and.w	r3, r3, #15
 800a898:	b25a      	sxtb	r2, r3
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	b2db      	uxtb	r3, r3
 800a89e:	011b      	lsls	r3, r3, #4
 800a8a0:	b25b      	sxtb	r3, r3
 800a8a2:	4313      	orrs	r3, r2
 800a8a4:	b25b      	sxtb	r3, r3
 800a8a6:	b2db      	uxtb	r3, r3
 800a8a8:	e001      	b.n	800a8ae <put_fat+0xa8>
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	b2db      	uxtb	r3, r3
 800a8ae:	697a      	ldr	r2, [r7, #20]
 800a8b0:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	2201      	movs	r2, #1
 800a8b6:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a8bc:	69bb      	ldr	r3, [r7, #24]
 800a8be:	0a5b      	lsrs	r3, r3, #9
 800a8c0:	4413      	add	r3, r2
 800a8c2:	4619      	mov	r1, r3
 800a8c4:	68f8      	ldr	r0, [r7, #12]
 800a8c6:	f7ff fe3b 	bl	800a540 <move_window>
 800a8ca:	4603      	mov	r3, r0
 800a8cc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a8ce:	7ffb      	ldrb	r3, [r7, #31]
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d178      	bne.n	800a9c6 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800a8d4:	68fb      	ldr	r3, [r7, #12]
 800a8d6:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800a8da:	69bb      	ldr	r3, [r7, #24]
 800a8dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a8e0:	4413      	add	r3, r2
 800a8e2:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800a8e4:	68bb      	ldr	r3, [r7, #8]
 800a8e6:	f003 0301 	and.w	r3, r3, #1
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d003      	beq.n	800a8f6 <put_fat+0xf0>
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	091b      	lsrs	r3, r3, #4
 800a8f2:	b2db      	uxtb	r3, r3
 800a8f4:	e00e      	b.n	800a914 <put_fat+0x10e>
 800a8f6:	697b      	ldr	r3, [r7, #20]
 800a8f8:	781b      	ldrb	r3, [r3, #0]
 800a8fa:	b25b      	sxtb	r3, r3
 800a8fc:	f023 030f 	bic.w	r3, r3, #15
 800a900:	b25a      	sxtb	r2, r3
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	0a1b      	lsrs	r3, r3, #8
 800a906:	b25b      	sxtb	r3, r3
 800a908:	f003 030f 	and.w	r3, r3, #15
 800a90c:	b25b      	sxtb	r3, r3
 800a90e:	4313      	orrs	r3, r2
 800a910:	b25b      	sxtb	r3, r3
 800a912:	b2db      	uxtb	r3, r3
 800a914:	697a      	ldr	r2, [r7, #20]
 800a916:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800a918:	68fb      	ldr	r3, [r7, #12]
 800a91a:	2201      	movs	r2, #1
 800a91c:	70da      	strb	r2, [r3, #3]
			break;
 800a91e:	e057      	b.n	800a9d0 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a924:	68bb      	ldr	r3, [r7, #8]
 800a926:	0a1b      	lsrs	r3, r3, #8
 800a928:	4413      	add	r3, r2
 800a92a:	4619      	mov	r1, r3
 800a92c:	68f8      	ldr	r0, [r7, #12]
 800a92e:	f7ff fe07 	bl	800a540 <move_window>
 800a932:	4603      	mov	r3, r0
 800a934:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a936:	7ffb      	ldrb	r3, [r7, #31]
 800a938:	2b00      	cmp	r3, #0
 800a93a:	d146      	bne.n	800a9ca <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800a93c:	68fb      	ldr	r3, [r7, #12]
 800a93e:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800a942:	68bb      	ldr	r3, [r7, #8]
 800a944:	005b      	lsls	r3, r3, #1
 800a946:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800a94a:	4413      	add	r3, r2
 800a94c:	687a      	ldr	r2, [r7, #4]
 800a94e:	b292      	uxth	r2, r2
 800a950:	4611      	mov	r1, r2
 800a952:	4618      	mov	r0, r3
 800a954:	f7ff fb7f 	bl	800a056 <st_word>
			fs->wflag = 1;
 800a958:	68fb      	ldr	r3, [r7, #12]
 800a95a:	2201      	movs	r2, #1
 800a95c:	70da      	strb	r2, [r3, #3]
			break;
 800a95e:	e037      	b.n	800a9d0 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a964:	68bb      	ldr	r3, [r7, #8]
 800a966:	09db      	lsrs	r3, r3, #7
 800a968:	4413      	add	r3, r2
 800a96a:	4619      	mov	r1, r3
 800a96c:	68f8      	ldr	r0, [r7, #12]
 800a96e:	f7ff fde7 	bl	800a540 <move_window>
 800a972:	4603      	mov	r3, r0
 800a974:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a976:	7ffb      	ldrb	r3, [r7, #31]
 800a978:	2b00      	cmp	r3, #0
 800a97a:	d128      	bne.n	800a9ce <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800a982:	68fb      	ldr	r3, [r7, #12]
 800a984:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800a988:	68bb      	ldr	r3, [r7, #8]
 800a98a:	009b      	lsls	r3, r3, #2
 800a98c:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800a990:	4413      	add	r3, r2
 800a992:	4618      	mov	r0, r3
 800a994:	f7ff fb3c 	bl	800a010 <ld_dword>
 800a998:	4603      	mov	r3, r0
 800a99a:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800a99e:	4323      	orrs	r3, r4
 800a9a0:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800a9a8:	68bb      	ldr	r3, [r7, #8]
 800a9aa:	009b      	lsls	r3, r3, #2
 800a9ac:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800a9b0:	4413      	add	r3, r2
 800a9b2:	6879      	ldr	r1, [r7, #4]
 800a9b4:	4618      	mov	r0, r3
 800a9b6:	f7ff fb69 	bl	800a08c <st_dword>
			fs->wflag = 1;
 800a9ba:	68fb      	ldr	r3, [r7, #12]
 800a9bc:	2201      	movs	r2, #1
 800a9be:	70da      	strb	r2, [r3, #3]
			break;
 800a9c0:	e006      	b.n	800a9d0 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800a9c2:	bf00      	nop
 800a9c4:	e004      	b.n	800a9d0 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800a9c6:	bf00      	nop
 800a9c8:	e002      	b.n	800a9d0 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800a9ca:	bf00      	nop
 800a9cc:	e000      	b.n	800a9d0 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800a9ce:	bf00      	nop
		}
	}
	return res;
 800a9d0:	7ffb      	ldrb	r3, [r7, #31]
}
 800a9d2:	4618      	mov	r0, r3
 800a9d4:	3724      	adds	r7, #36	; 0x24
 800a9d6:	46bd      	mov	sp, r7
 800a9d8:	bd90      	pop	{r4, r7, pc}

0800a9da <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800a9da:	b580      	push	{r7, lr}
 800a9dc:	b088      	sub	sp, #32
 800a9de:	af00      	add	r7, sp, #0
 800a9e0:	60f8      	str	r0, [r7, #12]
 800a9e2:	60b9      	str	r1, [r7, #8]
 800a9e4:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800a9e6:	2300      	movs	r3, #0
 800a9e8:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800a9f0:	68bb      	ldr	r3, [r7, #8]
 800a9f2:	2b01      	cmp	r3, #1
 800a9f4:	d904      	bls.n	800aa00 <remove_chain+0x26>
 800a9f6:	69bb      	ldr	r3, [r7, #24]
 800a9f8:	699b      	ldr	r3, [r3, #24]
 800a9fa:	68ba      	ldr	r2, [r7, #8]
 800a9fc:	429a      	cmp	r2, r3
 800a9fe:	d301      	bcc.n	800aa04 <remove_chain+0x2a>
 800aa00:	2302      	movs	r3, #2
 800aa02:	e04b      	b.n	800aa9c <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d00c      	beq.n	800aa24 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800aa0a:	f04f 32ff 	mov.w	r2, #4294967295
 800aa0e:	6879      	ldr	r1, [r7, #4]
 800aa10:	69b8      	ldr	r0, [r7, #24]
 800aa12:	f7ff fef8 	bl	800a806 <put_fat>
 800aa16:	4603      	mov	r3, r0
 800aa18:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800aa1a:	7ffb      	ldrb	r3, [r7, #31]
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d001      	beq.n	800aa24 <remove_chain+0x4a>
 800aa20:	7ffb      	ldrb	r3, [r7, #31]
 800aa22:	e03b      	b.n	800aa9c <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800aa24:	68b9      	ldr	r1, [r7, #8]
 800aa26:	68f8      	ldr	r0, [r7, #12]
 800aa28:	f7ff fe45 	bl	800a6b6 <get_fat>
 800aa2c:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800aa2e:	697b      	ldr	r3, [r7, #20]
 800aa30:	2b00      	cmp	r3, #0
 800aa32:	d031      	beq.n	800aa98 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800aa34:	697b      	ldr	r3, [r7, #20]
 800aa36:	2b01      	cmp	r3, #1
 800aa38:	d101      	bne.n	800aa3e <remove_chain+0x64>
 800aa3a:	2302      	movs	r3, #2
 800aa3c:	e02e      	b.n	800aa9c <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800aa3e:	697b      	ldr	r3, [r7, #20]
 800aa40:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa44:	d101      	bne.n	800aa4a <remove_chain+0x70>
 800aa46:	2301      	movs	r3, #1
 800aa48:	e028      	b.n	800aa9c <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800aa4a:	2200      	movs	r2, #0
 800aa4c:	68b9      	ldr	r1, [r7, #8]
 800aa4e:	69b8      	ldr	r0, [r7, #24]
 800aa50:	f7ff fed9 	bl	800a806 <put_fat>
 800aa54:	4603      	mov	r3, r0
 800aa56:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800aa58:	7ffb      	ldrb	r3, [r7, #31]
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d001      	beq.n	800aa62 <remove_chain+0x88>
 800aa5e:	7ffb      	ldrb	r3, [r7, #31]
 800aa60:	e01c      	b.n	800aa9c <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800aa62:	69bb      	ldr	r3, [r7, #24]
 800aa64:	695a      	ldr	r2, [r3, #20]
 800aa66:	69bb      	ldr	r3, [r7, #24]
 800aa68:	699b      	ldr	r3, [r3, #24]
 800aa6a:	3b02      	subs	r3, #2
 800aa6c:	429a      	cmp	r2, r3
 800aa6e:	d20b      	bcs.n	800aa88 <remove_chain+0xae>
			fs->free_clst++;
 800aa70:	69bb      	ldr	r3, [r7, #24]
 800aa72:	695b      	ldr	r3, [r3, #20]
 800aa74:	1c5a      	adds	r2, r3, #1
 800aa76:	69bb      	ldr	r3, [r7, #24]
 800aa78:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800aa7a:	69bb      	ldr	r3, [r7, #24]
 800aa7c:	791b      	ldrb	r3, [r3, #4]
 800aa7e:	f043 0301 	orr.w	r3, r3, #1
 800aa82:	b2da      	uxtb	r2, r3
 800aa84:	69bb      	ldr	r3, [r7, #24]
 800aa86:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800aa88:	697b      	ldr	r3, [r7, #20]
 800aa8a:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800aa8c:	69bb      	ldr	r3, [r7, #24]
 800aa8e:	699b      	ldr	r3, [r3, #24]
 800aa90:	68ba      	ldr	r2, [r7, #8]
 800aa92:	429a      	cmp	r2, r3
 800aa94:	d3c6      	bcc.n	800aa24 <remove_chain+0x4a>
 800aa96:	e000      	b.n	800aa9a <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800aa98:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800aa9a:	2300      	movs	r3, #0
}
 800aa9c:	4618      	mov	r0, r3
 800aa9e:	3720      	adds	r7, #32
 800aaa0:	46bd      	mov	sp, r7
 800aaa2:	bd80      	pop	{r7, pc}

0800aaa4 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800aaa4:	b580      	push	{r7, lr}
 800aaa6:	b088      	sub	sp, #32
 800aaa8:	af00      	add	r7, sp, #0
 800aaaa:	6078      	str	r0, [r7, #4]
 800aaac:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800aab4:	683b      	ldr	r3, [r7, #0]
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d10d      	bne.n	800aad6 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800aaba:	693b      	ldr	r3, [r7, #16]
 800aabc:	691b      	ldr	r3, [r3, #16]
 800aabe:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800aac0:	69bb      	ldr	r3, [r7, #24]
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d004      	beq.n	800aad0 <create_chain+0x2c>
 800aac6:	693b      	ldr	r3, [r7, #16]
 800aac8:	699b      	ldr	r3, [r3, #24]
 800aaca:	69ba      	ldr	r2, [r7, #24]
 800aacc:	429a      	cmp	r2, r3
 800aace:	d31b      	bcc.n	800ab08 <create_chain+0x64>
 800aad0:	2301      	movs	r3, #1
 800aad2:	61bb      	str	r3, [r7, #24]
 800aad4:	e018      	b.n	800ab08 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800aad6:	6839      	ldr	r1, [r7, #0]
 800aad8:	6878      	ldr	r0, [r7, #4]
 800aada:	f7ff fdec 	bl	800a6b6 <get_fat>
 800aade:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	2b01      	cmp	r3, #1
 800aae4:	d801      	bhi.n	800aaea <create_chain+0x46>
 800aae6:	2301      	movs	r3, #1
 800aae8:	e070      	b.n	800abcc <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aaf0:	d101      	bne.n	800aaf6 <create_chain+0x52>
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	e06a      	b.n	800abcc <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800aaf6:	693b      	ldr	r3, [r7, #16]
 800aaf8:	699b      	ldr	r3, [r3, #24]
 800aafa:	68fa      	ldr	r2, [r7, #12]
 800aafc:	429a      	cmp	r2, r3
 800aafe:	d201      	bcs.n	800ab04 <create_chain+0x60>
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	e063      	b.n	800abcc <create_chain+0x128>
		scl = clst;
 800ab04:	683b      	ldr	r3, [r7, #0]
 800ab06:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800ab08:	69bb      	ldr	r3, [r7, #24]
 800ab0a:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800ab0c:	69fb      	ldr	r3, [r7, #28]
 800ab0e:	3301      	adds	r3, #1
 800ab10:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800ab12:	693b      	ldr	r3, [r7, #16]
 800ab14:	699b      	ldr	r3, [r3, #24]
 800ab16:	69fa      	ldr	r2, [r7, #28]
 800ab18:	429a      	cmp	r2, r3
 800ab1a:	d307      	bcc.n	800ab2c <create_chain+0x88>
				ncl = 2;
 800ab1c:	2302      	movs	r3, #2
 800ab1e:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800ab20:	69fa      	ldr	r2, [r7, #28]
 800ab22:	69bb      	ldr	r3, [r7, #24]
 800ab24:	429a      	cmp	r2, r3
 800ab26:	d901      	bls.n	800ab2c <create_chain+0x88>
 800ab28:	2300      	movs	r3, #0
 800ab2a:	e04f      	b.n	800abcc <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800ab2c:	69f9      	ldr	r1, [r7, #28]
 800ab2e:	6878      	ldr	r0, [r7, #4]
 800ab30:	f7ff fdc1 	bl	800a6b6 <get_fat>
 800ab34:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	d00e      	beq.n	800ab5a <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	2b01      	cmp	r3, #1
 800ab40:	d003      	beq.n	800ab4a <create_chain+0xa6>
 800ab42:	68fb      	ldr	r3, [r7, #12]
 800ab44:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab48:	d101      	bne.n	800ab4e <create_chain+0xaa>
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	e03e      	b.n	800abcc <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800ab4e:	69fa      	ldr	r2, [r7, #28]
 800ab50:	69bb      	ldr	r3, [r7, #24]
 800ab52:	429a      	cmp	r2, r3
 800ab54:	d1da      	bne.n	800ab0c <create_chain+0x68>
 800ab56:	2300      	movs	r3, #0
 800ab58:	e038      	b.n	800abcc <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800ab5a:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800ab5c:	f04f 32ff 	mov.w	r2, #4294967295
 800ab60:	69f9      	ldr	r1, [r7, #28]
 800ab62:	6938      	ldr	r0, [r7, #16]
 800ab64:	f7ff fe4f 	bl	800a806 <put_fat>
 800ab68:	4603      	mov	r3, r0
 800ab6a:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800ab6c:	7dfb      	ldrb	r3, [r7, #23]
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	d109      	bne.n	800ab86 <create_chain+0xe2>
 800ab72:	683b      	ldr	r3, [r7, #0]
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	d006      	beq.n	800ab86 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800ab78:	69fa      	ldr	r2, [r7, #28]
 800ab7a:	6839      	ldr	r1, [r7, #0]
 800ab7c:	6938      	ldr	r0, [r7, #16]
 800ab7e:	f7ff fe42 	bl	800a806 <put_fat>
 800ab82:	4603      	mov	r3, r0
 800ab84:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800ab86:	7dfb      	ldrb	r3, [r7, #23]
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d116      	bne.n	800abba <create_chain+0x116>
		fs->last_clst = ncl;
 800ab8c:	693b      	ldr	r3, [r7, #16]
 800ab8e:	69fa      	ldr	r2, [r7, #28]
 800ab90:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800ab92:	693b      	ldr	r3, [r7, #16]
 800ab94:	695a      	ldr	r2, [r3, #20]
 800ab96:	693b      	ldr	r3, [r7, #16]
 800ab98:	699b      	ldr	r3, [r3, #24]
 800ab9a:	3b02      	subs	r3, #2
 800ab9c:	429a      	cmp	r2, r3
 800ab9e:	d804      	bhi.n	800abaa <create_chain+0x106>
 800aba0:	693b      	ldr	r3, [r7, #16]
 800aba2:	695b      	ldr	r3, [r3, #20]
 800aba4:	1e5a      	subs	r2, r3, #1
 800aba6:	693b      	ldr	r3, [r7, #16]
 800aba8:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800abaa:	693b      	ldr	r3, [r7, #16]
 800abac:	791b      	ldrb	r3, [r3, #4]
 800abae:	f043 0301 	orr.w	r3, r3, #1
 800abb2:	b2da      	uxtb	r2, r3
 800abb4:	693b      	ldr	r3, [r7, #16]
 800abb6:	711a      	strb	r2, [r3, #4]
 800abb8:	e007      	b.n	800abca <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800abba:	7dfb      	ldrb	r3, [r7, #23]
 800abbc:	2b01      	cmp	r3, #1
 800abbe:	d102      	bne.n	800abc6 <create_chain+0x122>
 800abc0:	f04f 33ff 	mov.w	r3, #4294967295
 800abc4:	e000      	b.n	800abc8 <create_chain+0x124>
 800abc6:	2301      	movs	r3, #1
 800abc8:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800abca:	69fb      	ldr	r3, [r7, #28]
}
 800abcc:	4618      	mov	r0, r3
 800abce:	3720      	adds	r7, #32
 800abd0:	46bd      	mov	sp, r7
 800abd2:	bd80      	pop	{r7, pc}

0800abd4 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800abd4:	b480      	push	{r7}
 800abd6:	b087      	sub	sp, #28
 800abd8:	af00      	add	r7, sp, #0
 800abda:	6078      	str	r0, [r7, #4]
 800abdc:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800abe8:	3304      	adds	r3, #4
 800abea:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800abec:	683b      	ldr	r3, [r7, #0]
 800abee:	0a5b      	lsrs	r3, r3, #9
 800abf0:	68fa      	ldr	r2, [r7, #12]
 800abf2:	8952      	ldrh	r2, [r2, #10]
 800abf4:	fbb3 f3f2 	udiv	r3, r3, r2
 800abf8:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800abfa:	693b      	ldr	r3, [r7, #16]
 800abfc:	1d1a      	adds	r2, r3, #4
 800abfe:	613a      	str	r2, [r7, #16]
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800ac04:	68bb      	ldr	r3, [r7, #8]
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	d101      	bne.n	800ac0e <clmt_clust+0x3a>
 800ac0a:	2300      	movs	r3, #0
 800ac0c:	e010      	b.n	800ac30 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800ac0e:	697a      	ldr	r2, [r7, #20]
 800ac10:	68bb      	ldr	r3, [r7, #8]
 800ac12:	429a      	cmp	r2, r3
 800ac14:	d307      	bcc.n	800ac26 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800ac16:	697a      	ldr	r2, [r7, #20]
 800ac18:	68bb      	ldr	r3, [r7, #8]
 800ac1a:	1ad3      	subs	r3, r2, r3
 800ac1c:	617b      	str	r3, [r7, #20]
 800ac1e:	693b      	ldr	r3, [r7, #16]
 800ac20:	3304      	adds	r3, #4
 800ac22:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800ac24:	e7e9      	b.n	800abfa <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800ac26:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800ac28:	693b      	ldr	r3, [r7, #16]
 800ac2a:	681a      	ldr	r2, [r3, #0]
 800ac2c:	697b      	ldr	r3, [r7, #20]
 800ac2e:	4413      	add	r3, r2
}
 800ac30:	4618      	mov	r0, r3
 800ac32:	371c      	adds	r7, #28
 800ac34:	46bd      	mov	sp, r7
 800ac36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac3a:	4770      	bx	lr

0800ac3c <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800ac3c:	b580      	push	{r7, lr}
 800ac3e:	b086      	sub	sp, #24
 800ac40:	af00      	add	r7, sp, #0
 800ac42:	6078      	str	r0, [r7, #4]
 800ac44:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800ac4c:	683b      	ldr	r3, [r7, #0]
 800ac4e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800ac52:	d204      	bcs.n	800ac5e <dir_sdi+0x22>
 800ac54:	683b      	ldr	r3, [r7, #0]
 800ac56:	f003 031f 	and.w	r3, r3, #31
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	d001      	beq.n	800ac62 <dir_sdi+0x26>
		return FR_INT_ERR;
 800ac5e:	2302      	movs	r3, #2
 800ac60:	e063      	b.n	800ad2a <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	683a      	ldr	r2, [r7, #0]
 800ac66:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	689b      	ldr	r3, [r3, #8]
 800ac6c:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800ac6e:	697b      	ldr	r3, [r7, #20]
 800ac70:	2b00      	cmp	r3, #0
 800ac72:	d106      	bne.n	800ac82 <dir_sdi+0x46>
 800ac74:	693b      	ldr	r3, [r7, #16]
 800ac76:	781b      	ldrb	r3, [r3, #0]
 800ac78:	2b02      	cmp	r3, #2
 800ac7a:	d902      	bls.n	800ac82 <dir_sdi+0x46>
		clst = fs->dirbase;
 800ac7c:	693b      	ldr	r3, [r7, #16]
 800ac7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac80:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800ac82:	697b      	ldr	r3, [r7, #20]
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	d10c      	bne.n	800aca2 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800ac88:	683b      	ldr	r3, [r7, #0]
 800ac8a:	095b      	lsrs	r3, r3, #5
 800ac8c:	693a      	ldr	r2, [r7, #16]
 800ac8e:	8912      	ldrh	r2, [r2, #8]
 800ac90:	4293      	cmp	r3, r2
 800ac92:	d301      	bcc.n	800ac98 <dir_sdi+0x5c>
 800ac94:	2302      	movs	r3, #2
 800ac96:	e048      	b.n	800ad2a <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800ac98:	693b      	ldr	r3, [r7, #16]
 800ac9a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	61da      	str	r2, [r3, #28]
 800aca0:	e029      	b.n	800acf6 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800aca2:	693b      	ldr	r3, [r7, #16]
 800aca4:	895b      	ldrh	r3, [r3, #10]
 800aca6:	025b      	lsls	r3, r3, #9
 800aca8:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800acaa:	e019      	b.n	800ace0 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	6979      	ldr	r1, [r7, #20]
 800acb0:	4618      	mov	r0, r3
 800acb2:	f7ff fd00 	bl	800a6b6 <get_fat>
 800acb6:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800acb8:	697b      	ldr	r3, [r7, #20]
 800acba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800acbe:	d101      	bne.n	800acc4 <dir_sdi+0x88>
 800acc0:	2301      	movs	r3, #1
 800acc2:	e032      	b.n	800ad2a <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800acc4:	697b      	ldr	r3, [r7, #20]
 800acc6:	2b01      	cmp	r3, #1
 800acc8:	d904      	bls.n	800acd4 <dir_sdi+0x98>
 800acca:	693b      	ldr	r3, [r7, #16]
 800accc:	699b      	ldr	r3, [r3, #24]
 800acce:	697a      	ldr	r2, [r7, #20]
 800acd0:	429a      	cmp	r2, r3
 800acd2:	d301      	bcc.n	800acd8 <dir_sdi+0x9c>
 800acd4:	2302      	movs	r3, #2
 800acd6:	e028      	b.n	800ad2a <dir_sdi+0xee>
			ofs -= csz;
 800acd8:	683a      	ldr	r2, [r7, #0]
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	1ad3      	subs	r3, r2, r3
 800acde:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800ace0:	683a      	ldr	r2, [r7, #0]
 800ace2:	68fb      	ldr	r3, [r7, #12]
 800ace4:	429a      	cmp	r2, r3
 800ace6:	d2e1      	bcs.n	800acac <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800ace8:	6979      	ldr	r1, [r7, #20]
 800acea:	6938      	ldr	r0, [r7, #16]
 800acec:	f7ff fcc4 	bl	800a678 <clust2sect>
 800acf0:	4602      	mov	r2, r0
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	697a      	ldr	r2, [r7, #20]
 800acfa:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	69db      	ldr	r3, [r3, #28]
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	d101      	bne.n	800ad08 <dir_sdi+0xcc>
 800ad04:	2302      	movs	r3, #2
 800ad06:	e010      	b.n	800ad2a <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	69da      	ldr	r2, [r3, #28]
 800ad0c:	683b      	ldr	r3, [r7, #0]
 800ad0e:	0a5b      	lsrs	r3, r3, #9
 800ad10:	441a      	add	r2, r3
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800ad16:	693b      	ldr	r3, [r7, #16]
 800ad18:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800ad1c:	683b      	ldr	r3, [r7, #0]
 800ad1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ad22:	441a      	add	r2, r3
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800ad28:	2300      	movs	r3, #0
}
 800ad2a:	4618      	mov	r0, r3
 800ad2c:	3718      	adds	r7, #24
 800ad2e:	46bd      	mov	sp, r7
 800ad30:	bd80      	pop	{r7, pc}

0800ad32 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800ad32:	b580      	push	{r7, lr}
 800ad34:	b086      	sub	sp, #24
 800ad36:	af00      	add	r7, sp, #0
 800ad38:	6078      	str	r0, [r7, #4]
 800ad3a:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	695b      	ldr	r3, [r3, #20]
 800ad46:	3320      	adds	r3, #32
 800ad48:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	69db      	ldr	r3, [r3, #28]
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d003      	beq.n	800ad5a <dir_next+0x28>
 800ad52:	68bb      	ldr	r3, [r7, #8]
 800ad54:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800ad58:	d301      	bcc.n	800ad5e <dir_next+0x2c>
 800ad5a:	2304      	movs	r3, #4
 800ad5c:	e0aa      	b.n	800aeb4 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800ad5e:	68bb      	ldr	r3, [r7, #8]
 800ad60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	f040 8098 	bne.w	800ae9a <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	69db      	ldr	r3, [r3, #28]
 800ad6e:	1c5a      	adds	r2, r3, #1
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	699b      	ldr	r3, [r3, #24]
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	d10b      	bne.n	800ad94 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800ad7c:	68bb      	ldr	r3, [r7, #8]
 800ad7e:	095b      	lsrs	r3, r3, #5
 800ad80:	68fa      	ldr	r2, [r7, #12]
 800ad82:	8912      	ldrh	r2, [r2, #8]
 800ad84:	4293      	cmp	r3, r2
 800ad86:	f0c0 8088 	bcc.w	800ae9a <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	2200      	movs	r2, #0
 800ad8e:	61da      	str	r2, [r3, #28]
 800ad90:	2304      	movs	r3, #4
 800ad92:	e08f      	b.n	800aeb4 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800ad94:	68bb      	ldr	r3, [r7, #8]
 800ad96:	0a5b      	lsrs	r3, r3, #9
 800ad98:	68fa      	ldr	r2, [r7, #12]
 800ad9a:	8952      	ldrh	r2, [r2, #10]
 800ad9c:	3a01      	subs	r2, #1
 800ad9e:	4013      	ands	r3, r2
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d17a      	bne.n	800ae9a <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800ada4:	687a      	ldr	r2, [r7, #4]
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	699b      	ldr	r3, [r3, #24]
 800adaa:	4619      	mov	r1, r3
 800adac:	4610      	mov	r0, r2
 800adae:	f7ff fc82 	bl	800a6b6 <get_fat>
 800adb2:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800adb4:	697b      	ldr	r3, [r7, #20]
 800adb6:	2b01      	cmp	r3, #1
 800adb8:	d801      	bhi.n	800adbe <dir_next+0x8c>
 800adba:	2302      	movs	r3, #2
 800adbc:	e07a      	b.n	800aeb4 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800adbe:	697b      	ldr	r3, [r7, #20]
 800adc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800adc4:	d101      	bne.n	800adca <dir_next+0x98>
 800adc6:	2301      	movs	r3, #1
 800adc8:	e074      	b.n	800aeb4 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	699b      	ldr	r3, [r3, #24]
 800adce:	697a      	ldr	r2, [r7, #20]
 800add0:	429a      	cmp	r2, r3
 800add2:	d358      	bcc.n	800ae86 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800add4:	683b      	ldr	r3, [r7, #0]
 800add6:	2b00      	cmp	r3, #0
 800add8:	d104      	bne.n	800ade4 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	2200      	movs	r2, #0
 800adde:	61da      	str	r2, [r3, #28]
 800ade0:	2304      	movs	r3, #4
 800ade2:	e067      	b.n	800aeb4 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800ade4:	687a      	ldr	r2, [r7, #4]
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	699b      	ldr	r3, [r3, #24]
 800adea:	4619      	mov	r1, r3
 800adec:	4610      	mov	r0, r2
 800adee:	f7ff fe59 	bl	800aaa4 <create_chain>
 800adf2:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800adf4:	697b      	ldr	r3, [r7, #20]
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	d101      	bne.n	800adfe <dir_next+0xcc>
 800adfa:	2307      	movs	r3, #7
 800adfc:	e05a      	b.n	800aeb4 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800adfe:	697b      	ldr	r3, [r7, #20]
 800ae00:	2b01      	cmp	r3, #1
 800ae02:	d101      	bne.n	800ae08 <dir_next+0xd6>
 800ae04:	2302      	movs	r3, #2
 800ae06:	e055      	b.n	800aeb4 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800ae08:	697b      	ldr	r3, [r7, #20]
 800ae0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae0e:	d101      	bne.n	800ae14 <dir_next+0xe2>
 800ae10:	2301      	movs	r3, #1
 800ae12:	e04f      	b.n	800aeb4 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800ae14:	68f8      	ldr	r0, [r7, #12]
 800ae16:	f7ff fb4f 	bl	800a4b8 <sync_window>
 800ae1a:	4603      	mov	r3, r0
 800ae1c:	2b00      	cmp	r3, #0
 800ae1e:	d001      	beq.n	800ae24 <dir_next+0xf2>
 800ae20:	2301      	movs	r3, #1
 800ae22:	e047      	b.n	800aeb4 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800ae24:	68fb      	ldr	r3, [r7, #12]
 800ae26:	3334      	adds	r3, #52	; 0x34
 800ae28:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ae2c:	2100      	movs	r1, #0
 800ae2e:	4618      	mov	r0, r3
 800ae30:	f7ff f979 	bl	800a126 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800ae34:	2300      	movs	r3, #0
 800ae36:	613b      	str	r3, [r7, #16]
 800ae38:	6979      	ldr	r1, [r7, #20]
 800ae3a:	68f8      	ldr	r0, [r7, #12]
 800ae3c:	f7ff fc1c 	bl	800a678 <clust2sect>
 800ae40:	4602      	mov	r2, r0
 800ae42:	68fb      	ldr	r3, [r7, #12]
 800ae44:	631a      	str	r2, [r3, #48]	; 0x30
 800ae46:	e012      	b.n	800ae6e <dir_next+0x13c>
						fs->wflag = 1;
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	2201      	movs	r2, #1
 800ae4c:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800ae4e:	68f8      	ldr	r0, [r7, #12]
 800ae50:	f7ff fb32 	bl	800a4b8 <sync_window>
 800ae54:	4603      	mov	r3, r0
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d001      	beq.n	800ae5e <dir_next+0x12c>
 800ae5a:	2301      	movs	r3, #1
 800ae5c:	e02a      	b.n	800aeb4 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800ae5e:	693b      	ldr	r3, [r7, #16]
 800ae60:	3301      	adds	r3, #1
 800ae62:	613b      	str	r3, [r7, #16]
 800ae64:	68fb      	ldr	r3, [r7, #12]
 800ae66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae68:	1c5a      	adds	r2, r3, #1
 800ae6a:	68fb      	ldr	r3, [r7, #12]
 800ae6c:	631a      	str	r2, [r3, #48]	; 0x30
 800ae6e:	68fb      	ldr	r3, [r7, #12]
 800ae70:	895b      	ldrh	r3, [r3, #10]
 800ae72:	461a      	mov	r2, r3
 800ae74:	693b      	ldr	r3, [r7, #16]
 800ae76:	4293      	cmp	r3, r2
 800ae78:	d3e6      	bcc.n	800ae48 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ae7e:	693b      	ldr	r3, [r7, #16]
 800ae80:	1ad2      	subs	r2, r2, r3
 800ae82:	68fb      	ldr	r3, [r7, #12]
 800ae84:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	697a      	ldr	r2, [r7, #20]
 800ae8a:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800ae8c:	6979      	ldr	r1, [r7, #20]
 800ae8e:	68f8      	ldr	r0, [r7, #12]
 800ae90:	f7ff fbf2 	bl	800a678 <clust2sect>
 800ae94:	4602      	mov	r2, r0
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	68ba      	ldr	r2, [r7, #8]
 800ae9e:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800aea0:	68fb      	ldr	r3, [r7, #12]
 800aea2:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800aea6:	68bb      	ldr	r3, [r7, #8]
 800aea8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aeac:	441a      	add	r2, r3
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800aeb2:	2300      	movs	r3, #0
}
 800aeb4:	4618      	mov	r0, r3
 800aeb6:	3718      	adds	r7, #24
 800aeb8:	46bd      	mov	sp, r7
 800aeba:	bd80      	pop	{r7, pc}

0800aebc <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800aebc:	b580      	push	{r7, lr}
 800aebe:	b086      	sub	sp, #24
 800aec0:	af00      	add	r7, sp, #0
 800aec2:	6078      	str	r0, [r7, #4]
 800aec4:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800aecc:	2100      	movs	r1, #0
 800aece:	6878      	ldr	r0, [r7, #4]
 800aed0:	f7ff feb4 	bl	800ac3c <dir_sdi>
 800aed4:	4603      	mov	r3, r0
 800aed6:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800aed8:	7dfb      	ldrb	r3, [r7, #23]
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	d12b      	bne.n	800af36 <dir_alloc+0x7a>
		n = 0;
 800aede:	2300      	movs	r3, #0
 800aee0:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	69db      	ldr	r3, [r3, #28]
 800aee6:	4619      	mov	r1, r3
 800aee8:	68f8      	ldr	r0, [r7, #12]
 800aeea:	f7ff fb29 	bl	800a540 <move_window>
 800aeee:	4603      	mov	r3, r0
 800aef0:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800aef2:	7dfb      	ldrb	r3, [r7, #23]
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	d11d      	bne.n	800af34 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	6a1b      	ldr	r3, [r3, #32]
 800aefc:	781b      	ldrb	r3, [r3, #0]
 800aefe:	2be5      	cmp	r3, #229	; 0xe5
 800af00:	d004      	beq.n	800af0c <dir_alloc+0x50>
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	6a1b      	ldr	r3, [r3, #32]
 800af06:	781b      	ldrb	r3, [r3, #0]
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d107      	bne.n	800af1c <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800af0c:	693b      	ldr	r3, [r7, #16]
 800af0e:	3301      	adds	r3, #1
 800af10:	613b      	str	r3, [r7, #16]
 800af12:	693a      	ldr	r2, [r7, #16]
 800af14:	683b      	ldr	r3, [r7, #0]
 800af16:	429a      	cmp	r2, r3
 800af18:	d102      	bne.n	800af20 <dir_alloc+0x64>
 800af1a:	e00c      	b.n	800af36 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800af1c:	2300      	movs	r3, #0
 800af1e:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800af20:	2101      	movs	r1, #1
 800af22:	6878      	ldr	r0, [r7, #4]
 800af24:	f7ff ff05 	bl	800ad32 <dir_next>
 800af28:	4603      	mov	r3, r0
 800af2a:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800af2c:	7dfb      	ldrb	r3, [r7, #23]
 800af2e:	2b00      	cmp	r3, #0
 800af30:	d0d7      	beq.n	800aee2 <dir_alloc+0x26>
 800af32:	e000      	b.n	800af36 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800af34:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800af36:	7dfb      	ldrb	r3, [r7, #23]
 800af38:	2b04      	cmp	r3, #4
 800af3a:	d101      	bne.n	800af40 <dir_alloc+0x84>
 800af3c:	2307      	movs	r3, #7
 800af3e:	75fb      	strb	r3, [r7, #23]
	return res;
 800af40:	7dfb      	ldrb	r3, [r7, #23]
}
 800af42:	4618      	mov	r0, r3
 800af44:	3718      	adds	r7, #24
 800af46:	46bd      	mov	sp, r7
 800af48:	bd80      	pop	{r7, pc}

0800af4a <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800af4a:	b580      	push	{r7, lr}
 800af4c:	b084      	sub	sp, #16
 800af4e:	af00      	add	r7, sp, #0
 800af50:	6078      	str	r0, [r7, #4]
 800af52:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800af54:	683b      	ldr	r3, [r7, #0]
 800af56:	331a      	adds	r3, #26
 800af58:	4618      	mov	r0, r3
 800af5a:	f7ff f841 	bl	8009fe0 <ld_word>
 800af5e:	4603      	mov	r3, r0
 800af60:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	781b      	ldrb	r3, [r3, #0]
 800af66:	2b03      	cmp	r3, #3
 800af68:	d109      	bne.n	800af7e <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800af6a:	683b      	ldr	r3, [r7, #0]
 800af6c:	3314      	adds	r3, #20
 800af6e:	4618      	mov	r0, r3
 800af70:	f7ff f836 	bl	8009fe0 <ld_word>
 800af74:	4603      	mov	r3, r0
 800af76:	041b      	lsls	r3, r3, #16
 800af78:	68fa      	ldr	r2, [r7, #12]
 800af7a:	4313      	orrs	r3, r2
 800af7c:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800af7e:	68fb      	ldr	r3, [r7, #12]
}
 800af80:	4618      	mov	r0, r3
 800af82:	3710      	adds	r7, #16
 800af84:	46bd      	mov	sp, r7
 800af86:	bd80      	pop	{r7, pc}

0800af88 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800af88:	b580      	push	{r7, lr}
 800af8a:	b084      	sub	sp, #16
 800af8c:	af00      	add	r7, sp, #0
 800af8e:	60f8      	str	r0, [r7, #12]
 800af90:	60b9      	str	r1, [r7, #8]
 800af92:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800af94:	68bb      	ldr	r3, [r7, #8]
 800af96:	331a      	adds	r3, #26
 800af98:	687a      	ldr	r2, [r7, #4]
 800af9a:	b292      	uxth	r2, r2
 800af9c:	4611      	mov	r1, r2
 800af9e:	4618      	mov	r0, r3
 800afa0:	f7ff f859 	bl	800a056 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	781b      	ldrb	r3, [r3, #0]
 800afa8:	2b03      	cmp	r3, #3
 800afaa:	d109      	bne.n	800afc0 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800afac:	68bb      	ldr	r3, [r7, #8]
 800afae:	f103 0214 	add.w	r2, r3, #20
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	0c1b      	lsrs	r3, r3, #16
 800afb6:	b29b      	uxth	r3, r3
 800afb8:	4619      	mov	r1, r3
 800afba:	4610      	mov	r0, r2
 800afbc:	f7ff f84b 	bl	800a056 <st_word>
	}
}
 800afc0:	bf00      	nop
 800afc2:	3710      	adds	r7, #16
 800afc4:	46bd      	mov	sp, r7
 800afc6:	bd80      	pop	{r7, pc}

0800afc8 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800afc8:	b590      	push	{r4, r7, lr}
 800afca:	b087      	sub	sp, #28
 800afcc:	af00      	add	r7, sp, #0
 800afce:	6078      	str	r0, [r7, #4]
 800afd0:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800afd2:	683b      	ldr	r3, [r7, #0]
 800afd4:	331a      	adds	r3, #26
 800afd6:	4618      	mov	r0, r3
 800afd8:	f7ff f802 	bl	8009fe0 <ld_word>
 800afdc:	4603      	mov	r3, r0
 800afde:	2b00      	cmp	r3, #0
 800afe0:	d001      	beq.n	800afe6 <cmp_lfn+0x1e>
 800afe2:	2300      	movs	r3, #0
 800afe4:	e059      	b.n	800b09a <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800afe6:	683b      	ldr	r3, [r7, #0]
 800afe8:	781b      	ldrb	r3, [r3, #0]
 800afea:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800afee:	1e5a      	subs	r2, r3, #1
 800aff0:	4613      	mov	r3, r2
 800aff2:	005b      	lsls	r3, r3, #1
 800aff4:	4413      	add	r3, r2
 800aff6:	009b      	lsls	r3, r3, #2
 800aff8:	4413      	add	r3, r2
 800affa:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800affc:	2301      	movs	r3, #1
 800affe:	81fb      	strh	r3, [r7, #14]
 800b000:	2300      	movs	r3, #0
 800b002:	613b      	str	r3, [r7, #16]
 800b004:	e033      	b.n	800b06e <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800b006:	4a27      	ldr	r2, [pc, #156]	; (800b0a4 <cmp_lfn+0xdc>)
 800b008:	693b      	ldr	r3, [r7, #16]
 800b00a:	4413      	add	r3, r2
 800b00c:	781b      	ldrb	r3, [r3, #0]
 800b00e:	461a      	mov	r2, r3
 800b010:	683b      	ldr	r3, [r7, #0]
 800b012:	4413      	add	r3, r2
 800b014:	4618      	mov	r0, r3
 800b016:	f7fe ffe3 	bl	8009fe0 <ld_word>
 800b01a:	4603      	mov	r3, r0
 800b01c:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800b01e:	89fb      	ldrh	r3, [r7, #14]
 800b020:	2b00      	cmp	r3, #0
 800b022:	d01a      	beq.n	800b05a <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800b024:	697b      	ldr	r3, [r7, #20]
 800b026:	2bfe      	cmp	r3, #254	; 0xfe
 800b028:	d812      	bhi.n	800b050 <cmp_lfn+0x88>
 800b02a:	89bb      	ldrh	r3, [r7, #12]
 800b02c:	4618      	mov	r0, r3
 800b02e:	f001 fcd9 	bl	800c9e4 <ff_wtoupper>
 800b032:	4603      	mov	r3, r0
 800b034:	461c      	mov	r4, r3
 800b036:	697b      	ldr	r3, [r7, #20]
 800b038:	1c5a      	adds	r2, r3, #1
 800b03a:	617a      	str	r2, [r7, #20]
 800b03c:	005b      	lsls	r3, r3, #1
 800b03e:	687a      	ldr	r2, [r7, #4]
 800b040:	4413      	add	r3, r2
 800b042:	881b      	ldrh	r3, [r3, #0]
 800b044:	4618      	mov	r0, r3
 800b046:	f001 fccd 	bl	800c9e4 <ff_wtoupper>
 800b04a:	4603      	mov	r3, r0
 800b04c:	429c      	cmp	r4, r3
 800b04e:	d001      	beq.n	800b054 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800b050:	2300      	movs	r3, #0
 800b052:	e022      	b.n	800b09a <cmp_lfn+0xd2>
			}
			wc = uc;
 800b054:	89bb      	ldrh	r3, [r7, #12]
 800b056:	81fb      	strh	r3, [r7, #14]
 800b058:	e006      	b.n	800b068 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800b05a:	89bb      	ldrh	r3, [r7, #12]
 800b05c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b060:	4293      	cmp	r3, r2
 800b062:	d001      	beq.n	800b068 <cmp_lfn+0xa0>
 800b064:	2300      	movs	r3, #0
 800b066:	e018      	b.n	800b09a <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800b068:	693b      	ldr	r3, [r7, #16]
 800b06a:	3301      	adds	r3, #1
 800b06c:	613b      	str	r3, [r7, #16]
 800b06e:	693b      	ldr	r3, [r7, #16]
 800b070:	2b0c      	cmp	r3, #12
 800b072:	d9c8      	bls.n	800b006 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800b074:	683b      	ldr	r3, [r7, #0]
 800b076:	781b      	ldrb	r3, [r3, #0]
 800b078:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	d00b      	beq.n	800b098 <cmp_lfn+0xd0>
 800b080:	89fb      	ldrh	r3, [r7, #14]
 800b082:	2b00      	cmp	r3, #0
 800b084:	d008      	beq.n	800b098 <cmp_lfn+0xd0>
 800b086:	697b      	ldr	r3, [r7, #20]
 800b088:	005b      	lsls	r3, r3, #1
 800b08a:	687a      	ldr	r2, [r7, #4]
 800b08c:	4413      	add	r3, r2
 800b08e:	881b      	ldrh	r3, [r3, #0]
 800b090:	2b00      	cmp	r3, #0
 800b092:	d001      	beq.n	800b098 <cmp_lfn+0xd0>
 800b094:	2300      	movs	r3, #0
 800b096:	e000      	b.n	800b09a <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800b098:	2301      	movs	r3, #1
}
 800b09a:	4618      	mov	r0, r3
 800b09c:	371c      	adds	r7, #28
 800b09e:	46bd      	mov	sp, r7
 800b0a0:	bd90      	pop	{r4, r7, pc}
 800b0a2:	bf00      	nop
 800b0a4:	0800f9e0 	.word	0x0800f9e0

0800b0a8 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800b0a8:	b580      	push	{r7, lr}
 800b0aa:	b088      	sub	sp, #32
 800b0ac:	af00      	add	r7, sp, #0
 800b0ae:	60f8      	str	r0, [r7, #12]
 800b0b0:	60b9      	str	r1, [r7, #8]
 800b0b2:	4611      	mov	r1, r2
 800b0b4:	461a      	mov	r2, r3
 800b0b6:	460b      	mov	r3, r1
 800b0b8:	71fb      	strb	r3, [r7, #7]
 800b0ba:	4613      	mov	r3, r2
 800b0bc:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800b0be:	68bb      	ldr	r3, [r7, #8]
 800b0c0:	330d      	adds	r3, #13
 800b0c2:	79ba      	ldrb	r2, [r7, #6]
 800b0c4:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800b0c6:	68bb      	ldr	r3, [r7, #8]
 800b0c8:	330b      	adds	r3, #11
 800b0ca:	220f      	movs	r2, #15
 800b0cc:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800b0ce:	68bb      	ldr	r3, [r7, #8]
 800b0d0:	330c      	adds	r3, #12
 800b0d2:	2200      	movs	r2, #0
 800b0d4:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800b0d6:	68bb      	ldr	r3, [r7, #8]
 800b0d8:	331a      	adds	r3, #26
 800b0da:	2100      	movs	r1, #0
 800b0dc:	4618      	mov	r0, r3
 800b0de:	f7fe ffba 	bl	800a056 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800b0e2:	79fb      	ldrb	r3, [r7, #7]
 800b0e4:	1e5a      	subs	r2, r3, #1
 800b0e6:	4613      	mov	r3, r2
 800b0e8:	005b      	lsls	r3, r3, #1
 800b0ea:	4413      	add	r3, r2
 800b0ec:	009b      	lsls	r3, r3, #2
 800b0ee:	4413      	add	r3, r2
 800b0f0:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800b0f2:	2300      	movs	r3, #0
 800b0f4:	82fb      	strh	r3, [r7, #22]
 800b0f6:	2300      	movs	r3, #0
 800b0f8:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800b0fa:	8afb      	ldrh	r3, [r7, #22]
 800b0fc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b100:	4293      	cmp	r3, r2
 800b102:	d007      	beq.n	800b114 <put_lfn+0x6c>
 800b104:	69fb      	ldr	r3, [r7, #28]
 800b106:	1c5a      	adds	r2, r3, #1
 800b108:	61fa      	str	r2, [r7, #28]
 800b10a:	005b      	lsls	r3, r3, #1
 800b10c:	68fa      	ldr	r2, [r7, #12]
 800b10e:	4413      	add	r3, r2
 800b110:	881b      	ldrh	r3, [r3, #0]
 800b112:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800b114:	4a17      	ldr	r2, [pc, #92]	; (800b174 <put_lfn+0xcc>)
 800b116:	69bb      	ldr	r3, [r7, #24]
 800b118:	4413      	add	r3, r2
 800b11a:	781b      	ldrb	r3, [r3, #0]
 800b11c:	461a      	mov	r2, r3
 800b11e:	68bb      	ldr	r3, [r7, #8]
 800b120:	4413      	add	r3, r2
 800b122:	8afa      	ldrh	r2, [r7, #22]
 800b124:	4611      	mov	r1, r2
 800b126:	4618      	mov	r0, r3
 800b128:	f7fe ff95 	bl	800a056 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800b12c:	8afb      	ldrh	r3, [r7, #22]
 800b12e:	2b00      	cmp	r3, #0
 800b130:	d102      	bne.n	800b138 <put_lfn+0x90>
 800b132:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b136:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800b138:	69bb      	ldr	r3, [r7, #24]
 800b13a:	3301      	adds	r3, #1
 800b13c:	61bb      	str	r3, [r7, #24]
 800b13e:	69bb      	ldr	r3, [r7, #24]
 800b140:	2b0c      	cmp	r3, #12
 800b142:	d9da      	bls.n	800b0fa <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800b144:	8afb      	ldrh	r3, [r7, #22]
 800b146:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b14a:	4293      	cmp	r3, r2
 800b14c:	d006      	beq.n	800b15c <put_lfn+0xb4>
 800b14e:	69fb      	ldr	r3, [r7, #28]
 800b150:	005b      	lsls	r3, r3, #1
 800b152:	68fa      	ldr	r2, [r7, #12]
 800b154:	4413      	add	r3, r2
 800b156:	881b      	ldrh	r3, [r3, #0]
 800b158:	2b00      	cmp	r3, #0
 800b15a:	d103      	bne.n	800b164 <put_lfn+0xbc>
 800b15c:	79fb      	ldrb	r3, [r7, #7]
 800b15e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b162:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800b164:	68bb      	ldr	r3, [r7, #8]
 800b166:	79fa      	ldrb	r2, [r7, #7]
 800b168:	701a      	strb	r2, [r3, #0]
}
 800b16a:	bf00      	nop
 800b16c:	3720      	adds	r7, #32
 800b16e:	46bd      	mov	sp, r7
 800b170:	bd80      	pop	{r7, pc}
 800b172:	bf00      	nop
 800b174:	0800f9e0 	.word	0x0800f9e0

0800b178 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800b178:	b580      	push	{r7, lr}
 800b17a:	b08c      	sub	sp, #48	; 0x30
 800b17c:	af00      	add	r7, sp, #0
 800b17e:	60f8      	str	r0, [r7, #12]
 800b180:	60b9      	str	r1, [r7, #8]
 800b182:	607a      	str	r2, [r7, #4]
 800b184:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800b186:	220b      	movs	r2, #11
 800b188:	68b9      	ldr	r1, [r7, #8]
 800b18a:	68f8      	ldr	r0, [r7, #12]
 800b18c:	f7fe ffaa 	bl	800a0e4 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800b190:	683b      	ldr	r3, [r7, #0]
 800b192:	2b05      	cmp	r3, #5
 800b194:	d92b      	bls.n	800b1ee <gen_numname+0x76>
		sr = seq;
 800b196:	683b      	ldr	r3, [r7, #0]
 800b198:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800b19a:	e022      	b.n	800b1e2 <gen_numname+0x6a>
			wc = *lfn++;
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	1c9a      	adds	r2, r3, #2
 800b1a0:	607a      	str	r2, [r7, #4]
 800b1a2:	881b      	ldrh	r3, [r3, #0]
 800b1a4:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 800b1a6:	2300      	movs	r3, #0
 800b1a8:	62bb      	str	r3, [r7, #40]	; 0x28
 800b1aa:	e017      	b.n	800b1dc <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 800b1ac:	69fb      	ldr	r3, [r7, #28]
 800b1ae:	005a      	lsls	r2, r3, #1
 800b1b0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800b1b2:	f003 0301 	and.w	r3, r3, #1
 800b1b6:	4413      	add	r3, r2
 800b1b8:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800b1ba:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800b1bc:	085b      	lsrs	r3, r3, #1
 800b1be:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800b1c0:	69fb      	ldr	r3, [r7, #28]
 800b1c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	d005      	beq.n	800b1d6 <gen_numname+0x5e>
 800b1ca:	69fb      	ldr	r3, [r7, #28]
 800b1cc:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 800b1d0:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 800b1d4:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800b1d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1d8:	3301      	adds	r3, #1
 800b1da:	62bb      	str	r3, [r7, #40]	; 0x28
 800b1dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b1de:	2b0f      	cmp	r3, #15
 800b1e0:	d9e4      	bls.n	800b1ac <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	881b      	ldrh	r3, [r3, #0]
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	d1d8      	bne.n	800b19c <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800b1ea:	69fb      	ldr	r3, [r7, #28]
 800b1ec:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800b1ee:	2307      	movs	r3, #7
 800b1f0:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800b1f2:	683b      	ldr	r3, [r7, #0]
 800b1f4:	b2db      	uxtb	r3, r3
 800b1f6:	f003 030f 	and.w	r3, r3, #15
 800b1fa:	b2db      	uxtb	r3, r3
 800b1fc:	3330      	adds	r3, #48	; 0x30
 800b1fe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 800b202:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b206:	2b39      	cmp	r3, #57	; 0x39
 800b208:	d904      	bls.n	800b214 <gen_numname+0x9c>
 800b20a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b20e:	3307      	adds	r3, #7
 800b210:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 800b214:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b216:	1e5a      	subs	r2, r3, #1
 800b218:	62ba      	str	r2, [r7, #40]	; 0x28
 800b21a:	3330      	adds	r3, #48	; 0x30
 800b21c:	443b      	add	r3, r7
 800b21e:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800b222:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800b226:	683b      	ldr	r3, [r7, #0]
 800b228:	091b      	lsrs	r3, r3, #4
 800b22a:	603b      	str	r3, [r7, #0]
	} while (seq);
 800b22c:	683b      	ldr	r3, [r7, #0]
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d1df      	bne.n	800b1f2 <gen_numname+0x7a>
	ns[i] = '~';
 800b232:	f107 0214 	add.w	r2, r7, #20
 800b236:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b238:	4413      	add	r3, r2
 800b23a:	227e      	movs	r2, #126	; 0x7e
 800b23c:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800b23e:	2300      	movs	r3, #0
 800b240:	627b      	str	r3, [r7, #36]	; 0x24
 800b242:	e002      	b.n	800b24a <gen_numname+0xd2>
 800b244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b246:	3301      	adds	r3, #1
 800b248:	627b      	str	r3, [r7, #36]	; 0x24
 800b24a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b24c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b24e:	429a      	cmp	r2, r3
 800b250:	d205      	bcs.n	800b25e <gen_numname+0xe6>
 800b252:	68fa      	ldr	r2, [r7, #12]
 800b254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b256:	4413      	add	r3, r2
 800b258:	781b      	ldrb	r3, [r3, #0]
 800b25a:	2b20      	cmp	r3, #32
 800b25c:	d1f2      	bne.n	800b244 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800b25e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b260:	2b07      	cmp	r3, #7
 800b262:	d807      	bhi.n	800b274 <gen_numname+0xfc>
 800b264:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b266:	1c5a      	adds	r2, r3, #1
 800b268:	62ba      	str	r2, [r7, #40]	; 0x28
 800b26a:	3330      	adds	r3, #48	; 0x30
 800b26c:	443b      	add	r3, r7
 800b26e:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800b272:	e000      	b.n	800b276 <gen_numname+0xfe>
 800b274:	2120      	movs	r1, #32
 800b276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b278:	1c5a      	adds	r2, r3, #1
 800b27a:	627a      	str	r2, [r7, #36]	; 0x24
 800b27c:	68fa      	ldr	r2, [r7, #12]
 800b27e:	4413      	add	r3, r2
 800b280:	460a      	mov	r2, r1
 800b282:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800b284:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b286:	2b07      	cmp	r3, #7
 800b288:	d9e9      	bls.n	800b25e <gen_numname+0xe6>
}
 800b28a:	bf00      	nop
 800b28c:	bf00      	nop
 800b28e:	3730      	adds	r7, #48	; 0x30
 800b290:	46bd      	mov	sp, r7
 800b292:	bd80      	pop	{r7, pc}

0800b294 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800b294:	b480      	push	{r7}
 800b296:	b085      	sub	sp, #20
 800b298:	af00      	add	r7, sp, #0
 800b29a:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800b29c:	2300      	movs	r3, #0
 800b29e:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800b2a0:	230b      	movs	r3, #11
 800b2a2:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800b2a4:	7bfb      	ldrb	r3, [r7, #15]
 800b2a6:	b2da      	uxtb	r2, r3
 800b2a8:	0852      	lsrs	r2, r2, #1
 800b2aa:	01db      	lsls	r3, r3, #7
 800b2ac:	4313      	orrs	r3, r2
 800b2ae:	b2da      	uxtb	r2, r3
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	1c59      	adds	r1, r3, #1
 800b2b4:	6079      	str	r1, [r7, #4]
 800b2b6:	781b      	ldrb	r3, [r3, #0]
 800b2b8:	4413      	add	r3, r2
 800b2ba:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800b2bc:	68bb      	ldr	r3, [r7, #8]
 800b2be:	3b01      	subs	r3, #1
 800b2c0:	60bb      	str	r3, [r7, #8]
 800b2c2:	68bb      	ldr	r3, [r7, #8]
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d1ed      	bne.n	800b2a4 <sum_sfn+0x10>
	return sum;
 800b2c8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b2ca:	4618      	mov	r0, r3
 800b2cc:	3714      	adds	r7, #20
 800b2ce:	46bd      	mov	sp, r7
 800b2d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2d4:	4770      	bx	lr

0800b2d6 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800b2d6:	b580      	push	{r7, lr}
 800b2d8:	b086      	sub	sp, #24
 800b2da:	af00      	add	r7, sp, #0
 800b2dc:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	681b      	ldr	r3, [r3, #0]
 800b2e2:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800b2e4:	2100      	movs	r1, #0
 800b2e6:	6878      	ldr	r0, [r7, #4]
 800b2e8:	f7ff fca8 	bl	800ac3c <dir_sdi>
 800b2ec:	4603      	mov	r3, r0
 800b2ee:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800b2f0:	7dfb      	ldrb	r3, [r7, #23]
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d001      	beq.n	800b2fa <dir_find+0x24>
 800b2f6:	7dfb      	ldrb	r3, [r7, #23]
 800b2f8:	e0a9      	b.n	800b44e <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800b2fa:	23ff      	movs	r3, #255	; 0xff
 800b2fc:	753b      	strb	r3, [r7, #20]
 800b2fe:	7d3b      	ldrb	r3, [r7, #20]
 800b300:	757b      	strb	r3, [r7, #21]
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	f04f 32ff 	mov.w	r2, #4294967295
 800b308:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	69db      	ldr	r3, [r3, #28]
 800b30e:	4619      	mov	r1, r3
 800b310:	6938      	ldr	r0, [r7, #16]
 800b312:	f7ff f915 	bl	800a540 <move_window>
 800b316:	4603      	mov	r3, r0
 800b318:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800b31a:	7dfb      	ldrb	r3, [r7, #23]
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	f040 8090 	bne.w	800b442 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	6a1b      	ldr	r3, [r3, #32]
 800b326:	781b      	ldrb	r3, [r3, #0]
 800b328:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800b32a:	7dbb      	ldrb	r3, [r7, #22]
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	d102      	bne.n	800b336 <dir_find+0x60>
 800b330:	2304      	movs	r3, #4
 800b332:	75fb      	strb	r3, [r7, #23]
 800b334:	e08a      	b.n	800b44c <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	6a1b      	ldr	r3, [r3, #32]
 800b33a:	330b      	adds	r3, #11
 800b33c:	781b      	ldrb	r3, [r3, #0]
 800b33e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b342:	73fb      	strb	r3, [r7, #15]
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	7bfa      	ldrb	r2, [r7, #15]
 800b348:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800b34a:	7dbb      	ldrb	r3, [r7, #22]
 800b34c:	2be5      	cmp	r3, #229	; 0xe5
 800b34e:	d007      	beq.n	800b360 <dir_find+0x8a>
 800b350:	7bfb      	ldrb	r3, [r7, #15]
 800b352:	f003 0308 	and.w	r3, r3, #8
 800b356:	2b00      	cmp	r3, #0
 800b358:	d009      	beq.n	800b36e <dir_find+0x98>
 800b35a:	7bfb      	ldrb	r3, [r7, #15]
 800b35c:	2b0f      	cmp	r3, #15
 800b35e:	d006      	beq.n	800b36e <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800b360:	23ff      	movs	r3, #255	; 0xff
 800b362:	757b      	strb	r3, [r7, #21]
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	f04f 32ff 	mov.w	r2, #4294967295
 800b36a:	631a      	str	r2, [r3, #48]	; 0x30
 800b36c:	e05e      	b.n	800b42c <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800b36e:	7bfb      	ldrb	r3, [r7, #15]
 800b370:	2b0f      	cmp	r3, #15
 800b372:	d136      	bne.n	800b3e2 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800b37a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b37e:	2b00      	cmp	r3, #0
 800b380:	d154      	bne.n	800b42c <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800b382:	7dbb      	ldrb	r3, [r7, #22]
 800b384:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b388:	2b00      	cmp	r3, #0
 800b38a:	d00d      	beq.n	800b3a8 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	6a1b      	ldr	r3, [r3, #32]
 800b390:	7b5b      	ldrb	r3, [r3, #13]
 800b392:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800b394:	7dbb      	ldrb	r3, [r7, #22]
 800b396:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b39a:	75bb      	strb	r3, [r7, #22]
 800b39c:	7dbb      	ldrb	r3, [r7, #22]
 800b39e:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	695a      	ldr	r2, [r3, #20]
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800b3a8:	7dba      	ldrb	r2, [r7, #22]
 800b3aa:	7d7b      	ldrb	r3, [r7, #21]
 800b3ac:	429a      	cmp	r2, r3
 800b3ae:	d115      	bne.n	800b3dc <dir_find+0x106>
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	6a1b      	ldr	r3, [r3, #32]
 800b3b4:	330d      	adds	r3, #13
 800b3b6:	781b      	ldrb	r3, [r3, #0]
 800b3b8:	7d3a      	ldrb	r2, [r7, #20]
 800b3ba:	429a      	cmp	r2, r3
 800b3bc:	d10e      	bne.n	800b3dc <dir_find+0x106>
 800b3be:	693b      	ldr	r3, [r7, #16]
 800b3c0:	68da      	ldr	r2, [r3, #12]
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	6a1b      	ldr	r3, [r3, #32]
 800b3c6:	4619      	mov	r1, r3
 800b3c8:	4610      	mov	r0, r2
 800b3ca:	f7ff fdfd 	bl	800afc8 <cmp_lfn>
 800b3ce:	4603      	mov	r3, r0
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d003      	beq.n	800b3dc <dir_find+0x106>
 800b3d4:	7d7b      	ldrb	r3, [r7, #21]
 800b3d6:	3b01      	subs	r3, #1
 800b3d8:	b2db      	uxtb	r3, r3
 800b3da:	e000      	b.n	800b3de <dir_find+0x108>
 800b3dc:	23ff      	movs	r3, #255	; 0xff
 800b3de:	757b      	strb	r3, [r7, #21]
 800b3e0:	e024      	b.n	800b42c <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800b3e2:	7d7b      	ldrb	r3, [r7, #21]
 800b3e4:	2b00      	cmp	r3, #0
 800b3e6:	d109      	bne.n	800b3fc <dir_find+0x126>
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	6a1b      	ldr	r3, [r3, #32]
 800b3ec:	4618      	mov	r0, r3
 800b3ee:	f7ff ff51 	bl	800b294 <sum_sfn>
 800b3f2:	4603      	mov	r3, r0
 800b3f4:	461a      	mov	r2, r3
 800b3f6:	7d3b      	ldrb	r3, [r7, #20]
 800b3f8:	4293      	cmp	r3, r2
 800b3fa:	d024      	beq.n	800b446 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800b402:	f003 0301 	and.w	r3, r3, #1
 800b406:	2b00      	cmp	r3, #0
 800b408:	d10a      	bne.n	800b420 <dir_find+0x14a>
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	6a18      	ldr	r0, [r3, #32]
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	3324      	adds	r3, #36	; 0x24
 800b412:	220b      	movs	r2, #11
 800b414:	4619      	mov	r1, r3
 800b416:	f7fe fea1 	bl	800a15c <mem_cmp>
 800b41a:	4603      	mov	r3, r0
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	d014      	beq.n	800b44a <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800b420:	23ff      	movs	r3, #255	; 0xff
 800b422:	757b      	strb	r3, [r7, #21]
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	f04f 32ff 	mov.w	r2, #4294967295
 800b42a:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800b42c:	2100      	movs	r1, #0
 800b42e:	6878      	ldr	r0, [r7, #4]
 800b430:	f7ff fc7f 	bl	800ad32 <dir_next>
 800b434:	4603      	mov	r3, r0
 800b436:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800b438:	7dfb      	ldrb	r3, [r7, #23]
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	f43f af65 	beq.w	800b30a <dir_find+0x34>
 800b440:	e004      	b.n	800b44c <dir_find+0x176>
		if (res != FR_OK) break;
 800b442:	bf00      	nop
 800b444:	e002      	b.n	800b44c <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800b446:	bf00      	nop
 800b448:	e000      	b.n	800b44c <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800b44a:	bf00      	nop

	return res;
 800b44c:	7dfb      	ldrb	r3, [r7, #23]
}
 800b44e:	4618      	mov	r0, r3
 800b450:	3718      	adds	r7, #24
 800b452:	46bd      	mov	sp, r7
 800b454:	bd80      	pop	{r7, pc}
	...

0800b458 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800b458:	b580      	push	{r7, lr}
 800b45a:	b08c      	sub	sp, #48	; 0x30
 800b45c:	af00      	add	r7, sp, #0
 800b45e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800b46c:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800b470:	2b00      	cmp	r3, #0
 800b472:	d001      	beq.n	800b478 <dir_register+0x20>
 800b474:	2306      	movs	r3, #6
 800b476:	e0e0      	b.n	800b63a <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800b478:	2300      	movs	r3, #0
 800b47a:	627b      	str	r3, [r7, #36]	; 0x24
 800b47c:	e002      	b.n	800b484 <dir_register+0x2c>
 800b47e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b480:	3301      	adds	r3, #1
 800b482:	627b      	str	r3, [r7, #36]	; 0x24
 800b484:	69fb      	ldr	r3, [r7, #28]
 800b486:	68da      	ldr	r2, [r3, #12]
 800b488:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b48a:	005b      	lsls	r3, r3, #1
 800b48c:	4413      	add	r3, r2
 800b48e:	881b      	ldrh	r3, [r3, #0]
 800b490:	2b00      	cmp	r3, #0
 800b492:	d1f4      	bne.n	800b47e <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	f103 0124 	add.w	r1, r3, #36	; 0x24
 800b49a:	f107 030c 	add.w	r3, r7, #12
 800b49e:	220c      	movs	r2, #12
 800b4a0:	4618      	mov	r0, r3
 800b4a2:	f7fe fe1f 	bl	800a0e4 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800b4a6:	7dfb      	ldrb	r3, [r7, #23]
 800b4a8:	f003 0301 	and.w	r3, r3, #1
 800b4ac:	2b00      	cmp	r3, #0
 800b4ae:	d032      	beq.n	800b516 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	2240      	movs	r2, #64	; 0x40
 800b4b4:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 800b4b8:	2301      	movs	r3, #1
 800b4ba:	62bb      	str	r3, [r7, #40]	; 0x28
 800b4bc:	e016      	b.n	800b4ec <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	f103 0024 	add.w	r0, r3, #36	; 0x24
 800b4c4:	69fb      	ldr	r3, [r7, #28]
 800b4c6:	68da      	ldr	r2, [r3, #12]
 800b4c8:	f107 010c 	add.w	r1, r7, #12
 800b4cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b4ce:	f7ff fe53 	bl	800b178 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800b4d2:	6878      	ldr	r0, [r7, #4]
 800b4d4:	f7ff feff 	bl	800b2d6 <dir_find>
 800b4d8:	4603      	mov	r3, r0
 800b4da:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 800b4de:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b4e2:	2b00      	cmp	r3, #0
 800b4e4:	d106      	bne.n	800b4f4 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800b4e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b4e8:	3301      	adds	r3, #1
 800b4ea:	62bb      	str	r3, [r7, #40]	; 0x28
 800b4ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b4ee:	2b63      	cmp	r3, #99	; 0x63
 800b4f0:	d9e5      	bls.n	800b4be <dir_register+0x66>
 800b4f2:	e000      	b.n	800b4f6 <dir_register+0x9e>
			if (res != FR_OK) break;
 800b4f4:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800b4f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b4f8:	2b64      	cmp	r3, #100	; 0x64
 800b4fa:	d101      	bne.n	800b500 <dir_register+0xa8>
 800b4fc:	2307      	movs	r3, #7
 800b4fe:	e09c      	b.n	800b63a <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800b500:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b504:	2b04      	cmp	r3, #4
 800b506:	d002      	beq.n	800b50e <dir_register+0xb6>
 800b508:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b50c:	e095      	b.n	800b63a <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800b50e:	7dfa      	ldrb	r2, [r7, #23]
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800b516:	7dfb      	ldrb	r3, [r7, #23]
 800b518:	f003 0302 	and.w	r3, r3, #2
 800b51c:	2b00      	cmp	r3, #0
 800b51e:	d007      	beq.n	800b530 <dir_register+0xd8>
 800b520:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b522:	330c      	adds	r3, #12
 800b524:	4a47      	ldr	r2, [pc, #284]	; (800b644 <dir_register+0x1ec>)
 800b526:	fba2 2303 	umull	r2, r3, r2, r3
 800b52a:	089b      	lsrs	r3, r3, #2
 800b52c:	3301      	adds	r3, #1
 800b52e:	e000      	b.n	800b532 <dir_register+0xda>
 800b530:	2301      	movs	r3, #1
 800b532:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800b534:	6a39      	ldr	r1, [r7, #32]
 800b536:	6878      	ldr	r0, [r7, #4]
 800b538:	f7ff fcc0 	bl	800aebc <dir_alloc>
 800b53c:	4603      	mov	r3, r0
 800b53e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800b542:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b546:	2b00      	cmp	r3, #0
 800b548:	d148      	bne.n	800b5dc <dir_register+0x184>
 800b54a:	6a3b      	ldr	r3, [r7, #32]
 800b54c:	3b01      	subs	r3, #1
 800b54e:	623b      	str	r3, [r7, #32]
 800b550:	6a3b      	ldr	r3, [r7, #32]
 800b552:	2b00      	cmp	r3, #0
 800b554:	d042      	beq.n	800b5dc <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	695a      	ldr	r2, [r3, #20]
 800b55a:	6a3b      	ldr	r3, [r7, #32]
 800b55c:	015b      	lsls	r3, r3, #5
 800b55e:	1ad3      	subs	r3, r2, r3
 800b560:	4619      	mov	r1, r3
 800b562:	6878      	ldr	r0, [r7, #4]
 800b564:	f7ff fb6a 	bl	800ac3c <dir_sdi>
 800b568:	4603      	mov	r3, r0
 800b56a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800b56e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b572:	2b00      	cmp	r3, #0
 800b574:	d132      	bne.n	800b5dc <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	3324      	adds	r3, #36	; 0x24
 800b57a:	4618      	mov	r0, r3
 800b57c:	f7ff fe8a 	bl	800b294 <sum_sfn>
 800b580:	4603      	mov	r3, r0
 800b582:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	69db      	ldr	r3, [r3, #28]
 800b588:	4619      	mov	r1, r3
 800b58a:	69f8      	ldr	r0, [r7, #28]
 800b58c:	f7fe ffd8 	bl	800a540 <move_window>
 800b590:	4603      	mov	r3, r0
 800b592:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 800b596:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b59a:	2b00      	cmp	r3, #0
 800b59c:	d11d      	bne.n	800b5da <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800b59e:	69fb      	ldr	r3, [r7, #28]
 800b5a0:	68d8      	ldr	r0, [r3, #12]
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	6a19      	ldr	r1, [r3, #32]
 800b5a6:	6a3b      	ldr	r3, [r7, #32]
 800b5a8:	b2da      	uxtb	r2, r3
 800b5aa:	7efb      	ldrb	r3, [r7, #27]
 800b5ac:	f7ff fd7c 	bl	800b0a8 <put_lfn>
				fs->wflag = 1;
 800b5b0:	69fb      	ldr	r3, [r7, #28]
 800b5b2:	2201      	movs	r2, #1
 800b5b4:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800b5b6:	2100      	movs	r1, #0
 800b5b8:	6878      	ldr	r0, [r7, #4]
 800b5ba:	f7ff fbba 	bl	800ad32 <dir_next>
 800b5be:	4603      	mov	r3, r0
 800b5c0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 800b5c4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b5c8:	2b00      	cmp	r3, #0
 800b5ca:	d107      	bne.n	800b5dc <dir_register+0x184>
 800b5cc:	6a3b      	ldr	r3, [r7, #32]
 800b5ce:	3b01      	subs	r3, #1
 800b5d0:	623b      	str	r3, [r7, #32]
 800b5d2:	6a3b      	ldr	r3, [r7, #32]
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	d1d5      	bne.n	800b584 <dir_register+0x12c>
 800b5d8:	e000      	b.n	800b5dc <dir_register+0x184>
				if (res != FR_OK) break;
 800b5da:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800b5dc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	d128      	bne.n	800b636 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	69db      	ldr	r3, [r3, #28]
 800b5e8:	4619      	mov	r1, r3
 800b5ea:	69f8      	ldr	r0, [r7, #28]
 800b5ec:	f7fe ffa8 	bl	800a540 <move_window>
 800b5f0:	4603      	mov	r3, r0
 800b5f2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800b5f6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b5fa:	2b00      	cmp	r3, #0
 800b5fc:	d11b      	bne.n	800b636 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	6a1b      	ldr	r3, [r3, #32]
 800b602:	2220      	movs	r2, #32
 800b604:	2100      	movs	r1, #0
 800b606:	4618      	mov	r0, r3
 800b608:	f7fe fd8d 	bl	800a126 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	6a18      	ldr	r0, [r3, #32]
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	3324      	adds	r3, #36	; 0x24
 800b614:	220b      	movs	r2, #11
 800b616:	4619      	mov	r1, r3
 800b618:	f7fe fd64 	bl	800a0e4 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	6a1b      	ldr	r3, [r3, #32]
 800b626:	330c      	adds	r3, #12
 800b628:	f002 0218 	and.w	r2, r2, #24
 800b62c:	b2d2      	uxtb	r2, r2
 800b62e:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800b630:	69fb      	ldr	r3, [r7, #28]
 800b632:	2201      	movs	r2, #1
 800b634:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800b636:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800b63a:	4618      	mov	r0, r3
 800b63c:	3730      	adds	r7, #48	; 0x30
 800b63e:	46bd      	mov	sp, r7
 800b640:	bd80      	pop	{r7, pc}
 800b642:	bf00      	nop
 800b644:	4ec4ec4f 	.word	0x4ec4ec4f

0800b648 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800b648:	b580      	push	{r7, lr}
 800b64a:	b08a      	sub	sp, #40	; 0x28
 800b64c:	af00      	add	r7, sp, #0
 800b64e:	6078      	str	r0, [r7, #4]
 800b650:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800b652:	683b      	ldr	r3, [r7, #0]
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	613b      	str	r3, [r7, #16]
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	68db      	ldr	r3, [r3, #12]
 800b65e:	60fb      	str	r3, [r7, #12]
 800b660:	2300      	movs	r3, #0
 800b662:	617b      	str	r3, [r7, #20]
 800b664:	697b      	ldr	r3, [r7, #20]
 800b666:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800b668:	69bb      	ldr	r3, [r7, #24]
 800b66a:	1c5a      	adds	r2, r3, #1
 800b66c:	61ba      	str	r2, [r7, #24]
 800b66e:	693a      	ldr	r2, [r7, #16]
 800b670:	4413      	add	r3, r2
 800b672:	781b      	ldrb	r3, [r3, #0]
 800b674:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800b676:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b678:	2b1f      	cmp	r3, #31
 800b67a:	d940      	bls.n	800b6fe <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800b67c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b67e:	2b2f      	cmp	r3, #47	; 0x2f
 800b680:	d006      	beq.n	800b690 <create_name+0x48>
 800b682:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b684:	2b5c      	cmp	r3, #92	; 0x5c
 800b686:	d110      	bne.n	800b6aa <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800b688:	e002      	b.n	800b690 <create_name+0x48>
 800b68a:	69bb      	ldr	r3, [r7, #24]
 800b68c:	3301      	adds	r3, #1
 800b68e:	61bb      	str	r3, [r7, #24]
 800b690:	693a      	ldr	r2, [r7, #16]
 800b692:	69bb      	ldr	r3, [r7, #24]
 800b694:	4413      	add	r3, r2
 800b696:	781b      	ldrb	r3, [r3, #0]
 800b698:	2b2f      	cmp	r3, #47	; 0x2f
 800b69a:	d0f6      	beq.n	800b68a <create_name+0x42>
 800b69c:	693a      	ldr	r2, [r7, #16]
 800b69e:	69bb      	ldr	r3, [r7, #24]
 800b6a0:	4413      	add	r3, r2
 800b6a2:	781b      	ldrb	r3, [r3, #0]
 800b6a4:	2b5c      	cmp	r3, #92	; 0x5c
 800b6a6:	d0f0      	beq.n	800b68a <create_name+0x42>
			break;
 800b6a8:	e02a      	b.n	800b700 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800b6aa:	697b      	ldr	r3, [r7, #20]
 800b6ac:	2bfe      	cmp	r3, #254	; 0xfe
 800b6ae:	d901      	bls.n	800b6b4 <create_name+0x6c>
 800b6b0:	2306      	movs	r3, #6
 800b6b2:	e17d      	b.n	800b9b0 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 800b6b4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b6b6:	b2db      	uxtb	r3, r3
 800b6b8:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800b6ba:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b6bc:	2101      	movs	r1, #1
 800b6be:	4618      	mov	r0, r3
 800b6c0:	f001 f954 	bl	800c96c <ff_convert>
 800b6c4:	4603      	mov	r3, r0
 800b6c6:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800b6c8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	d101      	bne.n	800b6d2 <create_name+0x8a>
 800b6ce:	2306      	movs	r3, #6
 800b6d0:	e16e      	b.n	800b9b0 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800b6d2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b6d4:	2b7f      	cmp	r3, #127	; 0x7f
 800b6d6:	d809      	bhi.n	800b6ec <create_name+0xa4>
 800b6d8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b6da:	4619      	mov	r1, r3
 800b6dc:	488d      	ldr	r0, [pc, #564]	; (800b914 <create_name+0x2cc>)
 800b6de:	f7fe fd64 	bl	800a1aa <chk_chr>
 800b6e2:	4603      	mov	r3, r0
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	d001      	beq.n	800b6ec <create_name+0xa4>
 800b6e8:	2306      	movs	r3, #6
 800b6ea:	e161      	b.n	800b9b0 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 800b6ec:	697b      	ldr	r3, [r7, #20]
 800b6ee:	1c5a      	adds	r2, r3, #1
 800b6f0:	617a      	str	r2, [r7, #20]
 800b6f2:	005b      	lsls	r3, r3, #1
 800b6f4:	68fa      	ldr	r2, [r7, #12]
 800b6f6:	4413      	add	r3, r2
 800b6f8:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800b6fa:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800b6fc:	e7b4      	b.n	800b668 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800b6fe:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800b700:	693a      	ldr	r2, [r7, #16]
 800b702:	69bb      	ldr	r3, [r7, #24]
 800b704:	441a      	add	r2, r3
 800b706:	683b      	ldr	r3, [r7, #0]
 800b708:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800b70a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b70c:	2b1f      	cmp	r3, #31
 800b70e:	d801      	bhi.n	800b714 <create_name+0xcc>
 800b710:	2304      	movs	r3, #4
 800b712:	e000      	b.n	800b716 <create_name+0xce>
 800b714:	2300      	movs	r3, #0
 800b716:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800b71a:	e011      	b.n	800b740 <create_name+0xf8>
		w = lfn[di - 1];
 800b71c:	697b      	ldr	r3, [r7, #20]
 800b71e:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800b722:	3b01      	subs	r3, #1
 800b724:	005b      	lsls	r3, r3, #1
 800b726:	68fa      	ldr	r2, [r7, #12]
 800b728:	4413      	add	r3, r2
 800b72a:	881b      	ldrh	r3, [r3, #0]
 800b72c:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 800b72e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b730:	2b20      	cmp	r3, #32
 800b732:	d002      	beq.n	800b73a <create_name+0xf2>
 800b734:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b736:	2b2e      	cmp	r3, #46	; 0x2e
 800b738:	d106      	bne.n	800b748 <create_name+0x100>
		di--;
 800b73a:	697b      	ldr	r3, [r7, #20]
 800b73c:	3b01      	subs	r3, #1
 800b73e:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800b740:	697b      	ldr	r3, [r7, #20]
 800b742:	2b00      	cmp	r3, #0
 800b744:	d1ea      	bne.n	800b71c <create_name+0xd4>
 800b746:	e000      	b.n	800b74a <create_name+0x102>
		if (w != ' ' && w != '.') break;
 800b748:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800b74a:	697b      	ldr	r3, [r7, #20]
 800b74c:	005b      	lsls	r3, r3, #1
 800b74e:	68fa      	ldr	r2, [r7, #12]
 800b750:	4413      	add	r3, r2
 800b752:	2200      	movs	r2, #0
 800b754:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800b756:	697b      	ldr	r3, [r7, #20]
 800b758:	2b00      	cmp	r3, #0
 800b75a:	d101      	bne.n	800b760 <create_name+0x118>
 800b75c:	2306      	movs	r3, #6
 800b75e:	e127      	b.n	800b9b0 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	3324      	adds	r3, #36	; 0x24
 800b764:	220b      	movs	r2, #11
 800b766:	2120      	movs	r1, #32
 800b768:	4618      	mov	r0, r3
 800b76a:	f7fe fcdc 	bl	800a126 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800b76e:	2300      	movs	r3, #0
 800b770:	61bb      	str	r3, [r7, #24]
 800b772:	e002      	b.n	800b77a <create_name+0x132>
 800b774:	69bb      	ldr	r3, [r7, #24]
 800b776:	3301      	adds	r3, #1
 800b778:	61bb      	str	r3, [r7, #24]
 800b77a:	69bb      	ldr	r3, [r7, #24]
 800b77c:	005b      	lsls	r3, r3, #1
 800b77e:	68fa      	ldr	r2, [r7, #12]
 800b780:	4413      	add	r3, r2
 800b782:	881b      	ldrh	r3, [r3, #0]
 800b784:	2b20      	cmp	r3, #32
 800b786:	d0f5      	beq.n	800b774 <create_name+0x12c>
 800b788:	69bb      	ldr	r3, [r7, #24]
 800b78a:	005b      	lsls	r3, r3, #1
 800b78c:	68fa      	ldr	r2, [r7, #12]
 800b78e:	4413      	add	r3, r2
 800b790:	881b      	ldrh	r3, [r3, #0]
 800b792:	2b2e      	cmp	r3, #46	; 0x2e
 800b794:	d0ee      	beq.n	800b774 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800b796:	69bb      	ldr	r3, [r7, #24]
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d009      	beq.n	800b7b0 <create_name+0x168>
 800b79c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b7a0:	f043 0303 	orr.w	r3, r3, #3
 800b7a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800b7a8:	e002      	b.n	800b7b0 <create_name+0x168>
 800b7aa:	697b      	ldr	r3, [r7, #20]
 800b7ac:	3b01      	subs	r3, #1
 800b7ae:	617b      	str	r3, [r7, #20]
 800b7b0:	697b      	ldr	r3, [r7, #20]
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	d009      	beq.n	800b7ca <create_name+0x182>
 800b7b6:	697b      	ldr	r3, [r7, #20]
 800b7b8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800b7bc:	3b01      	subs	r3, #1
 800b7be:	005b      	lsls	r3, r3, #1
 800b7c0:	68fa      	ldr	r2, [r7, #12]
 800b7c2:	4413      	add	r3, r2
 800b7c4:	881b      	ldrh	r3, [r3, #0]
 800b7c6:	2b2e      	cmp	r3, #46	; 0x2e
 800b7c8:	d1ef      	bne.n	800b7aa <create_name+0x162>

	i = b = 0; ni = 8;
 800b7ca:	2300      	movs	r3, #0
 800b7cc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800b7d0:	2300      	movs	r3, #0
 800b7d2:	623b      	str	r3, [r7, #32]
 800b7d4:	2308      	movs	r3, #8
 800b7d6:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800b7d8:	69bb      	ldr	r3, [r7, #24]
 800b7da:	1c5a      	adds	r2, r3, #1
 800b7dc:	61ba      	str	r2, [r7, #24]
 800b7de:	005b      	lsls	r3, r3, #1
 800b7e0:	68fa      	ldr	r2, [r7, #12]
 800b7e2:	4413      	add	r3, r2
 800b7e4:	881b      	ldrh	r3, [r3, #0]
 800b7e6:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 800b7e8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	f000 8090 	beq.w	800b910 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800b7f0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b7f2:	2b20      	cmp	r3, #32
 800b7f4:	d006      	beq.n	800b804 <create_name+0x1bc>
 800b7f6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b7f8:	2b2e      	cmp	r3, #46	; 0x2e
 800b7fa:	d10a      	bne.n	800b812 <create_name+0x1ca>
 800b7fc:	69ba      	ldr	r2, [r7, #24]
 800b7fe:	697b      	ldr	r3, [r7, #20]
 800b800:	429a      	cmp	r2, r3
 800b802:	d006      	beq.n	800b812 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800b804:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b808:	f043 0303 	orr.w	r3, r3, #3
 800b80c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b810:	e07d      	b.n	800b90e <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800b812:	6a3a      	ldr	r2, [r7, #32]
 800b814:	69fb      	ldr	r3, [r7, #28]
 800b816:	429a      	cmp	r2, r3
 800b818:	d203      	bcs.n	800b822 <create_name+0x1da>
 800b81a:	69ba      	ldr	r2, [r7, #24]
 800b81c:	697b      	ldr	r3, [r7, #20]
 800b81e:	429a      	cmp	r2, r3
 800b820:	d123      	bne.n	800b86a <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800b822:	69fb      	ldr	r3, [r7, #28]
 800b824:	2b0b      	cmp	r3, #11
 800b826:	d106      	bne.n	800b836 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 800b828:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b82c:	f043 0303 	orr.w	r3, r3, #3
 800b830:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b834:	e075      	b.n	800b922 <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800b836:	69ba      	ldr	r2, [r7, #24]
 800b838:	697b      	ldr	r3, [r7, #20]
 800b83a:	429a      	cmp	r2, r3
 800b83c:	d005      	beq.n	800b84a <create_name+0x202>
 800b83e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b842:	f043 0303 	orr.w	r3, r3, #3
 800b846:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 800b84a:	69ba      	ldr	r2, [r7, #24]
 800b84c:	697b      	ldr	r3, [r7, #20]
 800b84e:	429a      	cmp	r2, r3
 800b850:	d866      	bhi.n	800b920 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800b852:	697b      	ldr	r3, [r7, #20]
 800b854:	61bb      	str	r3, [r7, #24]
 800b856:	2308      	movs	r3, #8
 800b858:	623b      	str	r3, [r7, #32]
 800b85a:	230b      	movs	r3, #11
 800b85c:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800b85e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b862:	009b      	lsls	r3, r3, #2
 800b864:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800b868:	e051      	b.n	800b90e <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800b86a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b86c:	2b7f      	cmp	r3, #127	; 0x7f
 800b86e:	d914      	bls.n	800b89a <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800b870:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b872:	2100      	movs	r1, #0
 800b874:	4618      	mov	r0, r3
 800b876:	f001 f879 	bl	800c96c <ff_convert>
 800b87a:	4603      	mov	r3, r0
 800b87c:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800b87e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b880:	2b00      	cmp	r3, #0
 800b882:	d004      	beq.n	800b88e <create_name+0x246>
 800b884:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b886:	3b80      	subs	r3, #128	; 0x80
 800b888:	4a23      	ldr	r2, [pc, #140]	; (800b918 <create_name+0x2d0>)
 800b88a:	5cd3      	ldrb	r3, [r2, r3]
 800b88c:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800b88e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b892:	f043 0302 	orr.w	r3, r3, #2
 800b896:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800b89a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	d007      	beq.n	800b8b0 <create_name+0x268>
 800b8a0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b8a2:	4619      	mov	r1, r3
 800b8a4:	481d      	ldr	r0, [pc, #116]	; (800b91c <create_name+0x2d4>)
 800b8a6:	f7fe fc80 	bl	800a1aa <chk_chr>
 800b8aa:	4603      	mov	r3, r0
 800b8ac:	2b00      	cmp	r3, #0
 800b8ae:	d008      	beq.n	800b8c2 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800b8b0:	235f      	movs	r3, #95	; 0x5f
 800b8b2:	84bb      	strh	r3, [r7, #36]	; 0x24
 800b8b4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b8b8:	f043 0303 	orr.w	r3, r3, #3
 800b8bc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800b8c0:	e01b      	b.n	800b8fa <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800b8c2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b8c4:	2b40      	cmp	r3, #64	; 0x40
 800b8c6:	d909      	bls.n	800b8dc <create_name+0x294>
 800b8c8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b8ca:	2b5a      	cmp	r3, #90	; 0x5a
 800b8cc:	d806      	bhi.n	800b8dc <create_name+0x294>
					b |= 2;
 800b8ce:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b8d2:	f043 0302 	orr.w	r3, r3, #2
 800b8d6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800b8da:	e00e      	b.n	800b8fa <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800b8dc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b8de:	2b60      	cmp	r3, #96	; 0x60
 800b8e0:	d90b      	bls.n	800b8fa <create_name+0x2b2>
 800b8e2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b8e4:	2b7a      	cmp	r3, #122	; 0x7a
 800b8e6:	d808      	bhi.n	800b8fa <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800b8e8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b8ec:	f043 0301 	orr.w	r3, r3, #1
 800b8f0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800b8f4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b8f6:	3b20      	subs	r3, #32
 800b8f8:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800b8fa:	6a3b      	ldr	r3, [r7, #32]
 800b8fc:	1c5a      	adds	r2, r3, #1
 800b8fe:	623a      	str	r2, [r7, #32]
 800b900:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800b902:	b2d1      	uxtb	r1, r2
 800b904:	687a      	ldr	r2, [r7, #4]
 800b906:	4413      	add	r3, r2
 800b908:	460a      	mov	r2, r1
 800b90a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 800b90e:	e763      	b.n	800b7d8 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 800b910:	bf00      	nop
 800b912:	e006      	b.n	800b922 <create_name+0x2da>
 800b914:	0800f8e4 	.word	0x0800f8e4
 800b918:	0800f960 	.word	0x0800f960
 800b91c:	0800f8f0 	.word	0x0800f8f0
			if (si > di) break;			/* No extension */
 800b920:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800b928:	2be5      	cmp	r3, #229	; 0xe5
 800b92a:	d103      	bne.n	800b934 <create_name+0x2ec>
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	2205      	movs	r2, #5
 800b930:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 800b934:	69fb      	ldr	r3, [r7, #28]
 800b936:	2b08      	cmp	r3, #8
 800b938:	d104      	bne.n	800b944 <create_name+0x2fc>
 800b93a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b93e:	009b      	lsls	r3, r3, #2
 800b940:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800b944:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b948:	f003 030c 	and.w	r3, r3, #12
 800b94c:	2b0c      	cmp	r3, #12
 800b94e:	d005      	beq.n	800b95c <create_name+0x314>
 800b950:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b954:	f003 0303 	and.w	r3, r3, #3
 800b958:	2b03      	cmp	r3, #3
 800b95a:	d105      	bne.n	800b968 <create_name+0x320>
 800b95c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b960:	f043 0302 	orr.w	r3, r3, #2
 800b964:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800b968:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b96c:	f003 0302 	and.w	r3, r3, #2
 800b970:	2b00      	cmp	r3, #0
 800b972:	d117      	bne.n	800b9a4 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800b974:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b978:	f003 0303 	and.w	r3, r3, #3
 800b97c:	2b01      	cmp	r3, #1
 800b97e:	d105      	bne.n	800b98c <create_name+0x344>
 800b980:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b984:	f043 0310 	orr.w	r3, r3, #16
 800b988:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800b98c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b990:	f003 030c 	and.w	r3, r3, #12
 800b994:	2b04      	cmp	r3, #4
 800b996:	d105      	bne.n	800b9a4 <create_name+0x35c>
 800b998:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b99c:	f043 0308 	orr.w	r3, r3, #8
 800b9a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800b9aa:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 800b9ae:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800b9b0:	4618      	mov	r0, r3
 800b9b2:	3728      	adds	r7, #40	; 0x28
 800b9b4:	46bd      	mov	sp, r7
 800b9b6:	bd80      	pop	{r7, pc}

0800b9b8 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800b9b8:	b580      	push	{r7, lr}
 800b9ba:	b086      	sub	sp, #24
 800b9bc:	af00      	add	r7, sp, #0
 800b9be:	6078      	str	r0, [r7, #4]
 800b9c0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800b9c6:	693b      	ldr	r3, [r7, #16]
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800b9cc:	e002      	b.n	800b9d4 <follow_path+0x1c>
 800b9ce:	683b      	ldr	r3, [r7, #0]
 800b9d0:	3301      	adds	r3, #1
 800b9d2:	603b      	str	r3, [r7, #0]
 800b9d4:	683b      	ldr	r3, [r7, #0]
 800b9d6:	781b      	ldrb	r3, [r3, #0]
 800b9d8:	2b2f      	cmp	r3, #47	; 0x2f
 800b9da:	d0f8      	beq.n	800b9ce <follow_path+0x16>
 800b9dc:	683b      	ldr	r3, [r7, #0]
 800b9de:	781b      	ldrb	r3, [r3, #0]
 800b9e0:	2b5c      	cmp	r3, #92	; 0x5c
 800b9e2:	d0f4      	beq.n	800b9ce <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800b9e4:	693b      	ldr	r3, [r7, #16]
 800b9e6:	2200      	movs	r2, #0
 800b9e8:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800b9ea:	683b      	ldr	r3, [r7, #0]
 800b9ec:	781b      	ldrb	r3, [r3, #0]
 800b9ee:	2b1f      	cmp	r3, #31
 800b9f0:	d80a      	bhi.n	800ba08 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	2280      	movs	r2, #128	; 0x80
 800b9f6:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800b9fa:	2100      	movs	r1, #0
 800b9fc:	6878      	ldr	r0, [r7, #4]
 800b9fe:	f7ff f91d 	bl	800ac3c <dir_sdi>
 800ba02:	4603      	mov	r3, r0
 800ba04:	75fb      	strb	r3, [r7, #23]
 800ba06:	e043      	b.n	800ba90 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800ba08:	463b      	mov	r3, r7
 800ba0a:	4619      	mov	r1, r3
 800ba0c:	6878      	ldr	r0, [r7, #4]
 800ba0e:	f7ff fe1b 	bl	800b648 <create_name>
 800ba12:	4603      	mov	r3, r0
 800ba14:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800ba16:	7dfb      	ldrb	r3, [r7, #23]
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	d134      	bne.n	800ba86 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800ba1c:	6878      	ldr	r0, [r7, #4]
 800ba1e:	f7ff fc5a 	bl	800b2d6 <dir_find>
 800ba22:	4603      	mov	r3, r0
 800ba24:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800ba2c:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800ba2e:	7dfb      	ldrb	r3, [r7, #23]
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	d00a      	beq.n	800ba4a <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800ba34:	7dfb      	ldrb	r3, [r7, #23]
 800ba36:	2b04      	cmp	r3, #4
 800ba38:	d127      	bne.n	800ba8a <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800ba3a:	7afb      	ldrb	r3, [r7, #11]
 800ba3c:	f003 0304 	and.w	r3, r3, #4
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	d122      	bne.n	800ba8a <follow_path+0xd2>
 800ba44:	2305      	movs	r3, #5
 800ba46:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800ba48:	e01f      	b.n	800ba8a <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800ba4a:	7afb      	ldrb	r3, [r7, #11]
 800ba4c:	f003 0304 	and.w	r3, r3, #4
 800ba50:	2b00      	cmp	r3, #0
 800ba52:	d11c      	bne.n	800ba8e <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800ba54:	693b      	ldr	r3, [r7, #16]
 800ba56:	799b      	ldrb	r3, [r3, #6]
 800ba58:	f003 0310 	and.w	r3, r3, #16
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	d102      	bne.n	800ba66 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800ba60:	2305      	movs	r3, #5
 800ba62:	75fb      	strb	r3, [r7, #23]
 800ba64:	e014      	b.n	800ba90 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800ba66:	68fb      	ldr	r3, [r7, #12]
 800ba68:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	695b      	ldr	r3, [r3, #20]
 800ba70:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ba74:	4413      	add	r3, r2
 800ba76:	4619      	mov	r1, r3
 800ba78:	68f8      	ldr	r0, [r7, #12]
 800ba7a:	f7ff fa66 	bl	800af4a <ld_clust>
 800ba7e:	4602      	mov	r2, r0
 800ba80:	693b      	ldr	r3, [r7, #16]
 800ba82:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800ba84:	e7c0      	b.n	800ba08 <follow_path+0x50>
			if (res != FR_OK) break;
 800ba86:	bf00      	nop
 800ba88:	e002      	b.n	800ba90 <follow_path+0xd8>
				break;
 800ba8a:	bf00      	nop
 800ba8c:	e000      	b.n	800ba90 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800ba8e:	bf00      	nop
			}
		}
	}

	return res;
 800ba90:	7dfb      	ldrb	r3, [r7, #23]
}
 800ba92:	4618      	mov	r0, r3
 800ba94:	3718      	adds	r7, #24
 800ba96:	46bd      	mov	sp, r7
 800ba98:	bd80      	pop	{r7, pc}

0800ba9a <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800ba9a:	b480      	push	{r7}
 800ba9c:	b087      	sub	sp, #28
 800ba9e:	af00      	add	r7, sp, #0
 800baa0:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800baa2:	f04f 33ff 	mov.w	r3, #4294967295
 800baa6:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	681b      	ldr	r3, [r3, #0]
 800baac:	2b00      	cmp	r3, #0
 800baae:	d031      	beq.n	800bb14 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	617b      	str	r3, [r7, #20]
 800bab6:	e002      	b.n	800babe <get_ldnumber+0x24>
 800bab8:	697b      	ldr	r3, [r7, #20]
 800baba:	3301      	adds	r3, #1
 800babc:	617b      	str	r3, [r7, #20]
 800babe:	697b      	ldr	r3, [r7, #20]
 800bac0:	781b      	ldrb	r3, [r3, #0]
 800bac2:	2b1f      	cmp	r3, #31
 800bac4:	d903      	bls.n	800bace <get_ldnumber+0x34>
 800bac6:	697b      	ldr	r3, [r7, #20]
 800bac8:	781b      	ldrb	r3, [r3, #0]
 800baca:	2b3a      	cmp	r3, #58	; 0x3a
 800bacc:	d1f4      	bne.n	800bab8 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800bace:	697b      	ldr	r3, [r7, #20]
 800bad0:	781b      	ldrb	r3, [r3, #0]
 800bad2:	2b3a      	cmp	r3, #58	; 0x3a
 800bad4:	d11c      	bne.n	800bb10 <get_ldnumber+0x76>
			tp = *path;
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	1c5a      	adds	r2, r3, #1
 800bae0:	60fa      	str	r2, [r7, #12]
 800bae2:	781b      	ldrb	r3, [r3, #0]
 800bae4:	3b30      	subs	r3, #48	; 0x30
 800bae6:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800bae8:	68bb      	ldr	r3, [r7, #8]
 800baea:	2b09      	cmp	r3, #9
 800baec:	d80e      	bhi.n	800bb0c <get_ldnumber+0x72>
 800baee:	68fa      	ldr	r2, [r7, #12]
 800baf0:	697b      	ldr	r3, [r7, #20]
 800baf2:	429a      	cmp	r2, r3
 800baf4:	d10a      	bne.n	800bb0c <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800baf6:	68bb      	ldr	r3, [r7, #8]
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	d107      	bne.n	800bb0c <get_ldnumber+0x72>
					vol = (int)i;
 800bafc:	68bb      	ldr	r3, [r7, #8]
 800bafe:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800bb00:	697b      	ldr	r3, [r7, #20]
 800bb02:	3301      	adds	r3, #1
 800bb04:	617b      	str	r3, [r7, #20]
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	697a      	ldr	r2, [r7, #20]
 800bb0a:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800bb0c:	693b      	ldr	r3, [r7, #16]
 800bb0e:	e002      	b.n	800bb16 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800bb10:	2300      	movs	r3, #0
 800bb12:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800bb14:	693b      	ldr	r3, [r7, #16]
}
 800bb16:	4618      	mov	r0, r3
 800bb18:	371c      	adds	r7, #28
 800bb1a:	46bd      	mov	sp, r7
 800bb1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb20:	4770      	bx	lr
	...

0800bb24 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800bb24:	b580      	push	{r7, lr}
 800bb26:	b082      	sub	sp, #8
 800bb28:	af00      	add	r7, sp, #0
 800bb2a:	6078      	str	r0, [r7, #4]
 800bb2c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	2200      	movs	r2, #0
 800bb32:	70da      	strb	r2, [r3, #3]
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	f04f 32ff 	mov.w	r2, #4294967295
 800bb3a:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800bb3c:	6839      	ldr	r1, [r7, #0]
 800bb3e:	6878      	ldr	r0, [r7, #4]
 800bb40:	f7fe fcfe 	bl	800a540 <move_window>
 800bb44:	4603      	mov	r3, r0
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	d001      	beq.n	800bb4e <check_fs+0x2a>
 800bb4a:	2304      	movs	r3, #4
 800bb4c:	e038      	b.n	800bbc0 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	3334      	adds	r3, #52	; 0x34
 800bb52:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800bb56:	4618      	mov	r0, r3
 800bb58:	f7fe fa42 	bl	8009fe0 <ld_word>
 800bb5c:	4603      	mov	r3, r0
 800bb5e:	461a      	mov	r2, r3
 800bb60:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800bb64:	429a      	cmp	r2, r3
 800bb66:	d001      	beq.n	800bb6c <check_fs+0x48>
 800bb68:	2303      	movs	r3, #3
 800bb6a:	e029      	b.n	800bbc0 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800bb72:	2be9      	cmp	r3, #233	; 0xe9
 800bb74:	d009      	beq.n	800bb8a <check_fs+0x66>
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800bb7c:	2beb      	cmp	r3, #235	; 0xeb
 800bb7e:	d11e      	bne.n	800bbbe <check_fs+0x9a>
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800bb86:	2b90      	cmp	r3, #144	; 0x90
 800bb88:	d119      	bne.n	800bbbe <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	3334      	adds	r3, #52	; 0x34
 800bb8e:	3336      	adds	r3, #54	; 0x36
 800bb90:	4618      	mov	r0, r3
 800bb92:	f7fe fa3d 	bl	800a010 <ld_dword>
 800bb96:	4603      	mov	r3, r0
 800bb98:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800bb9c:	4a0a      	ldr	r2, [pc, #40]	; (800bbc8 <check_fs+0xa4>)
 800bb9e:	4293      	cmp	r3, r2
 800bba0:	d101      	bne.n	800bba6 <check_fs+0x82>
 800bba2:	2300      	movs	r3, #0
 800bba4:	e00c      	b.n	800bbc0 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	3334      	adds	r3, #52	; 0x34
 800bbaa:	3352      	adds	r3, #82	; 0x52
 800bbac:	4618      	mov	r0, r3
 800bbae:	f7fe fa2f 	bl	800a010 <ld_dword>
 800bbb2:	4603      	mov	r3, r0
 800bbb4:	4a05      	ldr	r2, [pc, #20]	; (800bbcc <check_fs+0xa8>)
 800bbb6:	4293      	cmp	r3, r2
 800bbb8:	d101      	bne.n	800bbbe <check_fs+0x9a>
 800bbba:	2300      	movs	r3, #0
 800bbbc:	e000      	b.n	800bbc0 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800bbbe:	2302      	movs	r3, #2
}
 800bbc0:	4618      	mov	r0, r3
 800bbc2:	3708      	adds	r7, #8
 800bbc4:	46bd      	mov	sp, r7
 800bbc6:	bd80      	pop	{r7, pc}
 800bbc8:	00544146 	.word	0x00544146
 800bbcc:	33544146 	.word	0x33544146

0800bbd0 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800bbd0:	b580      	push	{r7, lr}
 800bbd2:	b096      	sub	sp, #88	; 0x58
 800bbd4:	af00      	add	r7, sp, #0
 800bbd6:	60f8      	str	r0, [r7, #12]
 800bbd8:	60b9      	str	r1, [r7, #8]
 800bbda:	4613      	mov	r3, r2
 800bbdc:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800bbde:	68bb      	ldr	r3, [r7, #8]
 800bbe0:	2200      	movs	r2, #0
 800bbe2:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800bbe4:	68f8      	ldr	r0, [r7, #12]
 800bbe6:	f7ff ff58 	bl	800ba9a <get_ldnumber>
 800bbea:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800bbec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	da01      	bge.n	800bbf6 <find_volume+0x26>
 800bbf2:	230b      	movs	r3, #11
 800bbf4:	e230      	b.n	800c058 <find_volume+0x488>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800bbf6:	4aa1      	ldr	r2, [pc, #644]	; (800be7c <find_volume+0x2ac>)
 800bbf8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bbfa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bbfe:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800bc00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc02:	2b00      	cmp	r3, #0
 800bc04:	d101      	bne.n	800bc0a <find_volume+0x3a>
 800bc06:	230c      	movs	r3, #12
 800bc08:	e226      	b.n	800c058 <find_volume+0x488>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800bc0a:	68bb      	ldr	r3, [r7, #8]
 800bc0c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800bc0e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800bc10:	79fb      	ldrb	r3, [r7, #7]
 800bc12:	f023 0301 	bic.w	r3, r3, #1
 800bc16:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800bc18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc1a:	781b      	ldrb	r3, [r3, #0]
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	d01a      	beq.n	800bc56 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800bc20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc22:	785b      	ldrb	r3, [r3, #1]
 800bc24:	4618      	mov	r0, r3
 800bc26:	f7fe f93d 	bl	8009ea4 <disk_status>
 800bc2a:	4603      	mov	r3, r0
 800bc2c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800bc30:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800bc34:	f003 0301 	and.w	r3, r3, #1
 800bc38:	2b00      	cmp	r3, #0
 800bc3a:	d10c      	bne.n	800bc56 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800bc3c:	79fb      	ldrb	r3, [r7, #7]
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d007      	beq.n	800bc52 <find_volume+0x82>
 800bc42:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800bc46:	f003 0304 	and.w	r3, r3, #4
 800bc4a:	2b00      	cmp	r3, #0
 800bc4c:	d001      	beq.n	800bc52 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800bc4e:	230a      	movs	r3, #10
 800bc50:	e202      	b.n	800c058 <find_volume+0x488>
			}
			return FR_OK;				/* The file system object is valid */
 800bc52:	2300      	movs	r3, #0
 800bc54:	e200      	b.n	800c058 <find_volume+0x488>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800bc56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc58:	2200      	movs	r2, #0
 800bc5a:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800bc5c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bc5e:	b2da      	uxtb	r2, r3
 800bc60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc62:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800bc64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc66:	785b      	ldrb	r3, [r3, #1]
 800bc68:	4618      	mov	r0, r3
 800bc6a:	f7fe f935 	bl	8009ed8 <disk_initialize>
 800bc6e:	4603      	mov	r3, r0
 800bc70:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800bc74:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800bc78:	f003 0301 	and.w	r3, r3, #1
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d001      	beq.n	800bc84 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800bc80:	2303      	movs	r3, #3
 800bc82:	e1e9      	b.n	800c058 <find_volume+0x488>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800bc84:	79fb      	ldrb	r3, [r7, #7]
 800bc86:	2b00      	cmp	r3, #0
 800bc88:	d007      	beq.n	800bc9a <find_volume+0xca>
 800bc8a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800bc8e:	f003 0304 	and.w	r3, r3, #4
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	d001      	beq.n	800bc9a <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800bc96:	230a      	movs	r3, #10
 800bc98:	e1de      	b.n	800c058 <find_volume+0x488>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800bc9a:	2300      	movs	r3, #0
 800bc9c:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800bc9e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800bca0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800bca2:	f7ff ff3f 	bl	800bb24 <check_fs>
 800bca6:	4603      	mov	r3, r0
 800bca8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800bcac:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800bcb0:	2b02      	cmp	r3, #2
 800bcb2:	d149      	bne.n	800bd48 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800bcb4:	2300      	movs	r3, #0
 800bcb6:	643b      	str	r3, [r7, #64]	; 0x40
 800bcb8:	e01e      	b.n	800bcf8 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800bcba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bcbc:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800bcc0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bcc2:	011b      	lsls	r3, r3, #4
 800bcc4:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800bcc8:	4413      	add	r3, r2
 800bcca:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800bccc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcce:	3304      	adds	r3, #4
 800bcd0:	781b      	ldrb	r3, [r3, #0]
 800bcd2:	2b00      	cmp	r3, #0
 800bcd4:	d006      	beq.n	800bce4 <find_volume+0x114>
 800bcd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bcd8:	3308      	adds	r3, #8
 800bcda:	4618      	mov	r0, r3
 800bcdc:	f7fe f998 	bl	800a010 <ld_dword>
 800bce0:	4602      	mov	r2, r0
 800bce2:	e000      	b.n	800bce6 <find_volume+0x116>
 800bce4:	2200      	movs	r2, #0
 800bce6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bce8:	009b      	lsls	r3, r3, #2
 800bcea:	3358      	adds	r3, #88	; 0x58
 800bcec:	443b      	add	r3, r7
 800bcee:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800bcf2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bcf4:	3301      	adds	r3, #1
 800bcf6:	643b      	str	r3, [r7, #64]	; 0x40
 800bcf8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bcfa:	2b03      	cmp	r3, #3
 800bcfc:	d9dd      	bls.n	800bcba <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800bcfe:	2300      	movs	r3, #0
 800bd00:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800bd02:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	d002      	beq.n	800bd0e <find_volume+0x13e>
 800bd08:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bd0a:	3b01      	subs	r3, #1
 800bd0c:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800bd0e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bd10:	009b      	lsls	r3, r3, #2
 800bd12:	3358      	adds	r3, #88	; 0x58
 800bd14:	443b      	add	r3, r7
 800bd16:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800bd1a:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800bd1c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bd1e:	2b00      	cmp	r3, #0
 800bd20:	d005      	beq.n	800bd2e <find_volume+0x15e>
 800bd22:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800bd24:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800bd26:	f7ff fefd 	bl	800bb24 <check_fs>
 800bd2a:	4603      	mov	r3, r0
 800bd2c:	e000      	b.n	800bd30 <find_volume+0x160>
 800bd2e:	2303      	movs	r3, #3
 800bd30:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800bd34:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800bd38:	2b01      	cmp	r3, #1
 800bd3a:	d905      	bls.n	800bd48 <find_volume+0x178>
 800bd3c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bd3e:	3301      	adds	r3, #1
 800bd40:	643b      	str	r3, [r7, #64]	; 0x40
 800bd42:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bd44:	2b03      	cmp	r3, #3
 800bd46:	d9e2      	bls.n	800bd0e <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800bd48:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800bd4c:	2b04      	cmp	r3, #4
 800bd4e:	d101      	bne.n	800bd54 <find_volume+0x184>
 800bd50:	2301      	movs	r3, #1
 800bd52:	e181      	b.n	800c058 <find_volume+0x488>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800bd54:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800bd58:	2b01      	cmp	r3, #1
 800bd5a:	d901      	bls.n	800bd60 <find_volume+0x190>
 800bd5c:	230d      	movs	r3, #13
 800bd5e:	e17b      	b.n	800c058 <find_volume+0x488>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800bd60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bd62:	3334      	adds	r3, #52	; 0x34
 800bd64:	330b      	adds	r3, #11
 800bd66:	4618      	mov	r0, r3
 800bd68:	f7fe f93a 	bl	8009fe0 <ld_word>
 800bd6c:	4603      	mov	r3, r0
 800bd6e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bd72:	d001      	beq.n	800bd78 <find_volume+0x1a8>
 800bd74:	230d      	movs	r3, #13
 800bd76:	e16f      	b.n	800c058 <find_volume+0x488>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800bd78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bd7a:	3334      	adds	r3, #52	; 0x34
 800bd7c:	3316      	adds	r3, #22
 800bd7e:	4618      	mov	r0, r3
 800bd80:	f7fe f92e 	bl	8009fe0 <ld_word>
 800bd84:	4603      	mov	r3, r0
 800bd86:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800bd88:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d106      	bne.n	800bd9c <find_volume+0x1cc>
 800bd8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bd90:	3334      	adds	r3, #52	; 0x34
 800bd92:	3324      	adds	r3, #36	; 0x24
 800bd94:	4618      	mov	r0, r3
 800bd96:	f7fe f93b 	bl	800a010 <ld_dword>
 800bd9a:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800bd9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bd9e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800bda0:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800bda2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bda4:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800bda8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bdaa:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800bdac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bdae:	789b      	ldrb	r3, [r3, #2]
 800bdb0:	2b01      	cmp	r3, #1
 800bdb2:	d005      	beq.n	800bdc0 <find_volume+0x1f0>
 800bdb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bdb6:	789b      	ldrb	r3, [r3, #2]
 800bdb8:	2b02      	cmp	r3, #2
 800bdba:	d001      	beq.n	800bdc0 <find_volume+0x1f0>
 800bdbc:	230d      	movs	r3, #13
 800bdbe:	e14b      	b.n	800c058 <find_volume+0x488>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800bdc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bdc2:	789b      	ldrb	r3, [r3, #2]
 800bdc4:	461a      	mov	r2, r3
 800bdc6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bdc8:	fb02 f303 	mul.w	r3, r2, r3
 800bdcc:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800bdce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bdd0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800bdd4:	b29a      	uxth	r2, r3
 800bdd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bdd8:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800bdda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bddc:	895b      	ldrh	r3, [r3, #10]
 800bdde:	2b00      	cmp	r3, #0
 800bde0:	d008      	beq.n	800bdf4 <find_volume+0x224>
 800bde2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bde4:	895b      	ldrh	r3, [r3, #10]
 800bde6:	461a      	mov	r2, r3
 800bde8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bdea:	895b      	ldrh	r3, [r3, #10]
 800bdec:	3b01      	subs	r3, #1
 800bdee:	4013      	ands	r3, r2
 800bdf0:	2b00      	cmp	r3, #0
 800bdf2:	d001      	beq.n	800bdf8 <find_volume+0x228>
 800bdf4:	230d      	movs	r3, #13
 800bdf6:	e12f      	b.n	800c058 <find_volume+0x488>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800bdf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bdfa:	3334      	adds	r3, #52	; 0x34
 800bdfc:	3311      	adds	r3, #17
 800bdfe:	4618      	mov	r0, r3
 800be00:	f7fe f8ee 	bl	8009fe0 <ld_word>
 800be04:	4603      	mov	r3, r0
 800be06:	461a      	mov	r2, r3
 800be08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be0a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800be0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be0e:	891b      	ldrh	r3, [r3, #8]
 800be10:	f003 030f 	and.w	r3, r3, #15
 800be14:	b29b      	uxth	r3, r3
 800be16:	2b00      	cmp	r3, #0
 800be18:	d001      	beq.n	800be1e <find_volume+0x24e>
 800be1a:	230d      	movs	r3, #13
 800be1c:	e11c      	b.n	800c058 <find_volume+0x488>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800be1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be20:	3334      	adds	r3, #52	; 0x34
 800be22:	3313      	adds	r3, #19
 800be24:	4618      	mov	r0, r3
 800be26:	f7fe f8db 	bl	8009fe0 <ld_word>
 800be2a:	4603      	mov	r3, r0
 800be2c:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800be2e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800be30:	2b00      	cmp	r3, #0
 800be32:	d106      	bne.n	800be42 <find_volume+0x272>
 800be34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be36:	3334      	adds	r3, #52	; 0x34
 800be38:	3320      	adds	r3, #32
 800be3a:	4618      	mov	r0, r3
 800be3c:	f7fe f8e8 	bl	800a010 <ld_dword>
 800be40:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800be42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be44:	3334      	adds	r3, #52	; 0x34
 800be46:	330e      	adds	r3, #14
 800be48:	4618      	mov	r0, r3
 800be4a:	f7fe f8c9 	bl	8009fe0 <ld_word>
 800be4e:	4603      	mov	r3, r0
 800be50:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800be52:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800be54:	2b00      	cmp	r3, #0
 800be56:	d101      	bne.n	800be5c <find_volume+0x28c>
 800be58:	230d      	movs	r3, #13
 800be5a:	e0fd      	b.n	800c058 <find_volume+0x488>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800be5c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800be5e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800be60:	4413      	add	r3, r2
 800be62:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800be64:	8912      	ldrh	r2, [r2, #8]
 800be66:	0912      	lsrs	r2, r2, #4
 800be68:	b292      	uxth	r2, r2
 800be6a:	4413      	add	r3, r2
 800be6c:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800be6e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800be70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be72:	429a      	cmp	r2, r3
 800be74:	d204      	bcs.n	800be80 <find_volume+0x2b0>
 800be76:	230d      	movs	r3, #13
 800be78:	e0ee      	b.n	800c058 <find_volume+0x488>
 800be7a:	bf00      	nop
 800be7c:	20000bbc 	.word	0x20000bbc
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800be80:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800be82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be84:	1ad3      	subs	r3, r2, r3
 800be86:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800be88:	8952      	ldrh	r2, [r2, #10]
 800be8a:	fbb3 f3f2 	udiv	r3, r3, r2
 800be8e:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800be90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be92:	2b00      	cmp	r3, #0
 800be94:	d101      	bne.n	800be9a <find_volume+0x2ca>
 800be96:	230d      	movs	r3, #13
 800be98:	e0de      	b.n	800c058 <find_volume+0x488>
		fmt = FS_FAT32;
 800be9a:	2303      	movs	r3, #3
 800be9c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800bea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bea2:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800bea6:	4293      	cmp	r3, r2
 800bea8:	d802      	bhi.n	800beb0 <find_volume+0x2e0>
 800beaa:	2302      	movs	r3, #2
 800beac:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800beb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800beb2:	f640 72f5 	movw	r2, #4085	; 0xff5
 800beb6:	4293      	cmp	r3, r2
 800beb8:	d802      	bhi.n	800bec0 <find_volume+0x2f0>
 800beba:	2301      	movs	r3, #1
 800bebc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800bec0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bec2:	1c9a      	adds	r2, r3, #2
 800bec4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bec6:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800bec8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800beca:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800becc:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800bece:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800bed0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bed2:	441a      	add	r2, r3
 800bed4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bed6:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800bed8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800beda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bedc:	441a      	add	r2, r3
 800bede:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bee0:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 800bee2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800bee6:	2b03      	cmp	r3, #3
 800bee8:	d11e      	bne.n	800bf28 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800beea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800beec:	3334      	adds	r3, #52	; 0x34
 800beee:	332a      	adds	r3, #42	; 0x2a
 800bef0:	4618      	mov	r0, r3
 800bef2:	f7fe f875 	bl	8009fe0 <ld_word>
 800bef6:	4603      	mov	r3, r0
 800bef8:	2b00      	cmp	r3, #0
 800befa:	d001      	beq.n	800bf00 <find_volume+0x330>
 800befc:	230d      	movs	r3, #13
 800befe:	e0ab      	b.n	800c058 <find_volume+0x488>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800bf00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf02:	891b      	ldrh	r3, [r3, #8]
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	d001      	beq.n	800bf0c <find_volume+0x33c>
 800bf08:	230d      	movs	r3, #13
 800bf0a:	e0a5      	b.n	800c058 <find_volume+0x488>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800bf0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf0e:	3334      	adds	r3, #52	; 0x34
 800bf10:	332c      	adds	r3, #44	; 0x2c
 800bf12:	4618      	mov	r0, r3
 800bf14:	f7fe f87c 	bl	800a010 <ld_dword>
 800bf18:	4602      	mov	r2, r0
 800bf1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf1c:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800bf1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf20:	699b      	ldr	r3, [r3, #24]
 800bf22:	009b      	lsls	r3, r3, #2
 800bf24:	647b      	str	r3, [r7, #68]	; 0x44
 800bf26:	e01f      	b.n	800bf68 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800bf28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf2a:	891b      	ldrh	r3, [r3, #8]
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	d101      	bne.n	800bf34 <find_volume+0x364>
 800bf30:	230d      	movs	r3, #13
 800bf32:	e091      	b.n	800c058 <find_volume+0x488>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800bf34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf36:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800bf38:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bf3a:	441a      	add	r2, r3
 800bf3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf3e:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800bf40:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800bf44:	2b02      	cmp	r3, #2
 800bf46:	d103      	bne.n	800bf50 <find_volume+0x380>
 800bf48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf4a:	699b      	ldr	r3, [r3, #24]
 800bf4c:	005b      	lsls	r3, r3, #1
 800bf4e:	e00a      	b.n	800bf66 <find_volume+0x396>
 800bf50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf52:	699a      	ldr	r2, [r3, #24]
 800bf54:	4613      	mov	r3, r2
 800bf56:	005b      	lsls	r3, r3, #1
 800bf58:	4413      	add	r3, r2
 800bf5a:	085a      	lsrs	r2, r3, #1
 800bf5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf5e:	699b      	ldr	r3, [r3, #24]
 800bf60:	f003 0301 	and.w	r3, r3, #1
 800bf64:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800bf66:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800bf68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf6a:	69da      	ldr	r2, [r3, #28]
 800bf6c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bf6e:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800bf72:	0a5b      	lsrs	r3, r3, #9
 800bf74:	429a      	cmp	r2, r3
 800bf76:	d201      	bcs.n	800bf7c <find_volume+0x3ac>
 800bf78:	230d      	movs	r3, #13
 800bf7a:	e06d      	b.n	800c058 <find_volume+0x488>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800bf7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf7e:	f04f 32ff 	mov.w	r2, #4294967295
 800bf82:	615a      	str	r2, [r3, #20]
 800bf84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf86:	695a      	ldr	r2, [r3, #20]
 800bf88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf8a:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800bf8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf8e:	2280      	movs	r2, #128	; 0x80
 800bf90:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800bf92:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800bf96:	2b03      	cmp	r3, #3
 800bf98:	d149      	bne.n	800c02e <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800bf9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf9c:	3334      	adds	r3, #52	; 0x34
 800bf9e:	3330      	adds	r3, #48	; 0x30
 800bfa0:	4618      	mov	r0, r3
 800bfa2:	f7fe f81d 	bl	8009fe0 <ld_word>
 800bfa6:	4603      	mov	r3, r0
 800bfa8:	2b01      	cmp	r3, #1
 800bfaa:	d140      	bne.n	800c02e <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800bfac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bfae:	3301      	adds	r3, #1
 800bfb0:	4619      	mov	r1, r3
 800bfb2:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800bfb4:	f7fe fac4 	bl	800a540 <move_window>
 800bfb8:	4603      	mov	r3, r0
 800bfba:	2b00      	cmp	r3, #0
 800bfbc:	d137      	bne.n	800c02e <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800bfbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bfc0:	2200      	movs	r2, #0
 800bfc2:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800bfc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bfc6:	3334      	adds	r3, #52	; 0x34
 800bfc8:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800bfcc:	4618      	mov	r0, r3
 800bfce:	f7fe f807 	bl	8009fe0 <ld_word>
 800bfd2:	4603      	mov	r3, r0
 800bfd4:	461a      	mov	r2, r3
 800bfd6:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800bfda:	429a      	cmp	r2, r3
 800bfdc:	d127      	bne.n	800c02e <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800bfde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bfe0:	3334      	adds	r3, #52	; 0x34
 800bfe2:	4618      	mov	r0, r3
 800bfe4:	f7fe f814 	bl	800a010 <ld_dword>
 800bfe8:	4603      	mov	r3, r0
 800bfea:	4a1d      	ldr	r2, [pc, #116]	; (800c060 <find_volume+0x490>)
 800bfec:	4293      	cmp	r3, r2
 800bfee:	d11e      	bne.n	800c02e <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800bff0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bff2:	3334      	adds	r3, #52	; 0x34
 800bff4:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800bff8:	4618      	mov	r0, r3
 800bffa:	f7fe f809 	bl	800a010 <ld_dword>
 800bffe:	4603      	mov	r3, r0
 800c000:	4a18      	ldr	r2, [pc, #96]	; (800c064 <find_volume+0x494>)
 800c002:	4293      	cmp	r3, r2
 800c004:	d113      	bne.n	800c02e <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800c006:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c008:	3334      	adds	r3, #52	; 0x34
 800c00a:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800c00e:	4618      	mov	r0, r3
 800c010:	f7fd fffe 	bl	800a010 <ld_dword>
 800c014:	4602      	mov	r2, r0
 800c016:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c018:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800c01a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c01c:	3334      	adds	r3, #52	; 0x34
 800c01e:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800c022:	4618      	mov	r0, r3
 800c024:	f7fd fff4 	bl	800a010 <ld_dword>
 800c028:	4602      	mov	r2, r0
 800c02a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c02c:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800c02e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c030:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800c034:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800c036:	4b0c      	ldr	r3, [pc, #48]	; (800c068 <find_volume+0x498>)
 800c038:	881b      	ldrh	r3, [r3, #0]
 800c03a:	3301      	adds	r3, #1
 800c03c:	b29a      	uxth	r2, r3
 800c03e:	4b0a      	ldr	r3, [pc, #40]	; (800c068 <find_volume+0x498>)
 800c040:	801a      	strh	r2, [r3, #0]
 800c042:	4b09      	ldr	r3, [pc, #36]	; (800c068 <find_volume+0x498>)
 800c044:	881a      	ldrh	r2, [r3, #0]
 800c046:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c048:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 800c04a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c04c:	4a07      	ldr	r2, [pc, #28]	; (800c06c <find_volume+0x49c>)
 800c04e:	60da      	str	r2, [r3, #12]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800c050:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800c052:	f7fe fa0d 	bl	800a470 <clear_lock>
#endif
	return FR_OK;
 800c056:	2300      	movs	r3, #0
}
 800c058:	4618      	mov	r0, r3
 800c05a:	3758      	adds	r7, #88	; 0x58
 800c05c:	46bd      	mov	sp, r7
 800c05e:	bd80      	pop	{r7, pc}
 800c060:	41615252 	.word	0x41615252
 800c064:	61417272 	.word	0x61417272
 800c068:	20000bc0 	.word	0x20000bc0
 800c06c:	20000be4 	.word	0x20000be4

0800c070 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800c070:	b580      	push	{r7, lr}
 800c072:	b084      	sub	sp, #16
 800c074:	af00      	add	r7, sp, #0
 800c076:	6078      	str	r0, [r7, #4]
 800c078:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800c07a:	2309      	movs	r3, #9
 800c07c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	2b00      	cmp	r3, #0
 800c082:	d01c      	beq.n	800c0be <validate+0x4e>
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	681b      	ldr	r3, [r3, #0]
 800c088:	2b00      	cmp	r3, #0
 800c08a:	d018      	beq.n	800c0be <validate+0x4e>
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	681b      	ldr	r3, [r3, #0]
 800c090:	781b      	ldrb	r3, [r3, #0]
 800c092:	2b00      	cmp	r3, #0
 800c094:	d013      	beq.n	800c0be <validate+0x4e>
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	889a      	ldrh	r2, [r3, #4]
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	681b      	ldr	r3, [r3, #0]
 800c09e:	88db      	ldrh	r3, [r3, #6]
 800c0a0:	429a      	cmp	r2, r3
 800c0a2:	d10c      	bne.n	800c0be <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	785b      	ldrb	r3, [r3, #1]
 800c0aa:	4618      	mov	r0, r3
 800c0ac:	f7fd fefa 	bl	8009ea4 <disk_status>
 800c0b0:	4603      	mov	r3, r0
 800c0b2:	f003 0301 	and.w	r3, r3, #1
 800c0b6:	2b00      	cmp	r3, #0
 800c0b8:	d101      	bne.n	800c0be <validate+0x4e>
			res = FR_OK;
 800c0ba:	2300      	movs	r3, #0
 800c0bc:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800c0be:	7bfb      	ldrb	r3, [r7, #15]
 800c0c0:	2b00      	cmp	r3, #0
 800c0c2:	d102      	bne.n	800c0ca <validate+0x5a>
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	681b      	ldr	r3, [r3, #0]
 800c0c8:	e000      	b.n	800c0cc <validate+0x5c>
 800c0ca:	2300      	movs	r3, #0
 800c0cc:	683a      	ldr	r2, [r7, #0]
 800c0ce:	6013      	str	r3, [r2, #0]
	return res;
 800c0d0:	7bfb      	ldrb	r3, [r7, #15]
}
 800c0d2:	4618      	mov	r0, r3
 800c0d4:	3710      	adds	r7, #16
 800c0d6:	46bd      	mov	sp, r7
 800c0d8:	bd80      	pop	{r7, pc}
	...

0800c0dc <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800c0dc:	b580      	push	{r7, lr}
 800c0de:	b088      	sub	sp, #32
 800c0e0:	af00      	add	r7, sp, #0
 800c0e2:	60f8      	str	r0, [r7, #12]
 800c0e4:	60b9      	str	r1, [r7, #8]
 800c0e6:	4613      	mov	r3, r2
 800c0e8:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800c0ea:	68bb      	ldr	r3, [r7, #8]
 800c0ec:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800c0ee:	f107 0310 	add.w	r3, r7, #16
 800c0f2:	4618      	mov	r0, r3
 800c0f4:	f7ff fcd1 	bl	800ba9a <get_ldnumber>
 800c0f8:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800c0fa:	69fb      	ldr	r3, [r7, #28]
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	da01      	bge.n	800c104 <f_mount+0x28>
 800c100:	230b      	movs	r3, #11
 800c102:	e02b      	b.n	800c15c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800c104:	4a17      	ldr	r2, [pc, #92]	; (800c164 <f_mount+0x88>)
 800c106:	69fb      	ldr	r3, [r7, #28]
 800c108:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c10c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800c10e:	69bb      	ldr	r3, [r7, #24]
 800c110:	2b00      	cmp	r3, #0
 800c112:	d005      	beq.n	800c120 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800c114:	69b8      	ldr	r0, [r7, #24]
 800c116:	f7fe f9ab 	bl	800a470 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800c11a:	69bb      	ldr	r3, [r7, #24]
 800c11c:	2200      	movs	r2, #0
 800c11e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800c120:	68fb      	ldr	r3, [r7, #12]
 800c122:	2b00      	cmp	r3, #0
 800c124:	d002      	beq.n	800c12c <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800c126:	68fb      	ldr	r3, [r7, #12]
 800c128:	2200      	movs	r2, #0
 800c12a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800c12c:	68fa      	ldr	r2, [r7, #12]
 800c12e:	490d      	ldr	r1, [pc, #52]	; (800c164 <f_mount+0x88>)
 800c130:	69fb      	ldr	r3, [r7, #28]
 800c132:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800c136:	68fb      	ldr	r3, [r7, #12]
 800c138:	2b00      	cmp	r3, #0
 800c13a:	d002      	beq.n	800c142 <f_mount+0x66>
 800c13c:	79fb      	ldrb	r3, [r7, #7]
 800c13e:	2b01      	cmp	r3, #1
 800c140:	d001      	beq.n	800c146 <f_mount+0x6a>
 800c142:	2300      	movs	r3, #0
 800c144:	e00a      	b.n	800c15c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800c146:	f107 010c 	add.w	r1, r7, #12
 800c14a:	f107 0308 	add.w	r3, r7, #8
 800c14e:	2200      	movs	r2, #0
 800c150:	4618      	mov	r0, r3
 800c152:	f7ff fd3d 	bl	800bbd0 <find_volume>
 800c156:	4603      	mov	r3, r0
 800c158:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800c15a:	7dfb      	ldrb	r3, [r7, #23]
}
 800c15c:	4618      	mov	r0, r3
 800c15e:	3720      	adds	r7, #32
 800c160:	46bd      	mov	sp, r7
 800c162:	bd80      	pop	{r7, pc}
 800c164:	20000bbc 	.word	0x20000bbc

0800c168 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800c168:	b580      	push	{r7, lr}
 800c16a:	b09a      	sub	sp, #104	; 0x68
 800c16c:	af00      	add	r7, sp, #0
 800c16e:	60f8      	str	r0, [r7, #12]
 800c170:	60b9      	str	r1, [r7, #8]
 800c172:	4613      	mov	r3, r2
 800c174:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800c176:	68fb      	ldr	r3, [r7, #12]
 800c178:	2b00      	cmp	r3, #0
 800c17a:	d101      	bne.n	800c180 <f_open+0x18>
 800c17c:	2309      	movs	r3, #9
 800c17e:	e1ad      	b.n	800c4dc <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800c180:	79fb      	ldrb	r3, [r7, #7]
 800c182:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c186:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800c188:	79fa      	ldrb	r2, [r7, #7]
 800c18a:	f107 0114 	add.w	r1, r7, #20
 800c18e:	f107 0308 	add.w	r3, r7, #8
 800c192:	4618      	mov	r0, r3
 800c194:	f7ff fd1c 	bl	800bbd0 <find_volume>
 800c198:	4603      	mov	r3, r0
 800c19a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 800c19e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	f040 8191 	bne.w	800c4ca <f_open+0x362>
		dj.obj.fs = fs;
 800c1a8:	697b      	ldr	r3, [r7, #20]
 800c1aa:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800c1ac:	68ba      	ldr	r2, [r7, #8]
 800c1ae:	f107 0318 	add.w	r3, r7, #24
 800c1b2:	4611      	mov	r1, r2
 800c1b4:	4618      	mov	r0, r3
 800c1b6:	f7ff fbff 	bl	800b9b8 <follow_path>
 800c1ba:	4603      	mov	r3, r0
 800c1bc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800c1c0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	d11a      	bne.n	800c1fe <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800c1c8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800c1cc:	b25b      	sxtb	r3, r3
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	da03      	bge.n	800c1da <f_open+0x72>
				res = FR_INVALID_NAME;
 800c1d2:	2306      	movs	r3, #6
 800c1d4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800c1d8:	e011      	b.n	800c1fe <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800c1da:	79fb      	ldrb	r3, [r7, #7]
 800c1dc:	f023 0301 	bic.w	r3, r3, #1
 800c1e0:	2b00      	cmp	r3, #0
 800c1e2:	bf14      	ite	ne
 800c1e4:	2301      	movne	r3, #1
 800c1e6:	2300      	moveq	r3, #0
 800c1e8:	b2db      	uxtb	r3, r3
 800c1ea:	461a      	mov	r2, r3
 800c1ec:	f107 0318 	add.w	r3, r7, #24
 800c1f0:	4611      	mov	r1, r2
 800c1f2:	4618      	mov	r0, r3
 800c1f4:	f7fd fff4 	bl	800a1e0 <chk_lock>
 800c1f8:	4603      	mov	r3, r0
 800c1fa:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800c1fe:	79fb      	ldrb	r3, [r7, #7]
 800c200:	f003 031c 	and.w	r3, r3, #28
 800c204:	2b00      	cmp	r3, #0
 800c206:	d07f      	beq.n	800c308 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800c208:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800c20c:	2b00      	cmp	r3, #0
 800c20e:	d017      	beq.n	800c240 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800c210:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800c214:	2b04      	cmp	r3, #4
 800c216:	d10e      	bne.n	800c236 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800c218:	f7fe f83e 	bl	800a298 <enq_lock>
 800c21c:	4603      	mov	r3, r0
 800c21e:	2b00      	cmp	r3, #0
 800c220:	d006      	beq.n	800c230 <f_open+0xc8>
 800c222:	f107 0318 	add.w	r3, r7, #24
 800c226:	4618      	mov	r0, r3
 800c228:	f7ff f916 	bl	800b458 <dir_register>
 800c22c:	4603      	mov	r3, r0
 800c22e:	e000      	b.n	800c232 <f_open+0xca>
 800c230:	2312      	movs	r3, #18
 800c232:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800c236:	79fb      	ldrb	r3, [r7, #7]
 800c238:	f043 0308 	orr.w	r3, r3, #8
 800c23c:	71fb      	strb	r3, [r7, #7]
 800c23e:	e010      	b.n	800c262 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800c240:	7fbb      	ldrb	r3, [r7, #30]
 800c242:	f003 0311 	and.w	r3, r3, #17
 800c246:	2b00      	cmp	r3, #0
 800c248:	d003      	beq.n	800c252 <f_open+0xea>
					res = FR_DENIED;
 800c24a:	2307      	movs	r3, #7
 800c24c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800c250:	e007      	b.n	800c262 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800c252:	79fb      	ldrb	r3, [r7, #7]
 800c254:	f003 0304 	and.w	r3, r3, #4
 800c258:	2b00      	cmp	r3, #0
 800c25a:	d002      	beq.n	800c262 <f_open+0xfa>
 800c25c:	2308      	movs	r3, #8
 800c25e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800c262:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800c266:	2b00      	cmp	r3, #0
 800c268:	d168      	bne.n	800c33c <f_open+0x1d4>
 800c26a:	79fb      	ldrb	r3, [r7, #7]
 800c26c:	f003 0308 	and.w	r3, r3, #8
 800c270:	2b00      	cmp	r3, #0
 800c272:	d063      	beq.n	800c33c <f_open+0x1d4>
				dw = GET_FATTIME();
 800c274:	f7fd fbe2 	bl	8009a3c <get_fattime>
 800c278:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800c27a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c27c:	330e      	adds	r3, #14
 800c27e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c280:	4618      	mov	r0, r3
 800c282:	f7fd ff03 	bl	800a08c <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800c286:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c288:	3316      	adds	r3, #22
 800c28a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c28c:	4618      	mov	r0, r3
 800c28e:	f7fd fefd 	bl	800a08c <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800c292:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c294:	330b      	adds	r3, #11
 800c296:	2220      	movs	r2, #32
 800c298:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800c29a:	697b      	ldr	r3, [r7, #20]
 800c29c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c29e:	4611      	mov	r1, r2
 800c2a0:	4618      	mov	r0, r3
 800c2a2:	f7fe fe52 	bl	800af4a <ld_clust>
 800c2a6:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800c2a8:	697b      	ldr	r3, [r7, #20]
 800c2aa:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800c2ac:	2200      	movs	r2, #0
 800c2ae:	4618      	mov	r0, r3
 800c2b0:	f7fe fe6a 	bl	800af88 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800c2b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2b6:	331c      	adds	r3, #28
 800c2b8:	2100      	movs	r1, #0
 800c2ba:	4618      	mov	r0, r3
 800c2bc:	f7fd fee6 	bl	800a08c <st_dword>
					fs->wflag = 1;
 800c2c0:	697b      	ldr	r3, [r7, #20]
 800c2c2:	2201      	movs	r2, #1
 800c2c4:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800c2c6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	d037      	beq.n	800c33c <f_open+0x1d4>
						dw = fs->winsect;
 800c2cc:	697b      	ldr	r3, [r7, #20]
 800c2ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c2d0:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 800c2d2:	f107 0318 	add.w	r3, r7, #24
 800c2d6:	2200      	movs	r2, #0
 800c2d8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800c2da:	4618      	mov	r0, r3
 800c2dc:	f7fe fb7d 	bl	800a9da <remove_chain>
 800c2e0:	4603      	mov	r3, r0
 800c2e2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 800c2e6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800c2ea:	2b00      	cmp	r3, #0
 800c2ec:	d126      	bne.n	800c33c <f_open+0x1d4>
							res = move_window(fs, dw);
 800c2ee:	697b      	ldr	r3, [r7, #20]
 800c2f0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c2f2:	4618      	mov	r0, r3
 800c2f4:	f7fe f924 	bl	800a540 <move_window>
 800c2f8:	4603      	mov	r3, r0
 800c2fa:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800c2fe:	697b      	ldr	r3, [r7, #20]
 800c300:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800c302:	3a01      	subs	r2, #1
 800c304:	611a      	str	r2, [r3, #16]
 800c306:	e019      	b.n	800c33c <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800c308:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800c30c:	2b00      	cmp	r3, #0
 800c30e:	d115      	bne.n	800c33c <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800c310:	7fbb      	ldrb	r3, [r7, #30]
 800c312:	f003 0310 	and.w	r3, r3, #16
 800c316:	2b00      	cmp	r3, #0
 800c318:	d003      	beq.n	800c322 <f_open+0x1ba>
					res = FR_NO_FILE;
 800c31a:	2304      	movs	r3, #4
 800c31c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800c320:	e00c      	b.n	800c33c <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800c322:	79fb      	ldrb	r3, [r7, #7]
 800c324:	f003 0302 	and.w	r3, r3, #2
 800c328:	2b00      	cmp	r3, #0
 800c32a:	d007      	beq.n	800c33c <f_open+0x1d4>
 800c32c:	7fbb      	ldrb	r3, [r7, #30]
 800c32e:	f003 0301 	and.w	r3, r3, #1
 800c332:	2b00      	cmp	r3, #0
 800c334:	d002      	beq.n	800c33c <f_open+0x1d4>
						res = FR_DENIED;
 800c336:	2307      	movs	r3, #7
 800c338:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800c33c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800c340:	2b00      	cmp	r3, #0
 800c342:	d128      	bne.n	800c396 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800c344:	79fb      	ldrb	r3, [r7, #7]
 800c346:	f003 0308 	and.w	r3, r3, #8
 800c34a:	2b00      	cmp	r3, #0
 800c34c:	d003      	beq.n	800c356 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800c34e:	79fb      	ldrb	r3, [r7, #7]
 800c350:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c354:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800c356:	697b      	ldr	r3, [r7, #20]
 800c358:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c35a:	68fb      	ldr	r3, [r7, #12]
 800c35c:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800c35e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c360:	68fb      	ldr	r3, [r7, #12]
 800c362:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800c364:	79fb      	ldrb	r3, [r7, #7]
 800c366:	f023 0301 	bic.w	r3, r3, #1
 800c36a:	2b00      	cmp	r3, #0
 800c36c:	bf14      	ite	ne
 800c36e:	2301      	movne	r3, #1
 800c370:	2300      	moveq	r3, #0
 800c372:	b2db      	uxtb	r3, r3
 800c374:	461a      	mov	r2, r3
 800c376:	f107 0318 	add.w	r3, r7, #24
 800c37a:	4611      	mov	r1, r2
 800c37c:	4618      	mov	r0, r3
 800c37e:	f7fd ffad 	bl	800a2dc <inc_lock>
 800c382:	4602      	mov	r2, r0
 800c384:	68fb      	ldr	r3, [r7, #12]
 800c386:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800c388:	68fb      	ldr	r3, [r7, #12]
 800c38a:	691b      	ldr	r3, [r3, #16]
 800c38c:	2b00      	cmp	r3, #0
 800c38e:	d102      	bne.n	800c396 <f_open+0x22e>
 800c390:	2302      	movs	r3, #2
 800c392:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 800c396:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	f040 8095 	bne.w	800c4ca <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800c3a0:	697b      	ldr	r3, [r7, #20]
 800c3a2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c3a4:	4611      	mov	r1, r2
 800c3a6:	4618      	mov	r0, r3
 800c3a8:	f7fe fdcf 	bl	800af4a <ld_clust>
 800c3ac:	4602      	mov	r2, r0
 800c3ae:	68fb      	ldr	r3, [r7, #12]
 800c3b0:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800c3b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c3b4:	331c      	adds	r3, #28
 800c3b6:	4618      	mov	r0, r3
 800c3b8:	f7fd fe2a 	bl	800a010 <ld_dword>
 800c3bc:	4602      	mov	r2, r0
 800c3be:	68fb      	ldr	r3, [r7, #12]
 800c3c0:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800c3c2:	68fb      	ldr	r3, [r7, #12]
 800c3c4:	2200      	movs	r2, #0
 800c3c6:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800c3c8:	697a      	ldr	r2, [r7, #20]
 800c3ca:	68fb      	ldr	r3, [r7, #12]
 800c3cc:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800c3ce:	697b      	ldr	r3, [r7, #20]
 800c3d0:	88da      	ldrh	r2, [r3, #6]
 800c3d2:	68fb      	ldr	r3, [r7, #12]
 800c3d4:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800c3d6:	68fb      	ldr	r3, [r7, #12]
 800c3d8:	79fa      	ldrb	r2, [r7, #7]
 800c3da:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800c3dc:	68fb      	ldr	r3, [r7, #12]
 800c3de:	2200      	movs	r2, #0
 800c3e0:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800c3e2:	68fb      	ldr	r3, [r7, #12]
 800c3e4:	2200      	movs	r2, #0
 800c3e6:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800c3e8:	68fb      	ldr	r3, [r7, #12]
 800c3ea:	2200      	movs	r2, #0
 800c3ec:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800c3ee:	68fb      	ldr	r3, [r7, #12]
 800c3f0:	3330      	adds	r3, #48	; 0x30
 800c3f2:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c3f6:	2100      	movs	r1, #0
 800c3f8:	4618      	mov	r0, r3
 800c3fa:	f7fd fe94 	bl	800a126 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800c3fe:	79fb      	ldrb	r3, [r7, #7]
 800c400:	f003 0320 	and.w	r3, r3, #32
 800c404:	2b00      	cmp	r3, #0
 800c406:	d060      	beq.n	800c4ca <f_open+0x362>
 800c408:	68fb      	ldr	r3, [r7, #12]
 800c40a:	68db      	ldr	r3, [r3, #12]
 800c40c:	2b00      	cmp	r3, #0
 800c40e:	d05c      	beq.n	800c4ca <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800c410:	68fb      	ldr	r3, [r7, #12]
 800c412:	68da      	ldr	r2, [r3, #12]
 800c414:	68fb      	ldr	r3, [r7, #12]
 800c416:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800c418:	697b      	ldr	r3, [r7, #20]
 800c41a:	895b      	ldrh	r3, [r3, #10]
 800c41c:	025b      	lsls	r3, r3, #9
 800c41e:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800c420:	68fb      	ldr	r3, [r7, #12]
 800c422:	689b      	ldr	r3, [r3, #8]
 800c424:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800c426:	68fb      	ldr	r3, [r7, #12]
 800c428:	68db      	ldr	r3, [r3, #12]
 800c42a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800c42c:	e016      	b.n	800c45c <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 800c42e:	68fb      	ldr	r3, [r7, #12]
 800c430:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800c432:	4618      	mov	r0, r3
 800c434:	f7fe f93f 	bl	800a6b6 <get_fat>
 800c438:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800c43a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800c43c:	2b01      	cmp	r3, #1
 800c43e:	d802      	bhi.n	800c446 <f_open+0x2de>
 800c440:	2302      	movs	r3, #2
 800c442:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800c446:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800c448:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c44c:	d102      	bne.n	800c454 <f_open+0x2ec>
 800c44e:	2301      	movs	r3, #1
 800c450:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800c454:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800c456:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c458:	1ad3      	subs	r3, r2, r3
 800c45a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800c45c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800c460:	2b00      	cmp	r3, #0
 800c462:	d103      	bne.n	800c46c <f_open+0x304>
 800c464:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800c466:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c468:	429a      	cmp	r2, r3
 800c46a:	d8e0      	bhi.n	800c42e <f_open+0x2c6>
				}
				fp->clust = clst;
 800c46c:	68fb      	ldr	r3, [r7, #12]
 800c46e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c470:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800c472:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800c476:	2b00      	cmp	r3, #0
 800c478:	d127      	bne.n	800c4ca <f_open+0x362>
 800c47a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c47c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c480:	2b00      	cmp	r3, #0
 800c482:	d022      	beq.n	800c4ca <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800c484:	697b      	ldr	r3, [r7, #20]
 800c486:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800c488:	4618      	mov	r0, r3
 800c48a:	f7fe f8f5 	bl	800a678 <clust2sect>
 800c48e:	64f8      	str	r0, [r7, #76]	; 0x4c
 800c490:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c492:	2b00      	cmp	r3, #0
 800c494:	d103      	bne.n	800c49e <f_open+0x336>
						res = FR_INT_ERR;
 800c496:	2302      	movs	r3, #2
 800c498:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800c49c:	e015      	b.n	800c4ca <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800c49e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c4a0:	0a5a      	lsrs	r2, r3, #9
 800c4a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c4a4:	441a      	add	r2, r3
 800c4a6:	68fb      	ldr	r3, [r7, #12]
 800c4a8:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800c4aa:	697b      	ldr	r3, [r7, #20]
 800c4ac:	7858      	ldrb	r0, [r3, #1]
 800c4ae:	68fb      	ldr	r3, [r7, #12]
 800c4b0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c4b4:	68fb      	ldr	r3, [r7, #12]
 800c4b6:	6a1a      	ldr	r2, [r3, #32]
 800c4b8:	2301      	movs	r3, #1
 800c4ba:	f7fd fd33 	bl	8009f24 <disk_read>
 800c4be:	4603      	mov	r3, r0
 800c4c0:	2b00      	cmp	r3, #0
 800c4c2:	d002      	beq.n	800c4ca <f_open+0x362>
 800c4c4:	2301      	movs	r3, #1
 800c4c6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800c4ca:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800c4ce:	2b00      	cmp	r3, #0
 800c4d0:	d002      	beq.n	800c4d8 <f_open+0x370>
 800c4d2:	68fb      	ldr	r3, [r7, #12]
 800c4d4:	2200      	movs	r2, #0
 800c4d6:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800c4d8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800c4dc:	4618      	mov	r0, r3
 800c4de:	3768      	adds	r7, #104	; 0x68
 800c4e0:	46bd      	mov	sp, r7
 800c4e2:	bd80      	pop	{r7, pc}

0800c4e4 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800c4e4:	b580      	push	{r7, lr}
 800c4e6:	b08e      	sub	sp, #56	; 0x38
 800c4e8:	af00      	add	r7, sp, #0
 800c4ea:	60f8      	str	r0, [r7, #12]
 800c4ec:	60b9      	str	r1, [r7, #8]
 800c4ee:	607a      	str	r2, [r7, #4]
 800c4f0:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800c4f2:	68bb      	ldr	r3, [r7, #8]
 800c4f4:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 800c4f6:	683b      	ldr	r3, [r7, #0]
 800c4f8:	2200      	movs	r2, #0
 800c4fa:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800c4fc:	68fb      	ldr	r3, [r7, #12]
 800c4fe:	f107 0214 	add.w	r2, r7, #20
 800c502:	4611      	mov	r1, r2
 800c504:	4618      	mov	r0, r3
 800c506:	f7ff fdb3 	bl	800c070 <validate>
 800c50a:	4603      	mov	r3, r0
 800c50c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800c510:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800c514:	2b00      	cmp	r3, #0
 800c516:	d107      	bne.n	800c528 <f_read+0x44>
 800c518:	68fb      	ldr	r3, [r7, #12]
 800c51a:	7d5b      	ldrb	r3, [r3, #21]
 800c51c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800c520:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800c524:	2b00      	cmp	r3, #0
 800c526:	d002      	beq.n	800c52e <f_read+0x4a>
 800c528:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800c52c:	e115      	b.n	800c75a <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800c52e:	68fb      	ldr	r3, [r7, #12]
 800c530:	7d1b      	ldrb	r3, [r3, #20]
 800c532:	f003 0301 	and.w	r3, r3, #1
 800c536:	2b00      	cmp	r3, #0
 800c538:	d101      	bne.n	800c53e <f_read+0x5a>
 800c53a:	2307      	movs	r3, #7
 800c53c:	e10d      	b.n	800c75a <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 800c53e:	68fb      	ldr	r3, [r7, #12]
 800c540:	68da      	ldr	r2, [r3, #12]
 800c542:	68fb      	ldr	r3, [r7, #12]
 800c544:	699b      	ldr	r3, [r3, #24]
 800c546:	1ad3      	subs	r3, r2, r3
 800c548:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800c54a:	687a      	ldr	r2, [r7, #4]
 800c54c:	6a3b      	ldr	r3, [r7, #32]
 800c54e:	429a      	cmp	r2, r3
 800c550:	f240 80fe 	bls.w	800c750 <f_read+0x26c>
 800c554:	6a3b      	ldr	r3, [r7, #32]
 800c556:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800c558:	e0fa      	b.n	800c750 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800c55a:	68fb      	ldr	r3, [r7, #12]
 800c55c:	699b      	ldr	r3, [r3, #24]
 800c55e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c562:	2b00      	cmp	r3, #0
 800c564:	f040 80c6 	bne.w	800c6f4 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800c568:	68fb      	ldr	r3, [r7, #12]
 800c56a:	699b      	ldr	r3, [r3, #24]
 800c56c:	0a5b      	lsrs	r3, r3, #9
 800c56e:	697a      	ldr	r2, [r7, #20]
 800c570:	8952      	ldrh	r2, [r2, #10]
 800c572:	3a01      	subs	r2, #1
 800c574:	4013      	ands	r3, r2
 800c576:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800c578:	69fb      	ldr	r3, [r7, #28]
 800c57a:	2b00      	cmp	r3, #0
 800c57c:	d12f      	bne.n	800c5de <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800c57e:	68fb      	ldr	r3, [r7, #12]
 800c580:	699b      	ldr	r3, [r3, #24]
 800c582:	2b00      	cmp	r3, #0
 800c584:	d103      	bne.n	800c58e <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800c586:	68fb      	ldr	r3, [r7, #12]
 800c588:	689b      	ldr	r3, [r3, #8]
 800c58a:	633b      	str	r3, [r7, #48]	; 0x30
 800c58c:	e013      	b.n	800c5b6 <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800c58e:	68fb      	ldr	r3, [r7, #12]
 800c590:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c592:	2b00      	cmp	r3, #0
 800c594:	d007      	beq.n	800c5a6 <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800c596:	68fb      	ldr	r3, [r7, #12]
 800c598:	699b      	ldr	r3, [r3, #24]
 800c59a:	4619      	mov	r1, r3
 800c59c:	68f8      	ldr	r0, [r7, #12]
 800c59e:	f7fe fb19 	bl	800abd4 <clmt_clust>
 800c5a2:	6338      	str	r0, [r7, #48]	; 0x30
 800c5a4:	e007      	b.n	800c5b6 <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800c5a6:	68fa      	ldr	r2, [r7, #12]
 800c5a8:	68fb      	ldr	r3, [r7, #12]
 800c5aa:	69db      	ldr	r3, [r3, #28]
 800c5ac:	4619      	mov	r1, r3
 800c5ae:	4610      	mov	r0, r2
 800c5b0:	f7fe f881 	bl	800a6b6 <get_fat>
 800c5b4:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800c5b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c5b8:	2b01      	cmp	r3, #1
 800c5ba:	d804      	bhi.n	800c5c6 <f_read+0xe2>
 800c5bc:	68fb      	ldr	r3, [r7, #12]
 800c5be:	2202      	movs	r2, #2
 800c5c0:	755a      	strb	r2, [r3, #21]
 800c5c2:	2302      	movs	r3, #2
 800c5c4:	e0c9      	b.n	800c75a <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800c5c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c5c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c5cc:	d104      	bne.n	800c5d8 <f_read+0xf4>
 800c5ce:	68fb      	ldr	r3, [r7, #12]
 800c5d0:	2201      	movs	r2, #1
 800c5d2:	755a      	strb	r2, [r3, #21]
 800c5d4:	2301      	movs	r3, #1
 800c5d6:	e0c0      	b.n	800c75a <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 800c5d8:	68fb      	ldr	r3, [r7, #12]
 800c5da:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c5dc:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800c5de:	697a      	ldr	r2, [r7, #20]
 800c5e0:	68fb      	ldr	r3, [r7, #12]
 800c5e2:	69db      	ldr	r3, [r3, #28]
 800c5e4:	4619      	mov	r1, r3
 800c5e6:	4610      	mov	r0, r2
 800c5e8:	f7fe f846 	bl	800a678 <clust2sect>
 800c5ec:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800c5ee:	69bb      	ldr	r3, [r7, #24]
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	d104      	bne.n	800c5fe <f_read+0x11a>
 800c5f4:	68fb      	ldr	r3, [r7, #12]
 800c5f6:	2202      	movs	r2, #2
 800c5f8:	755a      	strb	r2, [r3, #21]
 800c5fa:	2302      	movs	r3, #2
 800c5fc:	e0ad      	b.n	800c75a <f_read+0x276>
			sect += csect;
 800c5fe:	69ba      	ldr	r2, [r7, #24]
 800c600:	69fb      	ldr	r3, [r7, #28]
 800c602:	4413      	add	r3, r2
 800c604:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	0a5b      	lsrs	r3, r3, #9
 800c60a:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800c60c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c60e:	2b00      	cmp	r3, #0
 800c610:	d039      	beq.n	800c686 <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800c612:	69fa      	ldr	r2, [r7, #28]
 800c614:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c616:	4413      	add	r3, r2
 800c618:	697a      	ldr	r2, [r7, #20]
 800c61a:	8952      	ldrh	r2, [r2, #10]
 800c61c:	4293      	cmp	r3, r2
 800c61e:	d905      	bls.n	800c62c <f_read+0x148>
					cc = fs->csize - csect;
 800c620:	697b      	ldr	r3, [r7, #20]
 800c622:	895b      	ldrh	r3, [r3, #10]
 800c624:	461a      	mov	r2, r3
 800c626:	69fb      	ldr	r3, [r7, #28]
 800c628:	1ad3      	subs	r3, r2, r3
 800c62a:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800c62c:	697b      	ldr	r3, [r7, #20]
 800c62e:	7858      	ldrb	r0, [r3, #1]
 800c630:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c632:	69ba      	ldr	r2, [r7, #24]
 800c634:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c636:	f7fd fc75 	bl	8009f24 <disk_read>
 800c63a:	4603      	mov	r3, r0
 800c63c:	2b00      	cmp	r3, #0
 800c63e:	d004      	beq.n	800c64a <f_read+0x166>
 800c640:	68fb      	ldr	r3, [r7, #12]
 800c642:	2201      	movs	r2, #1
 800c644:	755a      	strb	r2, [r3, #21]
 800c646:	2301      	movs	r3, #1
 800c648:	e087      	b.n	800c75a <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800c64a:	68fb      	ldr	r3, [r7, #12]
 800c64c:	7d1b      	ldrb	r3, [r3, #20]
 800c64e:	b25b      	sxtb	r3, r3
 800c650:	2b00      	cmp	r3, #0
 800c652:	da14      	bge.n	800c67e <f_read+0x19a>
 800c654:	68fb      	ldr	r3, [r7, #12]
 800c656:	6a1a      	ldr	r2, [r3, #32]
 800c658:	69bb      	ldr	r3, [r7, #24]
 800c65a:	1ad3      	subs	r3, r2, r3
 800c65c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c65e:	429a      	cmp	r2, r3
 800c660:	d90d      	bls.n	800c67e <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800c662:	68fb      	ldr	r3, [r7, #12]
 800c664:	6a1a      	ldr	r2, [r3, #32]
 800c666:	69bb      	ldr	r3, [r7, #24]
 800c668:	1ad3      	subs	r3, r2, r3
 800c66a:	025b      	lsls	r3, r3, #9
 800c66c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c66e:	18d0      	adds	r0, r2, r3
 800c670:	68fb      	ldr	r3, [r7, #12]
 800c672:	3330      	adds	r3, #48	; 0x30
 800c674:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c678:	4619      	mov	r1, r3
 800c67a:	f7fd fd33 	bl	800a0e4 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800c67e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c680:	025b      	lsls	r3, r3, #9
 800c682:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 800c684:	e050      	b.n	800c728 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800c686:	68fb      	ldr	r3, [r7, #12]
 800c688:	6a1b      	ldr	r3, [r3, #32]
 800c68a:	69ba      	ldr	r2, [r7, #24]
 800c68c:	429a      	cmp	r2, r3
 800c68e:	d02e      	beq.n	800c6ee <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800c690:	68fb      	ldr	r3, [r7, #12]
 800c692:	7d1b      	ldrb	r3, [r3, #20]
 800c694:	b25b      	sxtb	r3, r3
 800c696:	2b00      	cmp	r3, #0
 800c698:	da18      	bge.n	800c6cc <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800c69a:	697b      	ldr	r3, [r7, #20]
 800c69c:	7858      	ldrb	r0, [r3, #1]
 800c69e:	68fb      	ldr	r3, [r7, #12]
 800c6a0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c6a4:	68fb      	ldr	r3, [r7, #12]
 800c6a6:	6a1a      	ldr	r2, [r3, #32]
 800c6a8:	2301      	movs	r3, #1
 800c6aa:	f7fd fc5b 	bl	8009f64 <disk_write>
 800c6ae:	4603      	mov	r3, r0
 800c6b0:	2b00      	cmp	r3, #0
 800c6b2:	d004      	beq.n	800c6be <f_read+0x1da>
 800c6b4:	68fb      	ldr	r3, [r7, #12]
 800c6b6:	2201      	movs	r2, #1
 800c6b8:	755a      	strb	r2, [r3, #21]
 800c6ba:	2301      	movs	r3, #1
 800c6bc:	e04d      	b.n	800c75a <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 800c6be:	68fb      	ldr	r3, [r7, #12]
 800c6c0:	7d1b      	ldrb	r3, [r3, #20]
 800c6c2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c6c6:	b2da      	uxtb	r2, r3
 800c6c8:	68fb      	ldr	r3, [r7, #12]
 800c6ca:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800c6cc:	697b      	ldr	r3, [r7, #20]
 800c6ce:	7858      	ldrb	r0, [r3, #1]
 800c6d0:	68fb      	ldr	r3, [r7, #12]
 800c6d2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c6d6:	2301      	movs	r3, #1
 800c6d8:	69ba      	ldr	r2, [r7, #24]
 800c6da:	f7fd fc23 	bl	8009f24 <disk_read>
 800c6de:	4603      	mov	r3, r0
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	d004      	beq.n	800c6ee <f_read+0x20a>
 800c6e4:	68fb      	ldr	r3, [r7, #12]
 800c6e6:	2201      	movs	r2, #1
 800c6e8:	755a      	strb	r2, [r3, #21]
 800c6ea:	2301      	movs	r3, #1
 800c6ec:	e035      	b.n	800c75a <f_read+0x276>
			}
#endif
			fp->sect = sect;
 800c6ee:	68fb      	ldr	r3, [r7, #12]
 800c6f0:	69ba      	ldr	r2, [r7, #24]
 800c6f2:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800c6f4:	68fb      	ldr	r3, [r7, #12]
 800c6f6:	699b      	ldr	r3, [r3, #24]
 800c6f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c6fc:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800c700:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800c702:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	429a      	cmp	r2, r3
 800c708:	d901      	bls.n	800c70e <f_read+0x22a>
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800c70e:	68fb      	ldr	r3, [r7, #12]
 800c710:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800c714:	68fb      	ldr	r3, [r7, #12]
 800c716:	699b      	ldr	r3, [r3, #24]
 800c718:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c71c:	4413      	add	r3, r2
 800c71e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c720:	4619      	mov	r1, r3
 800c722:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c724:	f7fd fcde 	bl	800a0e4 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800c728:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c72a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c72c:	4413      	add	r3, r2
 800c72e:	627b      	str	r3, [r7, #36]	; 0x24
 800c730:	68fb      	ldr	r3, [r7, #12]
 800c732:	699a      	ldr	r2, [r3, #24]
 800c734:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c736:	441a      	add	r2, r3
 800c738:	68fb      	ldr	r3, [r7, #12]
 800c73a:	619a      	str	r2, [r3, #24]
 800c73c:	683b      	ldr	r3, [r7, #0]
 800c73e:	681a      	ldr	r2, [r3, #0]
 800c740:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c742:	441a      	add	r2, r3
 800c744:	683b      	ldr	r3, [r7, #0]
 800c746:	601a      	str	r2, [r3, #0]
 800c748:	687a      	ldr	r2, [r7, #4]
 800c74a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c74c:	1ad3      	subs	r3, r2, r3
 800c74e:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	2b00      	cmp	r3, #0
 800c754:	f47f af01 	bne.w	800c55a <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800c758:	2300      	movs	r3, #0
}
 800c75a:	4618      	mov	r0, r3
 800c75c:	3738      	adds	r7, #56	; 0x38
 800c75e:	46bd      	mov	sp, r7
 800c760:	bd80      	pop	{r7, pc}

0800c762 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800c762:	b580      	push	{r7, lr}
 800c764:	b086      	sub	sp, #24
 800c766:	af00      	add	r7, sp, #0
 800c768:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	f107 0208 	add.w	r2, r7, #8
 800c770:	4611      	mov	r1, r2
 800c772:	4618      	mov	r0, r3
 800c774:	f7ff fc7c 	bl	800c070 <validate>
 800c778:	4603      	mov	r3, r0
 800c77a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800c77c:	7dfb      	ldrb	r3, [r7, #23]
 800c77e:	2b00      	cmp	r3, #0
 800c780:	d168      	bne.n	800c854 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	7d1b      	ldrb	r3, [r3, #20]
 800c786:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c78a:	2b00      	cmp	r3, #0
 800c78c:	d062      	beq.n	800c854 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	7d1b      	ldrb	r3, [r3, #20]
 800c792:	b25b      	sxtb	r3, r3
 800c794:	2b00      	cmp	r3, #0
 800c796:	da15      	bge.n	800c7c4 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800c798:	68bb      	ldr	r3, [r7, #8]
 800c79a:	7858      	ldrb	r0, [r3, #1]
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	6a1a      	ldr	r2, [r3, #32]
 800c7a6:	2301      	movs	r3, #1
 800c7a8:	f7fd fbdc 	bl	8009f64 <disk_write>
 800c7ac:	4603      	mov	r3, r0
 800c7ae:	2b00      	cmp	r3, #0
 800c7b0:	d001      	beq.n	800c7b6 <f_sync+0x54>
 800c7b2:	2301      	movs	r3, #1
 800c7b4:	e04f      	b.n	800c856 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	7d1b      	ldrb	r3, [r3, #20]
 800c7ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c7be:	b2da      	uxtb	r2, r3
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800c7c4:	f7fd f93a 	bl	8009a3c <get_fattime>
 800c7c8:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800c7ca:	68ba      	ldr	r2, [r7, #8]
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c7d0:	4619      	mov	r1, r3
 800c7d2:	4610      	mov	r0, r2
 800c7d4:	f7fd feb4 	bl	800a540 <move_window>
 800c7d8:	4603      	mov	r3, r0
 800c7da:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800c7dc:	7dfb      	ldrb	r3, [r7, #23]
 800c7de:	2b00      	cmp	r3, #0
 800c7e0:	d138      	bne.n	800c854 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800c7e2:	687b      	ldr	r3, [r7, #4]
 800c7e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c7e6:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800c7e8:	68fb      	ldr	r3, [r7, #12]
 800c7ea:	330b      	adds	r3, #11
 800c7ec:	781a      	ldrb	r2, [r3, #0]
 800c7ee:	68fb      	ldr	r3, [r7, #12]
 800c7f0:	330b      	adds	r3, #11
 800c7f2:	f042 0220 	orr.w	r2, r2, #32
 800c7f6:	b2d2      	uxtb	r2, r2
 800c7f8:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	6818      	ldr	r0, [r3, #0]
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	689b      	ldr	r3, [r3, #8]
 800c802:	461a      	mov	r2, r3
 800c804:	68f9      	ldr	r1, [r7, #12]
 800c806:	f7fe fbbf 	bl	800af88 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800c80a:	68fb      	ldr	r3, [r7, #12]
 800c80c:	f103 021c 	add.w	r2, r3, #28
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	68db      	ldr	r3, [r3, #12]
 800c814:	4619      	mov	r1, r3
 800c816:	4610      	mov	r0, r2
 800c818:	f7fd fc38 	bl	800a08c <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800c81c:	68fb      	ldr	r3, [r7, #12]
 800c81e:	3316      	adds	r3, #22
 800c820:	6939      	ldr	r1, [r7, #16]
 800c822:	4618      	mov	r0, r3
 800c824:	f7fd fc32 	bl	800a08c <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800c828:	68fb      	ldr	r3, [r7, #12]
 800c82a:	3312      	adds	r3, #18
 800c82c:	2100      	movs	r1, #0
 800c82e:	4618      	mov	r0, r3
 800c830:	f7fd fc11 	bl	800a056 <st_word>
					fs->wflag = 1;
 800c834:	68bb      	ldr	r3, [r7, #8]
 800c836:	2201      	movs	r2, #1
 800c838:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800c83a:	68bb      	ldr	r3, [r7, #8]
 800c83c:	4618      	mov	r0, r3
 800c83e:	f7fd fead 	bl	800a59c <sync_fs>
 800c842:	4603      	mov	r3, r0
 800c844:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	7d1b      	ldrb	r3, [r3, #20]
 800c84a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c84e:	b2da      	uxtb	r2, r3
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800c854:	7dfb      	ldrb	r3, [r7, #23]
}
 800c856:	4618      	mov	r0, r3
 800c858:	3718      	adds	r7, #24
 800c85a:	46bd      	mov	sp, r7
 800c85c:	bd80      	pop	{r7, pc}

0800c85e <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800c85e:	b580      	push	{r7, lr}
 800c860:	b084      	sub	sp, #16
 800c862:	af00      	add	r7, sp, #0
 800c864:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800c866:	6878      	ldr	r0, [r7, #4]
 800c868:	f7ff ff7b 	bl	800c762 <f_sync>
 800c86c:	4603      	mov	r3, r0
 800c86e:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800c870:	7bfb      	ldrb	r3, [r7, #15]
 800c872:	2b00      	cmp	r3, #0
 800c874:	d118      	bne.n	800c8a8 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	f107 0208 	add.w	r2, r7, #8
 800c87c:	4611      	mov	r1, r2
 800c87e:	4618      	mov	r0, r3
 800c880:	f7ff fbf6 	bl	800c070 <validate>
 800c884:	4603      	mov	r3, r0
 800c886:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800c888:	7bfb      	ldrb	r3, [r7, #15]
 800c88a:	2b00      	cmp	r3, #0
 800c88c:	d10c      	bne.n	800c8a8 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800c88e:	687b      	ldr	r3, [r7, #4]
 800c890:	691b      	ldr	r3, [r3, #16]
 800c892:	4618      	mov	r0, r3
 800c894:	f7fd fdb0 	bl	800a3f8 <dec_lock>
 800c898:	4603      	mov	r3, r0
 800c89a:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800c89c:	7bfb      	ldrb	r3, [r7, #15]
 800c89e:	2b00      	cmp	r3, #0
 800c8a0:	d102      	bne.n	800c8a8 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	2200      	movs	r2, #0
 800c8a6:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800c8a8:	7bfb      	ldrb	r3, [r7, #15]
}
 800c8aa:	4618      	mov	r0, r3
 800c8ac:	3710      	adds	r7, #16
 800c8ae:	46bd      	mov	sp, r7
 800c8b0:	bd80      	pop	{r7, pc}
	...

0800c8b4 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800c8b4:	b480      	push	{r7}
 800c8b6:	b087      	sub	sp, #28
 800c8b8:	af00      	add	r7, sp, #0
 800c8ba:	60f8      	str	r0, [r7, #12]
 800c8bc:	60b9      	str	r1, [r7, #8]
 800c8be:	4613      	mov	r3, r2
 800c8c0:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800c8c2:	2301      	movs	r3, #1
 800c8c4:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800c8c6:	2300      	movs	r3, #0
 800c8c8:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800c8ca:	4b1f      	ldr	r3, [pc, #124]	; (800c948 <FATFS_LinkDriverEx+0x94>)
 800c8cc:	7a5b      	ldrb	r3, [r3, #9]
 800c8ce:	b2db      	uxtb	r3, r3
 800c8d0:	2b00      	cmp	r3, #0
 800c8d2:	d131      	bne.n	800c938 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800c8d4:	4b1c      	ldr	r3, [pc, #112]	; (800c948 <FATFS_LinkDriverEx+0x94>)
 800c8d6:	7a5b      	ldrb	r3, [r3, #9]
 800c8d8:	b2db      	uxtb	r3, r3
 800c8da:	461a      	mov	r2, r3
 800c8dc:	4b1a      	ldr	r3, [pc, #104]	; (800c948 <FATFS_LinkDriverEx+0x94>)
 800c8de:	2100      	movs	r1, #0
 800c8e0:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800c8e2:	4b19      	ldr	r3, [pc, #100]	; (800c948 <FATFS_LinkDriverEx+0x94>)
 800c8e4:	7a5b      	ldrb	r3, [r3, #9]
 800c8e6:	b2db      	uxtb	r3, r3
 800c8e8:	4a17      	ldr	r2, [pc, #92]	; (800c948 <FATFS_LinkDriverEx+0x94>)
 800c8ea:	009b      	lsls	r3, r3, #2
 800c8ec:	4413      	add	r3, r2
 800c8ee:	68fa      	ldr	r2, [r7, #12]
 800c8f0:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800c8f2:	4b15      	ldr	r3, [pc, #84]	; (800c948 <FATFS_LinkDriverEx+0x94>)
 800c8f4:	7a5b      	ldrb	r3, [r3, #9]
 800c8f6:	b2db      	uxtb	r3, r3
 800c8f8:	461a      	mov	r2, r3
 800c8fa:	4b13      	ldr	r3, [pc, #76]	; (800c948 <FATFS_LinkDriverEx+0x94>)
 800c8fc:	4413      	add	r3, r2
 800c8fe:	79fa      	ldrb	r2, [r7, #7]
 800c900:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800c902:	4b11      	ldr	r3, [pc, #68]	; (800c948 <FATFS_LinkDriverEx+0x94>)
 800c904:	7a5b      	ldrb	r3, [r3, #9]
 800c906:	b2db      	uxtb	r3, r3
 800c908:	1c5a      	adds	r2, r3, #1
 800c90a:	b2d1      	uxtb	r1, r2
 800c90c:	4a0e      	ldr	r2, [pc, #56]	; (800c948 <FATFS_LinkDriverEx+0x94>)
 800c90e:	7251      	strb	r1, [r2, #9]
 800c910:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800c912:	7dbb      	ldrb	r3, [r7, #22]
 800c914:	3330      	adds	r3, #48	; 0x30
 800c916:	b2da      	uxtb	r2, r3
 800c918:	68bb      	ldr	r3, [r7, #8]
 800c91a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800c91c:	68bb      	ldr	r3, [r7, #8]
 800c91e:	3301      	adds	r3, #1
 800c920:	223a      	movs	r2, #58	; 0x3a
 800c922:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800c924:	68bb      	ldr	r3, [r7, #8]
 800c926:	3302      	adds	r3, #2
 800c928:	222f      	movs	r2, #47	; 0x2f
 800c92a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800c92c:	68bb      	ldr	r3, [r7, #8]
 800c92e:	3303      	adds	r3, #3
 800c930:	2200      	movs	r2, #0
 800c932:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800c934:	2300      	movs	r3, #0
 800c936:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800c938:	7dfb      	ldrb	r3, [r7, #23]
}
 800c93a:	4618      	mov	r0, r3
 800c93c:	371c      	adds	r7, #28
 800c93e:	46bd      	mov	sp, r7
 800c940:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c944:	4770      	bx	lr
 800c946:	bf00      	nop
 800c948:	20000de4 	.word	0x20000de4

0800c94c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800c94c:	b580      	push	{r7, lr}
 800c94e:	b082      	sub	sp, #8
 800c950:	af00      	add	r7, sp, #0
 800c952:	6078      	str	r0, [r7, #4]
 800c954:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800c956:	2200      	movs	r2, #0
 800c958:	6839      	ldr	r1, [r7, #0]
 800c95a:	6878      	ldr	r0, [r7, #4]
 800c95c:	f7ff ffaa 	bl	800c8b4 <FATFS_LinkDriverEx>
 800c960:	4603      	mov	r3, r0
}
 800c962:	4618      	mov	r0, r3
 800c964:	3708      	adds	r7, #8
 800c966:	46bd      	mov	sp, r7
 800c968:	bd80      	pop	{r7, pc}
	...

0800c96c <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800c96c:	b480      	push	{r7}
 800c96e:	b085      	sub	sp, #20
 800c970:	af00      	add	r7, sp, #0
 800c972:	4603      	mov	r3, r0
 800c974:	6039      	str	r1, [r7, #0]
 800c976:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800c978:	88fb      	ldrh	r3, [r7, #6]
 800c97a:	2b7f      	cmp	r3, #127	; 0x7f
 800c97c:	d802      	bhi.n	800c984 <ff_convert+0x18>
		c = chr;
 800c97e:	88fb      	ldrh	r3, [r7, #6]
 800c980:	81fb      	strh	r3, [r7, #14]
 800c982:	e025      	b.n	800c9d0 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800c984:	683b      	ldr	r3, [r7, #0]
 800c986:	2b00      	cmp	r3, #0
 800c988:	d00b      	beq.n	800c9a2 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800c98a:	88fb      	ldrh	r3, [r7, #6]
 800c98c:	2bff      	cmp	r3, #255	; 0xff
 800c98e:	d805      	bhi.n	800c99c <ff_convert+0x30>
 800c990:	88fb      	ldrh	r3, [r7, #6]
 800c992:	3b80      	subs	r3, #128	; 0x80
 800c994:	4a12      	ldr	r2, [pc, #72]	; (800c9e0 <ff_convert+0x74>)
 800c996:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c99a:	e000      	b.n	800c99e <ff_convert+0x32>
 800c99c:	2300      	movs	r3, #0
 800c99e:	81fb      	strh	r3, [r7, #14]
 800c9a0:	e016      	b.n	800c9d0 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800c9a2:	2300      	movs	r3, #0
 800c9a4:	81fb      	strh	r3, [r7, #14]
 800c9a6:	e009      	b.n	800c9bc <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800c9a8:	89fb      	ldrh	r3, [r7, #14]
 800c9aa:	4a0d      	ldr	r2, [pc, #52]	; (800c9e0 <ff_convert+0x74>)
 800c9ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c9b0:	88fa      	ldrh	r2, [r7, #6]
 800c9b2:	429a      	cmp	r2, r3
 800c9b4:	d006      	beq.n	800c9c4 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800c9b6:	89fb      	ldrh	r3, [r7, #14]
 800c9b8:	3301      	adds	r3, #1
 800c9ba:	81fb      	strh	r3, [r7, #14]
 800c9bc:	89fb      	ldrh	r3, [r7, #14]
 800c9be:	2b7f      	cmp	r3, #127	; 0x7f
 800c9c0:	d9f2      	bls.n	800c9a8 <ff_convert+0x3c>
 800c9c2:	e000      	b.n	800c9c6 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800c9c4:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800c9c6:	89fb      	ldrh	r3, [r7, #14]
 800c9c8:	3380      	adds	r3, #128	; 0x80
 800c9ca:	b29b      	uxth	r3, r3
 800c9cc:	b2db      	uxtb	r3, r3
 800c9ce:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800c9d0:	89fb      	ldrh	r3, [r7, #14]
}
 800c9d2:	4618      	mov	r0, r3
 800c9d4:	3714      	adds	r7, #20
 800c9d6:	46bd      	mov	sp, r7
 800c9d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9dc:	4770      	bx	lr
 800c9de:	bf00      	nop
 800c9e0:	0800f9f0 	.word	0x0800f9f0

0800c9e4 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800c9e4:	b480      	push	{r7}
 800c9e6:	b087      	sub	sp, #28
 800c9e8:	af00      	add	r7, sp, #0
 800c9ea:	4603      	mov	r3, r0
 800c9ec:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800c9ee:	88fb      	ldrh	r3, [r7, #6]
 800c9f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c9f4:	d201      	bcs.n	800c9fa <ff_wtoupper+0x16>
 800c9f6:	4b3e      	ldr	r3, [pc, #248]	; (800caf0 <ff_wtoupper+0x10c>)
 800c9f8:	e000      	b.n	800c9fc <ff_wtoupper+0x18>
 800c9fa:	4b3e      	ldr	r3, [pc, #248]	; (800caf4 <ff_wtoupper+0x110>)
 800c9fc:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800c9fe:	697b      	ldr	r3, [r7, #20]
 800ca00:	1c9a      	adds	r2, r3, #2
 800ca02:	617a      	str	r2, [r7, #20]
 800ca04:	881b      	ldrh	r3, [r3, #0]
 800ca06:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800ca08:	8a7b      	ldrh	r3, [r7, #18]
 800ca0a:	2b00      	cmp	r3, #0
 800ca0c:	d068      	beq.n	800cae0 <ff_wtoupper+0xfc>
 800ca0e:	88fa      	ldrh	r2, [r7, #6]
 800ca10:	8a7b      	ldrh	r3, [r7, #18]
 800ca12:	429a      	cmp	r2, r3
 800ca14:	d364      	bcc.n	800cae0 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800ca16:	697b      	ldr	r3, [r7, #20]
 800ca18:	1c9a      	adds	r2, r3, #2
 800ca1a:	617a      	str	r2, [r7, #20]
 800ca1c:	881b      	ldrh	r3, [r3, #0]
 800ca1e:	823b      	strh	r3, [r7, #16]
 800ca20:	8a3b      	ldrh	r3, [r7, #16]
 800ca22:	0a1b      	lsrs	r3, r3, #8
 800ca24:	81fb      	strh	r3, [r7, #14]
 800ca26:	8a3b      	ldrh	r3, [r7, #16]
 800ca28:	b2db      	uxtb	r3, r3
 800ca2a:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800ca2c:	88fa      	ldrh	r2, [r7, #6]
 800ca2e:	8a79      	ldrh	r1, [r7, #18]
 800ca30:	8a3b      	ldrh	r3, [r7, #16]
 800ca32:	440b      	add	r3, r1
 800ca34:	429a      	cmp	r2, r3
 800ca36:	da49      	bge.n	800cacc <ff_wtoupper+0xe8>
			switch (cmd) {
 800ca38:	89fb      	ldrh	r3, [r7, #14]
 800ca3a:	2b08      	cmp	r3, #8
 800ca3c:	d84f      	bhi.n	800cade <ff_wtoupper+0xfa>
 800ca3e:	a201      	add	r2, pc, #4	; (adr r2, 800ca44 <ff_wtoupper+0x60>)
 800ca40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca44:	0800ca69 	.word	0x0800ca69
 800ca48:	0800ca7b 	.word	0x0800ca7b
 800ca4c:	0800ca91 	.word	0x0800ca91
 800ca50:	0800ca99 	.word	0x0800ca99
 800ca54:	0800caa1 	.word	0x0800caa1
 800ca58:	0800caa9 	.word	0x0800caa9
 800ca5c:	0800cab1 	.word	0x0800cab1
 800ca60:	0800cab9 	.word	0x0800cab9
 800ca64:	0800cac1 	.word	0x0800cac1
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800ca68:	88fa      	ldrh	r2, [r7, #6]
 800ca6a:	8a7b      	ldrh	r3, [r7, #18]
 800ca6c:	1ad3      	subs	r3, r2, r3
 800ca6e:	005b      	lsls	r3, r3, #1
 800ca70:	697a      	ldr	r2, [r7, #20]
 800ca72:	4413      	add	r3, r2
 800ca74:	881b      	ldrh	r3, [r3, #0]
 800ca76:	80fb      	strh	r3, [r7, #6]
 800ca78:	e027      	b.n	800caca <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800ca7a:	88fa      	ldrh	r2, [r7, #6]
 800ca7c:	8a7b      	ldrh	r3, [r7, #18]
 800ca7e:	1ad3      	subs	r3, r2, r3
 800ca80:	b29b      	uxth	r3, r3
 800ca82:	f003 0301 	and.w	r3, r3, #1
 800ca86:	b29b      	uxth	r3, r3
 800ca88:	88fa      	ldrh	r2, [r7, #6]
 800ca8a:	1ad3      	subs	r3, r2, r3
 800ca8c:	80fb      	strh	r3, [r7, #6]
 800ca8e:	e01c      	b.n	800caca <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800ca90:	88fb      	ldrh	r3, [r7, #6]
 800ca92:	3b10      	subs	r3, #16
 800ca94:	80fb      	strh	r3, [r7, #6]
 800ca96:	e018      	b.n	800caca <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800ca98:	88fb      	ldrh	r3, [r7, #6]
 800ca9a:	3b20      	subs	r3, #32
 800ca9c:	80fb      	strh	r3, [r7, #6]
 800ca9e:	e014      	b.n	800caca <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800caa0:	88fb      	ldrh	r3, [r7, #6]
 800caa2:	3b30      	subs	r3, #48	; 0x30
 800caa4:	80fb      	strh	r3, [r7, #6]
 800caa6:	e010      	b.n	800caca <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800caa8:	88fb      	ldrh	r3, [r7, #6]
 800caaa:	3b1a      	subs	r3, #26
 800caac:	80fb      	strh	r3, [r7, #6]
 800caae:	e00c      	b.n	800caca <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800cab0:	88fb      	ldrh	r3, [r7, #6]
 800cab2:	3308      	adds	r3, #8
 800cab4:	80fb      	strh	r3, [r7, #6]
 800cab6:	e008      	b.n	800caca <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800cab8:	88fb      	ldrh	r3, [r7, #6]
 800caba:	3b50      	subs	r3, #80	; 0x50
 800cabc:	80fb      	strh	r3, [r7, #6]
 800cabe:	e004      	b.n	800caca <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800cac0:	88fb      	ldrh	r3, [r7, #6]
 800cac2:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 800cac6:	80fb      	strh	r3, [r7, #6]
 800cac8:	bf00      	nop
			}
			break;
 800caca:	e008      	b.n	800cade <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800cacc:	89fb      	ldrh	r3, [r7, #14]
 800cace:	2b00      	cmp	r3, #0
 800cad0:	d195      	bne.n	800c9fe <ff_wtoupper+0x1a>
 800cad2:	8a3b      	ldrh	r3, [r7, #16]
 800cad4:	005b      	lsls	r3, r3, #1
 800cad6:	697a      	ldr	r2, [r7, #20]
 800cad8:	4413      	add	r3, r2
 800cada:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800cadc:	e78f      	b.n	800c9fe <ff_wtoupper+0x1a>
			break;
 800cade:	bf00      	nop
	}

	return chr;
 800cae0:	88fb      	ldrh	r3, [r7, #6]
}
 800cae2:	4618      	mov	r0, r3
 800cae4:	371c      	adds	r7, #28
 800cae6:	46bd      	mov	sp, r7
 800cae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caec:	4770      	bx	lr
 800caee:	bf00      	nop
 800caf0:	0800faf0 	.word	0x0800faf0
 800caf4:	0800fce4 	.word	0x0800fce4

0800caf8 <__cvt>:
 800caf8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cafc:	ec55 4b10 	vmov	r4, r5, d0
 800cb00:	2d00      	cmp	r5, #0
 800cb02:	460e      	mov	r6, r1
 800cb04:	4619      	mov	r1, r3
 800cb06:	462b      	mov	r3, r5
 800cb08:	bfbb      	ittet	lt
 800cb0a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800cb0e:	461d      	movlt	r5, r3
 800cb10:	2300      	movge	r3, #0
 800cb12:	232d      	movlt	r3, #45	; 0x2d
 800cb14:	700b      	strb	r3, [r1, #0]
 800cb16:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cb18:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800cb1c:	4691      	mov	r9, r2
 800cb1e:	f023 0820 	bic.w	r8, r3, #32
 800cb22:	bfbc      	itt	lt
 800cb24:	4622      	movlt	r2, r4
 800cb26:	4614      	movlt	r4, r2
 800cb28:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800cb2c:	d005      	beq.n	800cb3a <__cvt+0x42>
 800cb2e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800cb32:	d100      	bne.n	800cb36 <__cvt+0x3e>
 800cb34:	3601      	adds	r6, #1
 800cb36:	2102      	movs	r1, #2
 800cb38:	e000      	b.n	800cb3c <__cvt+0x44>
 800cb3a:	2103      	movs	r1, #3
 800cb3c:	ab03      	add	r3, sp, #12
 800cb3e:	9301      	str	r3, [sp, #4]
 800cb40:	ab02      	add	r3, sp, #8
 800cb42:	9300      	str	r3, [sp, #0]
 800cb44:	ec45 4b10 	vmov	d0, r4, r5
 800cb48:	4653      	mov	r3, sl
 800cb4a:	4632      	mov	r2, r6
 800cb4c:	f000 fe68 	bl	800d820 <_dtoa_r>
 800cb50:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800cb54:	4607      	mov	r7, r0
 800cb56:	d102      	bne.n	800cb5e <__cvt+0x66>
 800cb58:	f019 0f01 	tst.w	r9, #1
 800cb5c:	d022      	beq.n	800cba4 <__cvt+0xac>
 800cb5e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800cb62:	eb07 0906 	add.w	r9, r7, r6
 800cb66:	d110      	bne.n	800cb8a <__cvt+0x92>
 800cb68:	783b      	ldrb	r3, [r7, #0]
 800cb6a:	2b30      	cmp	r3, #48	; 0x30
 800cb6c:	d10a      	bne.n	800cb84 <__cvt+0x8c>
 800cb6e:	2200      	movs	r2, #0
 800cb70:	2300      	movs	r3, #0
 800cb72:	4620      	mov	r0, r4
 800cb74:	4629      	mov	r1, r5
 800cb76:	f7f3 ffa7 	bl	8000ac8 <__aeabi_dcmpeq>
 800cb7a:	b918      	cbnz	r0, 800cb84 <__cvt+0x8c>
 800cb7c:	f1c6 0601 	rsb	r6, r6, #1
 800cb80:	f8ca 6000 	str.w	r6, [sl]
 800cb84:	f8da 3000 	ldr.w	r3, [sl]
 800cb88:	4499      	add	r9, r3
 800cb8a:	2200      	movs	r2, #0
 800cb8c:	2300      	movs	r3, #0
 800cb8e:	4620      	mov	r0, r4
 800cb90:	4629      	mov	r1, r5
 800cb92:	f7f3 ff99 	bl	8000ac8 <__aeabi_dcmpeq>
 800cb96:	b108      	cbz	r0, 800cb9c <__cvt+0xa4>
 800cb98:	f8cd 900c 	str.w	r9, [sp, #12]
 800cb9c:	2230      	movs	r2, #48	; 0x30
 800cb9e:	9b03      	ldr	r3, [sp, #12]
 800cba0:	454b      	cmp	r3, r9
 800cba2:	d307      	bcc.n	800cbb4 <__cvt+0xbc>
 800cba4:	9b03      	ldr	r3, [sp, #12]
 800cba6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800cba8:	1bdb      	subs	r3, r3, r7
 800cbaa:	4638      	mov	r0, r7
 800cbac:	6013      	str	r3, [r2, #0]
 800cbae:	b004      	add	sp, #16
 800cbb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cbb4:	1c59      	adds	r1, r3, #1
 800cbb6:	9103      	str	r1, [sp, #12]
 800cbb8:	701a      	strb	r2, [r3, #0]
 800cbba:	e7f0      	b.n	800cb9e <__cvt+0xa6>

0800cbbc <__exponent>:
 800cbbc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cbbe:	4603      	mov	r3, r0
 800cbc0:	2900      	cmp	r1, #0
 800cbc2:	bfb8      	it	lt
 800cbc4:	4249      	neglt	r1, r1
 800cbc6:	f803 2b02 	strb.w	r2, [r3], #2
 800cbca:	bfb4      	ite	lt
 800cbcc:	222d      	movlt	r2, #45	; 0x2d
 800cbce:	222b      	movge	r2, #43	; 0x2b
 800cbd0:	2909      	cmp	r1, #9
 800cbd2:	7042      	strb	r2, [r0, #1]
 800cbd4:	dd2a      	ble.n	800cc2c <__exponent+0x70>
 800cbd6:	f10d 0207 	add.w	r2, sp, #7
 800cbda:	4617      	mov	r7, r2
 800cbdc:	260a      	movs	r6, #10
 800cbde:	4694      	mov	ip, r2
 800cbe0:	fb91 f5f6 	sdiv	r5, r1, r6
 800cbe4:	fb06 1415 	mls	r4, r6, r5, r1
 800cbe8:	3430      	adds	r4, #48	; 0x30
 800cbea:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800cbee:	460c      	mov	r4, r1
 800cbf0:	2c63      	cmp	r4, #99	; 0x63
 800cbf2:	f102 32ff 	add.w	r2, r2, #4294967295
 800cbf6:	4629      	mov	r1, r5
 800cbf8:	dcf1      	bgt.n	800cbde <__exponent+0x22>
 800cbfa:	3130      	adds	r1, #48	; 0x30
 800cbfc:	f1ac 0402 	sub.w	r4, ip, #2
 800cc00:	f802 1c01 	strb.w	r1, [r2, #-1]
 800cc04:	1c41      	adds	r1, r0, #1
 800cc06:	4622      	mov	r2, r4
 800cc08:	42ba      	cmp	r2, r7
 800cc0a:	d30a      	bcc.n	800cc22 <__exponent+0x66>
 800cc0c:	f10d 0209 	add.w	r2, sp, #9
 800cc10:	eba2 020c 	sub.w	r2, r2, ip
 800cc14:	42bc      	cmp	r4, r7
 800cc16:	bf88      	it	hi
 800cc18:	2200      	movhi	r2, #0
 800cc1a:	4413      	add	r3, r2
 800cc1c:	1a18      	subs	r0, r3, r0
 800cc1e:	b003      	add	sp, #12
 800cc20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cc22:	f812 5b01 	ldrb.w	r5, [r2], #1
 800cc26:	f801 5f01 	strb.w	r5, [r1, #1]!
 800cc2a:	e7ed      	b.n	800cc08 <__exponent+0x4c>
 800cc2c:	2330      	movs	r3, #48	; 0x30
 800cc2e:	3130      	adds	r1, #48	; 0x30
 800cc30:	7083      	strb	r3, [r0, #2]
 800cc32:	70c1      	strb	r1, [r0, #3]
 800cc34:	1d03      	adds	r3, r0, #4
 800cc36:	e7f1      	b.n	800cc1c <__exponent+0x60>

0800cc38 <_printf_float>:
 800cc38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc3c:	ed2d 8b02 	vpush	{d8}
 800cc40:	b08d      	sub	sp, #52	; 0x34
 800cc42:	460c      	mov	r4, r1
 800cc44:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800cc48:	4616      	mov	r6, r2
 800cc4a:	461f      	mov	r7, r3
 800cc4c:	4605      	mov	r5, r0
 800cc4e:	f000 fce7 	bl	800d620 <_localeconv_r>
 800cc52:	f8d0 a000 	ldr.w	sl, [r0]
 800cc56:	4650      	mov	r0, sl
 800cc58:	f7f3 fb0a 	bl	8000270 <strlen>
 800cc5c:	2300      	movs	r3, #0
 800cc5e:	930a      	str	r3, [sp, #40]	; 0x28
 800cc60:	6823      	ldr	r3, [r4, #0]
 800cc62:	9305      	str	r3, [sp, #20]
 800cc64:	f8d8 3000 	ldr.w	r3, [r8]
 800cc68:	f894 b018 	ldrb.w	fp, [r4, #24]
 800cc6c:	3307      	adds	r3, #7
 800cc6e:	f023 0307 	bic.w	r3, r3, #7
 800cc72:	f103 0208 	add.w	r2, r3, #8
 800cc76:	f8c8 2000 	str.w	r2, [r8]
 800cc7a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800cc7e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800cc82:	9307      	str	r3, [sp, #28]
 800cc84:	f8cd 8018 	str.w	r8, [sp, #24]
 800cc88:	ee08 0a10 	vmov	s16, r0
 800cc8c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800cc90:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cc94:	4b9e      	ldr	r3, [pc, #632]	; (800cf10 <_printf_float+0x2d8>)
 800cc96:	f04f 32ff 	mov.w	r2, #4294967295
 800cc9a:	f7f3 ff47 	bl	8000b2c <__aeabi_dcmpun>
 800cc9e:	bb88      	cbnz	r0, 800cd04 <_printf_float+0xcc>
 800cca0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cca4:	4b9a      	ldr	r3, [pc, #616]	; (800cf10 <_printf_float+0x2d8>)
 800cca6:	f04f 32ff 	mov.w	r2, #4294967295
 800ccaa:	f7f3 ff21 	bl	8000af0 <__aeabi_dcmple>
 800ccae:	bb48      	cbnz	r0, 800cd04 <_printf_float+0xcc>
 800ccb0:	2200      	movs	r2, #0
 800ccb2:	2300      	movs	r3, #0
 800ccb4:	4640      	mov	r0, r8
 800ccb6:	4649      	mov	r1, r9
 800ccb8:	f7f3 ff10 	bl	8000adc <__aeabi_dcmplt>
 800ccbc:	b110      	cbz	r0, 800ccc4 <_printf_float+0x8c>
 800ccbe:	232d      	movs	r3, #45	; 0x2d
 800ccc0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ccc4:	4a93      	ldr	r2, [pc, #588]	; (800cf14 <_printf_float+0x2dc>)
 800ccc6:	4b94      	ldr	r3, [pc, #592]	; (800cf18 <_printf_float+0x2e0>)
 800ccc8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800cccc:	bf94      	ite	ls
 800ccce:	4690      	movls	r8, r2
 800ccd0:	4698      	movhi	r8, r3
 800ccd2:	2303      	movs	r3, #3
 800ccd4:	6123      	str	r3, [r4, #16]
 800ccd6:	9b05      	ldr	r3, [sp, #20]
 800ccd8:	f023 0304 	bic.w	r3, r3, #4
 800ccdc:	6023      	str	r3, [r4, #0]
 800ccde:	f04f 0900 	mov.w	r9, #0
 800cce2:	9700      	str	r7, [sp, #0]
 800cce4:	4633      	mov	r3, r6
 800cce6:	aa0b      	add	r2, sp, #44	; 0x2c
 800cce8:	4621      	mov	r1, r4
 800ccea:	4628      	mov	r0, r5
 800ccec:	f000 f9da 	bl	800d0a4 <_printf_common>
 800ccf0:	3001      	adds	r0, #1
 800ccf2:	f040 8090 	bne.w	800ce16 <_printf_float+0x1de>
 800ccf6:	f04f 30ff 	mov.w	r0, #4294967295
 800ccfa:	b00d      	add	sp, #52	; 0x34
 800ccfc:	ecbd 8b02 	vpop	{d8}
 800cd00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd04:	4642      	mov	r2, r8
 800cd06:	464b      	mov	r3, r9
 800cd08:	4640      	mov	r0, r8
 800cd0a:	4649      	mov	r1, r9
 800cd0c:	f7f3 ff0e 	bl	8000b2c <__aeabi_dcmpun>
 800cd10:	b140      	cbz	r0, 800cd24 <_printf_float+0xec>
 800cd12:	464b      	mov	r3, r9
 800cd14:	2b00      	cmp	r3, #0
 800cd16:	bfbc      	itt	lt
 800cd18:	232d      	movlt	r3, #45	; 0x2d
 800cd1a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800cd1e:	4a7f      	ldr	r2, [pc, #508]	; (800cf1c <_printf_float+0x2e4>)
 800cd20:	4b7f      	ldr	r3, [pc, #508]	; (800cf20 <_printf_float+0x2e8>)
 800cd22:	e7d1      	b.n	800ccc8 <_printf_float+0x90>
 800cd24:	6863      	ldr	r3, [r4, #4]
 800cd26:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800cd2a:	9206      	str	r2, [sp, #24]
 800cd2c:	1c5a      	adds	r2, r3, #1
 800cd2e:	d13f      	bne.n	800cdb0 <_printf_float+0x178>
 800cd30:	2306      	movs	r3, #6
 800cd32:	6063      	str	r3, [r4, #4]
 800cd34:	9b05      	ldr	r3, [sp, #20]
 800cd36:	6861      	ldr	r1, [r4, #4]
 800cd38:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800cd3c:	2300      	movs	r3, #0
 800cd3e:	9303      	str	r3, [sp, #12]
 800cd40:	ab0a      	add	r3, sp, #40	; 0x28
 800cd42:	e9cd b301 	strd	fp, r3, [sp, #4]
 800cd46:	ab09      	add	r3, sp, #36	; 0x24
 800cd48:	ec49 8b10 	vmov	d0, r8, r9
 800cd4c:	9300      	str	r3, [sp, #0]
 800cd4e:	6022      	str	r2, [r4, #0]
 800cd50:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800cd54:	4628      	mov	r0, r5
 800cd56:	f7ff fecf 	bl	800caf8 <__cvt>
 800cd5a:	9b06      	ldr	r3, [sp, #24]
 800cd5c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800cd5e:	2b47      	cmp	r3, #71	; 0x47
 800cd60:	4680      	mov	r8, r0
 800cd62:	d108      	bne.n	800cd76 <_printf_float+0x13e>
 800cd64:	1cc8      	adds	r0, r1, #3
 800cd66:	db02      	blt.n	800cd6e <_printf_float+0x136>
 800cd68:	6863      	ldr	r3, [r4, #4]
 800cd6a:	4299      	cmp	r1, r3
 800cd6c:	dd41      	ble.n	800cdf2 <_printf_float+0x1ba>
 800cd6e:	f1ab 0302 	sub.w	r3, fp, #2
 800cd72:	fa5f fb83 	uxtb.w	fp, r3
 800cd76:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800cd7a:	d820      	bhi.n	800cdbe <_printf_float+0x186>
 800cd7c:	3901      	subs	r1, #1
 800cd7e:	465a      	mov	r2, fp
 800cd80:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800cd84:	9109      	str	r1, [sp, #36]	; 0x24
 800cd86:	f7ff ff19 	bl	800cbbc <__exponent>
 800cd8a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cd8c:	1813      	adds	r3, r2, r0
 800cd8e:	2a01      	cmp	r2, #1
 800cd90:	4681      	mov	r9, r0
 800cd92:	6123      	str	r3, [r4, #16]
 800cd94:	dc02      	bgt.n	800cd9c <_printf_float+0x164>
 800cd96:	6822      	ldr	r2, [r4, #0]
 800cd98:	07d2      	lsls	r2, r2, #31
 800cd9a:	d501      	bpl.n	800cda0 <_printf_float+0x168>
 800cd9c:	3301      	adds	r3, #1
 800cd9e:	6123      	str	r3, [r4, #16]
 800cda0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800cda4:	2b00      	cmp	r3, #0
 800cda6:	d09c      	beq.n	800cce2 <_printf_float+0xaa>
 800cda8:	232d      	movs	r3, #45	; 0x2d
 800cdaa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cdae:	e798      	b.n	800cce2 <_printf_float+0xaa>
 800cdb0:	9a06      	ldr	r2, [sp, #24]
 800cdb2:	2a47      	cmp	r2, #71	; 0x47
 800cdb4:	d1be      	bne.n	800cd34 <_printf_float+0xfc>
 800cdb6:	2b00      	cmp	r3, #0
 800cdb8:	d1bc      	bne.n	800cd34 <_printf_float+0xfc>
 800cdba:	2301      	movs	r3, #1
 800cdbc:	e7b9      	b.n	800cd32 <_printf_float+0xfa>
 800cdbe:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800cdc2:	d118      	bne.n	800cdf6 <_printf_float+0x1be>
 800cdc4:	2900      	cmp	r1, #0
 800cdc6:	6863      	ldr	r3, [r4, #4]
 800cdc8:	dd0b      	ble.n	800cde2 <_printf_float+0x1aa>
 800cdca:	6121      	str	r1, [r4, #16]
 800cdcc:	b913      	cbnz	r3, 800cdd4 <_printf_float+0x19c>
 800cdce:	6822      	ldr	r2, [r4, #0]
 800cdd0:	07d0      	lsls	r0, r2, #31
 800cdd2:	d502      	bpl.n	800cdda <_printf_float+0x1a2>
 800cdd4:	3301      	adds	r3, #1
 800cdd6:	440b      	add	r3, r1
 800cdd8:	6123      	str	r3, [r4, #16]
 800cdda:	65a1      	str	r1, [r4, #88]	; 0x58
 800cddc:	f04f 0900 	mov.w	r9, #0
 800cde0:	e7de      	b.n	800cda0 <_printf_float+0x168>
 800cde2:	b913      	cbnz	r3, 800cdea <_printf_float+0x1b2>
 800cde4:	6822      	ldr	r2, [r4, #0]
 800cde6:	07d2      	lsls	r2, r2, #31
 800cde8:	d501      	bpl.n	800cdee <_printf_float+0x1b6>
 800cdea:	3302      	adds	r3, #2
 800cdec:	e7f4      	b.n	800cdd8 <_printf_float+0x1a0>
 800cdee:	2301      	movs	r3, #1
 800cdf0:	e7f2      	b.n	800cdd8 <_printf_float+0x1a0>
 800cdf2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800cdf6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cdf8:	4299      	cmp	r1, r3
 800cdfa:	db05      	blt.n	800ce08 <_printf_float+0x1d0>
 800cdfc:	6823      	ldr	r3, [r4, #0]
 800cdfe:	6121      	str	r1, [r4, #16]
 800ce00:	07d8      	lsls	r0, r3, #31
 800ce02:	d5ea      	bpl.n	800cdda <_printf_float+0x1a2>
 800ce04:	1c4b      	adds	r3, r1, #1
 800ce06:	e7e7      	b.n	800cdd8 <_printf_float+0x1a0>
 800ce08:	2900      	cmp	r1, #0
 800ce0a:	bfd4      	ite	le
 800ce0c:	f1c1 0202 	rsble	r2, r1, #2
 800ce10:	2201      	movgt	r2, #1
 800ce12:	4413      	add	r3, r2
 800ce14:	e7e0      	b.n	800cdd8 <_printf_float+0x1a0>
 800ce16:	6823      	ldr	r3, [r4, #0]
 800ce18:	055a      	lsls	r2, r3, #21
 800ce1a:	d407      	bmi.n	800ce2c <_printf_float+0x1f4>
 800ce1c:	6923      	ldr	r3, [r4, #16]
 800ce1e:	4642      	mov	r2, r8
 800ce20:	4631      	mov	r1, r6
 800ce22:	4628      	mov	r0, r5
 800ce24:	47b8      	blx	r7
 800ce26:	3001      	adds	r0, #1
 800ce28:	d12c      	bne.n	800ce84 <_printf_float+0x24c>
 800ce2a:	e764      	b.n	800ccf6 <_printf_float+0xbe>
 800ce2c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800ce30:	f240 80e0 	bls.w	800cff4 <_printf_float+0x3bc>
 800ce34:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ce38:	2200      	movs	r2, #0
 800ce3a:	2300      	movs	r3, #0
 800ce3c:	f7f3 fe44 	bl	8000ac8 <__aeabi_dcmpeq>
 800ce40:	2800      	cmp	r0, #0
 800ce42:	d034      	beq.n	800ceae <_printf_float+0x276>
 800ce44:	4a37      	ldr	r2, [pc, #220]	; (800cf24 <_printf_float+0x2ec>)
 800ce46:	2301      	movs	r3, #1
 800ce48:	4631      	mov	r1, r6
 800ce4a:	4628      	mov	r0, r5
 800ce4c:	47b8      	blx	r7
 800ce4e:	3001      	adds	r0, #1
 800ce50:	f43f af51 	beq.w	800ccf6 <_printf_float+0xbe>
 800ce54:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ce58:	429a      	cmp	r2, r3
 800ce5a:	db02      	blt.n	800ce62 <_printf_float+0x22a>
 800ce5c:	6823      	ldr	r3, [r4, #0]
 800ce5e:	07d8      	lsls	r0, r3, #31
 800ce60:	d510      	bpl.n	800ce84 <_printf_float+0x24c>
 800ce62:	ee18 3a10 	vmov	r3, s16
 800ce66:	4652      	mov	r2, sl
 800ce68:	4631      	mov	r1, r6
 800ce6a:	4628      	mov	r0, r5
 800ce6c:	47b8      	blx	r7
 800ce6e:	3001      	adds	r0, #1
 800ce70:	f43f af41 	beq.w	800ccf6 <_printf_float+0xbe>
 800ce74:	f04f 0800 	mov.w	r8, #0
 800ce78:	f104 091a 	add.w	r9, r4, #26
 800ce7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ce7e:	3b01      	subs	r3, #1
 800ce80:	4543      	cmp	r3, r8
 800ce82:	dc09      	bgt.n	800ce98 <_printf_float+0x260>
 800ce84:	6823      	ldr	r3, [r4, #0]
 800ce86:	079b      	lsls	r3, r3, #30
 800ce88:	f100 8107 	bmi.w	800d09a <_printf_float+0x462>
 800ce8c:	68e0      	ldr	r0, [r4, #12]
 800ce8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ce90:	4298      	cmp	r0, r3
 800ce92:	bfb8      	it	lt
 800ce94:	4618      	movlt	r0, r3
 800ce96:	e730      	b.n	800ccfa <_printf_float+0xc2>
 800ce98:	2301      	movs	r3, #1
 800ce9a:	464a      	mov	r2, r9
 800ce9c:	4631      	mov	r1, r6
 800ce9e:	4628      	mov	r0, r5
 800cea0:	47b8      	blx	r7
 800cea2:	3001      	adds	r0, #1
 800cea4:	f43f af27 	beq.w	800ccf6 <_printf_float+0xbe>
 800cea8:	f108 0801 	add.w	r8, r8, #1
 800ceac:	e7e6      	b.n	800ce7c <_printf_float+0x244>
 800ceae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ceb0:	2b00      	cmp	r3, #0
 800ceb2:	dc39      	bgt.n	800cf28 <_printf_float+0x2f0>
 800ceb4:	4a1b      	ldr	r2, [pc, #108]	; (800cf24 <_printf_float+0x2ec>)
 800ceb6:	2301      	movs	r3, #1
 800ceb8:	4631      	mov	r1, r6
 800ceba:	4628      	mov	r0, r5
 800cebc:	47b8      	blx	r7
 800cebe:	3001      	adds	r0, #1
 800cec0:	f43f af19 	beq.w	800ccf6 <_printf_float+0xbe>
 800cec4:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800cec8:	4313      	orrs	r3, r2
 800ceca:	d102      	bne.n	800ced2 <_printf_float+0x29a>
 800cecc:	6823      	ldr	r3, [r4, #0]
 800cece:	07d9      	lsls	r1, r3, #31
 800ced0:	d5d8      	bpl.n	800ce84 <_printf_float+0x24c>
 800ced2:	ee18 3a10 	vmov	r3, s16
 800ced6:	4652      	mov	r2, sl
 800ced8:	4631      	mov	r1, r6
 800ceda:	4628      	mov	r0, r5
 800cedc:	47b8      	blx	r7
 800cede:	3001      	adds	r0, #1
 800cee0:	f43f af09 	beq.w	800ccf6 <_printf_float+0xbe>
 800cee4:	f04f 0900 	mov.w	r9, #0
 800cee8:	f104 0a1a 	add.w	sl, r4, #26
 800ceec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ceee:	425b      	negs	r3, r3
 800cef0:	454b      	cmp	r3, r9
 800cef2:	dc01      	bgt.n	800cef8 <_printf_float+0x2c0>
 800cef4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cef6:	e792      	b.n	800ce1e <_printf_float+0x1e6>
 800cef8:	2301      	movs	r3, #1
 800cefa:	4652      	mov	r2, sl
 800cefc:	4631      	mov	r1, r6
 800cefe:	4628      	mov	r0, r5
 800cf00:	47b8      	blx	r7
 800cf02:	3001      	adds	r0, #1
 800cf04:	f43f aef7 	beq.w	800ccf6 <_printf_float+0xbe>
 800cf08:	f109 0901 	add.w	r9, r9, #1
 800cf0c:	e7ee      	b.n	800ceec <_printf_float+0x2b4>
 800cf0e:	bf00      	nop
 800cf10:	7fefffff 	.word	0x7fefffff
 800cf14:	0800fda0 	.word	0x0800fda0
 800cf18:	0800fda4 	.word	0x0800fda4
 800cf1c:	0800fda8 	.word	0x0800fda8
 800cf20:	0800fdac 	.word	0x0800fdac
 800cf24:	0800fdb0 	.word	0x0800fdb0
 800cf28:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cf2a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800cf2c:	429a      	cmp	r2, r3
 800cf2e:	bfa8      	it	ge
 800cf30:	461a      	movge	r2, r3
 800cf32:	2a00      	cmp	r2, #0
 800cf34:	4691      	mov	r9, r2
 800cf36:	dc37      	bgt.n	800cfa8 <_printf_float+0x370>
 800cf38:	f04f 0b00 	mov.w	fp, #0
 800cf3c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cf40:	f104 021a 	add.w	r2, r4, #26
 800cf44:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800cf46:	9305      	str	r3, [sp, #20]
 800cf48:	eba3 0309 	sub.w	r3, r3, r9
 800cf4c:	455b      	cmp	r3, fp
 800cf4e:	dc33      	bgt.n	800cfb8 <_printf_float+0x380>
 800cf50:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800cf54:	429a      	cmp	r2, r3
 800cf56:	db3b      	blt.n	800cfd0 <_printf_float+0x398>
 800cf58:	6823      	ldr	r3, [r4, #0]
 800cf5a:	07da      	lsls	r2, r3, #31
 800cf5c:	d438      	bmi.n	800cfd0 <_printf_float+0x398>
 800cf5e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800cf62:	eba2 0903 	sub.w	r9, r2, r3
 800cf66:	9b05      	ldr	r3, [sp, #20]
 800cf68:	1ad2      	subs	r2, r2, r3
 800cf6a:	4591      	cmp	r9, r2
 800cf6c:	bfa8      	it	ge
 800cf6e:	4691      	movge	r9, r2
 800cf70:	f1b9 0f00 	cmp.w	r9, #0
 800cf74:	dc35      	bgt.n	800cfe2 <_printf_float+0x3aa>
 800cf76:	f04f 0800 	mov.w	r8, #0
 800cf7a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cf7e:	f104 0a1a 	add.w	sl, r4, #26
 800cf82:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800cf86:	1a9b      	subs	r3, r3, r2
 800cf88:	eba3 0309 	sub.w	r3, r3, r9
 800cf8c:	4543      	cmp	r3, r8
 800cf8e:	f77f af79 	ble.w	800ce84 <_printf_float+0x24c>
 800cf92:	2301      	movs	r3, #1
 800cf94:	4652      	mov	r2, sl
 800cf96:	4631      	mov	r1, r6
 800cf98:	4628      	mov	r0, r5
 800cf9a:	47b8      	blx	r7
 800cf9c:	3001      	adds	r0, #1
 800cf9e:	f43f aeaa 	beq.w	800ccf6 <_printf_float+0xbe>
 800cfa2:	f108 0801 	add.w	r8, r8, #1
 800cfa6:	e7ec      	b.n	800cf82 <_printf_float+0x34a>
 800cfa8:	4613      	mov	r3, r2
 800cfaa:	4631      	mov	r1, r6
 800cfac:	4642      	mov	r2, r8
 800cfae:	4628      	mov	r0, r5
 800cfb0:	47b8      	blx	r7
 800cfb2:	3001      	adds	r0, #1
 800cfb4:	d1c0      	bne.n	800cf38 <_printf_float+0x300>
 800cfb6:	e69e      	b.n	800ccf6 <_printf_float+0xbe>
 800cfb8:	2301      	movs	r3, #1
 800cfba:	4631      	mov	r1, r6
 800cfbc:	4628      	mov	r0, r5
 800cfbe:	9205      	str	r2, [sp, #20]
 800cfc0:	47b8      	blx	r7
 800cfc2:	3001      	adds	r0, #1
 800cfc4:	f43f ae97 	beq.w	800ccf6 <_printf_float+0xbe>
 800cfc8:	9a05      	ldr	r2, [sp, #20]
 800cfca:	f10b 0b01 	add.w	fp, fp, #1
 800cfce:	e7b9      	b.n	800cf44 <_printf_float+0x30c>
 800cfd0:	ee18 3a10 	vmov	r3, s16
 800cfd4:	4652      	mov	r2, sl
 800cfd6:	4631      	mov	r1, r6
 800cfd8:	4628      	mov	r0, r5
 800cfda:	47b8      	blx	r7
 800cfdc:	3001      	adds	r0, #1
 800cfde:	d1be      	bne.n	800cf5e <_printf_float+0x326>
 800cfe0:	e689      	b.n	800ccf6 <_printf_float+0xbe>
 800cfe2:	9a05      	ldr	r2, [sp, #20]
 800cfe4:	464b      	mov	r3, r9
 800cfe6:	4442      	add	r2, r8
 800cfe8:	4631      	mov	r1, r6
 800cfea:	4628      	mov	r0, r5
 800cfec:	47b8      	blx	r7
 800cfee:	3001      	adds	r0, #1
 800cff0:	d1c1      	bne.n	800cf76 <_printf_float+0x33e>
 800cff2:	e680      	b.n	800ccf6 <_printf_float+0xbe>
 800cff4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cff6:	2a01      	cmp	r2, #1
 800cff8:	dc01      	bgt.n	800cffe <_printf_float+0x3c6>
 800cffa:	07db      	lsls	r3, r3, #31
 800cffc:	d53a      	bpl.n	800d074 <_printf_float+0x43c>
 800cffe:	2301      	movs	r3, #1
 800d000:	4642      	mov	r2, r8
 800d002:	4631      	mov	r1, r6
 800d004:	4628      	mov	r0, r5
 800d006:	47b8      	blx	r7
 800d008:	3001      	adds	r0, #1
 800d00a:	f43f ae74 	beq.w	800ccf6 <_printf_float+0xbe>
 800d00e:	ee18 3a10 	vmov	r3, s16
 800d012:	4652      	mov	r2, sl
 800d014:	4631      	mov	r1, r6
 800d016:	4628      	mov	r0, r5
 800d018:	47b8      	blx	r7
 800d01a:	3001      	adds	r0, #1
 800d01c:	f43f ae6b 	beq.w	800ccf6 <_printf_float+0xbe>
 800d020:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800d024:	2200      	movs	r2, #0
 800d026:	2300      	movs	r3, #0
 800d028:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800d02c:	f7f3 fd4c 	bl	8000ac8 <__aeabi_dcmpeq>
 800d030:	b9d8      	cbnz	r0, 800d06a <_printf_float+0x432>
 800d032:	f10a 33ff 	add.w	r3, sl, #4294967295
 800d036:	f108 0201 	add.w	r2, r8, #1
 800d03a:	4631      	mov	r1, r6
 800d03c:	4628      	mov	r0, r5
 800d03e:	47b8      	blx	r7
 800d040:	3001      	adds	r0, #1
 800d042:	d10e      	bne.n	800d062 <_printf_float+0x42a>
 800d044:	e657      	b.n	800ccf6 <_printf_float+0xbe>
 800d046:	2301      	movs	r3, #1
 800d048:	4652      	mov	r2, sl
 800d04a:	4631      	mov	r1, r6
 800d04c:	4628      	mov	r0, r5
 800d04e:	47b8      	blx	r7
 800d050:	3001      	adds	r0, #1
 800d052:	f43f ae50 	beq.w	800ccf6 <_printf_float+0xbe>
 800d056:	f108 0801 	add.w	r8, r8, #1
 800d05a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d05c:	3b01      	subs	r3, #1
 800d05e:	4543      	cmp	r3, r8
 800d060:	dcf1      	bgt.n	800d046 <_printf_float+0x40e>
 800d062:	464b      	mov	r3, r9
 800d064:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800d068:	e6da      	b.n	800ce20 <_printf_float+0x1e8>
 800d06a:	f04f 0800 	mov.w	r8, #0
 800d06e:	f104 0a1a 	add.w	sl, r4, #26
 800d072:	e7f2      	b.n	800d05a <_printf_float+0x422>
 800d074:	2301      	movs	r3, #1
 800d076:	4642      	mov	r2, r8
 800d078:	e7df      	b.n	800d03a <_printf_float+0x402>
 800d07a:	2301      	movs	r3, #1
 800d07c:	464a      	mov	r2, r9
 800d07e:	4631      	mov	r1, r6
 800d080:	4628      	mov	r0, r5
 800d082:	47b8      	blx	r7
 800d084:	3001      	adds	r0, #1
 800d086:	f43f ae36 	beq.w	800ccf6 <_printf_float+0xbe>
 800d08a:	f108 0801 	add.w	r8, r8, #1
 800d08e:	68e3      	ldr	r3, [r4, #12]
 800d090:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800d092:	1a5b      	subs	r3, r3, r1
 800d094:	4543      	cmp	r3, r8
 800d096:	dcf0      	bgt.n	800d07a <_printf_float+0x442>
 800d098:	e6f8      	b.n	800ce8c <_printf_float+0x254>
 800d09a:	f04f 0800 	mov.w	r8, #0
 800d09e:	f104 0919 	add.w	r9, r4, #25
 800d0a2:	e7f4      	b.n	800d08e <_printf_float+0x456>

0800d0a4 <_printf_common>:
 800d0a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d0a8:	4616      	mov	r6, r2
 800d0aa:	4699      	mov	r9, r3
 800d0ac:	688a      	ldr	r2, [r1, #8]
 800d0ae:	690b      	ldr	r3, [r1, #16]
 800d0b0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800d0b4:	4293      	cmp	r3, r2
 800d0b6:	bfb8      	it	lt
 800d0b8:	4613      	movlt	r3, r2
 800d0ba:	6033      	str	r3, [r6, #0]
 800d0bc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800d0c0:	4607      	mov	r7, r0
 800d0c2:	460c      	mov	r4, r1
 800d0c4:	b10a      	cbz	r2, 800d0ca <_printf_common+0x26>
 800d0c6:	3301      	adds	r3, #1
 800d0c8:	6033      	str	r3, [r6, #0]
 800d0ca:	6823      	ldr	r3, [r4, #0]
 800d0cc:	0699      	lsls	r1, r3, #26
 800d0ce:	bf42      	ittt	mi
 800d0d0:	6833      	ldrmi	r3, [r6, #0]
 800d0d2:	3302      	addmi	r3, #2
 800d0d4:	6033      	strmi	r3, [r6, #0]
 800d0d6:	6825      	ldr	r5, [r4, #0]
 800d0d8:	f015 0506 	ands.w	r5, r5, #6
 800d0dc:	d106      	bne.n	800d0ec <_printf_common+0x48>
 800d0de:	f104 0a19 	add.w	sl, r4, #25
 800d0e2:	68e3      	ldr	r3, [r4, #12]
 800d0e4:	6832      	ldr	r2, [r6, #0]
 800d0e6:	1a9b      	subs	r3, r3, r2
 800d0e8:	42ab      	cmp	r3, r5
 800d0ea:	dc26      	bgt.n	800d13a <_printf_common+0x96>
 800d0ec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800d0f0:	1e13      	subs	r3, r2, #0
 800d0f2:	6822      	ldr	r2, [r4, #0]
 800d0f4:	bf18      	it	ne
 800d0f6:	2301      	movne	r3, #1
 800d0f8:	0692      	lsls	r2, r2, #26
 800d0fa:	d42b      	bmi.n	800d154 <_printf_common+0xb0>
 800d0fc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d100:	4649      	mov	r1, r9
 800d102:	4638      	mov	r0, r7
 800d104:	47c0      	blx	r8
 800d106:	3001      	adds	r0, #1
 800d108:	d01e      	beq.n	800d148 <_printf_common+0xa4>
 800d10a:	6823      	ldr	r3, [r4, #0]
 800d10c:	6922      	ldr	r2, [r4, #16]
 800d10e:	f003 0306 	and.w	r3, r3, #6
 800d112:	2b04      	cmp	r3, #4
 800d114:	bf02      	ittt	eq
 800d116:	68e5      	ldreq	r5, [r4, #12]
 800d118:	6833      	ldreq	r3, [r6, #0]
 800d11a:	1aed      	subeq	r5, r5, r3
 800d11c:	68a3      	ldr	r3, [r4, #8]
 800d11e:	bf0c      	ite	eq
 800d120:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d124:	2500      	movne	r5, #0
 800d126:	4293      	cmp	r3, r2
 800d128:	bfc4      	itt	gt
 800d12a:	1a9b      	subgt	r3, r3, r2
 800d12c:	18ed      	addgt	r5, r5, r3
 800d12e:	2600      	movs	r6, #0
 800d130:	341a      	adds	r4, #26
 800d132:	42b5      	cmp	r5, r6
 800d134:	d11a      	bne.n	800d16c <_printf_common+0xc8>
 800d136:	2000      	movs	r0, #0
 800d138:	e008      	b.n	800d14c <_printf_common+0xa8>
 800d13a:	2301      	movs	r3, #1
 800d13c:	4652      	mov	r2, sl
 800d13e:	4649      	mov	r1, r9
 800d140:	4638      	mov	r0, r7
 800d142:	47c0      	blx	r8
 800d144:	3001      	adds	r0, #1
 800d146:	d103      	bne.n	800d150 <_printf_common+0xac>
 800d148:	f04f 30ff 	mov.w	r0, #4294967295
 800d14c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d150:	3501      	adds	r5, #1
 800d152:	e7c6      	b.n	800d0e2 <_printf_common+0x3e>
 800d154:	18e1      	adds	r1, r4, r3
 800d156:	1c5a      	adds	r2, r3, #1
 800d158:	2030      	movs	r0, #48	; 0x30
 800d15a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800d15e:	4422      	add	r2, r4
 800d160:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800d164:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800d168:	3302      	adds	r3, #2
 800d16a:	e7c7      	b.n	800d0fc <_printf_common+0x58>
 800d16c:	2301      	movs	r3, #1
 800d16e:	4622      	mov	r2, r4
 800d170:	4649      	mov	r1, r9
 800d172:	4638      	mov	r0, r7
 800d174:	47c0      	blx	r8
 800d176:	3001      	adds	r0, #1
 800d178:	d0e6      	beq.n	800d148 <_printf_common+0xa4>
 800d17a:	3601      	adds	r6, #1
 800d17c:	e7d9      	b.n	800d132 <_printf_common+0x8e>
	...

0800d180 <_printf_i>:
 800d180:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d184:	7e0f      	ldrb	r7, [r1, #24]
 800d186:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800d188:	2f78      	cmp	r7, #120	; 0x78
 800d18a:	4691      	mov	r9, r2
 800d18c:	4680      	mov	r8, r0
 800d18e:	460c      	mov	r4, r1
 800d190:	469a      	mov	sl, r3
 800d192:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800d196:	d807      	bhi.n	800d1a8 <_printf_i+0x28>
 800d198:	2f62      	cmp	r7, #98	; 0x62
 800d19a:	d80a      	bhi.n	800d1b2 <_printf_i+0x32>
 800d19c:	2f00      	cmp	r7, #0
 800d19e:	f000 80d4 	beq.w	800d34a <_printf_i+0x1ca>
 800d1a2:	2f58      	cmp	r7, #88	; 0x58
 800d1a4:	f000 80c0 	beq.w	800d328 <_printf_i+0x1a8>
 800d1a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d1ac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800d1b0:	e03a      	b.n	800d228 <_printf_i+0xa8>
 800d1b2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800d1b6:	2b15      	cmp	r3, #21
 800d1b8:	d8f6      	bhi.n	800d1a8 <_printf_i+0x28>
 800d1ba:	a101      	add	r1, pc, #4	; (adr r1, 800d1c0 <_printf_i+0x40>)
 800d1bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d1c0:	0800d219 	.word	0x0800d219
 800d1c4:	0800d22d 	.word	0x0800d22d
 800d1c8:	0800d1a9 	.word	0x0800d1a9
 800d1cc:	0800d1a9 	.word	0x0800d1a9
 800d1d0:	0800d1a9 	.word	0x0800d1a9
 800d1d4:	0800d1a9 	.word	0x0800d1a9
 800d1d8:	0800d22d 	.word	0x0800d22d
 800d1dc:	0800d1a9 	.word	0x0800d1a9
 800d1e0:	0800d1a9 	.word	0x0800d1a9
 800d1e4:	0800d1a9 	.word	0x0800d1a9
 800d1e8:	0800d1a9 	.word	0x0800d1a9
 800d1ec:	0800d331 	.word	0x0800d331
 800d1f0:	0800d259 	.word	0x0800d259
 800d1f4:	0800d2eb 	.word	0x0800d2eb
 800d1f8:	0800d1a9 	.word	0x0800d1a9
 800d1fc:	0800d1a9 	.word	0x0800d1a9
 800d200:	0800d353 	.word	0x0800d353
 800d204:	0800d1a9 	.word	0x0800d1a9
 800d208:	0800d259 	.word	0x0800d259
 800d20c:	0800d1a9 	.word	0x0800d1a9
 800d210:	0800d1a9 	.word	0x0800d1a9
 800d214:	0800d2f3 	.word	0x0800d2f3
 800d218:	682b      	ldr	r3, [r5, #0]
 800d21a:	1d1a      	adds	r2, r3, #4
 800d21c:	681b      	ldr	r3, [r3, #0]
 800d21e:	602a      	str	r2, [r5, #0]
 800d220:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d224:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d228:	2301      	movs	r3, #1
 800d22a:	e09f      	b.n	800d36c <_printf_i+0x1ec>
 800d22c:	6820      	ldr	r0, [r4, #0]
 800d22e:	682b      	ldr	r3, [r5, #0]
 800d230:	0607      	lsls	r7, r0, #24
 800d232:	f103 0104 	add.w	r1, r3, #4
 800d236:	6029      	str	r1, [r5, #0]
 800d238:	d501      	bpl.n	800d23e <_printf_i+0xbe>
 800d23a:	681e      	ldr	r6, [r3, #0]
 800d23c:	e003      	b.n	800d246 <_printf_i+0xc6>
 800d23e:	0646      	lsls	r6, r0, #25
 800d240:	d5fb      	bpl.n	800d23a <_printf_i+0xba>
 800d242:	f9b3 6000 	ldrsh.w	r6, [r3]
 800d246:	2e00      	cmp	r6, #0
 800d248:	da03      	bge.n	800d252 <_printf_i+0xd2>
 800d24a:	232d      	movs	r3, #45	; 0x2d
 800d24c:	4276      	negs	r6, r6
 800d24e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d252:	485a      	ldr	r0, [pc, #360]	; (800d3bc <_printf_i+0x23c>)
 800d254:	230a      	movs	r3, #10
 800d256:	e012      	b.n	800d27e <_printf_i+0xfe>
 800d258:	682b      	ldr	r3, [r5, #0]
 800d25a:	6820      	ldr	r0, [r4, #0]
 800d25c:	1d19      	adds	r1, r3, #4
 800d25e:	6029      	str	r1, [r5, #0]
 800d260:	0605      	lsls	r5, r0, #24
 800d262:	d501      	bpl.n	800d268 <_printf_i+0xe8>
 800d264:	681e      	ldr	r6, [r3, #0]
 800d266:	e002      	b.n	800d26e <_printf_i+0xee>
 800d268:	0641      	lsls	r1, r0, #25
 800d26a:	d5fb      	bpl.n	800d264 <_printf_i+0xe4>
 800d26c:	881e      	ldrh	r6, [r3, #0]
 800d26e:	4853      	ldr	r0, [pc, #332]	; (800d3bc <_printf_i+0x23c>)
 800d270:	2f6f      	cmp	r7, #111	; 0x6f
 800d272:	bf0c      	ite	eq
 800d274:	2308      	moveq	r3, #8
 800d276:	230a      	movne	r3, #10
 800d278:	2100      	movs	r1, #0
 800d27a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800d27e:	6865      	ldr	r5, [r4, #4]
 800d280:	60a5      	str	r5, [r4, #8]
 800d282:	2d00      	cmp	r5, #0
 800d284:	bfa2      	ittt	ge
 800d286:	6821      	ldrge	r1, [r4, #0]
 800d288:	f021 0104 	bicge.w	r1, r1, #4
 800d28c:	6021      	strge	r1, [r4, #0]
 800d28e:	b90e      	cbnz	r6, 800d294 <_printf_i+0x114>
 800d290:	2d00      	cmp	r5, #0
 800d292:	d04b      	beq.n	800d32c <_printf_i+0x1ac>
 800d294:	4615      	mov	r5, r2
 800d296:	fbb6 f1f3 	udiv	r1, r6, r3
 800d29a:	fb03 6711 	mls	r7, r3, r1, r6
 800d29e:	5dc7      	ldrb	r7, [r0, r7]
 800d2a0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800d2a4:	4637      	mov	r7, r6
 800d2a6:	42bb      	cmp	r3, r7
 800d2a8:	460e      	mov	r6, r1
 800d2aa:	d9f4      	bls.n	800d296 <_printf_i+0x116>
 800d2ac:	2b08      	cmp	r3, #8
 800d2ae:	d10b      	bne.n	800d2c8 <_printf_i+0x148>
 800d2b0:	6823      	ldr	r3, [r4, #0]
 800d2b2:	07de      	lsls	r6, r3, #31
 800d2b4:	d508      	bpl.n	800d2c8 <_printf_i+0x148>
 800d2b6:	6923      	ldr	r3, [r4, #16]
 800d2b8:	6861      	ldr	r1, [r4, #4]
 800d2ba:	4299      	cmp	r1, r3
 800d2bc:	bfde      	ittt	le
 800d2be:	2330      	movle	r3, #48	; 0x30
 800d2c0:	f805 3c01 	strble.w	r3, [r5, #-1]
 800d2c4:	f105 35ff 	addle.w	r5, r5, #4294967295
 800d2c8:	1b52      	subs	r2, r2, r5
 800d2ca:	6122      	str	r2, [r4, #16]
 800d2cc:	f8cd a000 	str.w	sl, [sp]
 800d2d0:	464b      	mov	r3, r9
 800d2d2:	aa03      	add	r2, sp, #12
 800d2d4:	4621      	mov	r1, r4
 800d2d6:	4640      	mov	r0, r8
 800d2d8:	f7ff fee4 	bl	800d0a4 <_printf_common>
 800d2dc:	3001      	adds	r0, #1
 800d2de:	d14a      	bne.n	800d376 <_printf_i+0x1f6>
 800d2e0:	f04f 30ff 	mov.w	r0, #4294967295
 800d2e4:	b004      	add	sp, #16
 800d2e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d2ea:	6823      	ldr	r3, [r4, #0]
 800d2ec:	f043 0320 	orr.w	r3, r3, #32
 800d2f0:	6023      	str	r3, [r4, #0]
 800d2f2:	4833      	ldr	r0, [pc, #204]	; (800d3c0 <_printf_i+0x240>)
 800d2f4:	2778      	movs	r7, #120	; 0x78
 800d2f6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800d2fa:	6823      	ldr	r3, [r4, #0]
 800d2fc:	6829      	ldr	r1, [r5, #0]
 800d2fe:	061f      	lsls	r7, r3, #24
 800d300:	f851 6b04 	ldr.w	r6, [r1], #4
 800d304:	d402      	bmi.n	800d30c <_printf_i+0x18c>
 800d306:	065f      	lsls	r7, r3, #25
 800d308:	bf48      	it	mi
 800d30a:	b2b6      	uxthmi	r6, r6
 800d30c:	07df      	lsls	r7, r3, #31
 800d30e:	bf48      	it	mi
 800d310:	f043 0320 	orrmi.w	r3, r3, #32
 800d314:	6029      	str	r1, [r5, #0]
 800d316:	bf48      	it	mi
 800d318:	6023      	strmi	r3, [r4, #0]
 800d31a:	b91e      	cbnz	r6, 800d324 <_printf_i+0x1a4>
 800d31c:	6823      	ldr	r3, [r4, #0]
 800d31e:	f023 0320 	bic.w	r3, r3, #32
 800d322:	6023      	str	r3, [r4, #0]
 800d324:	2310      	movs	r3, #16
 800d326:	e7a7      	b.n	800d278 <_printf_i+0xf8>
 800d328:	4824      	ldr	r0, [pc, #144]	; (800d3bc <_printf_i+0x23c>)
 800d32a:	e7e4      	b.n	800d2f6 <_printf_i+0x176>
 800d32c:	4615      	mov	r5, r2
 800d32e:	e7bd      	b.n	800d2ac <_printf_i+0x12c>
 800d330:	682b      	ldr	r3, [r5, #0]
 800d332:	6826      	ldr	r6, [r4, #0]
 800d334:	6961      	ldr	r1, [r4, #20]
 800d336:	1d18      	adds	r0, r3, #4
 800d338:	6028      	str	r0, [r5, #0]
 800d33a:	0635      	lsls	r5, r6, #24
 800d33c:	681b      	ldr	r3, [r3, #0]
 800d33e:	d501      	bpl.n	800d344 <_printf_i+0x1c4>
 800d340:	6019      	str	r1, [r3, #0]
 800d342:	e002      	b.n	800d34a <_printf_i+0x1ca>
 800d344:	0670      	lsls	r0, r6, #25
 800d346:	d5fb      	bpl.n	800d340 <_printf_i+0x1c0>
 800d348:	8019      	strh	r1, [r3, #0]
 800d34a:	2300      	movs	r3, #0
 800d34c:	6123      	str	r3, [r4, #16]
 800d34e:	4615      	mov	r5, r2
 800d350:	e7bc      	b.n	800d2cc <_printf_i+0x14c>
 800d352:	682b      	ldr	r3, [r5, #0]
 800d354:	1d1a      	adds	r2, r3, #4
 800d356:	602a      	str	r2, [r5, #0]
 800d358:	681d      	ldr	r5, [r3, #0]
 800d35a:	6862      	ldr	r2, [r4, #4]
 800d35c:	2100      	movs	r1, #0
 800d35e:	4628      	mov	r0, r5
 800d360:	f7f2 ff36 	bl	80001d0 <memchr>
 800d364:	b108      	cbz	r0, 800d36a <_printf_i+0x1ea>
 800d366:	1b40      	subs	r0, r0, r5
 800d368:	6060      	str	r0, [r4, #4]
 800d36a:	6863      	ldr	r3, [r4, #4]
 800d36c:	6123      	str	r3, [r4, #16]
 800d36e:	2300      	movs	r3, #0
 800d370:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d374:	e7aa      	b.n	800d2cc <_printf_i+0x14c>
 800d376:	6923      	ldr	r3, [r4, #16]
 800d378:	462a      	mov	r2, r5
 800d37a:	4649      	mov	r1, r9
 800d37c:	4640      	mov	r0, r8
 800d37e:	47d0      	blx	sl
 800d380:	3001      	adds	r0, #1
 800d382:	d0ad      	beq.n	800d2e0 <_printf_i+0x160>
 800d384:	6823      	ldr	r3, [r4, #0]
 800d386:	079b      	lsls	r3, r3, #30
 800d388:	d413      	bmi.n	800d3b2 <_printf_i+0x232>
 800d38a:	68e0      	ldr	r0, [r4, #12]
 800d38c:	9b03      	ldr	r3, [sp, #12]
 800d38e:	4298      	cmp	r0, r3
 800d390:	bfb8      	it	lt
 800d392:	4618      	movlt	r0, r3
 800d394:	e7a6      	b.n	800d2e4 <_printf_i+0x164>
 800d396:	2301      	movs	r3, #1
 800d398:	4632      	mov	r2, r6
 800d39a:	4649      	mov	r1, r9
 800d39c:	4640      	mov	r0, r8
 800d39e:	47d0      	blx	sl
 800d3a0:	3001      	adds	r0, #1
 800d3a2:	d09d      	beq.n	800d2e0 <_printf_i+0x160>
 800d3a4:	3501      	adds	r5, #1
 800d3a6:	68e3      	ldr	r3, [r4, #12]
 800d3a8:	9903      	ldr	r1, [sp, #12]
 800d3aa:	1a5b      	subs	r3, r3, r1
 800d3ac:	42ab      	cmp	r3, r5
 800d3ae:	dcf2      	bgt.n	800d396 <_printf_i+0x216>
 800d3b0:	e7eb      	b.n	800d38a <_printf_i+0x20a>
 800d3b2:	2500      	movs	r5, #0
 800d3b4:	f104 0619 	add.w	r6, r4, #25
 800d3b8:	e7f5      	b.n	800d3a6 <_printf_i+0x226>
 800d3ba:	bf00      	nop
 800d3bc:	0800fdb2 	.word	0x0800fdb2
 800d3c0:	0800fdc3 	.word	0x0800fdc3

0800d3c4 <std>:
 800d3c4:	2300      	movs	r3, #0
 800d3c6:	b510      	push	{r4, lr}
 800d3c8:	4604      	mov	r4, r0
 800d3ca:	e9c0 3300 	strd	r3, r3, [r0]
 800d3ce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d3d2:	6083      	str	r3, [r0, #8]
 800d3d4:	8181      	strh	r1, [r0, #12]
 800d3d6:	6643      	str	r3, [r0, #100]	; 0x64
 800d3d8:	81c2      	strh	r2, [r0, #14]
 800d3da:	6183      	str	r3, [r0, #24]
 800d3dc:	4619      	mov	r1, r3
 800d3de:	2208      	movs	r2, #8
 800d3e0:	305c      	adds	r0, #92	; 0x5c
 800d3e2:	f000 f914 	bl	800d60e <memset>
 800d3e6:	4b0d      	ldr	r3, [pc, #52]	; (800d41c <std+0x58>)
 800d3e8:	6263      	str	r3, [r4, #36]	; 0x24
 800d3ea:	4b0d      	ldr	r3, [pc, #52]	; (800d420 <std+0x5c>)
 800d3ec:	62a3      	str	r3, [r4, #40]	; 0x28
 800d3ee:	4b0d      	ldr	r3, [pc, #52]	; (800d424 <std+0x60>)
 800d3f0:	62e3      	str	r3, [r4, #44]	; 0x2c
 800d3f2:	4b0d      	ldr	r3, [pc, #52]	; (800d428 <std+0x64>)
 800d3f4:	6323      	str	r3, [r4, #48]	; 0x30
 800d3f6:	4b0d      	ldr	r3, [pc, #52]	; (800d42c <std+0x68>)
 800d3f8:	6224      	str	r4, [r4, #32]
 800d3fa:	429c      	cmp	r4, r3
 800d3fc:	d006      	beq.n	800d40c <std+0x48>
 800d3fe:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800d402:	4294      	cmp	r4, r2
 800d404:	d002      	beq.n	800d40c <std+0x48>
 800d406:	33d0      	adds	r3, #208	; 0xd0
 800d408:	429c      	cmp	r4, r3
 800d40a:	d105      	bne.n	800d418 <std+0x54>
 800d40c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800d410:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d414:	f000 b978 	b.w	800d708 <__retarget_lock_init_recursive>
 800d418:	bd10      	pop	{r4, pc}
 800d41a:	bf00      	nop
 800d41c:	0800d589 	.word	0x0800d589
 800d420:	0800d5ab 	.word	0x0800d5ab
 800d424:	0800d5e3 	.word	0x0800d5e3
 800d428:	0800d607 	.word	0x0800d607
 800d42c:	20000df0 	.word	0x20000df0

0800d430 <stdio_exit_handler>:
 800d430:	4a02      	ldr	r2, [pc, #8]	; (800d43c <stdio_exit_handler+0xc>)
 800d432:	4903      	ldr	r1, [pc, #12]	; (800d440 <stdio_exit_handler+0x10>)
 800d434:	4803      	ldr	r0, [pc, #12]	; (800d444 <stdio_exit_handler+0x14>)
 800d436:	f000 b869 	b.w	800d50c <_fwalk_sglue>
 800d43a:	bf00      	nop
 800d43c:	2000000c 	.word	0x2000000c
 800d440:	0800f0b9 	.word	0x0800f0b9
 800d444:	20000018 	.word	0x20000018

0800d448 <cleanup_stdio>:
 800d448:	6841      	ldr	r1, [r0, #4]
 800d44a:	4b0c      	ldr	r3, [pc, #48]	; (800d47c <cleanup_stdio+0x34>)
 800d44c:	4299      	cmp	r1, r3
 800d44e:	b510      	push	{r4, lr}
 800d450:	4604      	mov	r4, r0
 800d452:	d001      	beq.n	800d458 <cleanup_stdio+0x10>
 800d454:	f001 fe30 	bl	800f0b8 <_fflush_r>
 800d458:	68a1      	ldr	r1, [r4, #8]
 800d45a:	4b09      	ldr	r3, [pc, #36]	; (800d480 <cleanup_stdio+0x38>)
 800d45c:	4299      	cmp	r1, r3
 800d45e:	d002      	beq.n	800d466 <cleanup_stdio+0x1e>
 800d460:	4620      	mov	r0, r4
 800d462:	f001 fe29 	bl	800f0b8 <_fflush_r>
 800d466:	68e1      	ldr	r1, [r4, #12]
 800d468:	4b06      	ldr	r3, [pc, #24]	; (800d484 <cleanup_stdio+0x3c>)
 800d46a:	4299      	cmp	r1, r3
 800d46c:	d004      	beq.n	800d478 <cleanup_stdio+0x30>
 800d46e:	4620      	mov	r0, r4
 800d470:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d474:	f001 be20 	b.w	800f0b8 <_fflush_r>
 800d478:	bd10      	pop	{r4, pc}
 800d47a:	bf00      	nop
 800d47c:	20000df0 	.word	0x20000df0
 800d480:	20000e58 	.word	0x20000e58
 800d484:	20000ec0 	.word	0x20000ec0

0800d488 <global_stdio_init.part.0>:
 800d488:	b510      	push	{r4, lr}
 800d48a:	4b0b      	ldr	r3, [pc, #44]	; (800d4b8 <global_stdio_init.part.0+0x30>)
 800d48c:	4c0b      	ldr	r4, [pc, #44]	; (800d4bc <global_stdio_init.part.0+0x34>)
 800d48e:	4a0c      	ldr	r2, [pc, #48]	; (800d4c0 <global_stdio_init.part.0+0x38>)
 800d490:	601a      	str	r2, [r3, #0]
 800d492:	4620      	mov	r0, r4
 800d494:	2200      	movs	r2, #0
 800d496:	2104      	movs	r1, #4
 800d498:	f7ff ff94 	bl	800d3c4 <std>
 800d49c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800d4a0:	2201      	movs	r2, #1
 800d4a2:	2109      	movs	r1, #9
 800d4a4:	f7ff ff8e 	bl	800d3c4 <std>
 800d4a8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800d4ac:	2202      	movs	r2, #2
 800d4ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d4b2:	2112      	movs	r1, #18
 800d4b4:	f7ff bf86 	b.w	800d3c4 <std>
 800d4b8:	20000f28 	.word	0x20000f28
 800d4bc:	20000df0 	.word	0x20000df0
 800d4c0:	0800d431 	.word	0x0800d431

0800d4c4 <__sfp_lock_acquire>:
 800d4c4:	4801      	ldr	r0, [pc, #4]	; (800d4cc <__sfp_lock_acquire+0x8>)
 800d4c6:	f000 b920 	b.w	800d70a <__retarget_lock_acquire_recursive>
 800d4ca:	bf00      	nop
 800d4cc:	20000f31 	.word	0x20000f31

0800d4d0 <__sfp_lock_release>:
 800d4d0:	4801      	ldr	r0, [pc, #4]	; (800d4d8 <__sfp_lock_release+0x8>)
 800d4d2:	f000 b91b 	b.w	800d70c <__retarget_lock_release_recursive>
 800d4d6:	bf00      	nop
 800d4d8:	20000f31 	.word	0x20000f31

0800d4dc <__sinit>:
 800d4dc:	b510      	push	{r4, lr}
 800d4de:	4604      	mov	r4, r0
 800d4e0:	f7ff fff0 	bl	800d4c4 <__sfp_lock_acquire>
 800d4e4:	6a23      	ldr	r3, [r4, #32]
 800d4e6:	b11b      	cbz	r3, 800d4f0 <__sinit+0x14>
 800d4e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d4ec:	f7ff bff0 	b.w	800d4d0 <__sfp_lock_release>
 800d4f0:	4b04      	ldr	r3, [pc, #16]	; (800d504 <__sinit+0x28>)
 800d4f2:	6223      	str	r3, [r4, #32]
 800d4f4:	4b04      	ldr	r3, [pc, #16]	; (800d508 <__sinit+0x2c>)
 800d4f6:	681b      	ldr	r3, [r3, #0]
 800d4f8:	2b00      	cmp	r3, #0
 800d4fa:	d1f5      	bne.n	800d4e8 <__sinit+0xc>
 800d4fc:	f7ff ffc4 	bl	800d488 <global_stdio_init.part.0>
 800d500:	e7f2      	b.n	800d4e8 <__sinit+0xc>
 800d502:	bf00      	nop
 800d504:	0800d449 	.word	0x0800d449
 800d508:	20000f28 	.word	0x20000f28

0800d50c <_fwalk_sglue>:
 800d50c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d510:	4607      	mov	r7, r0
 800d512:	4688      	mov	r8, r1
 800d514:	4614      	mov	r4, r2
 800d516:	2600      	movs	r6, #0
 800d518:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d51c:	f1b9 0901 	subs.w	r9, r9, #1
 800d520:	d505      	bpl.n	800d52e <_fwalk_sglue+0x22>
 800d522:	6824      	ldr	r4, [r4, #0]
 800d524:	2c00      	cmp	r4, #0
 800d526:	d1f7      	bne.n	800d518 <_fwalk_sglue+0xc>
 800d528:	4630      	mov	r0, r6
 800d52a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d52e:	89ab      	ldrh	r3, [r5, #12]
 800d530:	2b01      	cmp	r3, #1
 800d532:	d907      	bls.n	800d544 <_fwalk_sglue+0x38>
 800d534:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d538:	3301      	adds	r3, #1
 800d53a:	d003      	beq.n	800d544 <_fwalk_sglue+0x38>
 800d53c:	4629      	mov	r1, r5
 800d53e:	4638      	mov	r0, r7
 800d540:	47c0      	blx	r8
 800d542:	4306      	orrs	r6, r0
 800d544:	3568      	adds	r5, #104	; 0x68
 800d546:	e7e9      	b.n	800d51c <_fwalk_sglue+0x10>

0800d548 <siprintf>:
 800d548:	b40e      	push	{r1, r2, r3}
 800d54a:	b500      	push	{lr}
 800d54c:	b09c      	sub	sp, #112	; 0x70
 800d54e:	ab1d      	add	r3, sp, #116	; 0x74
 800d550:	9002      	str	r0, [sp, #8]
 800d552:	9006      	str	r0, [sp, #24]
 800d554:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800d558:	4809      	ldr	r0, [pc, #36]	; (800d580 <siprintf+0x38>)
 800d55a:	9107      	str	r1, [sp, #28]
 800d55c:	9104      	str	r1, [sp, #16]
 800d55e:	4909      	ldr	r1, [pc, #36]	; (800d584 <siprintf+0x3c>)
 800d560:	f853 2b04 	ldr.w	r2, [r3], #4
 800d564:	9105      	str	r1, [sp, #20]
 800d566:	6800      	ldr	r0, [r0, #0]
 800d568:	9301      	str	r3, [sp, #4]
 800d56a:	a902      	add	r1, sp, #8
 800d56c:	f001 fc20 	bl	800edb0 <_svfiprintf_r>
 800d570:	9b02      	ldr	r3, [sp, #8]
 800d572:	2200      	movs	r2, #0
 800d574:	701a      	strb	r2, [r3, #0]
 800d576:	b01c      	add	sp, #112	; 0x70
 800d578:	f85d eb04 	ldr.w	lr, [sp], #4
 800d57c:	b003      	add	sp, #12
 800d57e:	4770      	bx	lr
 800d580:	20000064 	.word	0x20000064
 800d584:	ffff0208 	.word	0xffff0208

0800d588 <__sread>:
 800d588:	b510      	push	{r4, lr}
 800d58a:	460c      	mov	r4, r1
 800d58c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d590:	f000 f86c 	bl	800d66c <_read_r>
 800d594:	2800      	cmp	r0, #0
 800d596:	bfab      	itete	ge
 800d598:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d59a:	89a3      	ldrhlt	r3, [r4, #12]
 800d59c:	181b      	addge	r3, r3, r0
 800d59e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d5a2:	bfac      	ite	ge
 800d5a4:	6563      	strge	r3, [r4, #84]	; 0x54
 800d5a6:	81a3      	strhlt	r3, [r4, #12]
 800d5a8:	bd10      	pop	{r4, pc}

0800d5aa <__swrite>:
 800d5aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d5ae:	461f      	mov	r7, r3
 800d5b0:	898b      	ldrh	r3, [r1, #12]
 800d5b2:	05db      	lsls	r3, r3, #23
 800d5b4:	4605      	mov	r5, r0
 800d5b6:	460c      	mov	r4, r1
 800d5b8:	4616      	mov	r6, r2
 800d5ba:	d505      	bpl.n	800d5c8 <__swrite+0x1e>
 800d5bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d5c0:	2302      	movs	r3, #2
 800d5c2:	2200      	movs	r2, #0
 800d5c4:	f000 f840 	bl	800d648 <_lseek_r>
 800d5c8:	89a3      	ldrh	r3, [r4, #12]
 800d5ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d5ce:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d5d2:	81a3      	strh	r3, [r4, #12]
 800d5d4:	4632      	mov	r2, r6
 800d5d6:	463b      	mov	r3, r7
 800d5d8:	4628      	mov	r0, r5
 800d5da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d5de:	f000 b857 	b.w	800d690 <_write_r>

0800d5e2 <__sseek>:
 800d5e2:	b510      	push	{r4, lr}
 800d5e4:	460c      	mov	r4, r1
 800d5e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d5ea:	f000 f82d 	bl	800d648 <_lseek_r>
 800d5ee:	1c43      	adds	r3, r0, #1
 800d5f0:	89a3      	ldrh	r3, [r4, #12]
 800d5f2:	bf15      	itete	ne
 800d5f4:	6560      	strne	r0, [r4, #84]	; 0x54
 800d5f6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d5fa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d5fe:	81a3      	strheq	r3, [r4, #12]
 800d600:	bf18      	it	ne
 800d602:	81a3      	strhne	r3, [r4, #12]
 800d604:	bd10      	pop	{r4, pc}

0800d606 <__sclose>:
 800d606:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d60a:	f000 b80d 	b.w	800d628 <_close_r>

0800d60e <memset>:
 800d60e:	4402      	add	r2, r0
 800d610:	4603      	mov	r3, r0
 800d612:	4293      	cmp	r3, r2
 800d614:	d100      	bne.n	800d618 <memset+0xa>
 800d616:	4770      	bx	lr
 800d618:	f803 1b01 	strb.w	r1, [r3], #1
 800d61c:	e7f9      	b.n	800d612 <memset+0x4>
	...

0800d620 <_localeconv_r>:
 800d620:	4800      	ldr	r0, [pc, #0]	; (800d624 <_localeconv_r+0x4>)
 800d622:	4770      	bx	lr
 800d624:	20000158 	.word	0x20000158

0800d628 <_close_r>:
 800d628:	b538      	push	{r3, r4, r5, lr}
 800d62a:	4d06      	ldr	r5, [pc, #24]	; (800d644 <_close_r+0x1c>)
 800d62c:	2300      	movs	r3, #0
 800d62e:	4604      	mov	r4, r0
 800d630:	4608      	mov	r0, r1
 800d632:	602b      	str	r3, [r5, #0]
 800d634:	f7f5 fe0d 	bl	8003252 <_close>
 800d638:	1c43      	adds	r3, r0, #1
 800d63a:	d102      	bne.n	800d642 <_close_r+0x1a>
 800d63c:	682b      	ldr	r3, [r5, #0]
 800d63e:	b103      	cbz	r3, 800d642 <_close_r+0x1a>
 800d640:	6023      	str	r3, [r4, #0]
 800d642:	bd38      	pop	{r3, r4, r5, pc}
 800d644:	20000f2c 	.word	0x20000f2c

0800d648 <_lseek_r>:
 800d648:	b538      	push	{r3, r4, r5, lr}
 800d64a:	4d07      	ldr	r5, [pc, #28]	; (800d668 <_lseek_r+0x20>)
 800d64c:	4604      	mov	r4, r0
 800d64e:	4608      	mov	r0, r1
 800d650:	4611      	mov	r1, r2
 800d652:	2200      	movs	r2, #0
 800d654:	602a      	str	r2, [r5, #0]
 800d656:	461a      	mov	r2, r3
 800d658:	f7f5 fe22 	bl	80032a0 <_lseek>
 800d65c:	1c43      	adds	r3, r0, #1
 800d65e:	d102      	bne.n	800d666 <_lseek_r+0x1e>
 800d660:	682b      	ldr	r3, [r5, #0]
 800d662:	b103      	cbz	r3, 800d666 <_lseek_r+0x1e>
 800d664:	6023      	str	r3, [r4, #0]
 800d666:	bd38      	pop	{r3, r4, r5, pc}
 800d668:	20000f2c 	.word	0x20000f2c

0800d66c <_read_r>:
 800d66c:	b538      	push	{r3, r4, r5, lr}
 800d66e:	4d07      	ldr	r5, [pc, #28]	; (800d68c <_read_r+0x20>)
 800d670:	4604      	mov	r4, r0
 800d672:	4608      	mov	r0, r1
 800d674:	4611      	mov	r1, r2
 800d676:	2200      	movs	r2, #0
 800d678:	602a      	str	r2, [r5, #0]
 800d67a:	461a      	mov	r2, r3
 800d67c:	f7f5 fdcc 	bl	8003218 <_read>
 800d680:	1c43      	adds	r3, r0, #1
 800d682:	d102      	bne.n	800d68a <_read_r+0x1e>
 800d684:	682b      	ldr	r3, [r5, #0]
 800d686:	b103      	cbz	r3, 800d68a <_read_r+0x1e>
 800d688:	6023      	str	r3, [r4, #0]
 800d68a:	bd38      	pop	{r3, r4, r5, pc}
 800d68c:	20000f2c 	.word	0x20000f2c

0800d690 <_write_r>:
 800d690:	b538      	push	{r3, r4, r5, lr}
 800d692:	4d07      	ldr	r5, [pc, #28]	; (800d6b0 <_write_r+0x20>)
 800d694:	4604      	mov	r4, r0
 800d696:	4608      	mov	r0, r1
 800d698:	4611      	mov	r1, r2
 800d69a:	2200      	movs	r2, #0
 800d69c:	602a      	str	r2, [r5, #0]
 800d69e:	461a      	mov	r2, r3
 800d6a0:	f7f4 f8d0 	bl	8001844 <_write>
 800d6a4:	1c43      	adds	r3, r0, #1
 800d6a6:	d102      	bne.n	800d6ae <_write_r+0x1e>
 800d6a8:	682b      	ldr	r3, [r5, #0]
 800d6aa:	b103      	cbz	r3, 800d6ae <_write_r+0x1e>
 800d6ac:	6023      	str	r3, [r4, #0]
 800d6ae:	bd38      	pop	{r3, r4, r5, pc}
 800d6b0:	20000f2c 	.word	0x20000f2c

0800d6b4 <__errno>:
 800d6b4:	4b01      	ldr	r3, [pc, #4]	; (800d6bc <__errno+0x8>)
 800d6b6:	6818      	ldr	r0, [r3, #0]
 800d6b8:	4770      	bx	lr
 800d6ba:	bf00      	nop
 800d6bc:	20000064 	.word	0x20000064

0800d6c0 <__libc_init_array>:
 800d6c0:	b570      	push	{r4, r5, r6, lr}
 800d6c2:	4d0d      	ldr	r5, [pc, #52]	; (800d6f8 <__libc_init_array+0x38>)
 800d6c4:	4c0d      	ldr	r4, [pc, #52]	; (800d6fc <__libc_init_array+0x3c>)
 800d6c6:	1b64      	subs	r4, r4, r5
 800d6c8:	10a4      	asrs	r4, r4, #2
 800d6ca:	2600      	movs	r6, #0
 800d6cc:	42a6      	cmp	r6, r4
 800d6ce:	d109      	bne.n	800d6e4 <__libc_init_array+0x24>
 800d6d0:	4d0b      	ldr	r5, [pc, #44]	; (800d700 <__libc_init_array+0x40>)
 800d6d2:	4c0c      	ldr	r4, [pc, #48]	; (800d704 <__libc_init_array+0x44>)
 800d6d4:	f002 f894 	bl	800f800 <_init>
 800d6d8:	1b64      	subs	r4, r4, r5
 800d6da:	10a4      	asrs	r4, r4, #2
 800d6dc:	2600      	movs	r6, #0
 800d6de:	42a6      	cmp	r6, r4
 800d6e0:	d105      	bne.n	800d6ee <__libc_init_array+0x2e>
 800d6e2:	bd70      	pop	{r4, r5, r6, pc}
 800d6e4:	f855 3b04 	ldr.w	r3, [r5], #4
 800d6e8:	4798      	blx	r3
 800d6ea:	3601      	adds	r6, #1
 800d6ec:	e7ee      	b.n	800d6cc <__libc_init_array+0xc>
 800d6ee:	f855 3b04 	ldr.w	r3, [r5], #4
 800d6f2:	4798      	blx	r3
 800d6f4:	3601      	adds	r6, #1
 800d6f6:	e7f2      	b.n	800d6de <__libc_init_array+0x1e>
 800d6f8:	0801011c 	.word	0x0801011c
 800d6fc:	0801011c 	.word	0x0801011c
 800d700:	0801011c 	.word	0x0801011c
 800d704:	08010120 	.word	0x08010120

0800d708 <__retarget_lock_init_recursive>:
 800d708:	4770      	bx	lr

0800d70a <__retarget_lock_acquire_recursive>:
 800d70a:	4770      	bx	lr

0800d70c <__retarget_lock_release_recursive>:
 800d70c:	4770      	bx	lr

0800d70e <quorem>:
 800d70e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d712:	6903      	ldr	r3, [r0, #16]
 800d714:	690c      	ldr	r4, [r1, #16]
 800d716:	42a3      	cmp	r3, r4
 800d718:	4607      	mov	r7, r0
 800d71a:	db7e      	blt.n	800d81a <quorem+0x10c>
 800d71c:	3c01      	subs	r4, #1
 800d71e:	f101 0814 	add.w	r8, r1, #20
 800d722:	f100 0514 	add.w	r5, r0, #20
 800d726:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d72a:	9301      	str	r3, [sp, #4]
 800d72c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d730:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d734:	3301      	adds	r3, #1
 800d736:	429a      	cmp	r2, r3
 800d738:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800d73c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d740:	fbb2 f6f3 	udiv	r6, r2, r3
 800d744:	d331      	bcc.n	800d7aa <quorem+0x9c>
 800d746:	f04f 0e00 	mov.w	lr, #0
 800d74a:	4640      	mov	r0, r8
 800d74c:	46ac      	mov	ip, r5
 800d74e:	46f2      	mov	sl, lr
 800d750:	f850 2b04 	ldr.w	r2, [r0], #4
 800d754:	b293      	uxth	r3, r2
 800d756:	fb06 e303 	mla	r3, r6, r3, lr
 800d75a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800d75e:	0c1a      	lsrs	r2, r3, #16
 800d760:	b29b      	uxth	r3, r3
 800d762:	ebaa 0303 	sub.w	r3, sl, r3
 800d766:	f8dc a000 	ldr.w	sl, [ip]
 800d76a:	fa13 f38a 	uxtah	r3, r3, sl
 800d76e:	fb06 220e 	mla	r2, r6, lr, r2
 800d772:	9300      	str	r3, [sp, #0]
 800d774:	9b00      	ldr	r3, [sp, #0]
 800d776:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800d77a:	b292      	uxth	r2, r2
 800d77c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800d780:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d784:	f8bd 3000 	ldrh.w	r3, [sp]
 800d788:	4581      	cmp	r9, r0
 800d78a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d78e:	f84c 3b04 	str.w	r3, [ip], #4
 800d792:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800d796:	d2db      	bcs.n	800d750 <quorem+0x42>
 800d798:	f855 300b 	ldr.w	r3, [r5, fp]
 800d79c:	b92b      	cbnz	r3, 800d7aa <quorem+0x9c>
 800d79e:	9b01      	ldr	r3, [sp, #4]
 800d7a0:	3b04      	subs	r3, #4
 800d7a2:	429d      	cmp	r5, r3
 800d7a4:	461a      	mov	r2, r3
 800d7a6:	d32c      	bcc.n	800d802 <quorem+0xf4>
 800d7a8:	613c      	str	r4, [r7, #16]
 800d7aa:	4638      	mov	r0, r7
 800d7ac:	f001 f9a6 	bl	800eafc <__mcmp>
 800d7b0:	2800      	cmp	r0, #0
 800d7b2:	db22      	blt.n	800d7fa <quorem+0xec>
 800d7b4:	3601      	adds	r6, #1
 800d7b6:	4629      	mov	r1, r5
 800d7b8:	2000      	movs	r0, #0
 800d7ba:	f858 2b04 	ldr.w	r2, [r8], #4
 800d7be:	f8d1 c000 	ldr.w	ip, [r1]
 800d7c2:	b293      	uxth	r3, r2
 800d7c4:	1ac3      	subs	r3, r0, r3
 800d7c6:	0c12      	lsrs	r2, r2, #16
 800d7c8:	fa13 f38c 	uxtah	r3, r3, ip
 800d7cc:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800d7d0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d7d4:	b29b      	uxth	r3, r3
 800d7d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d7da:	45c1      	cmp	r9, r8
 800d7dc:	f841 3b04 	str.w	r3, [r1], #4
 800d7e0:	ea4f 4022 	mov.w	r0, r2, asr #16
 800d7e4:	d2e9      	bcs.n	800d7ba <quorem+0xac>
 800d7e6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d7ea:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d7ee:	b922      	cbnz	r2, 800d7fa <quorem+0xec>
 800d7f0:	3b04      	subs	r3, #4
 800d7f2:	429d      	cmp	r5, r3
 800d7f4:	461a      	mov	r2, r3
 800d7f6:	d30a      	bcc.n	800d80e <quorem+0x100>
 800d7f8:	613c      	str	r4, [r7, #16]
 800d7fa:	4630      	mov	r0, r6
 800d7fc:	b003      	add	sp, #12
 800d7fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d802:	6812      	ldr	r2, [r2, #0]
 800d804:	3b04      	subs	r3, #4
 800d806:	2a00      	cmp	r2, #0
 800d808:	d1ce      	bne.n	800d7a8 <quorem+0x9a>
 800d80a:	3c01      	subs	r4, #1
 800d80c:	e7c9      	b.n	800d7a2 <quorem+0x94>
 800d80e:	6812      	ldr	r2, [r2, #0]
 800d810:	3b04      	subs	r3, #4
 800d812:	2a00      	cmp	r2, #0
 800d814:	d1f0      	bne.n	800d7f8 <quorem+0xea>
 800d816:	3c01      	subs	r4, #1
 800d818:	e7eb      	b.n	800d7f2 <quorem+0xe4>
 800d81a:	2000      	movs	r0, #0
 800d81c:	e7ee      	b.n	800d7fc <quorem+0xee>
	...

0800d820 <_dtoa_r>:
 800d820:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d824:	ed2d 8b04 	vpush	{d8-d9}
 800d828:	69c5      	ldr	r5, [r0, #28]
 800d82a:	b093      	sub	sp, #76	; 0x4c
 800d82c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800d830:	ec57 6b10 	vmov	r6, r7, d0
 800d834:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800d838:	9107      	str	r1, [sp, #28]
 800d83a:	4604      	mov	r4, r0
 800d83c:	920a      	str	r2, [sp, #40]	; 0x28
 800d83e:	930d      	str	r3, [sp, #52]	; 0x34
 800d840:	b975      	cbnz	r5, 800d860 <_dtoa_r+0x40>
 800d842:	2010      	movs	r0, #16
 800d844:	f000 fe2a 	bl	800e49c <malloc>
 800d848:	4602      	mov	r2, r0
 800d84a:	61e0      	str	r0, [r4, #28]
 800d84c:	b920      	cbnz	r0, 800d858 <_dtoa_r+0x38>
 800d84e:	4bae      	ldr	r3, [pc, #696]	; (800db08 <_dtoa_r+0x2e8>)
 800d850:	21ef      	movs	r1, #239	; 0xef
 800d852:	48ae      	ldr	r0, [pc, #696]	; (800db0c <_dtoa_r+0x2ec>)
 800d854:	f001 fc90 	bl	800f178 <__assert_func>
 800d858:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800d85c:	6005      	str	r5, [r0, #0]
 800d85e:	60c5      	str	r5, [r0, #12]
 800d860:	69e3      	ldr	r3, [r4, #28]
 800d862:	6819      	ldr	r1, [r3, #0]
 800d864:	b151      	cbz	r1, 800d87c <_dtoa_r+0x5c>
 800d866:	685a      	ldr	r2, [r3, #4]
 800d868:	604a      	str	r2, [r1, #4]
 800d86a:	2301      	movs	r3, #1
 800d86c:	4093      	lsls	r3, r2
 800d86e:	608b      	str	r3, [r1, #8]
 800d870:	4620      	mov	r0, r4
 800d872:	f000 ff07 	bl	800e684 <_Bfree>
 800d876:	69e3      	ldr	r3, [r4, #28]
 800d878:	2200      	movs	r2, #0
 800d87a:	601a      	str	r2, [r3, #0]
 800d87c:	1e3b      	subs	r3, r7, #0
 800d87e:	bfbb      	ittet	lt
 800d880:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800d884:	9303      	strlt	r3, [sp, #12]
 800d886:	2300      	movge	r3, #0
 800d888:	2201      	movlt	r2, #1
 800d88a:	bfac      	ite	ge
 800d88c:	f8c8 3000 	strge.w	r3, [r8]
 800d890:	f8c8 2000 	strlt.w	r2, [r8]
 800d894:	4b9e      	ldr	r3, [pc, #632]	; (800db10 <_dtoa_r+0x2f0>)
 800d896:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800d89a:	ea33 0308 	bics.w	r3, r3, r8
 800d89e:	d11b      	bne.n	800d8d8 <_dtoa_r+0xb8>
 800d8a0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d8a2:	f242 730f 	movw	r3, #9999	; 0x270f
 800d8a6:	6013      	str	r3, [r2, #0]
 800d8a8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800d8ac:	4333      	orrs	r3, r6
 800d8ae:	f000 8593 	beq.w	800e3d8 <_dtoa_r+0xbb8>
 800d8b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d8b4:	b963      	cbnz	r3, 800d8d0 <_dtoa_r+0xb0>
 800d8b6:	4b97      	ldr	r3, [pc, #604]	; (800db14 <_dtoa_r+0x2f4>)
 800d8b8:	e027      	b.n	800d90a <_dtoa_r+0xea>
 800d8ba:	4b97      	ldr	r3, [pc, #604]	; (800db18 <_dtoa_r+0x2f8>)
 800d8bc:	9300      	str	r3, [sp, #0]
 800d8be:	3308      	adds	r3, #8
 800d8c0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d8c2:	6013      	str	r3, [r2, #0]
 800d8c4:	9800      	ldr	r0, [sp, #0]
 800d8c6:	b013      	add	sp, #76	; 0x4c
 800d8c8:	ecbd 8b04 	vpop	{d8-d9}
 800d8cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d8d0:	4b90      	ldr	r3, [pc, #576]	; (800db14 <_dtoa_r+0x2f4>)
 800d8d2:	9300      	str	r3, [sp, #0]
 800d8d4:	3303      	adds	r3, #3
 800d8d6:	e7f3      	b.n	800d8c0 <_dtoa_r+0xa0>
 800d8d8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d8dc:	2200      	movs	r2, #0
 800d8de:	ec51 0b17 	vmov	r0, r1, d7
 800d8e2:	eeb0 8a47 	vmov.f32	s16, s14
 800d8e6:	eef0 8a67 	vmov.f32	s17, s15
 800d8ea:	2300      	movs	r3, #0
 800d8ec:	f7f3 f8ec 	bl	8000ac8 <__aeabi_dcmpeq>
 800d8f0:	4681      	mov	r9, r0
 800d8f2:	b160      	cbz	r0, 800d90e <_dtoa_r+0xee>
 800d8f4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d8f6:	2301      	movs	r3, #1
 800d8f8:	6013      	str	r3, [r2, #0]
 800d8fa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d8fc:	2b00      	cmp	r3, #0
 800d8fe:	f000 8568 	beq.w	800e3d2 <_dtoa_r+0xbb2>
 800d902:	4b86      	ldr	r3, [pc, #536]	; (800db1c <_dtoa_r+0x2fc>)
 800d904:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d906:	6013      	str	r3, [r2, #0]
 800d908:	3b01      	subs	r3, #1
 800d90a:	9300      	str	r3, [sp, #0]
 800d90c:	e7da      	b.n	800d8c4 <_dtoa_r+0xa4>
 800d90e:	aa10      	add	r2, sp, #64	; 0x40
 800d910:	a911      	add	r1, sp, #68	; 0x44
 800d912:	4620      	mov	r0, r4
 800d914:	eeb0 0a48 	vmov.f32	s0, s16
 800d918:	eef0 0a68 	vmov.f32	s1, s17
 800d91c:	f001 f994 	bl	800ec48 <__d2b>
 800d920:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800d924:	4682      	mov	sl, r0
 800d926:	2d00      	cmp	r5, #0
 800d928:	d07f      	beq.n	800da2a <_dtoa_r+0x20a>
 800d92a:	ee18 3a90 	vmov	r3, s17
 800d92e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d932:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800d936:	ec51 0b18 	vmov	r0, r1, d8
 800d93a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800d93e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800d942:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800d946:	4619      	mov	r1, r3
 800d948:	2200      	movs	r2, #0
 800d94a:	4b75      	ldr	r3, [pc, #468]	; (800db20 <_dtoa_r+0x300>)
 800d94c:	f7f2 fc9c 	bl	8000288 <__aeabi_dsub>
 800d950:	a367      	add	r3, pc, #412	; (adr r3, 800daf0 <_dtoa_r+0x2d0>)
 800d952:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d956:	f7f2 fe4f 	bl	80005f8 <__aeabi_dmul>
 800d95a:	a367      	add	r3, pc, #412	; (adr r3, 800daf8 <_dtoa_r+0x2d8>)
 800d95c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d960:	f7f2 fc94 	bl	800028c <__adddf3>
 800d964:	4606      	mov	r6, r0
 800d966:	4628      	mov	r0, r5
 800d968:	460f      	mov	r7, r1
 800d96a:	f7f2 fddb 	bl	8000524 <__aeabi_i2d>
 800d96e:	a364      	add	r3, pc, #400	; (adr r3, 800db00 <_dtoa_r+0x2e0>)
 800d970:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d974:	f7f2 fe40 	bl	80005f8 <__aeabi_dmul>
 800d978:	4602      	mov	r2, r0
 800d97a:	460b      	mov	r3, r1
 800d97c:	4630      	mov	r0, r6
 800d97e:	4639      	mov	r1, r7
 800d980:	f7f2 fc84 	bl	800028c <__adddf3>
 800d984:	4606      	mov	r6, r0
 800d986:	460f      	mov	r7, r1
 800d988:	f7f3 f8e6 	bl	8000b58 <__aeabi_d2iz>
 800d98c:	2200      	movs	r2, #0
 800d98e:	4683      	mov	fp, r0
 800d990:	2300      	movs	r3, #0
 800d992:	4630      	mov	r0, r6
 800d994:	4639      	mov	r1, r7
 800d996:	f7f3 f8a1 	bl	8000adc <__aeabi_dcmplt>
 800d99a:	b148      	cbz	r0, 800d9b0 <_dtoa_r+0x190>
 800d99c:	4658      	mov	r0, fp
 800d99e:	f7f2 fdc1 	bl	8000524 <__aeabi_i2d>
 800d9a2:	4632      	mov	r2, r6
 800d9a4:	463b      	mov	r3, r7
 800d9a6:	f7f3 f88f 	bl	8000ac8 <__aeabi_dcmpeq>
 800d9aa:	b908      	cbnz	r0, 800d9b0 <_dtoa_r+0x190>
 800d9ac:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d9b0:	f1bb 0f16 	cmp.w	fp, #22
 800d9b4:	d857      	bhi.n	800da66 <_dtoa_r+0x246>
 800d9b6:	4b5b      	ldr	r3, [pc, #364]	; (800db24 <_dtoa_r+0x304>)
 800d9b8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800d9bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9c0:	ec51 0b18 	vmov	r0, r1, d8
 800d9c4:	f7f3 f88a 	bl	8000adc <__aeabi_dcmplt>
 800d9c8:	2800      	cmp	r0, #0
 800d9ca:	d04e      	beq.n	800da6a <_dtoa_r+0x24a>
 800d9cc:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d9d0:	2300      	movs	r3, #0
 800d9d2:	930c      	str	r3, [sp, #48]	; 0x30
 800d9d4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d9d6:	1b5b      	subs	r3, r3, r5
 800d9d8:	1e5a      	subs	r2, r3, #1
 800d9da:	bf45      	ittet	mi
 800d9dc:	f1c3 0301 	rsbmi	r3, r3, #1
 800d9e0:	9305      	strmi	r3, [sp, #20]
 800d9e2:	2300      	movpl	r3, #0
 800d9e4:	2300      	movmi	r3, #0
 800d9e6:	9206      	str	r2, [sp, #24]
 800d9e8:	bf54      	ite	pl
 800d9ea:	9305      	strpl	r3, [sp, #20]
 800d9ec:	9306      	strmi	r3, [sp, #24]
 800d9ee:	f1bb 0f00 	cmp.w	fp, #0
 800d9f2:	db3c      	blt.n	800da6e <_dtoa_r+0x24e>
 800d9f4:	9b06      	ldr	r3, [sp, #24]
 800d9f6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800d9fa:	445b      	add	r3, fp
 800d9fc:	9306      	str	r3, [sp, #24]
 800d9fe:	2300      	movs	r3, #0
 800da00:	9308      	str	r3, [sp, #32]
 800da02:	9b07      	ldr	r3, [sp, #28]
 800da04:	2b09      	cmp	r3, #9
 800da06:	d868      	bhi.n	800dada <_dtoa_r+0x2ba>
 800da08:	2b05      	cmp	r3, #5
 800da0a:	bfc4      	itt	gt
 800da0c:	3b04      	subgt	r3, #4
 800da0e:	9307      	strgt	r3, [sp, #28]
 800da10:	9b07      	ldr	r3, [sp, #28]
 800da12:	f1a3 0302 	sub.w	r3, r3, #2
 800da16:	bfcc      	ite	gt
 800da18:	2500      	movgt	r5, #0
 800da1a:	2501      	movle	r5, #1
 800da1c:	2b03      	cmp	r3, #3
 800da1e:	f200 8085 	bhi.w	800db2c <_dtoa_r+0x30c>
 800da22:	e8df f003 	tbb	[pc, r3]
 800da26:	3b2e      	.short	0x3b2e
 800da28:	5839      	.short	0x5839
 800da2a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800da2e:	441d      	add	r5, r3
 800da30:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800da34:	2b20      	cmp	r3, #32
 800da36:	bfc1      	itttt	gt
 800da38:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800da3c:	fa08 f803 	lslgt.w	r8, r8, r3
 800da40:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800da44:	fa26 f303 	lsrgt.w	r3, r6, r3
 800da48:	bfd6      	itet	le
 800da4a:	f1c3 0320 	rsble	r3, r3, #32
 800da4e:	ea48 0003 	orrgt.w	r0, r8, r3
 800da52:	fa06 f003 	lslle.w	r0, r6, r3
 800da56:	f7f2 fd55 	bl	8000504 <__aeabi_ui2d>
 800da5a:	2201      	movs	r2, #1
 800da5c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800da60:	3d01      	subs	r5, #1
 800da62:	920e      	str	r2, [sp, #56]	; 0x38
 800da64:	e76f      	b.n	800d946 <_dtoa_r+0x126>
 800da66:	2301      	movs	r3, #1
 800da68:	e7b3      	b.n	800d9d2 <_dtoa_r+0x1b2>
 800da6a:	900c      	str	r0, [sp, #48]	; 0x30
 800da6c:	e7b2      	b.n	800d9d4 <_dtoa_r+0x1b4>
 800da6e:	9b05      	ldr	r3, [sp, #20]
 800da70:	eba3 030b 	sub.w	r3, r3, fp
 800da74:	9305      	str	r3, [sp, #20]
 800da76:	f1cb 0300 	rsb	r3, fp, #0
 800da7a:	9308      	str	r3, [sp, #32]
 800da7c:	2300      	movs	r3, #0
 800da7e:	930b      	str	r3, [sp, #44]	; 0x2c
 800da80:	e7bf      	b.n	800da02 <_dtoa_r+0x1e2>
 800da82:	2300      	movs	r3, #0
 800da84:	9309      	str	r3, [sp, #36]	; 0x24
 800da86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800da88:	2b00      	cmp	r3, #0
 800da8a:	dc52      	bgt.n	800db32 <_dtoa_r+0x312>
 800da8c:	2301      	movs	r3, #1
 800da8e:	9301      	str	r3, [sp, #4]
 800da90:	9304      	str	r3, [sp, #16]
 800da92:	461a      	mov	r2, r3
 800da94:	920a      	str	r2, [sp, #40]	; 0x28
 800da96:	e00b      	b.n	800dab0 <_dtoa_r+0x290>
 800da98:	2301      	movs	r3, #1
 800da9a:	e7f3      	b.n	800da84 <_dtoa_r+0x264>
 800da9c:	2300      	movs	r3, #0
 800da9e:	9309      	str	r3, [sp, #36]	; 0x24
 800daa0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800daa2:	445b      	add	r3, fp
 800daa4:	9301      	str	r3, [sp, #4]
 800daa6:	3301      	adds	r3, #1
 800daa8:	2b01      	cmp	r3, #1
 800daaa:	9304      	str	r3, [sp, #16]
 800daac:	bfb8      	it	lt
 800daae:	2301      	movlt	r3, #1
 800dab0:	69e0      	ldr	r0, [r4, #28]
 800dab2:	2100      	movs	r1, #0
 800dab4:	2204      	movs	r2, #4
 800dab6:	f102 0614 	add.w	r6, r2, #20
 800daba:	429e      	cmp	r6, r3
 800dabc:	d93d      	bls.n	800db3a <_dtoa_r+0x31a>
 800dabe:	6041      	str	r1, [r0, #4]
 800dac0:	4620      	mov	r0, r4
 800dac2:	f000 fd9f 	bl	800e604 <_Balloc>
 800dac6:	9000      	str	r0, [sp, #0]
 800dac8:	2800      	cmp	r0, #0
 800daca:	d139      	bne.n	800db40 <_dtoa_r+0x320>
 800dacc:	4b16      	ldr	r3, [pc, #88]	; (800db28 <_dtoa_r+0x308>)
 800dace:	4602      	mov	r2, r0
 800dad0:	f240 11af 	movw	r1, #431	; 0x1af
 800dad4:	e6bd      	b.n	800d852 <_dtoa_r+0x32>
 800dad6:	2301      	movs	r3, #1
 800dad8:	e7e1      	b.n	800da9e <_dtoa_r+0x27e>
 800dada:	2501      	movs	r5, #1
 800dadc:	2300      	movs	r3, #0
 800dade:	9307      	str	r3, [sp, #28]
 800dae0:	9509      	str	r5, [sp, #36]	; 0x24
 800dae2:	f04f 33ff 	mov.w	r3, #4294967295
 800dae6:	9301      	str	r3, [sp, #4]
 800dae8:	9304      	str	r3, [sp, #16]
 800daea:	2200      	movs	r2, #0
 800daec:	2312      	movs	r3, #18
 800daee:	e7d1      	b.n	800da94 <_dtoa_r+0x274>
 800daf0:	636f4361 	.word	0x636f4361
 800daf4:	3fd287a7 	.word	0x3fd287a7
 800daf8:	8b60c8b3 	.word	0x8b60c8b3
 800dafc:	3fc68a28 	.word	0x3fc68a28
 800db00:	509f79fb 	.word	0x509f79fb
 800db04:	3fd34413 	.word	0x3fd34413
 800db08:	0800fde1 	.word	0x0800fde1
 800db0c:	0800fdf8 	.word	0x0800fdf8
 800db10:	7ff00000 	.word	0x7ff00000
 800db14:	0800fddd 	.word	0x0800fddd
 800db18:	0800fdd4 	.word	0x0800fdd4
 800db1c:	0800fdb1 	.word	0x0800fdb1
 800db20:	3ff80000 	.word	0x3ff80000
 800db24:	0800fee8 	.word	0x0800fee8
 800db28:	0800fe50 	.word	0x0800fe50
 800db2c:	2301      	movs	r3, #1
 800db2e:	9309      	str	r3, [sp, #36]	; 0x24
 800db30:	e7d7      	b.n	800dae2 <_dtoa_r+0x2c2>
 800db32:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800db34:	9301      	str	r3, [sp, #4]
 800db36:	9304      	str	r3, [sp, #16]
 800db38:	e7ba      	b.n	800dab0 <_dtoa_r+0x290>
 800db3a:	3101      	adds	r1, #1
 800db3c:	0052      	lsls	r2, r2, #1
 800db3e:	e7ba      	b.n	800dab6 <_dtoa_r+0x296>
 800db40:	69e3      	ldr	r3, [r4, #28]
 800db42:	9a00      	ldr	r2, [sp, #0]
 800db44:	601a      	str	r2, [r3, #0]
 800db46:	9b04      	ldr	r3, [sp, #16]
 800db48:	2b0e      	cmp	r3, #14
 800db4a:	f200 80a8 	bhi.w	800dc9e <_dtoa_r+0x47e>
 800db4e:	2d00      	cmp	r5, #0
 800db50:	f000 80a5 	beq.w	800dc9e <_dtoa_r+0x47e>
 800db54:	f1bb 0f00 	cmp.w	fp, #0
 800db58:	dd38      	ble.n	800dbcc <_dtoa_r+0x3ac>
 800db5a:	4bc0      	ldr	r3, [pc, #768]	; (800de5c <_dtoa_r+0x63c>)
 800db5c:	f00b 020f 	and.w	r2, fp, #15
 800db60:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800db64:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800db68:	e9d3 6700 	ldrd	r6, r7, [r3]
 800db6c:	ea4f 182b 	mov.w	r8, fp, asr #4
 800db70:	d019      	beq.n	800dba6 <_dtoa_r+0x386>
 800db72:	4bbb      	ldr	r3, [pc, #748]	; (800de60 <_dtoa_r+0x640>)
 800db74:	ec51 0b18 	vmov	r0, r1, d8
 800db78:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800db7c:	f7f2 fe66 	bl	800084c <__aeabi_ddiv>
 800db80:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800db84:	f008 080f 	and.w	r8, r8, #15
 800db88:	2503      	movs	r5, #3
 800db8a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800de60 <_dtoa_r+0x640>
 800db8e:	f1b8 0f00 	cmp.w	r8, #0
 800db92:	d10a      	bne.n	800dbaa <_dtoa_r+0x38a>
 800db94:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800db98:	4632      	mov	r2, r6
 800db9a:	463b      	mov	r3, r7
 800db9c:	f7f2 fe56 	bl	800084c <__aeabi_ddiv>
 800dba0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800dba4:	e02b      	b.n	800dbfe <_dtoa_r+0x3de>
 800dba6:	2502      	movs	r5, #2
 800dba8:	e7ef      	b.n	800db8a <_dtoa_r+0x36a>
 800dbaa:	f018 0f01 	tst.w	r8, #1
 800dbae:	d008      	beq.n	800dbc2 <_dtoa_r+0x3a2>
 800dbb0:	4630      	mov	r0, r6
 800dbb2:	4639      	mov	r1, r7
 800dbb4:	e9d9 2300 	ldrd	r2, r3, [r9]
 800dbb8:	f7f2 fd1e 	bl	80005f8 <__aeabi_dmul>
 800dbbc:	3501      	adds	r5, #1
 800dbbe:	4606      	mov	r6, r0
 800dbc0:	460f      	mov	r7, r1
 800dbc2:	ea4f 0868 	mov.w	r8, r8, asr #1
 800dbc6:	f109 0908 	add.w	r9, r9, #8
 800dbca:	e7e0      	b.n	800db8e <_dtoa_r+0x36e>
 800dbcc:	f000 809f 	beq.w	800dd0e <_dtoa_r+0x4ee>
 800dbd0:	f1cb 0600 	rsb	r6, fp, #0
 800dbd4:	4ba1      	ldr	r3, [pc, #644]	; (800de5c <_dtoa_r+0x63c>)
 800dbd6:	4fa2      	ldr	r7, [pc, #648]	; (800de60 <_dtoa_r+0x640>)
 800dbd8:	f006 020f 	and.w	r2, r6, #15
 800dbdc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dbe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbe4:	ec51 0b18 	vmov	r0, r1, d8
 800dbe8:	f7f2 fd06 	bl	80005f8 <__aeabi_dmul>
 800dbec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800dbf0:	1136      	asrs	r6, r6, #4
 800dbf2:	2300      	movs	r3, #0
 800dbf4:	2502      	movs	r5, #2
 800dbf6:	2e00      	cmp	r6, #0
 800dbf8:	d17e      	bne.n	800dcf8 <_dtoa_r+0x4d8>
 800dbfa:	2b00      	cmp	r3, #0
 800dbfc:	d1d0      	bne.n	800dba0 <_dtoa_r+0x380>
 800dbfe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800dc00:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800dc04:	2b00      	cmp	r3, #0
 800dc06:	f000 8084 	beq.w	800dd12 <_dtoa_r+0x4f2>
 800dc0a:	4b96      	ldr	r3, [pc, #600]	; (800de64 <_dtoa_r+0x644>)
 800dc0c:	2200      	movs	r2, #0
 800dc0e:	4640      	mov	r0, r8
 800dc10:	4649      	mov	r1, r9
 800dc12:	f7f2 ff63 	bl	8000adc <__aeabi_dcmplt>
 800dc16:	2800      	cmp	r0, #0
 800dc18:	d07b      	beq.n	800dd12 <_dtoa_r+0x4f2>
 800dc1a:	9b04      	ldr	r3, [sp, #16]
 800dc1c:	2b00      	cmp	r3, #0
 800dc1e:	d078      	beq.n	800dd12 <_dtoa_r+0x4f2>
 800dc20:	9b01      	ldr	r3, [sp, #4]
 800dc22:	2b00      	cmp	r3, #0
 800dc24:	dd39      	ble.n	800dc9a <_dtoa_r+0x47a>
 800dc26:	4b90      	ldr	r3, [pc, #576]	; (800de68 <_dtoa_r+0x648>)
 800dc28:	2200      	movs	r2, #0
 800dc2a:	4640      	mov	r0, r8
 800dc2c:	4649      	mov	r1, r9
 800dc2e:	f7f2 fce3 	bl	80005f8 <__aeabi_dmul>
 800dc32:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800dc36:	9e01      	ldr	r6, [sp, #4]
 800dc38:	f10b 37ff 	add.w	r7, fp, #4294967295
 800dc3c:	3501      	adds	r5, #1
 800dc3e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800dc42:	4628      	mov	r0, r5
 800dc44:	f7f2 fc6e 	bl	8000524 <__aeabi_i2d>
 800dc48:	4642      	mov	r2, r8
 800dc4a:	464b      	mov	r3, r9
 800dc4c:	f7f2 fcd4 	bl	80005f8 <__aeabi_dmul>
 800dc50:	4b86      	ldr	r3, [pc, #536]	; (800de6c <_dtoa_r+0x64c>)
 800dc52:	2200      	movs	r2, #0
 800dc54:	f7f2 fb1a 	bl	800028c <__adddf3>
 800dc58:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800dc5c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800dc60:	9303      	str	r3, [sp, #12]
 800dc62:	2e00      	cmp	r6, #0
 800dc64:	d158      	bne.n	800dd18 <_dtoa_r+0x4f8>
 800dc66:	4b82      	ldr	r3, [pc, #520]	; (800de70 <_dtoa_r+0x650>)
 800dc68:	2200      	movs	r2, #0
 800dc6a:	4640      	mov	r0, r8
 800dc6c:	4649      	mov	r1, r9
 800dc6e:	f7f2 fb0b 	bl	8000288 <__aeabi_dsub>
 800dc72:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800dc76:	4680      	mov	r8, r0
 800dc78:	4689      	mov	r9, r1
 800dc7a:	f7f2 ff4d 	bl	8000b18 <__aeabi_dcmpgt>
 800dc7e:	2800      	cmp	r0, #0
 800dc80:	f040 8296 	bne.w	800e1b0 <_dtoa_r+0x990>
 800dc84:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800dc88:	4640      	mov	r0, r8
 800dc8a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800dc8e:	4649      	mov	r1, r9
 800dc90:	f7f2 ff24 	bl	8000adc <__aeabi_dcmplt>
 800dc94:	2800      	cmp	r0, #0
 800dc96:	f040 8289 	bne.w	800e1ac <_dtoa_r+0x98c>
 800dc9a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800dc9e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800dca0:	2b00      	cmp	r3, #0
 800dca2:	f2c0 814e 	blt.w	800df42 <_dtoa_r+0x722>
 800dca6:	f1bb 0f0e 	cmp.w	fp, #14
 800dcaa:	f300 814a 	bgt.w	800df42 <_dtoa_r+0x722>
 800dcae:	4b6b      	ldr	r3, [pc, #428]	; (800de5c <_dtoa_r+0x63c>)
 800dcb0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800dcb4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800dcb8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dcba:	2b00      	cmp	r3, #0
 800dcbc:	f280 80dc 	bge.w	800de78 <_dtoa_r+0x658>
 800dcc0:	9b04      	ldr	r3, [sp, #16]
 800dcc2:	2b00      	cmp	r3, #0
 800dcc4:	f300 80d8 	bgt.w	800de78 <_dtoa_r+0x658>
 800dcc8:	f040 826f 	bne.w	800e1aa <_dtoa_r+0x98a>
 800dccc:	4b68      	ldr	r3, [pc, #416]	; (800de70 <_dtoa_r+0x650>)
 800dcce:	2200      	movs	r2, #0
 800dcd0:	4640      	mov	r0, r8
 800dcd2:	4649      	mov	r1, r9
 800dcd4:	f7f2 fc90 	bl	80005f8 <__aeabi_dmul>
 800dcd8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800dcdc:	f7f2 ff12 	bl	8000b04 <__aeabi_dcmpge>
 800dce0:	9e04      	ldr	r6, [sp, #16]
 800dce2:	4637      	mov	r7, r6
 800dce4:	2800      	cmp	r0, #0
 800dce6:	f040 8245 	bne.w	800e174 <_dtoa_r+0x954>
 800dcea:	9d00      	ldr	r5, [sp, #0]
 800dcec:	2331      	movs	r3, #49	; 0x31
 800dcee:	f805 3b01 	strb.w	r3, [r5], #1
 800dcf2:	f10b 0b01 	add.w	fp, fp, #1
 800dcf6:	e241      	b.n	800e17c <_dtoa_r+0x95c>
 800dcf8:	07f2      	lsls	r2, r6, #31
 800dcfa:	d505      	bpl.n	800dd08 <_dtoa_r+0x4e8>
 800dcfc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dd00:	f7f2 fc7a 	bl	80005f8 <__aeabi_dmul>
 800dd04:	3501      	adds	r5, #1
 800dd06:	2301      	movs	r3, #1
 800dd08:	1076      	asrs	r6, r6, #1
 800dd0a:	3708      	adds	r7, #8
 800dd0c:	e773      	b.n	800dbf6 <_dtoa_r+0x3d6>
 800dd0e:	2502      	movs	r5, #2
 800dd10:	e775      	b.n	800dbfe <_dtoa_r+0x3de>
 800dd12:	9e04      	ldr	r6, [sp, #16]
 800dd14:	465f      	mov	r7, fp
 800dd16:	e792      	b.n	800dc3e <_dtoa_r+0x41e>
 800dd18:	9900      	ldr	r1, [sp, #0]
 800dd1a:	4b50      	ldr	r3, [pc, #320]	; (800de5c <_dtoa_r+0x63c>)
 800dd1c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800dd20:	4431      	add	r1, r6
 800dd22:	9102      	str	r1, [sp, #8]
 800dd24:	9909      	ldr	r1, [sp, #36]	; 0x24
 800dd26:	eeb0 9a47 	vmov.f32	s18, s14
 800dd2a:	eef0 9a67 	vmov.f32	s19, s15
 800dd2e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800dd32:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800dd36:	2900      	cmp	r1, #0
 800dd38:	d044      	beq.n	800ddc4 <_dtoa_r+0x5a4>
 800dd3a:	494e      	ldr	r1, [pc, #312]	; (800de74 <_dtoa_r+0x654>)
 800dd3c:	2000      	movs	r0, #0
 800dd3e:	f7f2 fd85 	bl	800084c <__aeabi_ddiv>
 800dd42:	ec53 2b19 	vmov	r2, r3, d9
 800dd46:	f7f2 fa9f 	bl	8000288 <__aeabi_dsub>
 800dd4a:	9d00      	ldr	r5, [sp, #0]
 800dd4c:	ec41 0b19 	vmov	d9, r0, r1
 800dd50:	4649      	mov	r1, r9
 800dd52:	4640      	mov	r0, r8
 800dd54:	f7f2 ff00 	bl	8000b58 <__aeabi_d2iz>
 800dd58:	4606      	mov	r6, r0
 800dd5a:	f7f2 fbe3 	bl	8000524 <__aeabi_i2d>
 800dd5e:	4602      	mov	r2, r0
 800dd60:	460b      	mov	r3, r1
 800dd62:	4640      	mov	r0, r8
 800dd64:	4649      	mov	r1, r9
 800dd66:	f7f2 fa8f 	bl	8000288 <__aeabi_dsub>
 800dd6a:	3630      	adds	r6, #48	; 0x30
 800dd6c:	f805 6b01 	strb.w	r6, [r5], #1
 800dd70:	ec53 2b19 	vmov	r2, r3, d9
 800dd74:	4680      	mov	r8, r0
 800dd76:	4689      	mov	r9, r1
 800dd78:	f7f2 feb0 	bl	8000adc <__aeabi_dcmplt>
 800dd7c:	2800      	cmp	r0, #0
 800dd7e:	d164      	bne.n	800de4a <_dtoa_r+0x62a>
 800dd80:	4642      	mov	r2, r8
 800dd82:	464b      	mov	r3, r9
 800dd84:	4937      	ldr	r1, [pc, #220]	; (800de64 <_dtoa_r+0x644>)
 800dd86:	2000      	movs	r0, #0
 800dd88:	f7f2 fa7e 	bl	8000288 <__aeabi_dsub>
 800dd8c:	ec53 2b19 	vmov	r2, r3, d9
 800dd90:	f7f2 fea4 	bl	8000adc <__aeabi_dcmplt>
 800dd94:	2800      	cmp	r0, #0
 800dd96:	f040 80b6 	bne.w	800df06 <_dtoa_r+0x6e6>
 800dd9a:	9b02      	ldr	r3, [sp, #8]
 800dd9c:	429d      	cmp	r5, r3
 800dd9e:	f43f af7c 	beq.w	800dc9a <_dtoa_r+0x47a>
 800dda2:	4b31      	ldr	r3, [pc, #196]	; (800de68 <_dtoa_r+0x648>)
 800dda4:	ec51 0b19 	vmov	r0, r1, d9
 800dda8:	2200      	movs	r2, #0
 800ddaa:	f7f2 fc25 	bl	80005f8 <__aeabi_dmul>
 800ddae:	4b2e      	ldr	r3, [pc, #184]	; (800de68 <_dtoa_r+0x648>)
 800ddb0:	ec41 0b19 	vmov	d9, r0, r1
 800ddb4:	2200      	movs	r2, #0
 800ddb6:	4640      	mov	r0, r8
 800ddb8:	4649      	mov	r1, r9
 800ddba:	f7f2 fc1d 	bl	80005f8 <__aeabi_dmul>
 800ddbe:	4680      	mov	r8, r0
 800ddc0:	4689      	mov	r9, r1
 800ddc2:	e7c5      	b.n	800dd50 <_dtoa_r+0x530>
 800ddc4:	ec51 0b17 	vmov	r0, r1, d7
 800ddc8:	f7f2 fc16 	bl	80005f8 <__aeabi_dmul>
 800ddcc:	9b02      	ldr	r3, [sp, #8]
 800ddce:	9d00      	ldr	r5, [sp, #0]
 800ddd0:	930f      	str	r3, [sp, #60]	; 0x3c
 800ddd2:	ec41 0b19 	vmov	d9, r0, r1
 800ddd6:	4649      	mov	r1, r9
 800ddd8:	4640      	mov	r0, r8
 800ddda:	f7f2 febd 	bl	8000b58 <__aeabi_d2iz>
 800ddde:	4606      	mov	r6, r0
 800dde0:	f7f2 fba0 	bl	8000524 <__aeabi_i2d>
 800dde4:	3630      	adds	r6, #48	; 0x30
 800dde6:	4602      	mov	r2, r0
 800dde8:	460b      	mov	r3, r1
 800ddea:	4640      	mov	r0, r8
 800ddec:	4649      	mov	r1, r9
 800ddee:	f7f2 fa4b 	bl	8000288 <__aeabi_dsub>
 800ddf2:	f805 6b01 	strb.w	r6, [r5], #1
 800ddf6:	9b02      	ldr	r3, [sp, #8]
 800ddf8:	429d      	cmp	r5, r3
 800ddfa:	4680      	mov	r8, r0
 800ddfc:	4689      	mov	r9, r1
 800ddfe:	f04f 0200 	mov.w	r2, #0
 800de02:	d124      	bne.n	800de4e <_dtoa_r+0x62e>
 800de04:	4b1b      	ldr	r3, [pc, #108]	; (800de74 <_dtoa_r+0x654>)
 800de06:	ec51 0b19 	vmov	r0, r1, d9
 800de0a:	f7f2 fa3f 	bl	800028c <__adddf3>
 800de0e:	4602      	mov	r2, r0
 800de10:	460b      	mov	r3, r1
 800de12:	4640      	mov	r0, r8
 800de14:	4649      	mov	r1, r9
 800de16:	f7f2 fe7f 	bl	8000b18 <__aeabi_dcmpgt>
 800de1a:	2800      	cmp	r0, #0
 800de1c:	d173      	bne.n	800df06 <_dtoa_r+0x6e6>
 800de1e:	ec53 2b19 	vmov	r2, r3, d9
 800de22:	4914      	ldr	r1, [pc, #80]	; (800de74 <_dtoa_r+0x654>)
 800de24:	2000      	movs	r0, #0
 800de26:	f7f2 fa2f 	bl	8000288 <__aeabi_dsub>
 800de2a:	4602      	mov	r2, r0
 800de2c:	460b      	mov	r3, r1
 800de2e:	4640      	mov	r0, r8
 800de30:	4649      	mov	r1, r9
 800de32:	f7f2 fe53 	bl	8000adc <__aeabi_dcmplt>
 800de36:	2800      	cmp	r0, #0
 800de38:	f43f af2f 	beq.w	800dc9a <_dtoa_r+0x47a>
 800de3c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800de3e:	1e6b      	subs	r3, r5, #1
 800de40:	930f      	str	r3, [sp, #60]	; 0x3c
 800de42:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800de46:	2b30      	cmp	r3, #48	; 0x30
 800de48:	d0f8      	beq.n	800de3c <_dtoa_r+0x61c>
 800de4a:	46bb      	mov	fp, r7
 800de4c:	e04a      	b.n	800dee4 <_dtoa_r+0x6c4>
 800de4e:	4b06      	ldr	r3, [pc, #24]	; (800de68 <_dtoa_r+0x648>)
 800de50:	f7f2 fbd2 	bl	80005f8 <__aeabi_dmul>
 800de54:	4680      	mov	r8, r0
 800de56:	4689      	mov	r9, r1
 800de58:	e7bd      	b.n	800ddd6 <_dtoa_r+0x5b6>
 800de5a:	bf00      	nop
 800de5c:	0800fee8 	.word	0x0800fee8
 800de60:	0800fec0 	.word	0x0800fec0
 800de64:	3ff00000 	.word	0x3ff00000
 800de68:	40240000 	.word	0x40240000
 800de6c:	401c0000 	.word	0x401c0000
 800de70:	40140000 	.word	0x40140000
 800de74:	3fe00000 	.word	0x3fe00000
 800de78:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800de7c:	9d00      	ldr	r5, [sp, #0]
 800de7e:	4642      	mov	r2, r8
 800de80:	464b      	mov	r3, r9
 800de82:	4630      	mov	r0, r6
 800de84:	4639      	mov	r1, r7
 800de86:	f7f2 fce1 	bl	800084c <__aeabi_ddiv>
 800de8a:	f7f2 fe65 	bl	8000b58 <__aeabi_d2iz>
 800de8e:	9001      	str	r0, [sp, #4]
 800de90:	f7f2 fb48 	bl	8000524 <__aeabi_i2d>
 800de94:	4642      	mov	r2, r8
 800de96:	464b      	mov	r3, r9
 800de98:	f7f2 fbae 	bl	80005f8 <__aeabi_dmul>
 800de9c:	4602      	mov	r2, r0
 800de9e:	460b      	mov	r3, r1
 800dea0:	4630      	mov	r0, r6
 800dea2:	4639      	mov	r1, r7
 800dea4:	f7f2 f9f0 	bl	8000288 <__aeabi_dsub>
 800dea8:	9e01      	ldr	r6, [sp, #4]
 800deaa:	9f04      	ldr	r7, [sp, #16]
 800deac:	3630      	adds	r6, #48	; 0x30
 800deae:	f805 6b01 	strb.w	r6, [r5], #1
 800deb2:	9e00      	ldr	r6, [sp, #0]
 800deb4:	1bae      	subs	r6, r5, r6
 800deb6:	42b7      	cmp	r7, r6
 800deb8:	4602      	mov	r2, r0
 800deba:	460b      	mov	r3, r1
 800debc:	d134      	bne.n	800df28 <_dtoa_r+0x708>
 800debe:	f7f2 f9e5 	bl	800028c <__adddf3>
 800dec2:	4642      	mov	r2, r8
 800dec4:	464b      	mov	r3, r9
 800dec6:	4606      	mov	r6, r0
 800dec8:	460f      	mov	r7, r1
 800deca:	f7f2 fe25 	bl	8000b18 <__aeabi_dcmpgt>
 800dece:	b9c8      	cbnz	r0, 800df04 <_dtoa_r+0x6e4>
 800ded0:	4642      	mov	r2, r8
 800ded2:	464b      	mov	r3, r9
 800ded4:	4630      	mov	r0, r6
 800ded6:	4639      	mov	r1, r7
 800ded8:	f7f2 fdf6 	bl	8000ac8 <__aeabi_dcmpeq>
 800dedc:	b110      	cbz	r0, 800dee4 <_dtoa_r+0x6c4>
 800dede:	9b01      	ldr	r3, [sp, #4]
 800dee0:	07db      	lsls	r3, r3, #31
 800dee2:	d40f      	bmi.n	800df04 <_dtoa_r+0x6e4>
 800dee4:	4651      	mov	r1, sl
 800dee6:	4620      	mov	r0, r4
 800dee8:	f000 fbcc 	bl	800e684 <_Bfree>
 800deec:	2300      	movs	r3, #0
 800deee:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800def0:	702b      	strb	r3, [r5, #0]
 800def2:	f10b 0301 	add.w	r3, fp, #1
 800def6:	6013      	str	r3, [r2, #0]
 800def8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800defa:	2b00      	cmp	r3, #0
 800defc:	f43f ace2 	beq.w	800d8c4 <_dtoa_r+0xa4>
 800df00:	601d      	str	r5, [r3, #0]
 800df02:	e4df      	b.n	800d8c4 <_dtoa_r+0xa4>
 800df04:	465f      	mov	r7, fp
 800df06:	462b      	mov	r3, r5
 800df08:	461d      	mov	r5, r3
 800df0a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800df0e:	2a39      	cmp	r2, #57	; 0x39
 800df10:	d106      	bne.n	800df20 <_dtoa_r+0x700>
 800df12:	9a00      	ldr	r2, [sp, #0]
 800df14:	429a      	cmp	r2, r3
 800df16:	d1f7      	bne.n	800df08 <_dtoa_r+0x6e8>
 800df18:	9900      	ldr	r1, [sp, #0]
 800df1a:	2230      	movs	r2, #48	; 0x30
 800df1c:	3701      	adds	r7, #1
 800df1e:	700a      	strb	r2, [r1, #0]
 800df20:	781a      	ldrb	r2, [r3, #0]
 800df22:	3201      	adds	r2, #1
 800df24:	701a      	strb	r2, [r3, #0]
 800df26:	e790      	b.n	800de4a <_dtoa_r+0x62a>
 800df28:	4ba3      	ldr	r3, [pc, #652]	; (800e1b8 <_dtoa_r+0x998>)
 800df2a:	2200      	movs	r2, #0
 800df2c:	f7f2 fb64 	bl	80005f8 <__aeabi_dmul>
 800df30:	2200      	movs	r2, #0
 800df32:	2300      	movs	r3, #0
 800df34:	4606      	mov	r6, r0
 800df36:	460f      	mov	r7, r1
 800df38:	f7f2 fdc6 	bl	8000ac8 <__aeabi_dcmpeq>
 800df3c:	2800      	cmp	r0, #0
 800df3e:	d09e      	beq.n	800de7e <_dtoa_r+0x65e>
 800df40:	e7d0      	b.n	800dee4 <_dtoa_r+0x6c4>
 800df42:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800df44:	2a00      	cmp	r2, #0
 800df46:	f000 80ca 	beq.w	800e0de <_dtoa_r+0x8be>
 800df4a:	9a07      	ldr	r2, [sp, #28]
 800df4c:	2a01      	cmp	r2, #1
 800df4e:	f300 80ad 	bgt.w	800e0ac <_dtoa_r+0x88c>
 800df52:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800df54:	2a00      	cmp	r2, #0
 800df56:	f000 80a5 	beq.w	800e0a4 <_dtoa_r+0x884>
 800df5a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800df5e:	9e08      	ldr	r6, [sp, #32]
 800df60:	9d05      	ldr	r5, [sp, #20]
 800df62:	9a05      	ldr	r2, [sp, #20]
 800df64:	441a      	add	r2, r3
 800df66:	9205      	str	r2, [sp, #20]
 800df68:	9a06      	ldr	r2, [sp, #24]
 800df6a:	2101      	movs	r1, #1
 800df6c:	441a      	add	r2, r3
 800df6e:	4620      	mov	r0, r4
 800df70:	9206      	str	r2, [sp, #24]
 800df72:	f000 fc3d 	bl	800e7f0 <__i2b>
 800df76:	4607      	mov	r7, r0
 800df78:	b165      	cbz	r5, 800df94 <_dtoa_r+0x774>
 800df7a:	9b06      	ldr	r3, [sp, #24]
 800df7c:	2b00      	cmp	r3, #0
 800df7e:	dd09      	ble.n	800df94 <_dtoa_r+0x774>
 800df80:	42ab      	cmp	r3, r5
 800df82:	9a05      	ldr	r2, [sp, #20]
 800df84:	bfa8      	it	ge
 800df86:	462b      	movge	r3, r5
 800df88:	1ad2      	subs	r2, r2, r3
 800df8a:	9205      	str	r2, [sp, #20]
 800df8c:	9a06      	ldr	r2, [sp, #24]
 800df8e:	1aed      	subs	r5, r5, r3
 800df90:	1ad3      	subs	r3, r2, r3
 800df92:	9306      	str	r3, [sp, #24]
 800df94:	9b08      	ldr	r3, [sp, #32]
 800df96:	b1f3      	cbz	r3, 800dfd6 <_dtoa_r+0x7b6>
 800df98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800df9a:	2b00      	cmp	r3, #0
 800df9c:	f000 80a3 	beq.w	800e0e6 <_dtoa_r+0x8c6>
 800dfa0:	2e00      	cmp	r6, #0
 800dfa2:	dd10      	ble.n	800dfc6 <_dtoa_r+0x7a6>
 800dfa4:	4639      	mov	r1, r7
 800dfa6:	4632      	mov	r2, r6
 800dfa8:	4620      	mov	r0, r4
 800dfaa:	f000 fce1 	bl	800e970 <__pow5mult>
 800dfae:	4652      	mov	r2, sl
 800dfb0:	4601      	mov	r1, r0
 800dfb2:	4607      	mov	r7, r0
 800dfb4:	4620      	mov	r0, r4
 800dfb6:	f000 fc31 	bl	800e81c <__multiply>
 800dfba:	4651      	mov	r1, sl
 800dfbc:	4680      	mov	r8, r0
 800dfbe:	4620      	mov	r0, r4
 800dfc0:	f000 fb60 	bl	800e684 <_Bfree>
 800dfc4:	46c2      	mov	sl, r8
 800dfc6:	9b08      	ldr	r3, [sp, #32]
 800dfc8:	1b9a      	subs	r2, r3, r6
 800dfca:	d004      	beq.n	800dfd6 <_dtoa_r+0x7b6>
 800dfcc:	4651      	mov	r1, sl
 800dfce:	4620      	mov	r0, r4
 800dfd0:	f000 fcce 	bl	800e970 <__pow5mult>
 800dfd4:	4682      	mov	sl, r0
 800dfd6:	2101      	movs	r1, #1
 800dfd8:	4620      	mov	r0, r4
 800dfda:	f000 fc09 	bl	800e7f0 <__i2b>
 800dfde:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dfe0:	2b00      	cmp	r3, #0
 800dfe2:	4606      	mov	r6, r0
 800dfe4:	f340 8081 	ble.w	800e0ea <_dtoa_r+0x8ca>
 800dfe8:	461a      	mov	r2, r3
 800dfea:	4601      	mov	r1, r0
 800dfec:	4620      	mov	r0, r4
 800dfee:	f000 fcbf 	bl	800e970 <__pow5mult>
 800dff2:	9b07      	ldr	r3, [sp, #28]
 800dff4:	2b01      	cmp	r3, #1
 800dff6:	4606      	mov	r6, r0
 800dff8:	dd7a      	ble.n	800e0f0 <_dtoa_r+0x8d0>
 800dffa:	f04f 0800 	mov.w	r8, #0
 800dffe:	6933      	ldr	r3, [r6, #16]
 800e000:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800e004:	6918      	ldr	r0, [r3, #16]
 800e006:	f000 fba5 	bl	800e754 <__hi0bits>
 800e00a:	f1c0 0020 	rsb	r0, r0, #32
 800e00e:	9b06      	ldr	r3, [sp, #24]
 800e010:	4418      	add	r0, r3
 800e012:	f010 001f 	ands.w	r0, r0, #31
 800e016:	f000 8094 	beq.w	800e142 <_dtoa_r+0x922>
 800e01a:	f1c0 0320 	rsb	r3, r0, #32
 800e01e:	2b04      	cmp	r3, #4
 800e020:	f340 8085 	ble.w	800e12e <_dtoa_r+0x90e>
 800e024:	9b05      	ldr	r3, [sp, #20]
 800e026:	f1c0 001c 	rsb	r0, r0, #28
 800e02a:	4403      	add	r3, r0
 800e02c:	9305      	str	r3, [sp, #20]
 800e02e:	9b06      	ldr	r3, [sp, #24]
 800e030:	4403      	add	r3, r0
 800e032:	4405      	add	r5, r0
 800e034:	9306      	str	r3, [sp, #24]
 800e036:	9b05      	ldr	r3, [sp, #20]
 800e038:	2b00      	cmp	r3, #0
 800e03a:	dd05      	ble.n	800e048 <_dtoa_r+0x828>
 800e03c:	4651      	mov	r1, sl
 800e03e:	461a      	mov	r2, r3
 800e040:	4620      	mov	r0, r4
 800e042:	f000 fcef 	bl	800ea24 <__lshift>
 800e046:	4682      	mov	sl, r0
 800e048:	9b06      	ldr	r3, [sp, #24]
 800e04a:	2b00      	cmp	r3, #0
 800e04c:	dd05      	ble.n	800e05a <_dtoa_r+0x83a>
 800e04e:	4631      	mov	r1, r6
 800e050:	461a      	mov	r2, r3
 800e052:	4620      	mov	r0, r4
 800e054:	f000 fce6 	bl	800ea24 <__lshift>
 800e058:	4606      	mov	r6, r0
 800e05a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e05c:	2b00      	cmp	r3, #0
 800e05e:	d072      	beq.n	800e146 <_dtoa_r+0x926>
 800e060:	4631      	mov	r1, r6
 800e062:	4650      	mov	r0, sl
 800e064:	f000 fd4a 	bl	800eafc <__mcmp>
 800e068:	2800      	cmp	r0, #0
 800e06a:	da6c      	bge.n	800e146 <_dtoa_r+0x926>
 800e06c:	2300      	movs	r3, #0
 800e06e:	4651      	mov	r1, sl
 800e070:	220a      	movs	r2, #10
 800e072:	4620      	mov	r0, r4
 800e074:	f000 fb28 	bl	800e6c8 <__multadd>
 800e078:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e07a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800e07e:	4682      	mov	sl, r0
 800e080:	2b00      	cmp	r3, #0
 800e082:	f000 81b0 	beq.w	800e3e6 <_dtoa_r+0xbc6>
 800e086:	2300      	movs	r3, #0
 800e088:	4639      	mov	r1, r7
 800e08a:	220a      	movs	r2, #10
 800e08c:	4620      	mov	r0, r4
 800e08e:	f000 fb1b 	bl	800e6c8 <__multadd>
 800e092:	9b01      	ldr	r3, [sp, #4]
 800e094:	2b00      	cmp	r3, #0
 800e096:	4607      	mov	r7, r0
 800e098:	f300 8096 	bgt.w	800e1c8 <_dtoa_r+0x9a8>
 800e09c:	9b07      	ldr	r3, [sp, #28]
 800e09e:	2b02      	cmp	r3, #2
 800e0a0:	dc59      	bgt.n	800e156 <_dtoa_r+0x936>
 800e0a2:	e091      	b.n	800e1c8 <_dtoa_r+0x9a8>
 800e0a4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e0a6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800e0aa:	e758      	b.n	800df5e <_dtoa_r+0x73e>
 800e0ac:	9b04      	ldr	r3, [sp, #16]
 800e0ae:	1e5e      	subs	r6, r3, #1
 800e0b0:	9b08      	ldr	r3, [sp, #32]
 800e0b2:	42b3      	cmp	r3, r6
 800e0b4:	bfbf      	itttt	lt
 800e0b6:	9b08      	ldrlt	r3, [sp, #32]
 800e0b8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800e0ba:	9608      	strlt	r6, [sp, #32]
 800e0bc:	1af3      	sublt	r3, r6, r3
 800e0be:	bfb4      	ite	lt
 800e0c0:	18d2      	addlt	r2, r2, r3
 800e0c2:	1b9e      	subge	r6, r3, r6
 800e0c4:	9b04      	ldr	r3, [sp, #16]
 800e0c6:	bfbc      	itt	lt
 800e0c8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800e0ca:	2600      	movlt	r6, #0
 800e0cc:	2b00      	cmp	r3, #0
 800e0ce:	bfb7      	itett	lt
 800e0d0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800e0d4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800e0d8:	1a9d      	sublt	r5, r3, r2
 800e0da:	2300      	movlt	r3, #0
 800e0dc:	e741      	b.n	800df62 <_dtoa_r+0x742>
 800e0de:	9e08      	ldr	r6, [sp, #32]
 800e0e0:	9d05      	ldr	r5, [sp, #20]
 800e0e2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800e0e4:	e748      	b.n	800df78 <_dtoa_r+0x758>
 800e0e6:	9a08      	ldr	r2, [sp, #32]
 800e0e8:	e770      	b.n	800dfcc <_dtoa_r+0x7ac>
 800e0ea:	9b07      	ldr	r3, [sp, #28]
 800e0ec:	2b01      	cmp	r3, #1
 800e0ee:	dc19      	bgt.n	800e124 <_dtoa_r+0x904>
 800e0f0:	9b02      	ldr	r3, [sp, #8]
 800e0f2:	b9bb      	cbnz	r3, 800e124 <_dtoa_r+0x904>
 800e0f4:	9b03      	ldr	r3, [sp, #12]
 800e0f6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e0fa:	b99b      	cbnz	r3, 800e124 <_dtoa_r+0x904>
 800e0fc:	9b03      	ldr	r3, [sp, #12]
 800e0fe:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800e102:	0d1b      	lsrs	r3, r3, #20
 800e104:	051b      	lsls	r3, r3, #20
 800e106:	b183      	cbz	r3, 800e12a <_dtoa_r+0x90a>
 800e108:	9b05      	ldr	r3, [sp, #20]
 800e10a:	3301      	adds	r3, #1
 800e10c:	9305      	str	r3, [sp, #20]
 800e10e:	9b06      	ldr	r3, [sp, #24]
 800e110:	3301      	adds	r3, #1
 800e112:	9306      	str	r3, [sp, #24]
 800e114:	f04f 0801 	mov.w	r8, #1
 800e118:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e11a:	2b00      	cmp	r3, #0
 800e11c:	f47f af6f 	bne.w	800dffe <_dtoa_r+0x7de>
 800e120:	2001      	movs	r0, #1
 800e122:	e774      	b.n	800e00e <_dtoa_r+0x7ee>
 800e124:	f04f 0800 	mov.w	r8, #0
 800e128:	e7f6      	b.n	800e118 <_dtoa_r+0x8f8>
 800e12a:	4698      	mov	r8, r3
 800e12c:	e7f4      	b.n	800e118 <_dtoa_r+0x8f8>
 800e12e:	d082      	beq.n	800e036 <_dtoa_r+0x816>
 800e130:	9a05      	ldr	r2, [sp, #20]
 800e132:	331c      	adds	r3, #28
 800e134:	441a      	add	r2, r3
 800e136:	9205      	str	r2, [sp, #20]
 800e138:	9a06      	ldr	r2, [sp, #24]
 800e13a:	441a      	add	r2, r3
 800e13c:	441d      	add	r5, r3
 800e13e:	9206      	str	r2, [sp, #24]
 800e140:	e779      	b.n	800e036 <_dtoa_r+0x816>
 800e142:	4603      	mov	r3, r0
 800e144:	e7f4      	b.n	800e130 <_dtoa_r+0x910>
 800e146:	9b04      	ldr	r3, [sp, #16]
 800e148:	2b00      	cmp	r3, #0
 800e14a:	dc37      	bgt.n	800e1bc <_dtoa_r+0x99c>
 800e14c:	9b07      	ldr	r3, [sp, #28]
 800e14e:	2b02      	cmp	r3, #2
 800e150:	dd34      	ble.n	800e1bc <_dtoa_r+0x99c>
 800e152:	9b04      	ldr	r3, [sp, #16]
 800e154:	9301      	str	r3, [sp, #4]
 800e156:	9b01      	ldr	r3, [sp, #4]
 800e158:	b963      	cbnz	r3, 800e174 <_dtoa_r+0x954>
 800e15a:	4631      	mov	r1, r6
 800e15c:	2205      	movs	r2, #5
 800e15e:	4620      	mov	r0, r4
 800e160:	f000 fab2 	bl	800e6c8 <__multadd>
 800e164:	4601      	mov	r1, r0
 800e166:	4606      	mov	r6, r0
 800e168:	4650      	mov	r0, sl
 800e16a:	f000 fcc7 	bl	800eafc <__mcmp>
 800e16e:	2800      	cmp	r0, #0
 800e170:	f73f adbb 	bgt.w	800dcea <_dtoa_r+0x4ca>
 800e174:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e176:	9d00      	ldr	r5, [sp, #0]
 800e178:	ea6f 0b03 	mvn.w	fp, r3
 800e17c:	f04f 0800 	mov.w	r8, #0
 800e180:	4631      	mov	r1, r6
 800e182:	4620      	mov	r0, r4
 800e184:	f000 fa7e 	bl	800e684 <_Bfree>
 800e188:	2f00      	cmp	r7, #0
 800e18a:	f43f aeab 	beq.w	800dee4 <_dtoa_r+0x6c4>
 800e18e:	f1b8 0f00 	cmp.w	r8, #0
 800e192:	d005      	beq.n	800e1a0 <_dtoa_r+0x980>
 800e194:	45b8      	cmp	r8, r7
 800e196:	d003      	beq.n	800e1a0 <_dtoa_r+0x980>
 800e198:	4641      	mov	r1, r8
 800e19a:	4620      	mov	r0, r4
 800e19c:	f000 fa72 	bl	800e684 <_Bfree>
 800e1a0:	4639      	mov	r1, r7
 800e1a2:	4620      	mov	r0, r4
 800e1a4:	f000 fa6e 	bl	800e684 <_Bfree>
 800e1a8:	e69c      	b.n	800dee4 <_dtoa_r+0x6c4>
 800e1aa:	2600      	movs	r6, #0
 800e1ac:	4637      	mov	r7, r6
 800e1ae:	e7e1      	b.n	800e174 <_dtoa_r+0x954>
 800e1b0:	46bb      	mov	fp, r7
 800e1b2:	4637      	mov	r7, r6
 800e1b4:	e599      	b.n	800dcea <_dtoa_r+0x4ca>
 800e1b6:	bf00      	nop
 800e1b8:	40240000 	.word	0x40240000
 800e1bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e1be:	2b00      	cmp	r3, #0
 800e1c0:	f000 80c8 	beq.w	800e354 <_dtoa_r+0xb34>
 800e1c4:	9b04      	ldr	r3, [sp, #16]
 800e1c6:	9301      	str	r3, [sp, #4]
 800e1c8:	2d00      	cmp	r5, #0
 800e1ca:	dd05      	ble.n	800e1d8 <_dtoa_r+0x9b8>
 800e1cc:	4639      	mov	r1, r7
 800e1ce:	462a      	mov	r2, r5
 800e1d0:	4620      	mov	r0, r4
 800e1d2:	f000 fc27 	bl	800ea24 <__lshift>
 800e1d6:	4607      	mov	r7, r0
 800e1d8:	f1b8 0f00 	cmp.w	r8, #0
 800e1dc:	d05b      	beq.n	800e296 <_dtoa_r+0xa76>
 800e1de:	6879      	ldr	r1, [r7, #4]
 800e1e0:	4620      	mov	r0, r4
 800e1e2:	f000 fa0f 	bl	800e604 <_Balloc>
 800e1e6:	4605      	mov	r5, r0
 800e1e8:	b928      	cbnz	r0, 800e1f6 <_dtoa_r+0x9d6>
 800e1ea:	4b83      	ldr	r3, [pc, #524]	; (800e3f8 <_dtoa_r+0xbd8>)
 800e1ec:	4602      	mov	r2, r0
 800e1ee:	f240 21ef 	movw	r1, #751	; 0x2ef
 800e1f2:	f7ff bb2e 	b.w	800d852 <_dtoa_r+0x32>
 800e1f6:	693a      	ldr	r2, [r7, #16]
 800e1f8:	3202      	adds	r2, #2
 800e1fa:	0092      	lsls	r2, r2, #2
 800e1fc:	f107 010c 	add.w	r1, r7, #12
 800e200:	300c      	adds	r0, #12
 800e202:	f000 ffab 	bl	800f15c <memcpy>
 800e206:	2201      	movs	r2, #1
 800e208:	4629      	mov	r1, r5
 800e20a:	4620      	mov	r0, r4
 800e20c:	f000 fc0a 	bl	800ea24 <__lshift>
 800e210:	9b00      	ldr	r3, [sp, #0]
 800e212:	3301      	adds	r3, #1
 800e214:	9304      	str	r3, [sp, #16]
 800e216:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e21a:	4413      	add	r3, r2
 800e21c:	9308      	str	r3, [sp, #32]
 800e21e:	9b02      	ldr	r3, [sp, #8]
 800e220:	f003 0301 	and.w	r3, r3, #1
 800e224:	46b8      	mov	r8, r7
 800e226:	9306      	str	r3, [sp, #24]
 800e228:	4607      	mov	r7, r0
 800e22a:	9b04      	ldr	r3, [sp, #16]
 800e22c:	4631      	mov	r1, r6
 800e22e:	3b01      	subs	r3, #1
 800e230:	4650      	mov	r0, sl
 800e232:	9301      	str	r3, [sp, #4]
 800e234:	f7ff fa6b 	bl	800d70e <quorem>
 800e238:	4641      	mov	r1, r8
 800e23a:	9002      	str	r0, [sp, #8]
 800e23c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800e240:	4650      	mov	r0, sl
 800e242:	f000 fc5b 	bl	800eafc <__mcmp>
 800e246:	463a      	mov	r2, r7
 800e248:	9005      	str	r0, [sp, #20]
 800e24a:	4631      	mov	r1, r6
 800e24c:	4620      	mov	r0, r4
 800e24e:	f000 fc71 	bl	800eb34 <__mdiff>
 800e252:	68c2      	ldr	r2, [r0, #12]
 800e254:	4605      	mov	r5, r0
 800e256:	bb02      	cbnz	r2, 800e29a <_dtoa_r+0xa7a>
 800e258:	4601      	mov	r1, r0
 800e25a:	4650      	mov	r0, sl
 800e25c:	f000 fc4e 	bl	800eafc <__mcmp>
 800e260:	4602      	mov	r2, r0
 800e262:	4629      	mov	r1, r5
 800e264:	4620      	mov	r0, r4
 800e266:	9209      	str	r2, [sp, #36]	; 0x24
 800e268:	f000 fa0c 	bl	800e684 <_Bfree>
 800e26c:	9b07      	ldr	r3, [sp, #28]
 800e26e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e270:	9d04      	ldr	r5, [sp, #16]
 800e272:	ea43 0102 	orr.w	r1, r3, r2
 800e276:	9b06      	ldr	r3, [sp, #24]
 800e278:	4319      	orrs	r1, r3
 800e27a:	d110      	bne.n	800e29e <_dtoa_r+0xa7e>
 800e27c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800e280:	d029      	beq.n	800e2d6 <_dtoa_r+0xab6>
 800e282:	9b05      	ldr	r3, [sp, #20]
 800e284:	2b00      	cmp	r3, #0
 800e286:	dd02      	ble.n	800e28e <_dtoa_r+0xa6e>
 800e288:	9b02      	ldr	r3, [sp, #8]
 800e28a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800e28e:	9b01      	ldr	r3, [sp, #4]
 800e290:	f883 9000 	strb.w	r9, [r3]
 800e294:	e774      	b.n	800e180 <_dtoa_r+0x960>
 800e296:	4638      	mov	r0, r7
 800e298:	e7ba      	b.n	800e210 <_dtoa_r+0x9f0>
 800e29a:	2201      	movs	r2, #1
 800e29c:	e7e1      	b.n	800e262 <_dtoa_r+0xa42>
 800e29e:	9b05      	ldr	r3, [sp, #20]
 800e2a0:	2b00      	cmp	r3, #0
 800e2a2:	db04      	blt.n	800e2ae <_dtoa_r+0xa8e>
 800e2a4:	9907      	ldr	r1, [sp, #28]
 800e2a6:	430b      	orrs	r3, r1
 800e2a8:	9906      	ldr	r1, [sp, #24]
 800e2aa:	430b      	orrs	r3, r1
 800e2ac:	d120      	bne.n	800e2f0 <_dtoa_r+0xad0>
 800e2ae:	2a00      	cmp	r2, #0
 800e2b0:	dded      	ble.n	800e28e <_dtoa_r+0xa6e>
 800e2b2:	4651      	mov	r1, sl
 800e2b4:	2201      	movs	r2, #1
 800e2b6:	4620      	mov	r0, r4
 800e2b8:	f000 fbb4 	bl	800ea24 <__lshift>
 800e2bc:	4631      	mov	r1, r6
 800e2be:	4682      	mov	sl, r0
 800e2c0:	f000 fc1c 	bl	800eafc <__mcmp>
 800e2c4:	2800      	cmp	r0, #0
 800e2c6:	dc03      	bgt.n	800e2d0 <_dtoa_r+0xab0>
 800e2c8:	d1e1      	bne.n	800e28e <_dtoa_r+0xa6e>
 800e2ca:	f019 0f01 	tst.w	r9, #1
 800e2ce:	d0de      	beq.n	800e28e <_dtoa_r+0xa6e>
 800e2d0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800e2d4:	d1d8      	bne.n	800e288 <_dtoa_r+0xa68>
 800e2d6:	9a01      	ldr	r2, [sp, #4]
 800e2d8:	2339      	movs	r3, #57	; 0x39
 800e2da:	7013      	strb	r3, [r2, #0]
 800e2dc:	462b      	mov	r3, r5
 800e2de:	461d      	mov	r5, r3
 800e2e0:	3b01      	subs	r3, #1
 800e2e2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800e2e6:	2a39      	cmp	r2, #57	; 0x39
 800e2e8:	d06c      	beq.n	800e3c4 <_dtoa_r+0xba4>
 800e2ea:	3201      	adds	r2, #1
 800e2ec:	701a      	strb	r2, [r3, #0]
 800e2ee:	e747      	b.n	800e180 <_dtoa_r+0x960>
 800e2f0:	2a00      	cmp	r2, #0
 800e2f2:	dd07      	ble.n	800e304 <_dtoa_r+0xae4>
 800e2f4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800e2f8:	d0ed      	beq.n	800e2d6 <_dtoa_r+0xab6>
 800e2fa:	9a01      	ldr	r2, [sp, #4]
 800e2fc:	f109 0301 	add.w	r3, r9, #1
 800e300:	7013      	strb	r3, [r2, #0]
 800e302:	e73d      	b.n	800e180 <_dtoa_r+0x960>
 800e304:	9b04      	ldr	r3, [sp, #16]
 800e306:	9a08      	ldr	r2, [sp, #32]
 800e308:	f803 9c01 	strb.w	r9, [r3, #-1]
 800e30c:	4293      	cmp	r3, r2
 800e30e:	d043      	beq.n	800e398 <_dtoa_r+0xb78>
 800e310:	4651      	mov	r1, sl
 800e312:	2300      	movs	r3, #0
 800e314:	220a      	movs	r2, #10
 800e316:	4620      	mov	r0, r4
 800e318:	f000 f9d6 	bl	800e6c8 <__multadd>
 800e31c:	45b8      	cmp	r8, r7
 800e31e:	4682      	mov	sl, r0
 800e320:	f04f 0300 	mov.w	r3, #0
 800e324:	f04f 020a 	mov.w	r2, #10
 800e328:	4641      	mov	r1, r8
 800e32a:	4620      	mov	r0, r4
 800e32c:	d107      	bne.n	800e33e <_dtoa_r+0xb1e>
 800e32e:	f000 f9cb 	bl	800e6c8 <__multadd>
 800e332:	4680      	mov	r8, r0
 800e334:	4607      	mov	r7, r0
 800e336:	9b04      	ldr	r3, [sp, #16]
 800e338:	3301      	adds	r3, #1
 800e33a:	9304      	str	r3, [sp, #16]
 800e33c:	e775      	b.n	800e22a <_dtoa_r+0xa0a>
 800e33e:	f000 f9c3 	bl	800e6c8 <__multadd>
 800e342:	4639      	mov	r1, r7
 800e344:	4680      	mov	r8, r0
 800e346:	2300      	movs	r3, #0
 800e348:	220a      	movs	r2, #10
 800e34a:	4620      	mov	r0, r4
 800e34c:	f000 f9bc 	bl	800e6c8 <__multadd>
 800e350:	4607      	mov	r7, r0
 800e352:	e7f0      	b.n	800e336 <_dtoa_r+0xb16>
 800e354:	9b04      	ldr	r3, [sp, #16]
 800e356:	9301      	str	r3, [sp, #4]
 800e358:	9d00      	ldr	r5, [sp, #0]
 800e35a:	4631      	mov	r1, r6
 800e35c:	4650      	mov	r0, sl
 800e35e:	f7ff f9d6 	bl	800d70e <quorem>
 800e362:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800e366:	9b00      	ldr	r3, [sp, #0]
 800e368:	f805 9b01 	strb.w	r9, [r5], #1
 800e36c:	1aea      	subs	r2, r5, r3
 800e36e:	9b01      	ldr	r3, [sp, #4]
 800e370:	4293      	cmp	r3, r2
 800e372:	dd07      	ble.n	800e384 <_dtoa_r+0xb64>
 800e374:	4651      	mov	r1, sl
 800e376:	2300      	movs	r3, #0
 800e378:	220a      	movs	r2, #10
 800e37a:	4620      	mov	r0, r4
 800e37c:	f000 f9a4 	bl	800e6c8 <__multadd>
 800e380:	4682      	mov	sl, r0
 800e382:	e7ea      	b.n	800e35a <_dtoa_r+0xb3a>
 800e384:	9b01      	ldr	r3, [sp, #4]
 800e386:	2b00      	cmp	r3, #0
 800e388:	bfc8      	it	gt
 800e38a:	461d      	movgt	r5, r3
 800e38c:	9b00      	ldr	r3, [sp, #0]
 800e38e:	bfd8      	it	le
 800e390:	2501      	movle	r5, #1
 800e392:	441d      	add	r5, r3
 800e394:	f04f 0800 	mov.w	r8, #0
 800e398:	4651      	mov	r1, sl
 800e39a:	2201      	movs	r2, #1
 800e39c:	4620      	mov	r0, r4
 800e39e:	f000 fb41 	bl	800ea24 <__lshift>
 800e3a2:	4631      	mov	r1, r6
 800e3a4:	4682      	mov	sl, r0
 800e3a6:	f000 fba9 	bl	800eafc <__mcmp>
 800e3aa:	2800      	cmp	r0, #0
 800e3ac:	dc96      	bgt.n	800e2dc <_dtoa_r+0xabc>
 800e3ae:	d102      	bne.n	800e3b6 <_dtoa_r+0xb96>
 800e3b0:	f019 0f01 	tst.w	r9, #1
 800e3b4:	d192      	bne.n	800e2dc <_dtoa_r+0xabc>
 800e3b6:	462b      	mov	r3, r5
 800e3b8:	461d      	mov	r5, r3
 800e3ba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e3be:	2a30      	cmp	r2, #48	; 0x30
 800e3c0:	d0fa      	beq.n	800e3b8 <_dtoa_r+0xb98>
 800e3c2:	e6dd      	b.n	800e180 <_dtoa_r+0x960>
 800e3c4:	9a00      	ldr	r2, [sp, #0]
 800e3c6:	429a      	cmp	r2, r3
 800e3c8:	d189      	bne.n	800e2de <_dtoa_r+0xabe>
 800e3ca:	f10b 0b01 	add.w	fp, fp, #1
 800e3ce:	2331      	movs	r3, #49	; 0x31
 800e3d0:	e796      	b.n	800e300 <_dtoa_r+0xae0>
 800e3d2:	4b0a      	ldr	r3, [pc, #40]	; (800e3fc <_dtoa_r+0xbdc>)
 800e3d4:	f7ff ba99 	b.w	800d90a <_dtoa_r+0xea>
 800e3d8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e3da:	2b00      	cmp	r3, #0
 800e3dc:	f47f aa6d 	bne.w	800d8ba <_dtoa_r+0x9a>
 800e3e0:	4b07      	ldr	r3, [pc, #28]	; (800e400 <_dtoa_r+0xbe0>)
 800e3e2:	f7ff ba92 	b.w	800d90a <_dtoa_r+0xea>
 800e3e6:	9b01      	ldr	r3, [sp, #4]
 800e3e8:	2b00      	cmp	r3, #0
 800e3ea:	dcb5      	bgt.n	800e358 <_dtoa_r+0xb38>
 800e3ec:	9b07      	ldr	r3, [sp, #28]
 800e3ee:	2b02      	cmp	r3, #2
 800e3f0:	f73f aeb1 	bgt.w	800e156 <_dtoa_r+0x936>
 800e3f4:	e7b0      	b.n	800e358 <_dtoa_r+0xb38>
 800e3f6:	bf00      	nop
 800e3f8:	0800fe50 	.word	0x0800fe50
 800e3fc:	0800fdb0 	.word	0x0800fdb0
 800e400:	0800fdd4 	.word	0x0800fdd4

0800e404 <_free_r>:
 800e404:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e406:	2900      	cmp	r1, #0
 800e408:	d044      	beq.n	800e494 <_free_r+0x90>
 800e40a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e40e:	9001      	str	r0, [sp, #4]
 800e410:	2b00      	cmp	r3, #0
 800e412:	f1a1 0404 	sub.w	r4, r1, #4
 800e416:	bfb8      	it	lt
 800e418:	18e4      	addlt	r4, r4, r3
 800e41a:	f000 f8e7 	bl	800e5ec <__malloc_lock>
 800e41e:	4a1e      	ldr	r2, [pc, #120]	; (800e498 <_free_r+0x94>)
 800e420:	9801      	ldr	r0, [sp, #4]
 800e422:	6813      	ldr	r3, [r2, #0]
 800e424:	b933      	cbnz	r3, 800e434 <_free_r+0x30>
 800e426:	6063      	str	r3, [r4, #4]
 800e428:	6014      	str	r4, [r2, #0]
 800e42a:	b003      	add	sp, #12
 800e42c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e430:	f000 b8e2 	b.w	800e5f8 <__malloc_unlock>
 800e434:	42a3      	cmp	r3, r4
 800e436:	d908      	bls.n	800e44a <_free_r+0x46>
 800e438:	6825      	ldr	r5, [r4, #0]
 800e43a:	1961      	adds	r1, r4, r5
 800e43c:	428b      	cmp	r3, r1
 800e43e:	bf01      	itttt	eq
 800e440:	6819      	ldreq	r1, [r3, #0]
 800e442:	685b      	ldreq	r3, [r3, #4]
 800e444:	1949      	addeq	r1, r1, r5
 800e446:	6021      	streq	r1, [r4, #0]
 800e448:	e7ed      	b.n	800e426 <_free_r+0x22>
 800e44a:	461a      	mov	r2, r3
 800e44c:	685b      	ldr	r3, [r3, #4]
 800e44e:	b10b      	cbz	r3, 800e454 <_free_r+0x50>
 800e450:	42a3      	cmp	r3, r4
 800e452:	d9fa      	bls.n	800e44a <_free_r+0x46>
 800e454:	6811      	ldr	r1, [r2, #0]
 800e456:	1855      	adds	r5, r2, r1
 800e458:	42a5      	cmp	r5, r4
 800e45a:	d10b      	bne.n	800e474 <_free_r+0x70>
 800e45c:	6824      	ldr	r4, [r4, #0]
 800e45e:	4421      	add	r1, r4
 800e460:	1854      	adds	r4, r2, r1
 800e462:	42a3      	cmp	r3, r4
 800e464:	6011      	str	r1, [r2, #0]
 800e466:	d1e0      	bne.n	800e42a <_free_r+0x26>
 800e468:	681c      	ldr	r4, [r3, #0]
 800e46a:	685b      	ldr	r3, [r3, #4]
 800e46c:	6053      	str	r3, [r2, #4]
 800e46e:	440c      	add	r4, r1
 800e470:	6014      	str	r4, [r2, #0]
 800e472:	e7da      	b.n	800e42a <_free_r+0x26>
 800e474:	d902      	bls.n	800e47c <_free_r+0x78>
 800e476:	230c      	movs	r3, #12
 800e478:	6003      	str	r3, [r0, #0]
 800e47a:	e7d6      	b.n	800e42a <_free_r+0x26>
 800e47c:	6825      	ldr	r5, [r4, #0]
 800e47e:	1961      	adds	r1, r4, r5
 800e480:	428b      	cmp	r3, r1
 800e482:	bf04      	itt	eq
 800e484:	6819      	ldreq	r1, [r3, #0]
 800e486:	685b      	ldreq	r3, [r3, #4]
 800e488:	6063      	str	r3, [r4, #4]
 800e48a:	bf04      	itt	eq
 800e48c:	1949      	addeq	r1, r1, r5
 800e48e:	6021      	streq	r1, [r4, #0]
 800e490:	6054      	str	r4, [r2, #4]
 800e492:	e7ca      	b.n	800e42a <_free_r+0x26>
 800e494:	b003      	add	sp, #12
 800e496:	bd30      	pop	{r4, r5, pc}
 800e498:	20000f34 	.word	0x20000f34

0800e49c <malloc>:
 800e49c:	4b02      	ldr	r3, [pc, #8]	; (800e4a8 <malloc+0xc>)
 800e49e:	4601      	mov	r1, r0
 800e4a0:	6818      	ldr	r0, [r3, #0]
 800e4a2:	f000 b823 	b.w	800e4ec <_malloc_r>
 800e4a6:	bf00      	nop
 800e4a8:	20000064 	.word	0x20000064

0800e4ac <sbrk_aligned>:
 800e4ac:	b570      	push	{r4, r5, r6, lr}
 800e4ae:	4e0e      	ldr	r6, [pc, #56]	; (800e4e8 <sbrk_aligned+0x3c>)
 800e4b0:	460c      	mov	r4, r1
 800e4b2:	6831      	ldr	r1, [r6, #0]
 800e4b4:	4605      	mov	r5, r0
 800e4b6:	b911      	cbnz	r1, 800e4be <sbrk_aligned+0x12>
 800e4b8:	f000 fe40 	bl	800f13c <_sbrk_r>
 800e4bc:	6030      	str	r0, [r6, #0]
 800e4be:	4621      	mov	r1, r4
 800e4c0:	4628      	mov	r0, r5
 800e4c2:	f000 fe3b 	bl	800f13c <_sbrk_r>
 800e4c6:	1c43      	adds	r3, r0, #1
 800e4c8:	d00a      	beq.n	800e4e0 <sbrk_aligned+0x34>
 800e4ca:	1cc4      	adds	r4, r0, #3
 800e4cc:	f024 0403 	bic.w	r4, r4, #3
 800e4d0:	42a0      	cmp	r0, r4
 800e4d2:	d007      	beq.n	800e4e4 <sbrk_aligned+0x38>
 800e4d4:	1a21      	subs	r1, r4, r0
 800e4d6:	4628      	mov	r0, r5
 800e4d8:	f000 fe30 	bl	800f13c <_sbrk_r>
 800e4dc:	3001      	adds	r0, #1
 800e4de:	d101      	bne.n	800e4e4 <sbrk_aligned+0x38>
 800e4e0:	f04f 34ff 	mov.w	r4, #4294967295
 800e4e4:	4620      	mov	r0, r4
 800e4e6:	bd70      	pop	{r4, r5, r6, pc}
 800e4e8:	20000f38 	.word	0x20000f38

0800e4ec <_malloc_r>:
 800e4ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e4f0:	1ccd      	adds	r5, r1, #3
 800e4f2:	f025 0503 	bic.w	r5, r5, #3
 800e4f6:	3508      	adds	r5, #8
 800e4f8:	2d0c      	cmp	r5, #12
 800e4fa:	bf38      	it	cc
 800e4fc:	250c      	movcc	r5, #12
 800e4fe:	2d00      	cmp	r5, #0
 800e500:	4607      	mov	r7, r0
 800e502:	db01      	blt.n	800e508 <_malloc_r+0x1c>
 800e504:	42a9      	cmp	r1, r5
 800e506:	d905      	bls.n	800e514 <_malloc_r+0x28>
 800e508:	230c      	movs	r3, #12
 800e50a:	603b      	str	r3, [r7, #0]
 800e50c:	2600      	movs	r6, #0
 800e50e:	4630      	mov	r0, r6
 800e510:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e514:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800e5e8 <_malloc_r+0xfc>
 800e518:	f000 f868 	bl	800e5ec <__malloc_lock>
 800e51c:	f8d8 3000 	ldr.w	r3, [r8]
 800e520:	461c      	mov	r4, r3
 800e522:	bb5c      	cbnz	r4, 800e57c <_malloc_r+0x90>
 800e524:	4629      	mov	r1, r5
 800e526:	4638      	mov	r0, r7
 800e528:	f7ff ffc0 	bl	800e4ac <sbrk_aligned>
 800e52c:	1c43      	adds	r3, r0, #1
 800e52e:	4604      	mov	r4, r0
 800e530:	d155      	bne.n	800e5de <_malloc_r+0xf2>
 800e532:	f8d8 4000 	ldr.w	r4, [r8]
 800e536:	4626      	mov	r6, r4
 800e538:	2e00      	cmp	r6, #0
 800e53a:	d145      	bne.n	800e5c8 <_malloc_r+0xdc>
 800e53c:	2c00      	cmp	r4, #0
 800e53e:	d048      	beq.n	800e5d2 <_malloc_r+0xe6>
 800e540:	6823      	ldr	r3, [r4, #0]
 800e542:	4631      	mov	r1, r6
 800e544:	4638      	mov	r0, r7
 800e546:	eb04 0903 	add.w	r9, r4, r3
 800e54a:	f000 fdf7 	bl	800f13c <_sbrk_r>
 800e54e:	4581      	cmp	r9, r0
 800e550:	d13f      	bne.n	800e5d2 <_malloc_r+0xe6>
 800e552:	6821      	ldr	r1, [r4, #0]
 800e554:	1a6d      	subs	r5, r5, r1
 800e556:	4629      	mov	r1, r5
 800e558:	4638      	mov	r0, r7
 800e55a:	f7ff ffa7 	bl	800e4ac <sbrk_aligned>
 800e55e:	3001      	adds	r0, #1
 800e560:	d037      	beq.n	800e5d2 <_malloc_r+0xe6>
 800e562:	6823      	ldr	r3, [r4, #0]
 800e564:	442b      	add	r3, r5
 800e566:	6023      	str	r3, [r4, #0]
 800e568:	f8d8 3000 	ldr.w	r3, [r8]
 800e56c:	2b00      	cmp	r3, #0
 800e56e:	d038      	beq.n	800e5e2 <_malloc_r+0xf6>
 800e570:	685a      	ldr	r2, [r3, #4]
 800e572:	42a2      	cmp	r2, r4
 800e574:	d12b      	bne.n	800e5ce <_malloc_r+0xe2>
 800e576:	2200      	movs	r2, #0
 800e578:	605a      	str	r2, [r3, #4]
 800e57a:	e00f      	b.n	800e59c <_malloc_r+0xb0>
 800e57c:	6822      	ldr	r2, [r4, #0]
 800e57e:	1b52      	subs	r2, r2, r5
 800e580:	d41f      	bmi.n	800e5c2 <_malloc_r+0xd6>
 800e582:	2a0b      	cmp	r2, #11
 800e584:	d917      	bls.n	800e5b6 <_malloc_r+0xca>
 800e586:	1961      	adds	r1, r4, r5
 800e588:	42a3      	cmp	r3, r4
 800e58a:	6025      	str	r5, [r4, #0]
 800e58c:	bf18      	it	ne
 800e58e:	6059      	strne	r1, [r3, #4]
 800e590:	6863      	ldr	r3, [r4, #4]
 800e592:	bf08      	it	eq
 800e594:	f8c8 1000 	streq.w	r1, [r8]
 800e598:	5162      	str	r2, [r4, r5]
 800e59a:	604b      	str	r3, [r1, #4]
 800e59c:	4638      	mov	r0, r7
 800e59e:	f104 060b 	add.w	r6, r4, #11
 800e5a2:	f000 f829 	bl	800e5f8 <__malloc_unlock>
 800e5a6:	f026 0607 	bic.w	r6, r6, #7
 800e5aa:	1d23      	adds	r3, r4, #4
 800e5ac:	1af2      	subs	r2, r6, r3
 800e5ae:	d0ae      	beq.n	800e50e <_malloc_r+0x22>
 800e5b0:	1b9b      	subs	r3, r3, r6
 800e5b2:	50a3      	str	r3, [r4, r2]
 800e5b4:	e7ab      	b.n	800e50e <_malloc_r+0x22>
 800e5b6:	42a3      	cmp	r3, r4
 800e5b8:	6862      	ldr	r2, [r4, #4]
 800e5ba:	d1dd      	bne.n	800e578 <_malloc_r+0x8c>
 800e5bc:	f8c8 2000 	str.w	r2, [r8]
 800e5c0:	e7ec      	b.n	800e59c <_malloc_r+0xb0>
 800e5c2:	4623      	mov	r3, r4
 800e5c4:	6864      	ldr	r4, [r4, #4]
 800e5c6:	e7ac      	b.n	800e522 <_malloc_r+0x36>
 800e5c8:	4634      	mov	r4, r6
 800e5ca:	6876      	ldr	r6, [r6, #4]
 800e5cc:	e7b4      	b.n	800e538 <_malloc_r+0x4c>
 800e5ce:	4613      	mov	r3, r2
 800e5d0:	e7cc      	b.n	800e56c <_malloc_r+0x80>
 800e5d2:	230c      	movs	r3, #12
 800e5d4:	603b      	str	r3, [r7, #0]
 800e5d6:	4638      	mov	r0, r7
 800e5d8:	f000 f80e 	bl	800e5f8 <__malloc_unlock>
 800e5dc:	e797      	b.n	800e50e <_malloc_r+0x22>
 800e5de:	6025      	str	r5, [r4, #0]
 800e5e0:	e7dc      	b.n	800e59c <_malloc_r+0xb0>
 800e5e2:	605b      	str	r3, [r3, #4]
 800e5e4:	deff      	udf	#255	; 0xff
 800e5e6:	bf00      	nop
 800e5e8:	20000f34 	.word	0x20000f34

0800e5ec <__malloc_lock>:
 800e5ec:	4801      	ldr	r0, [pc, #4]	; (800e5f4 <__malloc_lock+0x8>)
 800e5ee:	f7ff b88c 	b.w	800d70a <__retarget_lock_acquire_recursive>
 800e5f2:	bf00      	nop
 800e5f4:	20000f30 	.word	0x20000f30

0800e5f8 <__malloc_unlock>:
 800e5f8:	4801      	ldr	r0, [pc, #4]	; (800e600 <__malloc_unlock+0x8>)
 800e5fa:	f7ff b887 	b.w	800d70c <__retarget_lock_release_recursive>
 800e5fe:	bf00      	nop
 800e600:	20000f30 	.word	0x20000f30

0800e604 <_Balloc>:
 800e604:	b570      	push	{r4, r5, r6, lr}
 800e606:	69c6      	ldr	r6, [r0, #28]
 800e608:	4604      	mov	r4, r0
 800e60a:	460d      	mov	r5, r1
 800e60c:	b976      	cbnz	r6, 800e62c <_Balloc+0x28>
 800e60e:	2010      	movs	r0, #16
 800e610:	f7ff ff44 	bl	800e49c <malloc>
 800e614:	4602      	mov	r2, r0
 800e616:	61e0      	str	r0, [r4, #28]
 800e618:	b920      	cbnz	r0, 800e624 <_Balloc+0x20>
 800e61a:	4b18      	ldr	r3, [pc, #96]	; (800e67c <_Balloc+0x78>)
 800e61c:	4818      	ldr	r0, [pc, #96]	; (800e680 <_Balloc+0x7c>)
 800e61e:	216b      	movs	r1, #107	; 0x6b
 800e620:	f000 fdaa 	bl	800f178 <__assert_func>
 800e624:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e628:	6006      	str	r6, [r0, #0]
 800e62a:	60c6      	str	r6, [r0, #12]
 800e62c:	69e6      	ldr	r6, [r4, #28]
 800e62e:	68f3      	ldr	r3, [r6, #12]
 800e630:	b183      	cbz	r3, 800e654 <_Balloc+0x50>
 800e632:	69e3      	ldr	r3, [r4, #28]
 800e634:	68db      	ldr	r3, [r3, #12]
 800e636:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e63a:	b9b8      	cbnz	r0, 800e66c <_Balloc+0x68>
 800e63c:	2101      	movs	r1, #1
 800e63e:	fa01 f605 	lsl.w	r6, r1, r5
 800e642:	1d72      	adds	r2, r6, #5
 800e644:	0092      	lsls	r2, r2, #2
 800e646:	4620      	mov	r0, r4
 800e648:	f000 fdb4 	bl	800f1b4 <_calloc_r>
 800e64c:	b160      	cbz	r0, 800e668 <_Balloc+0x64>
 800e64e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e652:	e00e      	b.n	800e672 <_Balloc+0x6e>
 800e654:	2221      	movs	r2, #33	; 0x21
 800e656:	2104      	movs	r1, #4
 800e658:	4620      	mov	r0, r4
 800e65a:	f000 fdab 	bl	800f1b4 <_calloc_r>
 800e65e:	69e3      	ldr	r3, [r4, #28]
 800e660:	60f0      	str	r0, [r6, #12]
 800e662:	68db      	ldr	r3, [r3, #12]
 800e664:	2b00      	cmp	r3, #0
 800e666:	d1e4      	bne.n	800e632 <_Balloc+0x2e>
 800e668:	2000      	movs	r0, #0
 800e66a:	bd70      	pop	{r4, r5, r6, pc}
 800e66c:	6802      	ldr	r2, [r0, #0]
 800e66e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e672:	2300      	movs	r3, #0
 800e674:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e678:	e7f7      	b.n	800e66a <_Balloc+0x66>
 800e67a:	bf00      	nop
 800e67c:	0800fde1 	.word	0x0800fde1
 800e680:	0800fe61 	.word	0x0800fe61

0800e684 <_Bfree>:
 800e684:	b570      	push	{r4, r5, r6, lr}
 800e686:	69c6      	ldr	r6, [r0, #28]
 800e688:	4605      	mov	r5, r0
 800e68a:	460c      	mov	r4, r1
 800e68c:	b976      	cbnz	r6, 800e6ac <_Bfree+0x28>
 800e68e:	2010      	movs	r0, #16
 800e690:	f7ff ff04 	bl	800e49c <malloc>
 800e694:	4602      	mov	r2, r0
 800e696:	61e8      	str	r0, [r5, #28]
 800e698:	b920      	cbnz	r0, 800e6a4 <_Bfree+0x20>
 800e69a:	4b09      	ldr	r3, [pc, #36]	; (800e6c0 <_Bfree+0x3c>)
 800e69c:	4809      	ldr	r0, [pc, #36]	; (800e6c4 <_Bfree+0x40>)
 800e69e:	218f      	movs	r1, #143	; 0x8f
 800e6a0:	f000 fd6a 	bl	800f178 <__assert_func>
 800e6a4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e6a8:	6006      	str	r6, [r0, #0]
 800e6aa:	60c6      	str	r6, [r0, #12]
 800e6ac:	b13c      	cbz	r4, 800e6be <_Bfree+0x3a>
 800e6ae:	69eb      	ldr	r3, [r5, #28]
 800e6b0:	6862      	ldr	r2, [r4, #4]
 800e6b2:	68db      	ldr	r3, [r3, #12]
 800e6b4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e6b8:	6021      	str	r1, [r4, #0]
 800e6ba:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e6be:	bd70      	pop	{r4, r5, r6, pc}
 800e6c0:	0800fde1 	.word	0x0800fde1
 800e6c4:	0800fe61 	.word	0x0800fe61

0800e6c8 <__multadd>:
 800e6c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e6cc:	690d      	ldr	r5, [r1, #16]
 800e6ce:	4607      	mov	r7, r0
 800e6d0:	460c      	mov	r4, r1
 800e6d2:	461e      	mov	r6, r3
 800e6d4:	f101 0c14 	add.w	ip, r1, #20
 800e6d8:	2000      	movs	r0, #0
 800e6da:	f8dc 3000 	ldr.w	r3, [ip]
 800e6de:	b299      	uxth	r1, r3
 800e6e0:	fb02 6101 	mla	r1, r2, r1, r6
 800e6e4:	0c1e      	lsrs	r6, r3, #16
 800e6e6:	0c0b      	lsrs	r3, r1, #16
 800e6e8:	fb02 3306 	mla	r3, r2, r6, r3
 800e6ec:	b289      	uxth	r1, r1
 800e6ee:	3001      	adds	r0, #1
 800e6f0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e6f4:	4285      	cmp	r5, r0
 800e6f6:	f84c 1b04 	str.w	r1, [ip], #4
 800e6fa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e6fe:	dcec      	bgt.n	800e6da <__multadd+0x12>
 800e700:	b30e      	cbz	r6, 800e746 <__multadd+0x7e>
 800e702:	68a3      	ldr	r3, [r4, #8]
 800e704:	42ab      	cmp	r3, r5
 800e706:	dc19      	bgt.n	800e73c <__multadd+0x74>
 800e708:	6861      	ldr	r1, [r4, #4]
 800e70a:	4638      	mov	r0, r7
 800e70c:	3101      	adds	r1, #1
 800e70e:	f7ff ff79 	bl	800e604 <_Balloc>
 800e712:	4680      	mov	r8, r0
 800e714:	b928      	cbnz	r0, 800e722 <__multadd+0x5a>
 800e716:	4602      	mov	r2, r0
 800e718:	4b0c      	ldr	r3, [pc, #48]	; (800e74c <__multadd+0x84>)
 800e71a:	480d      	ldr	r0, [pc, #52]	; (800e750 <__multadd+0x88>)
 800e71c:	21ba      	movs	r1, #186	; 0xba
 800e71e:	f000 fd2b 	bl	800f178 <__assert_func>
 800e722:	6922      	ldr	r2, [r4, #16]
 800e724:	3202      	adds	r2, #2
 800e726:	f104 010c 	add.w	r1, r4, #12
 800e72a:	0092      	lsls	r2, r2, #2
 800e72c:	300c      	adds	r0, #12
 800e72e:	f000 fd15 	bl	800f15c <memcpy>
 800e732:	4621      	mov	r1, r4
 800e734:	4638      	mov	r0, r7
 800e736:	f7ff ffa5 	bl	800e684 <_Bfree>
 800e73a:	4644      	mov	r4, r8
 800e73c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e740:	3501      	adds	r5, #1
 800e742:	615e      	str	r6, [r3, #20]
 800e744:	6125      	str	r5, [r4, #16]
 800e746:	4620      	mov	r0, r4
 800e748:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e74c:	0800fe50 	.word	0x0800fe50
 800e750:	0800fe61 	.word	0x0800fe61

0800e754 <__hi0bits>:
 800e754:	0c03      	lsrs	r3, r0, #16
 800e756:	041b      	lsls	r3, r3, #16
 800e758:	b9d3      	cbnz	r3, 800e790 <__hi0bits+0x3c>
 800e75a:	0400      	lsls	r0, r0, #16
 800e75c:	2310      	movs	r3, #16
 800e75e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800e762:	bf04      	itt	eq
 800e764:	0200      	lsleq	r0, r0, #8
 800e766:	3308      	addeq	r3, #8
 800e768:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800e76c:	bf04      	itt	eq
 800e76e:	0100      	lsleq	r0, r0, #4
 800e770:	3304      	addeq	r3, #4
 800e772:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800e776:	bf04      	itt	eq
 800e778:	0080      	lsleq	r0, r0, #2
 800e77a:	3302      	addeq	r3, #2
 800e77c:	2800      	cmp	r0, #0
 800e77e:	db05      	blt.n	800e78c <__hi0bits+0x38>
 800e780:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800e784:	f103 0301 	add.w	r3, r3, #1
 800e788:	bf08      	it	eq
 800e78a:	2320      	moveq	r3, #32
 800e78c:	4618      	mov	r0, r3
 800e78e:	4770      	bx	lr
 800e790:	2300      	movs	r3, #0
 800e792:	e7e4      	b.n	800e75e <__hi0bits+0xa>

0800e794 <__lo0bits>:
 800e794:	6803      	ldr	r3, [r0, #0]
 800e796:	f013 0207 	ands.w	r2, r3, #7
 800e79a:	d00c      	beq.n	800e7b6 <__lo0bits+0x22>
 800e79c:	07d9      	lsls	r1, r3, #31
 800e79e:	d422      	bmi.n	800e7e6 <__lo0bits+0x52>
 800e7a0:	079a      	lsls	r2, r3, #30
 800e7a2:	bf49      	itett	mi
 800e7a4:	085b      	lsrmi	r3, r3, #1
 800e7a6:	089b      	lsrpl	r3, r3, #2
 800e7a8:	6003      	strmi	r3, [r0, #0]
 800e7aa:	2201      	movmi	r2, #1
 800e7ac:	bf5c      	itt	pl
 800e7ae:	6003      	strpl	r3, [r0, #0]
 800e7b0:	2202      	movpl	r2, #2
 800e7b2:	4610      	mov	r0, r2
 800e7b4:	4770      	bx	lr
 800e7b6:	b299      	uxth	r1, r3
 800e7b8:	b909      	cbnz	r1, 800e7be <__lo0bits+0x2a>
 800e7ba:	0c1b      	lsrs	r3, r3, #16
 800e7bc:	2210      	movs	r2, #16
 800e7be:	b2d9      	uxtb	r1, r3
 800e7c0:	b909      	cbnz	r1, 800e7c6 <__lo0bits+0x32>
 800e7c2:	3208      	adds	r2, #8
 800e7c4:	0a1b      	lsrs	r3, r3, #8
 800e7c6:	0719      	lsls	r1, r3, #28
 800e7c8:	bf04      	itt	eq
 800e7ca:	091b      	lsreq	r3, r3, #4
 800e7cc:	3204      	addeq	r2, #4
 800e7ce:	0799      	lsls	r1, r3, #30
 800e7d0:	bf04      	itt	eq
 800e7d2:	089b      	lsreq	r3, r3, #2
 800e7d4:	3202      	addeq	r2, #2
 800e7d6:	07d9      	lsls	r1, r3, #31
 800e7d8:	d403      	bmi.n	800e7e2 <__lo0bits+0x4e>
 800e7da:	085b      	lsrs	r3, r3, #1
 800e7dc:	f102 0201 	add.w	r2, r2, #1
 800e7e0:	d003      	beq.n	800e7ea <__lo0bits+0x56>
 800e7e2:	6003      	str	r3, [r0, #0]
 800e7e4:	e7e5      	b.n	800e7b2 <__lo0bits+0x1e>
 800e7e6:	2200      	movs	r2, #0
 800e7e8:	e7e3      	b.n	800e7b2 <__lo0bits+0x1e>
 800e7ea:	2220      	movs	r2, #32
 800e7ec:	e7e1      	b.n	800e7b2 <__lo0bits+0x1e>
	...

0800e7f0 <__i2b>:
 800e7f0:	b510      	push	{r4, lr}
 800e7f2:	460c      	mov	r4, r1
 800e7f4:	2101      	movs	r1, #1
 800e7f6:	f7ff ff05 	bl	800e604 <_Balloc>
 800e7fa:	4602      	mov	r2, r0
 800e7fc:	b928      	cbnz	r0, 800e80a <__i2b+0x1a>
 800e7fe:	4b05      	ldr	r3, [pc, #20]	; (800e814 <__i2b+0x24>)
 800e800:	4805      	ldr	r0, [pc, #20]	; (800e818 <__i2b+0x28>)
 800e802:	f240 1145 	movw	r1, #325	; 0x145
 800e806:	f000 fcb7 	bl	800f178 <__assert_func>
 800e80a:	2301      	movs	r3, #1
 800e80c:	6144      	str	r4, [r0, #20]
 800e80e:	6103      	str	r3, [r0, #16]
 800e810:	bd10      	pop	{r4, pc}
 800e812:	bf00      	nop
 800e814:	0800fe50 	.word	0x0800fe50
 800e818:	0800fe61 	.word	0x0800fe61

0800e81c <__multiply>:
 800e81c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e820:	4691      	mov	r9, r2
 800e822:	690a      	ldr	r2, [r1, #16]
 800e824:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e828:	429a      	cmp	r2, r3
 800e82a:	bfb8      	it	lt
 800e82c:	460b      	movlt	r3, r1
 800e82e:	460c      	mov	r4, r1
 800e830:	bfbc      	itt	lt
 800e832:	464c      	movlt	r4, r9
 800e834:	4699      	movlt	r9, r3
 800e836:	6927      	ldr	r7, [r4, #16]
 800e838:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e83c:	68a3      	ldr	r3, [r4, #8]
 800e83e:	6861      	ldr	r1, [r4, #4]
 800e840:	eb07 060a 	add.w	r6, r7, sl
 800e844:	42b3      	cmp	r3, r6
 800e846:	b085      	sub	sp, #20
 800e848:	bfb8      	it	lt
 800e84a:	3101      	addlt	r1, #1
 800e84c:	f7ff feda 	bl	800e604 <_Balloc>
 800e850:	b930      	cbnz	r0, 800e860 <__multiply+0x44>
 800e852:	4602      	mov	r2, r0
 800e854:	4b44      	ldr	r3, [pc, #272]	; (800e968 <__multiply+0x14c>)
 800e856:	4845      	ldr	r0, [pc, #276]	; (800e96c <__multiply+0x150>)
 800e858:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800e85c:	f000 fc8c 	bl	800f178 <__assert_func>
 800e860:	f100 0514 	add.w	r5, r0, #20
 800e864:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800e868:	462b      	mov	r3, r5
 800e86a:	2200      	movs	r2, #0
 800e86c:	4543      	cmp	r3, r8
 800e86e:	d321      	bcc.n	800e8b4 <__multiply+0x98>
 800e870:	f104 0314 	add.w	r3, r4, #20
 800e874:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800e878:	f109 0314 	add.w	r3, r9, #20
 800e87c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800e880:	9202      	str	r2, [sp, #8]
 800e882:	1b3a      	subs	r2, r7, r4
 800e884:	3a15      	subs	r2, #21
 800e886:	f022 0203 	bic.w	r2, r2, #3
 800e88a:	3204      	adds	r2, #4
 800e88c:	f104 0115 	add.w	r1, r4, #21
 800e890:	428f      	cmp	r7, r1
 800e892:	bf38      	it	cc
 800e894:	2204      	movcc	r2, #4
 800e896:	9201      	str	r2, [sp, #4]
 800e898:	9a02      	ldr	r2, [sp, #8]
 800e89a:	9303      	str	r3, [sp, #12]
 800e89c:	429a      	cmp	r2, r3
 800e89e:	d80c      	bhi.n	800e8ba <__multiply+0x9e>
 800e8a0:	2e00      	cmp	r6, #0
 800e8a2:	dd03      	ble.n	800e8ac <__multiply+0x90>
 800e8a4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e8a8:	2b00      	cmp	r3, #0
 800e8aa:	d05b      	beq.n	800e964 <__multiply+0x148>
 800e8ac:	6106      	str	r6, [r0, #16]
 800e8ae:	b005      	add	sp, #20
 800e8b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e8b4:	f843 2b04 	str.w	r2, [r3], #4
 800e8b8:	e7d8      	b.n	800e86c <__multiply+0x50>
 800e8ba:	f8b3 a000 	ldrh.w	sl, [r3]
 800e8be:	f1ba 0f00 	cmp.w	sl, #0
 800e8c2:	d024      	beq.n	800e90e <__multiply+0xf2>
 800e8c4:	f104 0e14 	add.w	lr, r4, #20
 800e8c8:	46a9      	mov	r9, r5
 800e8ca:	f04f 0c00 	mov.w	ip, #0
 800e8ce:	f85e 2b04 	ldr.w	r2, [lr], #4
 800e8d2:	f8d9 1000 	ldr.w	r1, [r9]
 800e8d6:	fa1f fb82 	uxth.w	fp, r2
 800e8da:	b289      	uxth	r1, r1
 800e8dc:	fb0a 110b 	mla	r1, sl, fp, r1
 800e8e0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800e8e4:	f8d9 2000 	ldr.w	r2, [r9]
 800e8e8:	4461      	add	r1, ip
 800e8ea:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e8ee:	fb0a c20b 	mla	r2, sl, fp, ip
 800e8f2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800e8f6:	b289      	uxth	r1, r1
 800e8f8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800e8fc:	4577      	cmp	r7, lr
 800e8fe:	f849 1b04 	str.w	r1, [r9], #4
 800e902:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e906:	d8e2      	bhi.n	800e8ce <__multiply+0xb2>
 800e908:	9a01      	ldr	r2, [sp, #4]
 800e90a:	f845 c002 	str.w	ip, [r5, r2]
 800e90e:	9a03      	ldr	r2, [sp, #12]
 800e910:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800e914:	3304      	adds	r3, #4
 800e916:	f1b9 0f00 	cmp.w	r9, #0
 800e91a:	d021      	beq.n	800e960 <__multiply+0x144>
 800e91c:	6829      	ldr	r1, [r5, #0]
 800e91e:	f104 0c14 	add.w	ip, r4, #20
 800e922:	46ae      	mov	lr, r5
 800e924:	f04f 0a00 	mov.w	sl, #0
 800e928:	f8bc b000 	ldrh.w	fp, [ip]
 800e92c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800e930:	fb09 220b 	mla	r2, r9, fp, r2
 800e934:	4452      	add	r2, sl
 800e936:	b289      	uxth	r1, r1
 800e938:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800e93c:	f84e 1b04 	str.w	r1, [lr], #4
 800e940:	f85c 1b04 	ldr.w	r1, [ip], #4
 800e944:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800e948:	f8be 1000 	ldrh.w	r1, [lr]
 800e94c:	fb09 110a 	mla	r1, r9, sl, r1
 800e950:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800e954:	4567      	cmp	r7, ip
 800e956:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800e95a:	d8e5      	bhi.n	800e928 <__multiply+0x10c>
 800e95c:	9a01      	ldr	r2, [sp, #4]
 800e95e:	50a9      	str	r1, [r5, r2]
 800e960:	3504      	adds	r5, #4
 800e962:	e799      	b.n	800e898 <__multiply+0x7c>
 800e964:	3e01      	subs	r6, #1
 800e966:	e79b      	b.n	800e8a0 <__multiply+0x84>
 800e968:	0800fe50 	.word	0x0800fe50
 800e96c:	0800fe61 	.word	0x0800fe61

0800e970 <__pow5mult>:
 800e970:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e974:	4615      	mov	r5, r2
 800e976:	f012 0203 	ands.w	r2, r2, #3
 800e97a:	4606      	mov	r6, r0
 800e97c:	460f      	mov	r7, r1
 800e97e:	d007      	beq.n	800e990 <__pow5mult+0x20>
 800e980:	4c25      	ldr	r4, [pc, #148]	; (800ea18 <__pow5mult+0xa8>)
 800e982:	3a01      	subs	r2, #1
 800e984:	2300      	movs	r3, #0
 800e986:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e98a:	f7ff fe9d 	bl	800e6c8 <__multadd>
 800e98e:	4607      	mov	r7, r0
 800e990:	10ad      	asrs	r5, r5, #2
 800e992:	d03d      	beq.n	800ea10 <__pow5mult+0xa0>
 800e994:	69f4      	ldr	r4, [r6, #28]
 800e996:	b97c      	cbnz	r4, 800e9b8 <__pow5mult+0x48>
 800e998:	2010      	movs	r0, #16
 800e99a:	f7ff fd7f 	bl	800e49c <malloc>
 800e99e:	4602      	mov	r2, r0
 800e9a0:	61f0      	str	r0, [r6, #28]
 800e9a2:	b928      	cbnz	r0, 800e9b0 <__pow5mult+0x40>
 800e9a4:	4b1d      	ldr	r3, [pc, #116]	; (800ea1c <__pow5mult+0xac>)
 800e9a6:	481e      	ldr	r0, [pc, #120]	; (800ea20 <__pow5mult+0xb0>)
 800e9a8:	f240 11b3 	movw	r1, #435	; 0x1b3
 800e9ac:	f000 fbe4 	bl	800f178 <__assert_func>
 800e9b0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e9b4:	6004      	str	r4, [r0, #0]
 800e9b6:	60c4      	str	r4, [r0, #12]
 800e9b8:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800e9bc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e9c0:	b94c      	cbnz	r4, 800e9d6 <__pow5mult+0x66>
 800e9c2:	f240 2171 	movw	r1, #625	; 0x271
 800e9c6:	4630      	mov	r0, r6
 800e9c8:	f7ff ff12 	bl	800e7f0 <__i2b>
 800e9cc:	2300      	movs	r3, #0
 800e9ce:	f8c8 0008 	str.w	r0, [r8, #8]
 800e9d2:	4604      	mov	r4, r0
 800e9d4:	6003      	str	r3, [r0, #0]
 800e9d6:	f04f 0900 	mov.w	r9, #0
 800e9da:	07eb      	lsls	r3, r5, #31
 800e9dc:	d50a      	bpl.n	800e9f4 <__pow5mult+0x84>
 800e9de:	4639      	mov	r1, r7
 800e9e0:	4622      	mov	r2, r4
 800e9e2:	4630      	mov	r0, r6
 800e9e4:	f7ff ff1a 	bl	800e81c <__multiply>
 800e9e8:	4639      	mov	r1, r7
 800e9ea:	4680      	mov	r8, r0
 800e9ec:	4630      	mov	r0, r6
 800e9ee:	f7ff fe49 	bl	800e684 <_Bfree>
 800e9f2:	4647      	mov	r7, r8
 800e9f4:	106d      	asrs	r5, r5, #1
 800e9f6:	d00b      	beq.n	800ea10 <__pow5mult+0xa0>
 800e9f8:	6820      	ldr	r0, [r4, #0]
 800e9fa:	b938      	cbnz	r0, 800ea0c <__pow5mult+0x9c>
 800e9fc:	4622      	mov	r2, r4
 800e9fe:	4621      	mov	r1, r4
 800ea00:	4630      	mov	r0, r6
 800ea02:	f7ff ff0b 	bl	800e81c <__multiply>
 800ea06:	6020      	str	r0, [r4, #0]
 800ea08:	f8c0 9000 	str.w	r9, [r0]
 800ea0c:	4604      	mov	r4, r0
 800ea0e:	e7e4      	b.n	800e9da <__pow5mult+0x6a>
 800ea10:	4638      	mov	r0, r7
 800ea12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ea16:	bf00      	nop
 800ea18:	0800ffb0 	.word	0x0800ffb0
 800ea1c:	0800fde1 	.word	0x0800fde1
 800ea20:	0800fe61 	.word	0x0800fe61

0800ea24 <__lshift>:
 800ea24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ea28:	460c      	mov	r4, r1
 800ea2a:	6849      	ldr	r1, [r1, #4]
 800ea2c:	6923      	ldr	r3, [r4, #16]
 800ea2e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ea32:	68a3      	ldr	r3, [r4, #8]
 800ea34:	4607      	mov	r7, r0
 800ea36:	4691      	mov	r9, r2
 800ea38:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ea3c:	f108 0601 	add.w	r6, r8, #1
 800ea40:	42b3      	cmp	r3, r6
 800ea42:	db0b      	blt.n	800ea5c <__lshift+0x38>
 800ea44:	4638      	mov	r0, r7
 800ea46:	f7ff fddd 	bl	800e604 <_Balloc>
 800ea4a:	4605      	mov	r5, r0
 800ea4c:	b948      	cbnz	r0, 800ea62 <__lshift+0x3e>
 800ea4e:	4602      	mov	r2, r0
 800ea50:	4b28      	ldr	r3, [pc, #160]	; (800eaf4 <__lshift+0xd0>)
 800ea52:	4829      	ldr	r0, [pc, #164]	; (800eaf8 <__lshift+0xd4>)
 800ea54:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800ea58:	f000 fb8e 	bl	800f178 <__assert_func>
 800ea5c:	3101      	adds	r1, #1
 800ea5e:	005b      	lsls	r3, r3, #1
 800ea60:	e7ee      	b.n	800ea40 <__lshift+0x1c>
 800ea62:	2300      	movs	r3, #0
 800ea64:	f100 0114 	add.w	r1, r0, #20
 800ea68:	f100 0210 	add.w	r2, r0, #16
 800ea6c:	4618      	mov	r0, r3
 800ea6e:	4553      	cmp	r3, sl
 800ea70:	db33      	blt.n	800eada <__lshift+0xb6>
 800ea72:	6920      	ldr	r0, [r4, #16]
 800ea74:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ea78:	f104 0314 	add.w	r3, r4, #20
 800ea7c:	f019 091f 	ands.w	r9, r9, #31
 800ea80:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ea84:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ea88:	d02b      	beq.n	800eae2 <__lshift+0xbe>
 800ea8a:	f1c9 0e20 	rsb	lr, r9, #32
 800ea8e:	468a      	mov	sl, r1
 800ea90:	2200      	movs	r2, #0
 800ea92:	6818      	ldr	r0, [r3, #0]
 800ea94:	fa00 f009 	lsl.w	r0, r0, r9
 800ea98:	4310      	orrs	r0, r2
 800ea9a:	f84a 0b04 	str.w	r0, [sl], #4
 800ea9e:	f853 2b04 	ldr.w	r2, [r3], #4
 800eaa2:	459c      	cmp	ip, r3
 800eaa4:	fa22 f20e 	lsr.w	r2, r2, lr
 800eaa8:	d8f3      	bhi.n	800ea92 <__lshift+0x6e>
 800eaaa:	ebac 0304 	sub.w	r3, ip, r4
 800eaae:	3b15      	subs	r3, #21
 800eab0:	f023 0303 	bic.w	r3, r3, #3
 800eab4:	3304      	adds	r3, #4
 800eab6:	f104 0015 	add.w	r0, r4, #21
 800eaba:	4584      	cmp	ip, r0
 800eabc:	bf38      	it	cc
 800eabe:	2304      	movcc	r3, #4
 800eac0:	50ca      	str	r2, [r1, r3]
 800eac2:	b10a      	cbz	r2, 800eac8 <__lshift+0xa4>
 800eac4:	f108 0602 	add.w	r6, r8, #2
 800eac8:	3e01      	subs	r6, #1
 800eaca:	4638      	mov	r0, r7
 800eacc:	612e      	str	r6, [r5, #16]
 800eace:	4621      	mov	r1, r4
 800ead0:	f7ff fdd8 	bl	800e684 <_Bfree>
 800ead4:	4628      	mov	r0, r5
 800ead6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eada:	f842 0f04 	str.w	r0, [r2, #4]!
 800eade:	3301      	adds	r3, #1
 800eae0:	e7c5      	b.n	800ea6e <__lshift+0x4a>
 800eae2:	3904      	subs	r1, #4
 800eae4:	f853 2b04 	ldr.w	r2, [r3], #4
 800eae8:	f841 2f04 	str.w	r2, [r1, #4]!
 800eaec:	459c      	cmp	ip, r3
 800eaee:	d8f9      	bhi.n	800eae4 <__lshift+0xc0>
 800eaf0:	e7ea      	b.n	800eac8 <__lshift+0xa4>
 800eaf2:	bf00      	nop
 800eaf4:	0800fe50 	.word	0x0800fe50
 800eaf8:	0800fe61 	.word	0x0800fe61

0800eafc <__mcmp>:
 800eafc:	b530      	push	{r4, r5, lr}
 800eafe:	6902      	ldr	r2, [r0, #16]
 800eb00:	690c      	ldr	r4, [r1, #16]
 800eb02:	1b12      	subs	r2, r2, r4
 800eb04:	d10e      	bne.n	800eb24 <__mcmp+0x28>
 800eb06:	f100 0314 	add.w	r3, r0, #20
 800eb0a:	3114      	adds	r1, #20
 800eb0c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800eb10:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800eb14:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800eb18:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800eb1c:	42a5      	cmp	r5, r4
 800eb1e:	d003      	beq.n	800eb28 <__mcmp+0x2c>
 800eb20:	d305      	bcc.n	800eb2e <__mcmp+0x32>
 800eb22:	2201      	movs	r2, #1
 800eb24:	4610      	mov	r0, r2
 800eb26:	bd30      	pop	{r4, r5, pc}
 800eb28:	4283      	cmp	r3, r0
 800eb2a:	d3f3      	bcc.n	800eb14 <__mcmp+0x18>
 800eb2c:	e7fa      	b.n	800eb24 <__mcmp+0x28>
 800eb2e:	f04f 32ff 	mov.w	r2, #4294967295
 800eb32:	e7f7      	b.n	800eb24 <__mcmp+0x28>

0800eb34 <__mdiff>:
 800eb34:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb38:	460c      	mov	r4, r1
 800eb3a:	4606      	mov	r6, r0
 800eb3c:	4611      	mov	r1, r2
 800eb3e:	4620      	mov	r0, r4
 800eb40:	4690      	mov	r8, r2
 800eb42:	f7ff ffdb 	bl	800eafc <__mcmp>
 800eb46:	1e05      	subs	r5, r0, #0
 800eb48:	d110      	bne.n	800eb6c <__mdiff+0x38>
 800eb4a:	4629      	mov	r1, r5
 800eb4c:	4630      	mov	r0, r6
 800eb4e:	f7ff fd59 	bl	800e604 <_Balloc>
 800eb52:	b930      	cbnz	r0, 800eb62 <__mdiff+0x2e>
 800eb54:	4b3a      	ldr	r3, [pc, #232]	; (800ec40 <__mdiff+0x10c>)
 800eb56:	4602      	mov	r2, r0
 800eb58:	f240 2137 	movw	r1, #567	; 0x237
 800eb5c:	4839      	ldr	r0, [pc, #228]	; (800ec44 <__mdiff+0x110>)
 800eb5e:	f000 fb0b 	bl	800f178 <__assert_func>
 800eb62:	2301      	movs	r3, #1
 800eb64:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800eb68:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eb6c:	bfa4      	itt	ge
 800eb6e:	4643      	movge	r3, r8
 800eb70:	46a0      	movge	r8, r4
 800eb72:	4630      	mov	r0, r6
 800eb74:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800eb78:	bfa6      	itte	ge
 800eb7a:	461c      	movge	r4, r3
 800eb7c:	2500      	movge	r5, #0
 800eb7e:	2501      	movlt	r5, #1
 800eb80:	f7ff fd40 	bl	800e604 <_Balloc>
 800eb84:	b920      	cbnz	r0, 800eb90 <__mdiff+0x5c>
 800eb86:	4b2e      	ldr	r3, [pc, #184]	; (800ec40 <__mdiff+0x10c>)
 800eb88:	4602      	mov	r2, r0
 800eb8a:	f240 2145 	movw	r1, #581	; 0x245
 800eb8e:	e7e5      	b.n	800eb5c <__mdiff+0x28>
 800eb90:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800eb94:	6926      	ldr	r6, [r4, #16]
 800eb96:	60c5      	str	r5, [r0, #12]
 800eb98:	f104 0914 	add.w	r9, r4, #20
 800eb9c:	f108 0514 	add.w	r5, r8, #20
 800eba0:	f100 0e14 	add.w	lr, r0, #20
 800eba4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800eba8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800ebac:	f108 0210 	add.w	r2, r8, #16
 800ebb0:	46f2      	mov	sl, lr
 800ebb2:	2100      	movs	r1, #0
 800ebb4:	f859 3b04 	ldr.w	r3, [r9], #4
 800ebb8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800ebbc:	fa11 f88b 	uxtah	r8, r1, fp
 800ebc0:	b299      	uxth	r1, r3
 800ebc2:	0c1b      	lsrs	r3, r3, #16
 800ebc4:	eba8 0801 	sub.w	r8, r8, r1
 800ebc8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800ebcc:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800ebd0:	fa1f f888 	uxth.w	r8, r8
 800ebd4:	1419      	asrs	r1, r3, #16
 800ebd6:	454e      	cmp	r6, r9
 800ebd8:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800ebdc:	f84a 3b04 	str.w	r3, [sl], #4
 800ebe0:	d8e8      	bhi.n	800ebb4 <__mdiff+0x80>
 800ebe2:	1b33      	subs	r3, r6, r4
 800ebe4:	3b15      	subs	r3, #21
 800ebe6:	f023 0303 	bic.w	r3, r3, #3
 800ebea:	3304      	adds	r3, #4
 800ebec:	3415      	adds	r4, #21
 800ebee:	42a6      	cmp	r6, r4
 800ebf0:	bf38      	it	cc
 800ebf2:	2304      	movcc	r3, #4
 800ebf4:	441d      	add	r5, r3
 800ebf6:	4473      	add	r3, lr
 800ebf8:	469e      	mov	lr, r3
 800ebfa:	462e      	mov	r6, r5
 800ebfc:	4566      	cmp	r6, ip
 800ebfe:	d30e      	bcc.n	800ec1e <__mdiff+0xea>
 800ec00:	f10c 0203 	add.w	r2, ip, #3
 800ec04:	1b52      	subs	r2, r2, r5
 800ec06:	f022 0203 	bic.w	r2, r2, #3
 800ec0a:	3d03      	subs	r5, #3
 800ec0c:	45ac      	cmp	ip, r5
 800ec0e:	bf38      	it	cc
 800ec10:	2200      	movcc	r2, #0
 800ec12:	4413      	add	r3, r2
 800ec14:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800ec18:	b17a      	cbz	r2, 800ec3a <__mdiff+0x106>
 800ec1a:	6107      	str	r7, [r0, #16]
 800ec1c:	e7a4      	b.n	800eb68 <__mdiff+0x34>
 800ec1e:	f856 8b04 	ldr.w	r8, [r6], #4
 800ec22:	fa11 f288 	uxtah	r2, r1, r8
 800ec26:	1414      	asrs	r4, r2, #16
 800ec28:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800ec2c:	b292      	uxth	r2, r2
 800ec2e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800ec32:	f84e 2b04 	str.w	r2, [lr], #4
 800ec36:	1421      	asrs	r1, r4, #16
 800ec38:	e7e0      	b.n	800ebfc <__mdiff+0xc8>
 800ec3a:	3f01      	subs	r7, #1
 800ec3c:	e7ea      	b.n	800ec14 <__mdiff+0xe0>
 800ec3e:	bf00      	nop
 800ec40:	0800fe50 	.word	0x0800fe50
 800ec44:	0800fe61 	.word	0x0800fe61

0800ec48 <__d2b>:
 800ec48:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ec4c:	460f      	mov	r7, r1
 800ec4e:	2101      	movs	r1, #1
 800ec50:	ec59 8b10 	vmov	r8, r9, d0
 800ec54:	4616      	mov	r6, r2
 800ec56:	f7ff fcd5 	bl	800e604 <_Balloc>
 800ec5a:	4604      	mov	r4, r0
 800ec5c:	b930      	cbnz	r0, 800ec6c <__d2b+0x24>
 800ec5e:	4602      	mov	r2, r0
 800ec60:	4b24      	ldr	r3, [pc, #144]	; (800ecf4 <__d2b+0xac>)
 800ec62:	4825      	ldr	r0, [pc, #148]	; (800ecf8 <__d2b+0xb0>)
 800ec64:	f240 310f 	movw	r1, #783	; 0x30f
 800ec68:	f000 fa86 	bl	800f178 <__assert_func>
 800ec6c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ec70:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ec74:	bb2d      	cbnz	r5, 800ecc2 <__d2b+0x7a>
 800ec76:	9301      	str	r3, [sp, #4]
 800ec78:	f1b8 0300 	subs.w	r3, r8, #0
 800ec7c:	d026      	beq.n	800eccc <__d2b+0x84>
 800ec7e:	4668      	mov	r0, sp
 800ec80:	9300      	str	r3, [sp, #0]
 800ec82:	f7ff fd87 	bl	800e794 <__lo0bits>
 800ec86:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ec8a:	b1e8      	cbz	r0, 800ecc8 <__d2b+0x80>
 800ec8c:	f1c0 0320 	rsb	r3, r0, #32
 800ec90:	fa02 f303 	lsl.w	r3, r2, r3
 800ec94:	430b      	orrs	r3, r1
 800ec96:	40c2      	lsrs	r2, r0
 800ec98:	6163      	str	r3, [r4, #20]
 800ec9a:	9201      	str	r2, [sp, #4]
 800ec9c:	9b01      	ldr	r3, [sp, #4]
 800ec9e:	61a3      	str	r3, [r4, #24]
 800eca0:	2b00      	cmp	r3, #0
 800eca2:	bf14      	ite	ne
 800eca4:	2202      	movne	r2, #2
 800eca6:	2201      	moveq	r2, #1
 800eca8:	6122      	str	r2, [r4, #16]
 800ecaa:	b1bd      	cbz	r5, 800ecdc <__d2b+0x94>
 800ecac:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ecb0:	4405      	add	r5, r0
 800ecb2:	603d      	str	r5, [r7, #0]
 800ecb4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ecb8:	6030      	str	r0, [r6, #0]
 800ecba:	4620      	mov	r0, r4
 800ecbc:	b003      	add	sp, #12
 800ecbe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ecc2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ecc6:	e7d6      	b.n	800ec76 <__d2b+0x2e>
 800ecc8:	6161      	str	r1, [r4, #20]
 800ecca:	e7e7      	b.n	800ec9c <__d2b+0x54>
 800eccc:	a801      	add	r0, sp, #4
 800ecce:	f7ff fd61 	bl	800e794 <__lo0bits>
 800ecd2:	9b01      	ldr	r3, [sp, #4]
 800ecd4:	6163      	str	r3, [r4, #20]
 800ecd6:	3020      	adds	r0, #32
 800ecd8:	2201      	movs	r2, #1
 800ecda:	e7e5      	b.n	800eca8 <__d2b+0x60>
 800ecdc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ece0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ece4:	6038      	str	r0, [r7, #0]
 800ece6:	6918      	ldr	r0, [r3, #16]
 800ece8:	f7ff fd34 	bl	800e754 <__hi0bits>
 800ecec:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ecf0:	e7e2      	b.n	800ecb8 <__d2b+0x70>
 800ecf2:	bf00      	nop
 800ecf4:	0800fe50 	.word	0x0800fe50
 800ecf8:	0800fe61 	.word	0x0800fe61

0800ecfc <__ssputs_r>:
 800ecfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ed00:	688e      	ldr	r6, [r1, #8]
 800ed02:	461f      	mov	r7, r3
 800ed04:	42be      	cmp	r6, r7
 800ed06:	680b      	ldr	r3, [r1, #0]
 800ed08:	4682      	mov	sl, r0
 800ed0a:	460c      	mov	r4, r1
 800ed0c:	4690      	mov	r8, r2
 800ed0e:	d82c      	bhi.n	800ed6a <__ssputs_r+0x6e>
 800ed10:	898a      	ldrh	r2, [r1, #12]
 800ed12:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ed16:	d026      	beq.n	800ed66 <__ssputs_r+0x6a>
 800ed18:	6965      	ldr	r5, [r4, #20]
 800ed1a:	6909      	ldr	r1, [r1, #16]
 800ed1c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ed20:	eba3 0901 	sub.w	r9, r3, r1
 800ed24:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ed28:	1c7b      	adds	r3, r7, #1
 800ed2a:	444b      	add	r3, r9
 800ed2c:	106d      	asrs	r5, r5, #1
 800ed2e:	429d      	cmp	r5, r3
 800ed30:	bf38      	it	cc
 800ed32:	461d      	movcc	r5, r3
 800ed34:	0553      	lsls	r3, r2, #21
 800ed36:	d527      	bpl.n	800ed88 <__ssputs_r+0x8c>
 800ed38:	4629      	mov	r1, r5
 800ed3a:	f7ff fbd7 	bl	800e4ec <_malloc_r>
 800ed3e:	4606      	mov	r6, r0
 800ed40:	b360      	cbz	r0, 800ed9c <__ssputs_r+0xa0>
 800ed42:	6921      	ldr	r1, [r4, #16]
 800ed44:	464a      	mov	r2, r9
 800ed46:	f000 fa09 	bl	800f15c <memcpy>
 800ed4a:	89a3      	ldrh	r3, [r4, #12]
 800ed4c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ed50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ed54:	81a3      	strh	r3, [r4, #12]
 800ed56:	6126      	str	r6, [r4, #16]
 800ed58:	6165      	str	r5, [r4, #20]
 800ed5a:	444e      	add	r6, r9
 800ed5c:	eba5 0509 	sub.w	r5, r5, r9
 800ed60:	6026      	str	r6, [r4, #0]
 800ed62:	60a5      	str	r5, [r4, #8]
 800ed64:	463e      	mov	r6, r7
 800ed66:	42be      	cmp	r6, r7
 800ed68:	d900      	bls.n	800ed6c <__ssputs_r+0x70>
 800ed6a:	463e      	mov	r6, r7
 800ed6c:	6820      	ldr	r0, [r4, #0]
 800ed6e:	4632      	mov	r2, r6
 800ed70:	4641      	mov	r1, r8
 800ed72:	f000 f9c9 	bl	800f108 <memmove>
 800ed76:	68a3      	ldr	r3, [r4, #8]
 800ed78:	1b9b      	subs	r3, r3, r6
 800ed7a:	60a3      	str	r3, [r4, #8]
 800ed7c:	6823      	ldr	r3, [r4, #0]
 800ed7e:	4433      	add	r3, r6
 800ed80:	6023      	str	r3, [r4, #0]
 800ed82:	2000      	movs	r0, #0
 800ed84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ed88:	462a      	mov	r2, r5
 800ed8a:	f000 fa3b 	bl	800f204 <_realloc_r>
 800ed8e:	4606      	mov	r6, r0
 800ed90:	2800      	cmp	r0, #0
 800ed92:	d1e0      	bne.n	800ed56 <__ssputs_r+0x5a>
 800ed94:	6921      	ldr	r1, [r4, #16]
 800ed96:	4650      	mov	r0, sl
 800ed98:	f7ff fb34 	bl	800e404 <_free_r>
 800ed9c:	230c      	movs	r3, #12
 800ed9e:	f8ca 3000 	str.w	r3, [sl]
 800eda2:	89a3      	ldrh	r3, [r4, #12]
 800eda4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800eda8:	81a3      	strh	r3, [r4, #12]
 800edaa:	f04f 30ff 	mov.w	r0, #4294967295
 800edae:	e7e9      	b.n	800ed84 <__ssputs_r+0x88>

0800edb0 <_svfiprintf_r>:
 800edb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800edb4:	4698      	mov	r8, r3
 800edb6:	898b      	ldrh	r3, [r1, #12]
 800edb8:	061b      	lsls	r3, r3, #24
 800edba:	b09d      	sub	sp, #116	; 0x74
 800edbc:	4607      	mov	r7, r0
 800edbe:	460d      	mov	r5, r1
 800edc0:	4614      	mov	r4, r2
 800edc2:	d50e      	bpl.n	800ede2 <_svfiprintf_r+0x32>
 800edc4:	690b      	ldr	r3, [r1, #16]
 800edc6:	b963      	cbnz	r3, 800ede2 <_svfiprintf_r+0x32>
 800edc8:	2140      	movs	r1, #64	; 0x40
 800edca:	f7ff fb8f 	bl	800e4ec <_malloc_r>
 800edce:	6028      	str	r0, [r5, #0]
 800edd0:	6128      	str	r0, [r5, #16]
 800edd2:	b920      	cbnz	r0, 800edde <_svfiprintf_r+0x2e>
 800edd4:	230c      	movs	r3, #12
 800edd6:	603b      	str	r3, [r7, #0]
 800edd8:	f04f 30ff 	mov.w	r0, #4294967295
 800eddc:	e0d0      	b.n	800ef80 <_svfiprintf_r+0x1d0>
 800edde:	2340      	movs	r3, #64	; 0x40
 800ede0:	616b      	str	r3, [r5, #20]
 800ede2:	2300      	movs	r3, #0
 800ede4:	9309      	str	r3, [sp, #36]	; 0x24
 800ede6:	2320      	movs	r3, #32
 800ede8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800edec:	f8cd 800c 	str.w	r8, [sp, #12]
 800edf0:	2330      	movs	r3, #48	; 0x30
 800edf2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800ef98 <_svfiprintf_r+0x1e8>
 800edf6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800edfa:	f04f 0901 	mov.w	r9, #1
 800edfe:	4623      	mov	r3, r4
 800ee00:	469a      	mov	sl, r3
 800ee02:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ee06:	b10a      	cbz	r2, 800ee0c <_svfiprintf_r+0x5c>
 800ee08:	2a25      	cmp	r2, #37	; 0x25
 800ee0a:	d1f9      	bne.n	800ee00 <_svfiprintf_r+0x50>
 800ee0c:	ebba 0b04 	subs.w	fp, sl, r4
 800ee10:	d00b      	beq.n	800ee2a <_svfiprintf_r+0x7a>
 800ee12:	465b      	mov	r3, fp
 800ee14:	4622      	mov	r2, r4
 800ee16:	4629      	mov	r1, r5
 800ee18:	4638      	mov	r0, r7
 800ee1a:	f7ff ff6f 	bl	800ecfc <__ssputs_r>
 800ee1e:	3001      	adds	r0, #1
 800ee20:	f000 80a9 	beq.w	800ef76 <_svfiprintf_r+0x1c6>
 800ee24:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ee26:	445a      	add	r2, fp
 800ee28:	9209      	str	r2, [sp, #36]	; 0x24
 800ee2a:	f89a 3000 	ldrb.w	r3, [sl]
 800ee2e:	2b00      	cmp	r3, #0
 800ee30:	f000 80a1 	beq.w	800ef76 <_svfiprintf_r+0x1c6>
 800ee34:	2300      	movs	r3, #0
 800ee36:	f04f 32ff 	mov.w	r2, #4294967295
 800ee3a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ee3e:	f10a 0a01 	add.w	sl, sl, #1
 800ee42:	9304      	str	r3, [sp, #16]
 800ee44:	9307      	str	r3, [sp, #28]
 800ee46:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ee4a:	931a      	str	r3, [sp, #104]	; 0x68
 800ee4c:	4654      	mov	r4, sl
 800ee4e:	2205      	movs	r2, #5
 800ee50:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ee54:	4850      	ldr	r0, [pc, #320]	; (800ef98 <_svfiprintf_r+0x1e8>)
 800ee56:	f7f1 f9bb 	bl	80001d0 <memchr>
 800ee5a:	9a04      	ldr	r2, [sp, #16]
 800ee5c:	b9d8      	cbnz	r0, 800ee96 <_svfiprintf_r+0xe6>
 800ee5e:	06d0      	lsls	r0, r2, #27
 800ee60:	bf44      	itt	mi
 800ee62:	2320      	movmi	r3, #32
 800ee64:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ee68:	0711      	lsls	r1, r2, #28
 800ee6a:	bf44      	itt	mi
 800ee6c:	232b      	movmi	r3, #43	; 0x2b
 800ee6e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ee72:	f89a 3000 	ldrb.w	r3, [sl]
 800ee76:	2b2a      	cmp	r3, #42	; 0x2a
 800ee78:	d015      	beq.n	800eea6 <_svfiprintf_r+0xf6>
 800ee7a:	9a07      	ldr	r2, [sp, #28]
 800ee7c:	4654      	mov	r4, sl
 800ee7e:	2000      	movs	r0, #0
 800ee80:	f04f 0c0a 	mov.w	ip, #10
 800ee84:	4621      	mov	r1, r4
 800ee86:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ee8a:	3b30      	subs	r3, #48	; 0x30
 800ee8c:	2b09      	cmp	r3, #9
 800ee8e:	d94d      	bls.n	800ef2c <_svfiprintf_r+0x17c>
 800ee90:	b1b0      	cbz	r0, 800eec0 <_svfiprintf_r+0x110>
 800ee92:	9207      	str	r2, [sp, #28]
 800ee94:	e014      	b.n	800eec0 <_svfiprintf_r+0x110>
 800ee96:	eba0 0308 	sub.w	r3, r0, r8
 800ee9a:	fa09 f303 	lsl.w	r3, r9, r3
 800ee9e:	4313      	orrs	r3, r2
 800eea0:	9304      	str	r3, [sp, #16]
 800eea2:	46a2      	mov	sl, r4
 800eea4:	e7d2      	b.n	800ee4c <_svfiprintf_r+0x9c>
 800eea6:	9b03      	ldr	r3, [sp, #12]
 800eea8:	1d19      	adds	r1, r3, #4
 800eeaa:	681b      	ldr	r3, [r3, #0]
 800eeac:	9103      	str	r1, [sp, #12]
 800eeae:	2b00      	cmp	r3, #0
 800eeb0:	bfbb      	ittet	lt
 800eeb2:	425b      	neglt	r3, r3
 800eeb4:	f042 0202 	orrlt.w	r2, r2, #2
 800eeb8:	9307      	strge	r3, [sp, #28]
 800eeba:	9307      	strlt	r3, [sp, #28]
 800eebc:	bfb8      	it	lt
 800eebe:	9204      	strlt	r2, [sp, #16]
 800eec0:	7823      	ldrb	r3, [r4, #0]
 800eec2:	2b2e      	cmp	r3, #46	; 0x2e
 800eec4:	d10c      	bne.n	800eee0 <_svfiprintf_r+0x130>
 800eec6:	7863      	ldrb	r3, [r4, #1]
 800eec8:	2b2a      	cmp	r3, #42	; 0x2a
 800eeca:	d134      	bne.n	800ef36 <_svfiprintf_r+0x186>
 800eecc:	9b03      	ldr	r3, [sp, #12]
 800eece:	1d1a      	adds	r2, r3, #4
 800eed0:	681b      	ldr	r3, [r3, #0]
 800eed2:	9203      	str	r2, [sp, #12]
 800eed4:	2b00      	cmp	r3, #0
 800eed6:	bfb8      	it	lt
 800eed8:	f04f 33ff 	movlt.w	r3, #4294967295
 800eedc:	3402      	adds	r4, #2
 800eede:	9305      	str	r3, [sp, #20]
 800eee0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800efa8 <_svfiprintf_r+0x1f8>
 800eee4:	7821      	ldrb	r1, [r4, #0]
 800eee6:	2203      	movs	r2, #3
 800eee8:	4650      	mov	r0, sl
 800eeea:	f7f1 f971 	bl	80001d0 <memchr>
 800eeee:	b138      	cbz	r0, 800ef00 <_svfiprintf_r+0x150>
 800eef0:	9b04      	ldr	r3, [sp, #16]
 800eef2:	eba0 000a 	sub.w	r0, r0, sl
 800eef6:	2240      	movs	r2, #64	; 0x40
 800eef8:	4082      	lsls	r2, r0
 800eefa:	4313      	orrs	r3, r2
 800eefc:	3401      	adds	r4, #1
 800eefe:	9304      	str	r3, [sp, #16]
 800ef00:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ef04:	4825      	ldr	r0, [pc, #148]	; (800ef9c <_svfiprintf_r+0x1ec>)
 800ef06:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ef0a:	2206      	movs	r2, #6
 800ef0c:	f7f1 f960 	bl	80001d0 <memchr>
 800ef10:	2800      	cmp	r0, #0
 800ef12:	d038      	beq.n	800ef86 <_svfiprintf_r+0x1d6>
 800ef14:	4b22      	ldr	r3, [pc, #136]	; (800efa0 <_svfiprintf_r+0x1f0>)
 800ef16:	bb1b      	cbnz	r3, 800ef60 <_svfiprintf_r+0x1b0>
 800ef18:	9b03      	ldr	r3, [sp, #12]
 800ef1a:	3307      	adds	r3, #7
 800ef1c:	f023 0307 	bic.w	r3, r3, #7
 800ef20:	3308      	adds	r3, #8
 800ef22:	9303      	str	r3, [sp, #12]
 800ef24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ef26:	4433      	add	r3, r6
 800ef28:	9309      	str	r3, [sp, #36]	; 0x24
 800ef2a:	e768      	b.n	800edfe <_svfiprintf_r+0x4e>
 800ef2c:	fb0c 3202 	mla	r2, ip, r2, r3
 800ef30:	460c      	mov	r4, r1
 800ef32:	2001      	movs	r0, #1
 800ef34:	e7a6      	b.n	800ee84 <_svfiprintf_r+0xd4>
 800ef36:	2300      	movs	r3, #0
 800ef38:	3401      	adds	r4, #1
 800ef3a:	9305      	str	r3, [sp, #20]
 800ef3c:	4619      	mov	r1, r3
 800ef3e:	f04f 0c0a 	mov.w	ip, #10
 800ef42:	4620      	mov	r0, r4
 800ef44:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ef48:	3a30      	subs	r2, #48	; 0x30
 800ef4a:	2a09      	cmp	r2, #9
 800ef4c:	d903      	bls.n	800ef56 <_svfiprintf_r+0x1a6>
 800ef4e:	2b00      	cmp	r3, #0
 800ef50:	d0c6      	beq.n	800eee0 <_svfiprintf_r+0x130>
 800ef52:	9105      	str	r1, [sp, #20]
 800ef54:	e7c4      	b.n	800eee0 <_svfiprintf_r+0x130>
 800ef56:	fb0c 2101 	mla	r1, ip, r1, r2
 800ef5a:	4604      	mov	r4, r0
 800ef5c:	2301      	movs	r3, #1
 800ef5e:	e7f0      	b.n	800ef42 <_svfiprintf_r+0x192>
 800ef60:	ab03      	add	r3, sp, #12
 800ef62:	9300      	str	r3, [sp, #0]
 800ef64:	462a      	mov	r2, r5
 800ef66:	4b0f      	ldr	r3, [pc, #60]	; (800efa4 <_svfiprintf_r+0x1f4>)
 800ef68:	a904      	add	r1, sp, #16
 800ef6a:	4638      	mov	r0, r7
 800ef6c:	f7fd fe64 	bl	800cc38 <_printf_float>
 800ef70:	1c42      	adds	r2, r0, #1
 800ef72:	4606      	mov	r6, r0
 800ef74:	d1d6      	bne.n	800ef24 <_svfiprintf_r+0x174>
 800ef76:	89ab      	ldrh	r3, [r5, #12]
 800ef78:	065b      	lsls	r3, r3, #25
 800ef7a:	f53f af2d 	bmi.w	800edd8 <_svfiprintf_r+0x28>
 800ef7e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ef80:	b01d      	add	sp, #116	; 0x74
 800ef82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef86:	ab03      	add	r3, sp, #12
 800ef88:	9300      	str	r3, [sp, #0]
 800ef8a:	462a      	mov	r2, r5
 800ef8c:	4b05      	ldr	r3, [pc, #20]	; (800efa4 <_svfiprintf_r+0x1f4>)
 800ef8e:	a904      	add	r1, sp, #16
 800ef90:	4638      	mov	r0, r7
 800ef92:	f7fe f8f5 	bl	800d180 <_printf_i>
 800ef96:	e7eb      	b.n	800ef70 <_svfiprintf_r+0x1c0>
 800ef98:	0800ffbc 	.word	0x0800ffbc
 800ef9c:	0800ffc6 	.word	0x0800ffc6
 800efa0:	0800cc39 	.word	0x0800cc39
 800efa4:	0800ecfd 	.word	0x0800ecfd
 800efa8:	0800ffc2 	.word	0x0800ffc2

0800efac <__sflush_r>:
 800efac:	898a      	ldrh	r2, [r1, #12]
 800efae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800efb2:	4605      	mov	r5, r0
 800efb4:	0710      	lsls	r0, r2, #28
 800efb6:	460c      	mov	r4, r1
 800efb8:	d458      	bmi.n	800f06c <__sflush_r+0xc0>
 800efba:	684b      	ldr	r3, [r1, #4]
 800efbc:	2b00      	cmp	r3, #0
 800efbe:	dc05      	bgt.n	800efcc <__sflush_r+0x20>
 800efc0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800efc2:	2b00      	cmp	r3, #0
 800efc4:	dc02      	bgt.n	800efcc <__sflush_r+0x20>
 800efc6:	2000      	movs	r0, #0
 800efc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800efcc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800efce:	2e00      	cmp	r6, #0
 800efd0:	d0f9      	beq.n	800efc6 <__sflush_r+0x1a>
 800efd2:	2300      	movs	r3, #0
 800efd4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800efd8:	682f      	ldr	r7, [r5, #0]
 800efda:	6a21      	ldr	r1, [r4, #32]
 800efdc:	602b      	str	r3, [r5, #0]
 800efde:	d032      	beq.n	800f046 <__sflush_r+0x9a>
 800efe0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800efe2:	89a3      	ldrh	r3, [r4, #12]
 800efe4:	075a      	lsls	r2, r3, #29
 800efe6:	d505      	bpl.n	800eff4 <__sflush_r+0x48>
 800efe8:	6863      	ldr	r3, [r4, #4]
 800efea:	1ac0      	subs	r0, r0, r3
 800efec:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800efee:	b10b      	cbz	r3, 800eff4 <__sflush_r+0x48>
 800eff0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800eff2:	1ac0      	subs	r0, r0, r3
 800eff4:	2300      	movs	r3, #0
 800eff6:	4602      	mov	r2, r0
 800eff8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800effa:	6a21      	ldr	r1, [r4, #32]
 800effc:	4628      	mov	r0, r5
 800effe:	47b0      	blx	r6
 800f000:	1c43      	adds	r3, r0, #1
 800f002:	89a3      	ldrh	r3, [r4, #12]
 800f004:	d106      	bne.n	800f014 <__sflush_r+0x68>
 800f006:	6829      	ldr	r1, [r5, #0]
 800f008:	291d      	cmp	r1, #29
 800f00a:	d82b      	bhi.n	800f064 <__sflush_r+0xb8>
 800f00c:	4a29      	ldr	r2, [pc, #164]	; (800f0b4 <__sflush_r+0x108>)
 800f00e:	410a      	asrs	r2, r1
 800f010:	07d6      	lsls	r6, r2, #31
 800f012:	d427      	bmi.n	800f064 <__sflush_r+0xb8>
 800f014:	2200      	movs	r2, #0
 800f016:	6062      	str	r2, [r4, #4]
 800f018:	04d9      	lsls	r1, r3, #19
 800f01a:	6922      	ldr	r2, [r4, #16]
 800f01c:	6022      	str	r2, [r4, #0]
 800f01e:	d504      	bpl.n	800f02a <__sflush_r+0x7e>
 800f020:	1c42      	adds	r2, r0, #1
 800f022:	d101      	bne.n	800f028 <__sflush_r+0x7c>
 800f024:	682b      	ldr	r3, [r5, #0]
 800f026:	b903      	cbnz	r3, 800f02a <__sflush_r+0x7e>
 800f028:	6560      	str	r0, [r4, #84]	; 0x54
 800f02a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f02c:	602f      	str	r7, [r5, #0]
 800f02e:	2900      	cmp	r1, #0
 800f030:	d0c9      	beq.n	800efc6 <__sflush_r+0x1a>
 800f032:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f036:	4299      	cmp	r1, r3
 800f038:	d002      	beq.n	800f040 <__sflush_r+0x94>
 800f03a:	4628      	mov	r0, r5
 800f03c:	f7ff f9e2 	bl	800e404 <_free_r>
 800f040:	2000      	movs	r0, #0
 800f042:	6360      	str	r0, [r4, #52]	; 0x34
 800f044:	e7c0      	b.n	800efc8 <__sflush_r+0x1c>
 800f046:	2301      	movs	r3, #1
 800f048:	4628      	mov	r0, r5
 800f04a:	47b0      	blx	r6
 800f04c:	1c41      	adds	r1, r0, #1
 800f04e:	d1c8      	bne.n	800efe2 <__sflush_r+0x36>
 800f050:	682b      	ldr	r3, [r5, #0]
 800f052:	2b00      	cmp	r3, #0
 800f054:	d0c5      	beq.n	800efe2 <__sflush_r+0x36>
 800f056:	2b1d      	cmp	r3, #29
 800f058:	d001      	beq.n	800f05e <__sflush_r+0xb2>
 800f05a:	2b16      	cmp	r3, #22
 800f05c:	d101      	bne.n	800f062 <__sflush_r+0xb6>
 800f05e:	602f      	str	r7, [r5, #0]
 800f060:	e7b1      	b.n	800efc6 <__sflush_r+0x1a>
 800f062:	89a3      	ldrh	r3, [r4, #12]
 800f064:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f068:	81a3      	strh	r3, [r4, #12]
 800f06a:	e7ad      	b.n	800efc8 <__sflush_r+0x1c>
 800f06c:	690f      	ldr	r7, [r1, #16]
 800f06e:	2f00      	cmp	r7, #0
 800f070:	d0a9      	beq.n	800efc6 <__sflush_r+0x1a>
 800f072:	0793      	lsls	r3, r2, #30
 800f074:	680e      	ldr	r6, [r1, #0]
 800f076:	bf08      	it	eq
 800f078:	694b      	ldreq	r3, [r1, #20]
 800f07a:	600f      	str	r7, [r1, #0]
 800f07c:	bf18      	it	ne
 800f07e:	2300      	movne	r3, #0
 800f080:	eba6 0807 	sub.w	r8, r6, r7
 800f084:	608b      	str	r3, [r1, #8]
 800f086:	f1b8 0f00 	cmp.w	r8, #0
 800f08a:	dd9c      	ble.n	800efc6 <__sflush_r+0x1a>
 800f08c:	6a21      	ldr	r1, [r4, #32]
 800f08e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800f090:	4643      	mov	r3, r8
 800f092:	463a      	mov	r2, r7
 800f094:	4628      	mov	r0, r5
 800f096:	47b0      	blx	r6
 800f098:	2800      	cmp	r0, #0
 800f09a:	dc06      	bgt.n	800f0aa <__sflush_r+0xfe>
 800f09c:	89a3      	ldrh	r3, [r4, #12]
 800f09e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f0a2:	81a3      	strh	r3, [r4, #12]
 800f0a4:	f04f 30ff 	mov.w	r0, #4294967295
 800f0a8:	e78e      	b.n	800efc8 <__sflush_r+0x1c>
 800f0aa:	4407      	add	r7, r0
 800f0ac:	eba8 0800 	sub.w	r8, r8, r0
 800f0b0:	e7e9      	b.n	800f086 <__sflush_r+0xda>
 800f0b2:	bf00      	nop
 800f0b4:	dfbffffe 	.word	0xdfbffffe

0800f0b8 <_fflush_r>:
 800f0b8:	b538      	push	{r3, r4, r5, lr}
 800f0ba:	690b      	ldr	r3, [r1, #16]
 800f0bc:	4605      	mov	r5, r0
 800f0be:	460c      	mov	r4, r1
 800f0c0:	b913      	cbnz	r3, 800f0c8 <_fflush_r+0x10>
 800f0c2:	2500      	movs	r5, #0
 800f0c4:	4628      	mov	r0, r5
 800f0c6:	bd38      	pop	{r3, r4, r5, pc}
 800f0c8:	b118      	cbz	r0, 800f0d2 <_fflush_r+0x1a>
 800f0ca:	6a03      	ldr	r3, [r0, #32]
 800f0cc:	b90b      	cbnz	r3, 800f0d2 <_fflush_r+0x1a>
 800f0ce:	f7fe fa05 	bl	800d4dc <__sinit>
 800f0d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f0d6:	2b00      	cmp	r3, #0
 800f0d8:	d0f3      	beq.n	800f0c2 <_fflush_r+0xa>
 800f0da:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800f0dc:	07d0      	lsls	r0, r2, #31
 800f0de:	d404      	bmi.n	800f0ea <_fflush_r+0x32>
 800f0e0:	0599      	lsls	r1, r3, #22
 800f0e2:	d402      	bmi.n	800f0ea <_fflush_r+0x32>
 800f0e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f0e6:	f7fe fb10 	bl	800d70a <__retarget_lock_acquire_recursive>
 800f0ea:	4628      	mov	r0, r5
 800f0ec:	4621      	mov	r1, r4
 800f0ee:	f7ff ff5d 	bl	800efac <__sflush_r>
 800f0f2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f0f4:	07da      	lsls	r2, r3, #31
 800f0f6:	4605      	mov	r5, r0
 800f0f8:	d4e4      	bmi.n	800f0c4 <_fflush_r+0xc>
 800f0fa:	89a3      	ldrh	r3, [r4, #12]
 800f0fc:	059b      	lsls	r3, r3, #22
 800f0fe:	d4e1      	bmi.n	800f0c4 <_fflush_r+0xc>
 800f100:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f102:	f7fe fb03 	bl	800d70c <__retarget_lock_release_recursive>
 800f106:	e7dd      	b.n	800f0c4 <_fflush_r+0xc>

0800f108 <memmove>:
 800f108:	4288      	cmp	r0, r1
 800f10a:	b510      	push	{r4, lr}
 800f10c:	eb01 0402 	add.w	r4, r1, r2
 800f110:	d902      	bls.n	800f118 <memmove+0x10>
 800f112:	4284      	cmp	r4, r0
 800f114:	4623      	mov	r3, r4
 800f116:	d807      	bhi.n	800f128 <memmove+0x20>
 800f118:	1e43      	subs	r3, r0, #1
 800f11a:	42a1      	cmp	r1, r4
 800f11c:	d008      	beq.n	800f130 <memmove+0x28>
 800f11e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f122:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f126:	e7f8      	b.n	800f11a <memmove+0x12>
 800f128:	4402      	add	r2, r0
 800f12a:	4601      	mov	r1, r0
 800f12c:	428a      	cmp	r2, r1
 800f12e:	d100      	bne.n	800f132 <memmove+0x2a>
 800f130:	bd10      	pop	{r4, pc}
 800f132:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f136:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f13a:	e7f7      	b.n	800f12c <memmove+0x24>

0800f13c <_sbrk_r>:
 800f13c:	b538      	push	{r3, r4, r5, lr}
 800f13e:	4d06      	ldr	r5, [pc, #24]	; (800f158 <_sbrk_r+0x1c>)
 800f140:	2300      	movs	r3, #0
 800f142:	4604      	mov	r4, r0
 800f144:	4608      	mov	r0, r1
 800f146:	602b      	str	r3, [r5, #0]
 800f148:	f7f4 f8b8 	bl	80032bc <_sbrk>
 800f14c:	1c43      	adds	r3, r0, #1
 800f14e:	d102      	bne.n	800f156 <_sbrk_r+0x1a>
 800f150:	682b      	ldr	r3, [r5, #0]
 800f152:	b103      	cbz	r3, 800f156 <_sbrk_r+0x1a>
 800f154:	6023      	str	r3, [r4, #0]
 800f156:	bd38      	pop	{r3, r4, r5, pc}
 800f158:	20000f2c 	.word	0x20000f2c

0800f15c <memcpy>:
 800f15c:	440a      	add	r2, r1
 800f15e:	4291      	cmp	r1, r2
 800f160:	f100 33ff 	add.w	r3, r0, #4294967295
 800f164:	d100      	bne.n	800f168 <memcpy+0xc>
 800f166:	4770      	bx	lr
 800f168:	b510      	push	{r4, lr}
 800f16a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f16e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f172:	4291      	cmp	r1, r2
 800f174:	d1f9      	bne.n	800f16a <memcpy+0xe>
 800f176:	bd10      	pop	{r4, pc}

0800f178 <__assert_func>:
 800f178:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f17a:	4614      	mov	r4, r2
 800f17c:	461a      	mov	r2, r3
 800f17e:	4b09      	ldr	r3, [pc, #36]	; (800f1a4 <__assert_func+0x2c>)
 800f180:	681b      	ldr	r3, [r3, #0]
 800f182:	4605      	mov	r5, r0
 800f184:	68d8      	ldr	r0, [r3, #12]
 800f186:	b14c      	cbz	r4, 800f19c <__assert_func+0x24>
 800f188:	4b07      	ldr	r3, [pc, #28]	; (800f1a8 <__assert_func+0x30>)
 800f18a:	9100      	str	r1, [sp, #0]
 800f18c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f190:	4906      	ldr	r1, [pc, #24]	; (800f1ac <__assert_func+0x34>)
 800f192:	462b      	mov	r3, r5
 800f194:	f000 f872 	bl	800f27c <fiprintf>
 800f198:	f000 f882 	bl	800f2a0 <abort>
 800f19c:	4b04      	ldr	r3, [pc, #16]	; (800f1b0 <__assert_func+0x38>)
 800f19e:	461c      	mov	r4, r3
 800f1a0:	e7f3      	b.n	800f18a <__assert_func+0x12>
 800f1a2:	bf00      	nop
 800f1a4:	20000064 	.word	0x20000064
 800f1a8:	0800ffd7 	.word	0x0800ffd7
 800f1ac:	0800ffe4 	.word	0x0800ffe4
 800f1b0:	08010012 	.word	0x08010012

0800f1b4 <_calloc_r>:
 800f1b4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f1b6:	fba1 2402 	umull	r2, r4, r1, r2
 800f1ba:	b94c      	cbnz	r4, 800f1d0 <_calloc_r+0x1c>
 800f1bc:	4611      	mov	r1, r2
 800f1be:	9201      	str	r2, [sp, #4]
 800f1c0:	f7ff f994 	bl	800e4ec <_malloc_r>
 800f1c4:	9a01      	ldr	r2, [sp, #4]
 800f1c6:	4605      	mov	r5, r0
 800f1c8:	b930      	cbnz	r0, 800f1d8 <_calloc_r+0x24>
 800f1ca:	4628      	mov	r0, r5
 800f1cc:	b003      	add	sp, #12
 800f1ce:	bd30      	pop	{r4, r5, pc}
 800f1d0:	220c      	movs	r2, #12
 800f1d2:	6002      	str	r2, [r0, #0]
 800f1d4:	2500      	movs	r5, #0
 800f1d6:	e7f8      	b.n	800f1ca <_calloc_r+0x16>
 800f1d8:	4621      	mov	r1, r4
 800f1da:	f7fe fa18 	bl	800d60e <memset>
 800f1de:	e7f4      	b.n	800f1ca <_calloc_r+0x16>

0800f1e0 <__ascii_mbtowc>:
 800f1e0:	b082      	sub	sp, #8
 800f1e2:	b901      	cbnz	r1, 800f1e6 <__ascii_mbtowc+0x6>
 800f1e4:	a901      	add	r1, sp, #4
 800f1e6:	b142      	cbz	r2, 800f1fa <__ascii_mbtowc+0x1a>
 800f1e8:	b14b      	cbz	r3, 800f1fe <__ascii_mbtowc+0x1e>
 800f1ea:	7813      	ldrb	r3, [r2, #0]
 800f1ec:	600b      	str	r3, [r1, #0]
 800f1ee:	7812      	ldrb	r2, [r2, #0]
 800f1f0:	1e10      	subs	r0, r2, #0
 800f1f2:	bf18      	it	ne
 800f1f4:	2001      	movne	r0, #1
 800f1f6:	b002      	add	sp, #8
 800f1f8:	4770      	bx	lr
 800f1fa:	4610      	mov	r0, r2
 800f1fc:	e7fb      	b.n	800f1f6 <__ascii_mbtowc+0x16>
 800f1fe:	f06f 0001 	mvn.w	r0, #1
 800f202:	e7f8      	b.n	800f1f6 <__ascii_mbtowc+0x16>

0800f204 <_realloc_r>:
 800f204:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f208:	4680      	mov	r8, r0
 800f20a:	4614      	mov	r4, r2
 800f20c:	460e      	mov	r6, r1
 800f20e:	b921      	cbnz	r1, 800f21a <_realloc_r+0x16>
 800f210:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f214:	4611      	mov	r1, r2
 800f216:	f7ff b969 	b.w	800e4ec <_malloc_r>
 800f21a:	b92a      	cbnz	r2, 800f228 <_realloc_r+0x24>
 800f21c:	f7ff f8f2 	bl	800e404 <_free_r>
 800f220:	4625      	mov	r5, r4
 800f222:	4628      	mov	r0, r5
 800f224:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f228:	f000 f841 	bl	800f2ae <_malloc_usable_size_r>
 800f22c:	4284      	cmp	r4, r0
 800f22e:	4607      	mov	r7, r0
 800f230:	d802      	bhi.n	800f238 <_realloc_r+0x34>
 800f232:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f236:	d812      	bhi.n	800f25e <_realloc_r+0x5a>
 800f238:	4621      	mov	r1, r4
 800f23a:	4640      	mov	r0, r8
 800f23c:	f7ff f956 	bl	800e4ec <_malloc_r>
 800f240:	4605      	mov	r5, r0
 800f242:	2800      	cmp	r0, #0
 800f244:	d0ed      	beq.n	800f222 <_realloc_r+0x1e>
 800f246:	42bc      	cmp	r4, r7
 800f248:	4622      	mov	r2, r4
 800f24a:	4631      	mov	r1, r6
 800f24c:	bf28      	it	cs
 800f24e:	463a      	movcs	r2, r7
 800f250:	f7ff ff84 	bl	800f15c <memcpy>
 800f254:	4631      	mov	r1, r6
 800f256:	4640      	mov	r0, r8
 800f258:	f7ff f8d4 	bl	800e404 <_free_r>
 800f25c:	e7e1      	b.n	800f222 <_realloc_r+0x1e>
 800f25e:	4635      	mov	r5, r6
 800f260:	e7df      	b.n	800f222 <_realloc_r+0x1e>

0800f262 <__ascii_wctomb>:
 800f262:	b149      	cbz	r1, 800f278 <__ascii_wctomb+0x16>
 800f264:	2aff      	cmp	r2, #255	; 0xff
 800f266:	bf85      	ittet	hi
 800f268:	238a      	movhi	r3, #138	; 0x8a
 800f26a:	6003      	strhi	r3, [r0, #0]
 800f26c:	700a      	strbls	r2, [r1, #0]
 800f26e:	f04f 30ff 	movhi.w	r0, #4294967295
 800f272:	bf98      	it	ls
 800f274:	2001      	movls	r0, #1
 800f276:	4770      	bx	lr
 800f278:	4608      	mov	r0, r1
 800f27a:	4770      	bx	lr

0800f27c <fiprintf>:
 800f27c:	b40e      	push	{r1, r2, r3}
 800f27e:	b503      	push	{r0, r1, lr}
 800f280:	4601      	mov	r1, r0
 800f282:	ab03      	add	r3, sp, #12
 800f284:	4805      	ldr	r0, [pc, #20]	; (800f29c <fiprintf+0x20>)
 800f286:	f853 2b04 	ldr.w	r2, [r3], #4
 800f28a:	6800      	ldr	r0, [r0, #0]
 800f28c:	9301      	str	r3, [sp, #4]
 800f28e:	f000 f83f 	bl	800f310 <_vfiprintf_r>
 800f292:	b002      	add	sp, #8
 800f294:	f85d eb04 	ldr.w	lr, [sp], #4
 800f298:	b003      	add	sp, #12
 800f29a:	4770      	bx	lr
 800f29c:	20000064 	.word	0x20000064

0800f2a0 <abort>:
 800f2a0:	b508      	push	{r3, lr}
 800f2a2:	2006      	movs	r0, #6
 800f2a4:	f000 fa0c 	bl	800f6c0 <raise>
 800f2a8:	2001      	movs	r0, #1
 800f2aa:	f7f3 ffab 	bl	8003204 <_exit>

0800f2ae <_malloc_usable_size_r>:
 800f2ae:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f2b2:	1f18      	subs	r0, r3, #4
 800f2b4:	2b00      	cmp	r3, #0
 800f2b6:	bfbc      	itt	lt
 800f2b8:	580b      	ldrlt	r3, [r1, r0]
 800f2ba:	18c0      	addlt	r0, r0, r3
 800f2bc:	4770      	bx	lr

0800f2be <__sfputc_r>:
 800f2be:	6893      	ldr	r3, [r2, #8]
 800f2c0:	3b01      	subs	r3, #1
 800f2c2:	2b00      	cmp	r3, #0
 800f2c4:	b410      	push	{r4}
 800f2c6:	6093      	str	r3, [r2, #8]
 800f2c8:	da08      	bge.n	800f2dc <__sfputc_r+0x1e>
 800f2ca:	6994      	ldr	r4, [r2, #24]
 800f2cc:	42a3      	cmp	r3, r4
 800f2ce:	db01      	blt.n	800f2d4 <__sfputc_r+0x16>
 800f2d0:	290a      	cmp	r1, #10
 800f2d2:	d103      	bne.n	800f2dc <__sfputc_r+0x1e>
 800f2d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f2d8:	f000 b934 	b.w	800f544 <__swbuf_r>
 800f2dc:	6813      	ldr	r3, [r2, #0]
 800f2de:	1c58      	adds	r0, r3, #1
 800f2e0:	6010      	str	r0, [r2, #0]
 800f2e2:	7019      	strb	r1, [r3, #0]
 800f2e4:	4608      	mov	r0, r1
 800f2e6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f2ea:	4770      	bx	lr

0800f2ec <__sfputs_r>:
 800f2ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f2ee:	4606      	mov	r6, r0
 800f2f0:	460f      	mov	r7, r1
 800f2f2:	4614      	mov	r4, r2
 800f2f4:	18d5      	adds	r5, r2, r3
 800f2f6:	42ac      	cmp	r4, r5
 800f2f8:	d101      	bne.n	800f2fe <__sfputs_r+0x12>
 800f2fa:	2000      	movs	r0, #0
 800f2fc:	e007      	b.n	800f30e <__sfputs_r+0x22>
 800f2fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f302:	463a      	mov	r2, r7
 800f304:	4630      	mov	r0, r6
 800f306:	f7ff ffda 	bl	800f2be <__sfputc_r>
 800f30a:	1c43      	adds	r3, r0, #1
 800f30c:	d1f3      	bne.n	800f2f6 <__sfputs_r+0xa>
 800f30e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f310 <_vfiprintf_r>:
 800f310:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f314:	460d      	mov	r5, r1
 800f316:	b09d      	sub	sp, #116	; 0x74
 800f318:	4614      	mov	r4, r2
 800f31a:	4698      	mov	r8, r3
 800f31c:	4606      	mov	r6, r0
 800f31e:	b118      	cbz	r0, 800f328 <_vfiprintf_r+0x18>
 800f320:	6a03      	ldr	r3, [r0, #32]
 800f322:	b90b      	cbnz	r3, 800f328 <_vfiprintf_r+0x18>
 800f324:	f7fe f8da 	bl	800d4dc <__sinit>
 800f328:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f32a:	07d9      	lsls	r1, r3, #31
 800f32c:	d405      	bmi.n	800f33a <_vfiprintf_r+0x2a>
 800f32e:	89ab      	ldrh	r3, [r5, #12]
 800f330:	059a      	lsls	r2, r3, #22
 800f332:	d402      	bmi.n	800f33a <_vfiprintf_r+0x2a>
 800f334:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f336:	f7fe f9e8 	bl	800d70a <__retarget_lock_acquire_recursive>
 800f33a:	89ab      	ldrh	r3, [r5, #12]
 800f33c:	071b      	lsls	r3, r3, #28
 800f33e:	d501      	bpl.n	800f344 <_vfiprintf_r+0x34>
 800f340:	692b      	ldr	r3, [r5, #16]
 800f342:	b99b      	cbnz	r3, 800f36c <_vfiprintf_r+0x5c>
 800f344:	4629      	mov	r1, r5
 800f346:	4630      	mov	r0, r6
 800f348:	f000 f93a 	bl	800f5c0 <__swsetup_r>
 800f34c:	b170      	cbz	r0, 800f36c <_vfiprintf_r+0x5c>
 800f34e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f350:	07dc      	lsls	r4, r3, #31
 800f352:	d504      	bpl.n	800f35e <_vfiprintf_r+0x4e>
 800f354:	f04f 30ff 	mov.w	r0, #4294967295
 800f358:	b01d      	add	sp, #116	; 0x74
 800f35a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f35e:	89ab      	ldrh	r3, [r5, #12]
 800f360:	0598      	lsls	r0, r3, #22
 800f362:	d4f7      	bmi.n	800f354 <_vfiprintf_r+0x44>
 800f364:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f366:	f7fe f9d1 	bl	800d70c <__retarget_lock_release_recursive>
 800f36a:	e7f3      	b.n	800f354 <_vfiprintf_r+0x44>
 800f36c:	2300      	movs	r3, #0
 800f36e:	9309      	str	r3, [sp, #36]	; 0x24
 800f370:	2320      	movs	r3, #32
 800f372:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f376:	f8cd 800c 	str.w	r8, [sp, #12]
 800f37a:	2330      	movs	r3, #48	; 0x30
 800f37c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800f530 <_vfiprintf_r+0x220>
 800f380:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f384:	f04f 0901 	mov.w	r9, #1
 800f388:	4623      	mov	r3, r4
 800f38a:	469a      	mov	sl, r3
 800f38c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f390:	b10a      	cbz	r2, 800f396 <_vfiprintf_r+0x86>
 800f392:	2a25      	cmp	r2, #37	; 0x25
 800f394:	d1f9      	bne.n	800f38a <_vfiprintf_r+0x7a>
 800f396:	ebba 0b04 	subs.w	fp, sl, r4
 800f39a:	d00b      	beq.n	800f3b4 <_vfiprintf_r+0xa4>
 800f39c:	465b      	mov	r3, fp
 800f39e:	4622      	mov	r2, r4
 800f3a0:	4629      	mov	r1, r5
 800f3a2:	4630      	mov	r0, r6
 800f3a4:	f7ff ffa2 	bl	800f2ec <__sfputs_r>
 800f3a8:	3001      	adds	r0, #1
 800f3aa:	f000 80a9 	beq.w	800f500 <_vfiprintf_r+0x1f0>
 800f3ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f3b0:	445a      	add	r2, fp
 800f3b2:	9209      	str	r2, [sp, #36]	; 0x24
 800f3b4:	f89a 3000 	ldrb.w	r3, [sl]
 800f3b8:	2b00      	cmp	r3, #0
 800f3ba:	f000 80a1 	beq.w	800f500 <_vfiprintf_r+0x1f0>
 800f3be:	2300      	movs	r3, #0
 800f3c0:	f04f 32ff 	mov.w	r2, #4294967295
 800f3c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f3c8:	f10a 0a01 	add.w	sl, sl, #1
 800f3cc:	9304      	str	r3, [sp, #16]
 800f3ce:	9307      	str	r3, [sp, #28]
 800f3d0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f3d4:	931a      	str	r3, [sp, #104]	; 0x68
 800f3d6:	4654      	mov	r4, sl
 800f3d8:	2205      	movs	r2, #5
 800f3da:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f3de:	4854      	ldr	r0, [pc, #336]	; (800f530 <_vfiprintf_r+0x220>)
 800f3e0:	f7f0 fef6 	bl	80001d0 <memchr>
 800f3e4:	9a04      	ldr	r2, [sp, #16]
 800f3e6:	b9d8      	cbnz	r0, 800f420 <_vfiprintf_r+0x110>
 800f3e8:	06d1      	lsls	r1, r2, #27
 800f3ea:	bf44      	itt	mi
 800f3ec:	2320      	movmi	r3, #32
 800f3ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f3f2:	0713      	lsls	r3, r2, #28
 800f3f4:	bf44      	itt	mi
 800f3f6:	232b      	movmi	r3, #43	; 0x2b
 800f3f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f3fc:	f89a 3000 	ldrb.w	r3, [sl]
 800f400:	2b2a      	cmp	r3, #42	; 0x2a
 800f402:	d015      	beq.n	800f430 <_vfiprintf_r+0x120>
 800f404:	9a07      	ldr	r2, [sp, #28]
 800f406:	4654      	mov	r4, sl
 800f408:	2000      	movs	r0, #0
 800f40a:	f04f 0c0a 	mov.w	ip, #10
 800f40e:	4621      	mov	r1, r4
 800f410:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f414:	3b30      	subs	r3, #48	; 0x30
 800f416:	2b09      	cmp	r3, #9
 800f418:	d94d      	bls.n	800f4b6 <_vfiprintf_r+0x1a6>
 800f41a:	b1b0      	cbz	r0, 800f44a <_vfiprintf_r+0x13a>
 800f41c:	9207      	str	r2, [sp, #28]
 800f41e:	e014      	b.n	800f44a <_vfiprintf_r+0x13a>
 800f420:	eba0 0308 	sub.w	r3, r0, r8
 800f424:	fa09 f303 	lsl.w	r3, r9, r3
 800f428:	4313      	orrs	r3, r2
 800f42a:	9304      	str	r3, [sp, #16]
 800f42c:	46a2      	mov	sl, r4
 800f42e:	e7d2      	b.n	800f3d6 <_vfiprintf_r+0xc6>
 800f430:	9b03      	ldr	r3, [sp, #12]
 800f432:	1d19      	adds	r1, r3, #4
 800f434:	681b      	ldr	r3, [r3, #0]
 800f436:	9103      	str	r1, [sp, #12]
 800f438:	2b00      	cmp	r3, #0
 800f43a:	bfbb      	ittet	lt
 800f43c:	425b      	neglt	r3, r3
 800f43e:	f042 0202 	orrlt.w	r2, r2, #2
 800f442:	9307      	strge	r3, [sp, #28]
 800f444:	9307      	strlt	r3, [sp, #28]
 800f446:	bfb8      	it	lt
 800f448:	9204      	strlt	r2, [sp, #16]
 800f44a:	7823      	ldrb	r3, [r4, #0]
 800f44c:	2b2e      	cmp	r3, #46	; 0x2e
 800f44e:	d10c      	bne.n	800f46a <_vfiprintf_r+0x15a>
 800f450:	7863      	ldrb	r3, [r4, #1]
 800f452:	2b2a      	cmp	r3, #42	; 0x2a
 800f454:	d134      	bne.n	800f4c0 <_vfiprintf_r+0x1b0>
 800f456:	9b03      	ldr	r3, [sp, #12]
 800f458:	1d1a      	adds	r2, r3, #4
 800f45a:	681b      	ldr	r3, [r3, #0]
 800f45c:	9203      	str	r2, [sp, #12]
 800f45e:	2b00      	cmp	r3, #0
 800f460:	bfb8      	it	lt
 800f462:	f04f 33ff 	movlt.w	r3, #4294967295
 800f466:	3402      	adds	r4, #2
 800f468:	9305      	str	r3, [sp, #20]
 800f46a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800f540 <_vfiprintf_r+0x230>
 800f46e:	7821      	ldrb	r1, [r4, #0]
 800f470:	2203      	movs	r2, #3
 800f472:	4650      	mov	r0, sl
 800f474:	f7f0 feac 	bl	80001d0 <memchr>
 800f478:	b138      	cbz	r0, 800f48a <_vfiprintf_r+0x17a>
 800f47a:	9b04      	ldr	r3, [sp, #16]
 800f47c:	eba0 000a 	sub.w	r0, r0, sl
 800f480:	2240      	movs	r2, #64	; 0x40
 800f482:	4082      	lsls	r2, r0
 800f484:	4313      	orrs	r3, r2
 800f486:	3401      	adds	r4, #1
 800f488:	9304      	str	r3, [sp, #16]
 800f48a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f48e:	4829      	ldr	r0, [pc, #164]	; (800f534 <_vfiprintf_r+0x224>)
 800f490:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f494:	2206      	movs	r2, #6
 800f496:	f7f0 fe9b 	bl	80001d0 <memchr>
 800f49a:	2800      	cmp	r0, #0
 800f49c:	d03f      	beq.n	800f51e <_vfiprintf_r+0x20e>
 800f49e:	4b26      	ldr	r3, [pc, #152]	; (800f538 <_vfiprintf_r+0x228>)
 800f4a0:	bb1b      	cbnz	r3, 800f4ea <_vfiprintf_r+0x1da>
 800f4a2:	9b03      	ldr	r3, [sp, #12]
 800f4a4:	3307      	adds	r3, #7
 800f4a6:	f023 0307 	bic.w	r3, r3, #7
 800f4aa:	3308      	adds	r3, #8
 800f4ac:	9303      	str	r3, [sp, #12]
 800f4ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f4b0:	443b      	add	r3, r7
 800f4b2:	9309      	str	r3, [sp, #36]	; 0x24
 800f4b4:	e768      	b.n	800f388 <_vfiprintf_r+0x78>
 800f4b6:	fb0c 3202 	mla	r2, ip, r2, r3
 800f4ba:	460c      	mov	r4, r1
 800f4bc:	2001      	movs	r0, #1
 800f4be:	e7a6      	b.n	800f40e <_vfiprintf_r+0xfe>
 800f4c0:	2300      	movs	r3, #0
 800f4c2:	3401      	adds	r4, #1
 800f4c4:	9305      	str	r3, [sp, #20]
 800f4c6:	4619      	mov	r1, r3
 800f4c8:	f04f 0c0a 	mov.w	ip, #10
 800f4cc:	4620      	mov	r0, r4
 800f4ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f4d2:	3a30      	subs	r2, #48	; 0x30
 800f4d4:	2a09      	cmp	r2, #9
 800f4d6:	d903      	bls.n	800f4e0 <_vfiprintf_r+0x1d0>
 800f4d8:	2b00      	cmp	r3, #0
 800f4da:	d0c6      	beq.n	800f46a <_vfiprintf_r+0x15a>
 800f4dc:	9105      	str	r1, [sp, #20]
 800f4de:	e7c4      	b.n	800f46a <_vfiprintf_r+0x15a>
 800f4e0:	fb0c 2101 	mla	r1, ip, r1, r2
 800f4e4:	4604      	mov	r4, r0
 800f4e6:	2301      	movs	r3, #1
 800f4e8:	e7f0      	b.n	800f4cc <_vfiprintf_r+0x1bc>
 800f4ea:	ab03      	add	r3, sp, #12
 800f4ec:	9300      	str	r3, [sp, #0]
 800f4ee:	462a      	mov	r2, r5
 800f4f0:	4b12      	ldr	r3, [pc, #72]	; (800f53c <_vfiprintf_r+0x22c>)
 800f4f2:	a904      	add	r1, sp, #16
 800f4f4:	4630      	mov	r0, r6
 800f4f6:	f7fd fb9f 	bl	800cc38 <_printf_float>
 800f4fa:	4607      	mov	r7, r0
 800f4fc:	1c78      	adds	r0, r7, #1
 800f4fe:	d1d6      	bne.n	800f4ae <_vfiprintf_r+0x19e>
 800f500:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f502:	07d9      	lsls	r1, r3, #31
 800f504:	d405      	bmi.n	800f512 <_vfiprintf_r+0x202>
 800f506:	89ab      	ldrh	r3, [r5, #12]
 800f508:	059a      	lsls	r2, r3, #22
 800f50a:	d402      	bmi.n	800f512 <_vfiprintf_r+0x202>
 800f50c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f50e:	f7fe f8fd 	bl	800d70c <__retarget_lock_release_recursive>
 800f512:	89ab      	ldrh	r3, [r5, #12]
 800f514:	065b      	lsls	r3, r3, #25
 800f516:	f53f af1d 	bmi.w	800f354 <_vfiprintf_r+0x44>
 800f51a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f51c:	e71c      	b.n	800f358 <_vfiprintf_r+0x48>
 800f51e:	ab03      	add	r3, sp, #12
 800f520:	9300      	str	r3, [sp, #0]
 800f522:	462a      	mov	r2, r5
 800f524:	4b05      	ldr	r3, [pc, #20]	; (800f53c <_vfiprintf_r+0x22c>)
 800f526:	a904      	add	r1, sp, #16
 800f528:	4630      	mov	r0, r6
 800f52a:	f7fd fe29 	bl	800d180 <_printf_i>
 800f52e:	e7e4      	b.n	800f4fa <_vfiprintf_r+0x1ea>
 800f530:	0800ffbc 	.word	0x0800ffbc
 800f534:	0800ffc6 	.word	0x0800ffc6
 800f538:	0800cc39 	.word	0x0800cc39
 800f53c:	0800f2ed 	.word	0x0800f2ed
 800f540:	0800ffc2 	.word	0x0800ffc2

0800f544 <__swbuf_r>:
 800f544:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f546:	460e      	mov	r6, r1
 800f548:	4614      	mov	r4, r2
 800f54a:	4605      	mov	r5, r0
 800f54c:	b118      	cbz	r0, 800f556 <__swbuf_r+0x12>
 800f54e:	6a03      	ldr	r3, [r0, #32]
 800f550:	b90b      	cbnz	r3, 800f556 <__swbuf_r+0x12>
 800f552:	f7fd ffc3 	bl	800d4dc <__sinit>
 800f556:	69a3      	ldr	r3, [r4, #24]
 800f558:	60a3      	str	r3, [r4, #8]
 800f55a:	89a3      	ldrh	r3, [r4, #12]
 800f55c:	071a      	lsls	r2, r3, #28
 800f55e:	d525      	bpl.n	800f5ac <__swbuf_r+0x68>
 800f560:	6923      	ldr	r3, [r4, #16]
 800f562:	b31b      	cbz	r3, 800f5ac <__swbuf_r+0x68>
 800f564:	6823      	ldr	r3, [r4, #0]
 800f566:	6922      	ldr	r2, [r4, #16]
 800f568:	1a98      	subs	r0, r3, r2
 800f56a:	6963      	ldr	r3, [r4, #20]
 800f56c:	b2f6      	uxtb	r6, r6
 800f56e:	4283      	cmp	r3, r0
 800f570:	4637      	mov	r7, r6
 800f572:	dc04      	bgt.n	800f57e <__swbuf_r+0x3a>
 800f574:	4621      	mov	r1, r4
 800f576:	4628      	mov	r0, r5
 800f578:	f7ff fd9e 	bl	800f0b8 <_fflush_r>
 800f57c:	b9e0      	cbnz	r0, 800f5b8 <__swbuf_r+0x74>
 800f57e:	68a3      	ldr	r3, [r4, #8]
 800f580:	3b01      	subs	r3, #1
 800f582:	60a3      	str	r3, [r4, #8]
 800f584:	6823      	ldr	r3, [r4, #0]
 800f586:	1c5a      	adds	r2, r3, #1
 800f588:	6022      	str	r2, [r4, #0]
 800f58a:	701e      	strb	r6, [r3, #0]
 800f58c:	6962      	ldr	r2, [r4, #20]
 800f58e:	1c43      	adds	r3, r0, #1
 800f590:	429a      	cmp	r2, r3
 800f592:	d004      	beq.n	800f59e <__swbuf_r+0x5a>
 800f594:	89a3      	ldrh	r3, [r4, #12]
 800f596:	07db      	lsls	r3, r3, #31
 800f598:	d506      	bpl.n	800f5a8 <__swbuf_r+0x64>
 800f59a:	2e0a      	cmp	r6, #10
 800f59c:	d104      	bne.n	800f5a8 <__swbuf_r+0x64>
 800f59e:	4621      	mov	r1, r4
 800f5a0:	4628      	mov	r0, r5
 800f5a2:	f7ff fd89 	bl	800f0b8 <_fflush_r>
 800f5a6:	b938      	cbnz	r0, 800f5b8 <__swbuf_r+0x74>
 800f5a8:	4638      	mov	r0, r7
 800f5aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f5ac:	4621      	mov	r1, r4
 800f5ae:	4628      	mov	r0, r5
 800f5b0:	f000 f806 	bl	800f5c0 <__swsetup_r>
 800f5b4:	2800      	cmp	r0, #0
 800f5b6:	d0d5      	beq.n	800f564 <__swbuf_r+0x20>
 800f5b8:	f04f 37ff 	mov.w	r7, #4294967295
 800f5bc:	e7f4      	b.n	800f5a8 <__swbuf_r+0x64>
	...

0800f5c0 <__swsetup_r>:
 800f5c0:	b538      	push	{r3, r4, r5, lr}
 800f5c2:	4b2a      	ldr	r3, [pc, #168]	; (800f66c <__swsetup_r+0xac>)
 800f5c4:	4605      	mov	r5, r0
 800f5c6:	6818      	ldr	r0, [r3, #0]
 800f5c8:	460c      	mov	r4, r1
 800f5ca:	b118      	cbz	r0, 800f5d4 <__swsetup_r+0x14>
 800f5cc:	6a03      	ldr	r3, [r0, #32]
 800f5ce:	b90b      	cbnz	r3, 800f5d4 <__swsetup_r+0x14>
 800f5d0:	f7fd ff84 	bl	800d4dc <__sinit>
 800f5d4:	89a3      	ldrh	r3, [r4, #12]
 800f5d6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f5da:	0718      	lsls	r0, r3, #28
 800f5dc:	d422      	bmi.n	800f624 <__swsetup_r+0x64>
 800f5de:	06d9      	lsls	r1, r3, #27
 800f5e0:	d407      	bmi.n	800f5f2 <__swsetup_r+0x32>
 800f5e2:	2309      	movs	r3, #9
 800f5e4:	602b      	str	r3, [r5, #0]
 800f5e6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800f5ea:	81a3      	strh	r3, [r4, #12]
 800f5ec:	f04f 30ff 	mov.w	r0, #4294967295
 800f5f0:	e034      	b.n	800f65c <__swsetup_r+0x9c>
 800f5f2:	0758      	lsls	r0, r3, #29
 800f5f4:	d512      	bpl.n	800f61c <__swsetup_r+0x5c>
 800f5f6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f5f8:	b141      	cbz	r1, 800f60c <__swsetup_r+0x4c>
 800f5fa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f5fe:	4299      	cmp	r1, r3
 800f600:	d002      	beq.n	800f608 <__swsetup_r+0x48>
 800f602:	4628      	mov	r0, r5
 800f604:	f7fe fefe 	bl	800e404 <_free_r>
 800f608:	2300      	movs	r3, #0
 800f60a:	6363      	str	r3, [r4, #52]	; 0x34
 800f60c:	89a3      	ldrh	r3, [r4, #12]
 800f60e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f612:	81a3      	strh	r3, [r4, #12]
 800f614:	2300      	movs	r3, #0
 800f616:	6063      	str	r3, [r4, #4]
 800f618:	6923      	ldr	r3, [r4, #16]
 800f61a:	6023      	str	r3, [r4, #0]
 800f61c:	89a3      	ldrh	r3, [r4, #12]
 800f61e:	f043 0308 	orr.w	r3, r3, #8
 800f622:	81a3      	strh	r3, [r4, #12]
 800f624:	6923      	ldr	r3, [r4, #16]
 800f626:	b94b      	cbnz	r3, 800f63c <__swsetup_r+0x7c>
 800f628:	89a3      	ldrh	r3, [r4, #12]
 800f62a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800f62e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f632:	d003      	beq.n	800f63c <__swsetup_r+0x7c>
 800f634:	4621      	mov	r1, r4
 800f636:	4628      	mov	r0, r5
 800f638:	f000 f884 	bl	800f744 <__smakebuf_r>
 800f63c:	89a0      	ldrh	r0, [r4, #12]
 800f63e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f642:	f010 0301 	ands.w	r3, r0, #1
 800f646:	d00a      	beq.n	800f65e <__swsetup_r+0x9e>
 800f648:	2300      	movs	r3, #0
 800f64a:	60a3      	str	r3, [r4, #8]
 800f64c:	6963      	ldr	r3, [r4, #20]
 800f64e:	425b      	negs	r3, r3
 800f650:	61a3      	str	r3, [r4, #24]
 800f652:	6923      	ldr	r3, [r4, #16]
 800f654:	b943      	cbnz	r3, 800f668 <__swsetup_r+0xa8>
 800f656:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800f65a:	d1c4      	bne.n	800f5e6 <__swsetup_r+0x26>
 800f65c:	bd38      	pop	{r3, r4, r5, pc}
 800f65e:	0781      	lsls	r1, r0, #30
 800f660:	bf58      	it	pl
 800f662:	6963      	ldrpl	r3, [r4, #20]
 800f664:	60a3      	str	r3, [r4, #8]
 800f666:	e7f4      	b.n	800f652 <__swsetup_r+0x92>
 800f668:	2000      	movs	r0, #0
 800f66a:	e7f7      	b.n	800f65c <__swsetup_r+0x9c>
 800f66c:	20000064 	.word	0x20000064

0800f670 <_raise_r>:
 800f670:	291f      	cmp	r1, #31
 800f672:	b538      	push	{r3, r4, r5, lr}
 800f674:	4604      	mov	r4, r0
 800f676:	460d      	mov	r5, r1
 800f678:	d904      	bls.n	800f684 <_raise_r+0x14>
 800f67a:	2316      	movs	r3, #22
 800f67c:	6003      	str	r3, [r0, #0]
 800f67e:	f04f 30ff 	mov.w	r0, #4294967295
 800f682:	bd38      	pop	{r3, r4, r5, pc}
 800f684:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800f686:	b112      	cbz	r2, 800f68e <_raise_r+0x1e>
 800f688:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f68c:	b94b      	cbnz	r3, 800f6a2 <_raise_r+0x32>
 800f68e:	4620      	mov	r0, r4
 800f690:	f000 f830 	bl	800f6f4 <_getpid_r>
 800f694:	462a      	mov	r2, r5
 800f696:	4601      	mov	r1, r0
 800f698:	4620      	mov	r0, r4
 800f69a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f69e:	f000 b817 	b.w	800f6d0 <_kill_r>
 800f6a2:	2b01      	cmp	r3, #1
 800f6a4:	d00a      	beq.n	800f6bc <_raise_r+0x4c>
 800f6a6:	1c59      	adds	r1, r3, #1
 800f6a8:	d103      	bne.n	800f6b2 <_raise_r+0x42>
 800f6aa:	2316      	movs	r3, #22
 800f6ac:	6003      	str	r3, [r0, #0]
 800f6ae:	2001      	movs	r0, #1
 800f6b0:	e7e7      	b.n	800f682 <_raise_r+0x12>
 800f6b2:	2400      	movs	r4, #0
 800f6b4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f6b8:	4628      	mov	r0, r5
 800f6ba:	4798      	blx	r3
 800f6bc:	2000      	movs	r0, #0
 800f6be:	e7e0      	b.n	800f682 <_raise_r+0x12>

0800f6c0 <raise>:
 800f6c0:	4b02      	ldr	r3, [pc, #8]	; (800f6cc <raise+0xc>)
 800f6c2:	4601      	mov	r1, r0
 800f6c4:	6818      	ldr	r0, [r3, #0]
 800f6c6:	f7ff bfd3 	b.w	800f670 <_raise_r>
 800f6ca:	bf00      	nop
 800f6cc:	20000064 	.word	0x20000064

0800f6d0 <_kill_r>:
 800f6d0:	b538      	push	{r3, r4, r5, lr}
 800f6d2:	4d07      	ldr	r5, [pc, #28]	; (800f6f0 <_kill_r+0x20>)
 800f6d4:	2300      	movs	r3, #0
 800f6d6:	4604      	mov	r4, r0
 800f6d8:	4608      	mov	r0, r1
 800f6da:	4611      	mov	r1, r2
 800f6dc:	602b      	str	r3, [r5, #0]
 800f6de:	f7f3 fd81 	bl	80031e4 <_kill>
 800f6e2:	1c43      	adds	r3, r0, #1
 800f6e4:	d102      	bne.n	800f6ec <_kill_r+0x1c>
 800f6e6:	682b      	ldr	r3, [r5, #0]
 800f6e8:	b103      	cbz	r3, 800f6ec <_kill_r+0x1c>
 800f6ea:	6023      	str	r3, [r4, #0]
 800f6ec:	bd38      	pop	{r3, r4, r5, pc}
 800f6ee:	bf00      	nop
 800f6f0:	20000f2c 	.word	0x20000f2c

0800f6f4 <_getpid_r>:
 800f6f4:	f7f3 bd6e 	b.w	80031d4 <_getpid>

0800f6f8 <__swhatbuf_r>:
 800f6f8:	b570      	push	{r4, r5, r6, lr}
 800f6fa:	460c      	mov	r4, r1
 800f6fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f700:	2900      	cmp	r1, #0
 800f702:	b096      	sub	sp, #88	; 0x58
 800f704:	4615      	mov	r5, r2
 800f706:	461e      	mov	r6, r3
 800f708:	da0d      	bge.n	800f726 <__swhatbuf_r+0x2e>
 800f70a:	89a3      	ldrh	r3, [r4, #12]
 800f70c:	f013 0f80 	tst.w	r3, #128	; 0x80
 800f710:	f04f 0100 	mov.w	r1, #0
 800f714:	bf0c      	ite	eq
 800f716:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800f71a:	2340      	movne	r3, #64	; 0x40
 800f71c:	2000      	movs	r0, #0
 800f71e:	6031      	str	r1, [r6, #0]
 800f720:	602b      	str	r3, [r5, #0]
 800f722:	b016      	add	sp, #88	; 0x58
 800f724:	bd70      	pop	{r4, r5, r6, pc}
 800f726:	466a      	mov	r2, sp
 800f728:	f000 f848 	bl	800f7bc <_fstat_r>
 800f72c:	2800      	cmp	r0, #0
 800f72e:	dbec      	blt.n	800f70a <__swhatbuf_r+0x12>
 800f730:	9901      	ldr	r1, [sp, #4]
 800f732:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800f736:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800f73a:	4259      	negs	r1, r3
 800f73c:	4159      	adcs	r1, r3
 800f73e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f742:	e7eb      	b.n	800f71c <__swhatbuf_r+0x24>

0800f744 <__smakebuf_r>:
 800f744:	898b      	ldrh	r3, [r1, #12]
 800f746:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800f748:	079d      	lsls	r5, r3, #30
 800f74a:	4606      	mov	r6, r0
 800f74c:	460c      	mov	r4, r1
 800f74e:	d507      	bpl.n	800f760 <__smakebuf_r+0x1c>
 800f750:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800f754:	6023      	str	r3, [r4, #0]
 800f756:	6123      	str	r3, [r4, #16]
 800f758:	2301      	movs	r3, #1
 800f75a:	6163      	str	r3, [r4, #20]
 800f75c:	b002      	add	sp, #8
 800f75e:	bd70      	pop	{r4, r5, r6, pc}
 800f760:	ab01      	add	r3, sp, #4
 800f762:	466a      	mov	r2, sp
 800f764:	f7ff ffc8 	bl	800f6f8 <__swhatbuf_r>
 800f768:	9900      	ldr	r1, [sp, #0]
 800f76a:	4605      	mov	r5, r0
 800f76c:	4630      	mov	r0, r6
 800f76e:	f7fe febd 	bl	800e4ec <_malloc_r>
 800f772:	b948      	cbnz	r0, 800f788 <__smakebuf_r+0x44>
 800f774:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f778:	059a      	lsls	r2, r3, #22
 800f77a:	d4ef      	bmi.n	800f75c <__smakebuf_r+0x18>
 800f77c:	f023 0303 	bic.w	r3, r3, #3
 800f780:	f043 0302 	orr.w	r3, r3, #2
 800f784:	81a3      	strh	r3, [r4, #12]
 800f786:	e7e3      	b.n	800f750 <__smakebuf_r+0xc>
 800f788:	89a3      	ldrh	r3, [r4, #12]
 800f78a:	6020      	str	r0, [r4, #0]
 800f78c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f790:	81a3      	strh	r3, [r4, #12]
 800f792:	9b00      	ldr	r3, [sp, #0]
 800f794:	6163      	str	r3, [r4, #20]
 800f796:	9b01      	ldr	r3, [sp, #4]
 800f798:	6120      	str	r0, [r4, #16]
 800f79a:	b15b      	cbz	r3, 800f7b4 <__smakebuf_r+0x70>
 800f79c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f7a0:	4630      	mov	r0, r6
 800f7a2:	f000 f81d 	bl	800f7e0 <_isatty_r>
 800f7a6:	b128      	cbz	r0, 800f7b4 <__smakebuf_r+0x70>
 800f7a8:	89a3      	ldrh	r3, [r4, #12]
 800f7aa:	f023 0303 	bic.w	r3, r3, #3
 800f7ae:	f043 0301 	orr.w	r3, r3, #1
 800f7b2:	81a3      	strh	r3, [r4, #12]
 800f7b4:	89a3      	ldrh	r3, [r4, #12]
 800f7b6:	431d      	orrs	r5, r3
 800f7b8:	81a5      	strh	r5, [r4, #12]
 800f7ba:	e7cf      	b.n	800f75c <__smakebuf_r+0x18>

0800f7bc <_fstat_r>:
 800f7bc:	b538      	push	{r3, r4, r5, lr}
 800f7be:	4d07      	ldr	r5, [pc, #28]	; (800f7dc <_fstat_r+0x20>)
 800f7c0:	2300      	movs	r3, #0
 800f7c2:	4604      	mov	r4, r0
 800f7c4:	4608      	mov	r0, r1
 800f7c6:	4611      	mov	r1, r2
 800f7c8:	602b      	str	r3, [r5, #0]
 800f7ca:	f7f3 fd4e 	bl	800326a <_fstat>
 800f7ce:	1c43      	adds	r3, r0, #1
 800f7d0:	d102      	bne.n	800f7d8 <_fstat_r+0x1c>
 800f7d2:	682b      	ldr	r3, [r5, #0]
 800f7d4:	b103      	cbz	r3, 800f7d8 <_fstat_r+0x1c>
 800f7d6:	6023      	str	r3, [r4, #0]
 800f7d8:	bd38      	pop	{r3, r4, r5, pc}
 800f7da:	bf00      	nop
 800f7dc:	20000f2c 	.word	0x20000f2c

0800f7e0 <_isatty_r>:
 800f7e0:	b538      	push	{r3, r4, r5, lr}
 800f7e2:	4d06      	ldr	r5, [pc, #24]	; (800f7fc <_isatty_r+0x1c>)
 800f7e4:	2300      	movs	r3, #0
 800f7e6:	4604      	mov	r4, r0
 800f7e8:	4608      	mov	r0, r1
 800f7ea:	602b      	str	r3, [r5, #0]
 800f7ec:	f7f3 fd4d 	bl	800328a <_isatty>
 800f7f0:	1c43      	adds	r3, r0, #1
 800f7f2:	d102      	bne.n	800f7fa <_isatty_r+0x1a>
 800f7f4:	682b      	ldr	r3, [r5, #0]
 800f7f6:	b103      	cbz	r3, 800f7fa <_isatty_r+0x1a>
 800f7f8:	6023      	str	r3, [r4, #0]
 800f7fa:	bd38      	pop	{r3, r4, r5, pc}
 800f7fc:	20000f2c 	.word	0x20000f2c

0800f800 <_init>:
 800f800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f802:	bf00      	nop
 800f804:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f806:	bc08      	pop	{r3}
 800f808:	469e      	mov	lr, r3
 800f80a:	4770      	bx	lr

0800f80c <_fini>:
 800f80c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f80e:	bf00      	nop
 800f810:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f812:	bc08      	pop	{r3}
 800f814:	469e      	mov	lr, r3
 800f816:	4770      	bx	lr
