
---------- Begin Simulation Statistics ----------
final_tick                               190179729972000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  34051                       # Simulator instruction rate (inst/s)
host_mem_usage                                 828152                       # Number of bytes of host memory used
host_op_rate                                    59807                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   293.68                       # Real time elapsed on the host
host_tick_rate                               99412642                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      17564244                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.029196                       # Number of seconds simulated
sim_ticks                                 29195703250                       # Number of ticks simulated
system.cpu.Branches                                 4                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             1                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               22                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         22                       # Number of busy cycles
system.cpu.num_cc_register_reads                   21                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            4                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    20                       # Number of integer alu accesses
system.cpu.num_int_insts                           20                       # number of integer instructions
system.cpu.num_int_register_reads                  32                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        18     90.00%     90.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::MemRead                        2     10.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued               24                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                  24                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1827376                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       854489                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1713223                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3054212                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       171600                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4172723                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1879177                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3054212                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1175035                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4231691                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           31039                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       113915                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          15614649                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          9192157                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       171624                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2713377                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1374731                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      6368886                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       17564224                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     57397872                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.306008                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.340062                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     53184727     92.66%     92.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1125608      1.96%     94.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       401925      0.70%     95.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       943242      1.64%     96.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       159350      0.28%     97.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       116987      0.20%     97.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        54257      0.09%     97.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        37045      0.06%     97.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1374731      2.40%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     57397872                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         2082                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          17541011                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3923977                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        20038      0.11%      0.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     13353408     76.03%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          330      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3923977     22.34%     98.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       266471      1.52%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     17564224                       # Class of committed instruction
system.switch_cpus.commit.refs                4190448                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17564224                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.839138                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.839138                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      53478138                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       26223844                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1200494                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1979823                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         172126                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1556786                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4571408                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               1391491                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              379171                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  9721                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4231691                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            870832                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              57249279                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         33737                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               16481983                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           24                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          217                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          344252                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.072471                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       965728                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1910216                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.282267                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     58387374                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.491927                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.754549                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         53440596     91.53%     91.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           293382      0.50%     92.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           307132      0.53%     92.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           328028      0.56%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           555024      0.95%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           807443      1.38%     95.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           227472      0.39%     95.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           217942      0.37%     96.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2210355      3.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     58387374                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    4010                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       219752                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3089046                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.561656                       # Inst execution rate
system.switch_cpus.iew.exec_refs             16231220                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             379159                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        19263012                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       5061755                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        26602                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       558702                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23926896                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      15852061                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       378090                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      32795870                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         254948                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       6115820                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         172126                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       6575838                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1204756                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        43003                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          427                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1044                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1137748                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       292231                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1044                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       178114                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        41638                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          21925874                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              21167044                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.707983                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          15523136                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.362503                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               21224761                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         50018427                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        17637346                       # number of integer regfile writes
system.switch_cpus.ipc                       0.171258                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.171258                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        99730      0.30%      0.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      16741367     50.47%     50.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          548      0.00%     50.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     50.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     50.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     50.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     50.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     50.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     50.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     50.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     50.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     50.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     50.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     50.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     50.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     50.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     50.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     50.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     50.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     50.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     50.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     50.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     50.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     50.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     50.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     50.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     50.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     50.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     50.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     50.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     50.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     50.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     50.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     50.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     50.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     50.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     50.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     50.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     50.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     50.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     50.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     50.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     15930594     48.02%     98.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       401723      1.21%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       33173962                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             2233722                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.067334                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           89836      4.02%      4.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      4.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2126439     95.20%     99.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         17447      0.78%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       35307954                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    127095304                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     21167044                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     30290028                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23926896                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          33173962                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      6362550                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       126286                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      9498749                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     58387374                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.568170                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.409865                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     47131367     80.72%     80.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3621636      6.20%     86.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1778306      3.05%     89.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1366760      2.34%     92.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2193517      3.76%     96.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1162184      1.99%     98.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       772375      1.32%     99.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       213636      0.37%     99.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       147593      0.25%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     58387374                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.568131                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              870886                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    57                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       198642                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       162099                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      5061755                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       558702                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        22870441                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 58391384                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        29882799                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      22614523                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        7784005                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1744409                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       20780694                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        125945                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67006207                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       25341794                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     31902019                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2785519                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          57551                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         172126                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      23801298                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          9287324                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     34200622                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         1216                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         2067                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           9130917                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         2054                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             79956251                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            48865944                       # The number of ROB writes
system.switch_cpus.timesIdled                      46                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1417656                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       430373                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2836402                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         430373                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 190179729972000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             855167                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        44823                       # Transaction distribution
system.membus.trans_dist::CleanEvict           809666                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3564                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3564                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        855170                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2571954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2571954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2571954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     57827456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     57827456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                57827456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            858734                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  858734    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              858734                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2048252000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4816803000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             16.5                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  29195703250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190179729972000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 190179729972000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 190179729972000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1410802                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       217032                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2083503                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq               42                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7940                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7940                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            62                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1410744                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4255020                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4255144                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    101816896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              101820864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          882921                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2868672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2301667                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.186983                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.389898                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1871294     81.30%     81.30% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 430373     18.70%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2301667                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1590408500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2128017000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             7.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             91500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 190179729972000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       560035                       # number of demand (read+write) hits
system.l2.demand_hits::total                   560035                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       560035                       # number of overall hits
system.l2.overall_hits::total                  560035                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           61                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       858647                       # number of demand (read+write) misses
system.l2.demand_misses::total                 858711                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           61                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       858647                       # number of overall misses
system.l2.overall_misses::total                858711                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4931500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  87184478500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      87189410000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4931500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  87184478500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     87189410000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           61                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1418682                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1418746                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           61                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1418682                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1418746                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.605243                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.605261                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.605243                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.605261                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 80844.262295                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101537.044327                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101535.219649                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 80844.262295                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101537.044327                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101535.219649                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                        19                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               44823                       # number of writebacks
system.l2.writebacks::total                     44823                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       858647                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            858708                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       858647                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           858732                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4321500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  78598048500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  78602370000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher      2018982                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4321500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  78598048500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  78604388982                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.605243                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.605258                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.605243                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.605275                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 70844.262295                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91537.090912                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91535.620956                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 84124.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 70844.262295                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91537.090912                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91535.413822                       # average overall mshr miss latency
system.l2.replacements                         882879                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       172209                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           172209                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       172209                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       172209                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       401983                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        401983                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher           24                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total             24                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher      2018982                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      2018982                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 84124.250000                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 84124.250000                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         4376                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4376                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         3564                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3564                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    302145000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     302145000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         7940                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7940                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.448866                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.448866                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 84776.936027                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84776.936027                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         3564                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3564                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    266505000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    266505000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.448866                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.448866                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74776.936027                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74776.936027                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               62                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4931500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4931500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           61                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             62                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 80844.262295                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79540.322581                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4321500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4321500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.983871                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 70844.262295                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70844.262295                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       555659                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            555659                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       855083                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          855085                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  86882333500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  86882333500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1410742                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1410744                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.606123                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.606123                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 101606.900734                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101606.663080                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       855083                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       855083                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  78331543500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  78331543500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.606123                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.606122                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91606.947513                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91606.947513                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 190179729972000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 190179729972000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4087.243403                       # Cycle average of tags in use
system.l2.tags.total_refs                     2230340                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    882879                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.526213                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              190150534269500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      96.628697                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.000926                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.403047                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     0.233478                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.090518                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3989.886736                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.023591                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.974093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997862                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          325                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1419                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1414                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          786                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          152                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12232583                       # Number of tag accesses
system.l2.tags.data_accesses                 12232583                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 190179729972000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher         1536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     54953152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           54958784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2868672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2868672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher           24                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           61                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       858643                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              858731                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        44823                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              44823                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              2192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              4384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher        52610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       133718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1882234229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1882427134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         2192                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       133718                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           135910                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       98256650                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             98256650                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       98256650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             2192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             4384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher        52610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       133718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1882234229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1980683784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     44753.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples        24.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        61.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    857537.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.021025476250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2772                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2772                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1643612                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              42015                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      858731                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      44823                       # Number of write requests accepted
system.mem_ctrls.readBursts                    858731                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    44823                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1109                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    70                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             55809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             54052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             53201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             53096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             52896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             53142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             52186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             51682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             53179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             53692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            53154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            53024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            53354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            54395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            54765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            55995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2832                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.35                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  27014597750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4288110000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             43095010250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31499.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50249.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    52070                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   13027                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  6.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                29.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                858731                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                44823                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  207461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  345422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  246560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   58154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       837244                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     68.976098                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    66.834132                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    28.422789                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       795473     95.01%     95.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        36247      4.33%     99.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4012      0.48%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          984      0.12%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          307      0.04%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          119      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           47      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           28      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           27      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       837244                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2772                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     308.860029                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     72.019280                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   7083.092879                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383         2770     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-32767            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::360448-376831            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2772                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2772                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.138167                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.129573                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.551263                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2585     93.25%     93.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               41      1.48%     94.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              104      3.75%     98.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               36      1.30%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.14%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2772                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               54887808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   70976                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2863040                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                54958784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2868672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1880.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        98.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1882.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     98.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   29195633500                       # Total gap between requests
system.mem_ctrls.avgGap                      32312.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher         1536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     54882368                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2863040                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 52610.481304299457                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 133718.306648427795                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1879809762.760210275650                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 98063745.047826513648                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher           24                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           61                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       858646                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        44823                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher      1258500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1809000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  43091942750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 601121249750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     52437.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     29655.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50185.92                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13410999.93                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     7.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3005890020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1597641870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3081302700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          117517860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2304285360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13158693960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        130084320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        23395416090                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        801.330795                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    231701250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    974740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  27989250750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2972139240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1579699110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3042096960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          115998840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2304285360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13152130980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        135645600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        23301996090                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        798.131009                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    245947250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    974740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  27975004750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 190150534268750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    29195692000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 190179729972000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       870721                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           870732                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       870721                       # number of overall hits
system.cpu.icache.overall_hits::total          870732                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          111                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            112                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          111                       # number of overall misses
system.cpu.icache.overall_misses::total           112                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8176500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8176500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8176500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8176500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       870832                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       870844                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       870832                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       870844                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.083333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000127                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000129                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.083333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000127                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000129                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 73662.162162                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73004.464286                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 73662.162162                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73004.464286                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           50                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           50                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           50                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           50                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5023500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5023500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5023500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5023500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 82352.459016                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82352.459016                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 82352.459016                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82352.459016                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       870721                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          870732                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          111                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           112                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8176500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8176500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       870832                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       870844                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000127                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000129                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 73662.162162                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73004.464286                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           50                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           50                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5023500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5023500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 82352.459016                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82352.459016                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 190179729972000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.006391                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      190150534269500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000154                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.006238                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000012                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000012                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1741750                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1741750                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190179729972000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190179729972000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190179729972000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 190179729972000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190179729972000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190179729972000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 190179729972000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      1718145                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1718145                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      1718145                       # number of overall hits
system.cpu.dcache.overall_hits::total         1718145                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2973615                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2973617                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2973615                       # number of overall misses
system.cpu.dcache.overall_misses::total       2973617                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 201921184119                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 201921184119                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 201921184119                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 201921184119                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4691760                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4691762                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4691760                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4691762                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.633795                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.633795                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.633795                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.633795                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 67904.279511                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67904.233840                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 67904.279511                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67904.233840                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     39790635                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          117                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1222650                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.544583                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           39                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       172209                       # number of writebacks
system.cpu.dcache.writebacks::total            172209                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1554933                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1554933                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1554933                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1554933                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1418682                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1418682                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1418682                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1418682                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  95305154657                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  95305154657                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  95305154657                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  95305154657                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.302377                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.302377                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.302377                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.302377                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 67178.659246                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67178.659246                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 67178.659246                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67178.659246                       # average overall mshr miss latency
system.cpu.dcache.replacements                1417656                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1459674                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1459674                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2965615                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2965617                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 201550561000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 201550561000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4425289                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4425291                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.670152                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.670152                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 67962.483667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67962.437833                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1554760                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1554760                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1410855                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1410855                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  94945105500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  94945105500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.318816                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.318816                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 67296.147017                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67296.147017                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       258471                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         258471                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         8000                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8000                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    370623119                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    370623119                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       266471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       266471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.030022                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030022                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 46327.889875                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 46327.889875                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          173                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          173                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         7827                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         7827                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    360049157                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    360049157                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.029373                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029373                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 46000.914399                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 46000.914399                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 190179729972000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.157105                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3135299                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1417656                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.211608                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      190150534270000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.157105                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000153                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000153                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10802204                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10802204                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               190268987293000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  47253                       # Simulator instruction rate (inst/s)
host_mem_usage                                 828284                       # Number of bytes of host memory used
host_op_rate                                    83885                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   846.51                       # Real time elapsed on the host
host_tick_rate                              105441916                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000012                       # Number of instructions simulated
sim_ops                                      71009647                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.089257                       # Number of seconds simulated
sim_ticks                                 89257321000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued              136                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                 136                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               7150692                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3035759                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6071516                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5238600                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       106534                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      9563077                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      4626636                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5238600                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       611964                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         9585582                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           13322                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        59336                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          45726450                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         26322616                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       106534                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            8501737                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4606834                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      4345580                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       53445403                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    177839549                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.300526                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.355255                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    165884217     93.28%     93.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2609903      1.47%     94.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1335371      0.75%     95.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2856590      1.61%     97.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       181732      0.10%     97.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       224307      0.13%     97.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        92312      0.05%     97.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        48283      0.03%     97.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4606834      2.59%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    177839549                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         1114                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          53428656                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              12628685                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        14896      0.03%      0.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     40661126     76.08%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          186      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     12628685     23.63%     99.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       140510      0.26%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     53445403                       # Class of committed instruction
system.switch_cpus.commit.refs               12769195                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              53445403                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.950488                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.950488                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     168673508                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       59116289                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2202306                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2581215                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         106581                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       4951032                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            13159874                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               5119014                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              201869                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  5956                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             9585582                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            468004                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             177886876                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         16596                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               34476831                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          213162                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.053696                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       521185                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      4639958                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.193132                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    178514642                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.342733                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.464514                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        167703800     93.94%     93.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           677881      0.38%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           682426      0.38%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           671387      0.38%     95.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1205682      0.68%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2288464      1.28%     97.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           470393      0.26%     97.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           478258      0.27%     97.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4336351      2.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    178514642                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts       129789                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          8746410                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.576712                       # Inst execution rate
system.switch_cpus.iew.exec_refs             60118585                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             201866                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        44577108                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      13477990                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        16348                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       297966                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     57782375                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      59916719                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       209405                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     102951616                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         805479                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      23830151                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         106581                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      25312514                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      4894456                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        23176                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          181                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          159                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       849304                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       157456                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          159                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       105301                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        24488                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          55995006                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              55853751                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.736665                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          41249567                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.312881                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               55881614                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        165216969                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        46861880                       # number of integer regfile writes
system.switch_cpus.ipc                       0.168053                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.168053                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        64240      0.06%      0.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      42915647     41.60%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          285      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     41.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     59966650     58.13%     99.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       214197      0.21%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      103161019                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             8850369                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.085792                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           55970      0.63%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      0.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        8783161     99.24%     99.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11238      0.13%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      111947148                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    393841786                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     55853751                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     62119429                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           57782375                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         103161019                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      4336968                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       154735                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      6829802                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    178514642                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.577885                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.394558                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    142956057     80.08%     80.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     11596354      6.50%     86.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      5432660      3.04%     89.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3929897      2.20%     91.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      7882424      4.42%     96.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3819119      2.14%     98.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2263019      1.27%     99.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       374647      0.21%     99.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       260465      0.15%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    178514642                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.577885                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              468004                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        62806                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        81052                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     13477990                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       297966                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        77957557                       # number of misc regfile reads
system.switch_cpus.numCycles                178514642                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        77466686                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      70303539                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       28567783                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3721100                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       82511542                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        189851                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     156561691                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       58549713                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     76571578                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5459696                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          44341                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         106581                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      91760075                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          6268036                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     75922421                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          504                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         1041                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          30083837                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         1037                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            231023698                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           116261732                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5155176                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1444353                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10310352                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1444353                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  89257321000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3034880                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        21066                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3014693                       # Transaction distribution
system.membus.trans_dist::ReadExReq               878                       # Transaction distribution
system.membus.trans_dist::ReadExResp              878                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3034879                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9107274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      9107274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9107274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    195636736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    195636736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               195636736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3035757                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3035757    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3035757                       # Request fanout histogram
system.membus.reqLayer2.occupancy          6628043500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        17110800750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             19.2                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  89257321000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  89257321000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  89257321000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  89257321000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5152264                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       312209                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7891140                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              230                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2912                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2912                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5152264                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15465528                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15465528                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    348564416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              348564416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3048403                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1348224                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8203579                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.176064                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.380874                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6759226     82.39%     82.39% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1444353     17.61%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8203579                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5446319000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7732764000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             8.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  89257321000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      2119550                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2119550                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      2119550                       # number of overall hits
system.l2.overall_hits::total                 2119550                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      3035626                       # number of demand (read+write) misses
system.l2.demand_misses::total                3035626                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      3035626                       # number of overall misses
system.l2.overall_misses::total               3035626                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 309512227000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     309512227000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 309512227000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    309512227000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      5155176                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5155176                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5155176                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5155176                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.588850                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.588850                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.588850                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.588850                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 101959.934129                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101959.934129                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101959.934129                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101959.934129                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                       130                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               21066                       # number of writebacks
system.l2.writebacks::total                     21066                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      3035626                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3035626                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          131                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      3035626                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3035757                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 279155957000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 279155957000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     13021900                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 279155957000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 279168978900                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.588850                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.588850                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.588850                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.588876                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91959.930835                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91959.930835                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 99403.816794                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91959.930835                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91960.252056                       # average overall mshr miss latency
system.l2.replacements                        3048173                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       291143                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           291143                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       291143                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       291143                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      1431939                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1431939                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          131                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            131                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     13021900                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     13021900                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 99403.816794                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 99403.816794                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         2034                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2034                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          878                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 878                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     80895000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      80895000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         2912                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2912                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.301511                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.301511                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 92135.535308                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92135.535308                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          878                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            878                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     72115000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     72115000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.301511                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.301511                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 82135.535308                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82135.535308                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      2117516                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2117516                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      3034748                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3034748                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 309431332000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 309431332000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      5152264                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5152264                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.589013                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.589013                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 101962.776481                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101962.776481                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      3034748                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3034748                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 279083842000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 279083842000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.589013                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.589013                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91962.773186                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91962.773186                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  89257321000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  89257321000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                     9082644                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3052269                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.975702                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.482102                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     0.051636                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4069.466261                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006465                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.993522                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          315                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1464                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1405                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          646                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          266                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  44289581                       # Number of tag accesses
system.l2.tags.data_accesses                 44289581                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  89257321000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.l2.prefetcher         8384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data    194280192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          194288576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1348224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1348224                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.l2.prefetcher          131                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      3035628                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3035759                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        21066                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              21066                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.l2.prefetcher        93931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   2176630329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2176724260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       15104912                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             15104912                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       15104912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher        93931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   2176630329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2191829172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     20987.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples       131.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   3033463.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.061616990750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1294                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1294                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5726352                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              19740                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3035757                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      21066                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3035757                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    21066                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2163                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    79                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            196786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            190218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            187385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            186839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            186427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            184857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            185788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            185209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            189130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            189327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           187667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           191491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           190131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           189909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           194270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           198160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1304                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.63                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.12                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  96848379250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                15167970000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            153728266750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31925.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50675.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    60328                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    6272                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  1.99                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                29.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3035757                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                21066                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  602215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1277640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  942607                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  211015                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2987976                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     65.426517                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.900868                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    12.763242                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2933118     98.16%     98.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        52621      1.76%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1514      0.05%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          445      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          145      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           60      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           31      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           19      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           23      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2987976                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1294                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2275.826893                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     94.321168                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  19135.335072                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383         1265     97.76%     97.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-32767           10      0.77%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-49151            5      0.39%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-65535            3      0.23%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-81919            2      0.15%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::81920-98303            1      0.08%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::114688-131071            2      0.15%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-147455            1      0.08%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::147456-163839            1      0.08%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::180224-196607            1      0.08%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::311296-327679            1      0.08%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::327680-344063            2      0.15%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1294                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1294                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.213292                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.199524                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.698652                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1171     90.49%     90.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               19      1.47%     91.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               60      4.64%     96.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               39      3.01%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.39%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1294                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              194150016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  138432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1342720                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               194288448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1348224                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2175.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        15.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2176.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     15.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   89257285000                       # Total gap between requests
system.mem_ctrls.avgGap                      29199.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher         8384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data    194141632                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1342720                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 93930.670404055709                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 2175077963.632809638977                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 15043247.825015945360                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher          131                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      3035626                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        21066                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher      8904250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 153719362500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2087640900500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     67971.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50638.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  99100014.26                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     2.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          10758159300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5718101070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         10924828320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           55462500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7046232960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      40390291200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        261934560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        75155009910                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        842.003872                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    357737250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2980640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  85918943750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          10575982200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5621267850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         10735054260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           54053100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7046232960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      40381386090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        269433600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        74683410060                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        836.720274                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    376378500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2980640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  85900302500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 190150534268750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   118453013000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 190268987293000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1338725                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1338736                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1338725                       # number of overall hits
system.cpu.icache.overall_hits::total         1338736                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          111                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            112                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          111                       # number of overall misses
system.cpu.icache.overall_misses::total           112                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8176500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8176500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8176500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8176500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1338836                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1338848                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1338836                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1338848                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.083333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000083                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000084                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.083333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000083                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000084                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 73662.162162                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73004.464286                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 73662.162162                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73004.464286                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           50                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           50                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           50                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           50                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5023500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5023500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5023500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5023500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000046                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000046                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000046                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000046                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 82352.459016                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82352.459016                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 82352.459016                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82352.459016                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1338725                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1338736                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          111                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           112                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8176500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8176500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1338836                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1338848                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000083                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000084                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 73662.162162                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73004.464286                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           50                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           50                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5023500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5023500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 82352.459016                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82352.459016                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 190268987293000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.035473                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1338798                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                62                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          21593.516129                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      190150534269500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000623                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.034851                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000068                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000069                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2677758                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2677758                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190268987293000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190268987293000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190268987293000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 190268987293000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190268987293000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190268987293000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 190268987293000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      4275865                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4275865                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4275865                       # number of overall hits
system.cpu.dcache.overall_hits::total         4275865                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     13552843                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       13552845                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     13552843                       # number of overall misses
system.cpu.dcache.overall_misses::total      13552845                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 918296650086                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 918296650086                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 918296650086                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 918296650086                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     17828708                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     17828710                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     17828708                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     17828710                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.760170                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.760170                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.760170                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.760170                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 67756.754069                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67756.744070                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 67756.754069                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67756.744070                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    196861001                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          127                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           6181739                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.845570                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    31.750000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       463352                       # number of writebacks
system.cpu.dcache.writebacks::total            463352                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      6978985                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      6978985                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      6978985                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      6978985                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6573858                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6573858                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6573858                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6573858                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 435083514671                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 435083514671                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 435083514671                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 435083514671                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.368723                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.368723                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.368723                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.368723                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 66183.893031                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66183.893031                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 66183.893031                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66183.893031                       # average overall mshr miss latency
system.cpu.dcache.replacements                6572832                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3879848                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3879848                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     13541879                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      13541881                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 917815190000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 917815190000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     17421727                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17421729                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.777298                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.777298                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 67776.058994                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67776.048985                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      6978718                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      6978718                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      6563161                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6563161                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 434616761000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 434616761000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.376723                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.376723                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 66220.645966                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66220.645966                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       396017                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         396017                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        10964                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10964                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    481460086                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    481460086                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       406981                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       406981                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.026940                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026940                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 43912.813389                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43912.813389                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          267                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          267                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        10697                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10697                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    466753671                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    466753671                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.026284                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026284                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 43634.072263                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43634.072263                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 190268987293000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.637401                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            10849721                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6573856                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.650435                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      190150534270000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.637401                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000622                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000622                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          495                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          528                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          42231276                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         42231276                       # Number of data accesses

---------- End Simulation Statistics   ----------
