----------------------------------------------------------------------
State after executing cycle: 0
IF.nop: False
IF.PC: 4
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 131
ID.PC: 0
EX.nop: False
EX.Imm: 0
EX.rs1: 0
EX.rs2: 0
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 0
EX.forward_data: 0
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 1
IF.nop: False
IF.PC: 8
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 4194563
ID.PC: 4
EX.nop: False
EX.Imm: 0
EX.rs1: 0
EX.rs2: 0
EX.rd: 1
EX.wrt_mem: 0
EX.alu_op: 3
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 0
EX.forward_data: 0
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 2
IF.nop: False
IF.PC: 12
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 2130355
ID.PC: 8
EX.nop: False
EX.Imm: 0
EX.rs1: 0
EX.rs2: 0
EX.rd: 2
EX.wrt_mem: 0
EX.alu_op: 3
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 4
EX.forward_reg: 1
EX.forward_data: 0
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 1
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: True
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 3
IF.nop: False
IF.PC: 12
IF.taken: False
IF.bubble: True
ID.nop: False
ID.Instr: 0
ID.PC: 12
EX.nop: False
EX.Imm: 0
EX.rs1: 1
EX.rs2: 2
EX.rd: 3
EX.wrt_mem: 0
EX.alu_op: 51
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 2
EX.forward_data: 0
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 2
MEM.rd_mem: 4
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: True
MEM.forward_reg: 1
MEM.forward_data: 5
WB.nop: False
WB.wrt_data: 5
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 1
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 4
IF.nop: False
IF.PC: 16
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 1075872307
ID.PC: 12
EX.nop: False
EX.Imm: 0
EX.rs1: 1
EX.rs2: 2
EX.rd: 3
EX.wrt_mem: 0
EX.alu_op: 51
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 3
EX.forward_data: 5
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 5
MEM.Store_data: 0
MEM.wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 2
MEM.forward_data: 3
WB.nop: False
WB.wrt_data: 3
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 2
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 5
IF.nop: False
IF.PC: 20
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 3154979
ID.PC: 16
EX.nop: False
EX.Imm: 0
EX.rs1: 1
EX.rs2: 2
EX.rd: 4
EX.wrt_mem: 0
EX.alu_op: 51
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 32
EX.imm: 0
EX.forward_reg: 3
EX.forward_data: 8
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 8
MEM.Store_data: 0
MEM.wrt_reg_addr: 3
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 6
IF.nop: False
IF.PC: 24
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 4204067
ID.PC: 20
EX.nop: False
EX.Imm: 0
EX.rs1: 0
EX.rs2: 3
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 35
EX.wrt_enable: 0
EX.funct3: 8192
EX.funct7: 0
EX.imm: 8
EX.forward_reg: 4
EX.forward_data: 2
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 2
MEM.Store_data: 0
MEM.wrt_reg_addr: 4
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 3
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 8
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 3
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 7
IF.nop: False
IF.PC: 28
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 1143475
ID.PC: 24
EX.nop: False
EX.Imm: 0
EX.rs1: 0
EX.rs2: 4
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 35
EX.wrt_enable: 0
EX.funct3: 8192
EX.funct7: 0
EX.imm: 12
EX.forward_reg: 3
EX.forward_data: 0
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 8
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 8
MEM.wrt_enable: True
MEM.read_enable: 0
MEM.forward_reg: 4
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 2
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 4
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 8
IF.nop: False
IF.PC: 32
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 1139507
ID.PC: 28
EX.nop: False
EX.Imm: 0
EX.rs1: 2
EX.rs2: 1
EX.rd: 5
EX.wrt_mem: 0
EX.alu_op: 51
EX.wrt_enable: 0
EX.funct3: 7
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 4
EX.forward_data: 0
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 2
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 12
MEM.wrt_enable: True
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 9
IF.nop: False
IF.PC: 36
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 1131443
ID.PC: 32
EX.nop: False
EX.Imm: 0
EX.rs1: 2
EX.rs2: 1
EX.rd: 6
EX.wrt_mem: 0
EX.alu_op: 51
EX.wrt_enable: 0
EX.funct3: 6
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 5
EX.forward_data: 1
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 1
MEM.Store_data: 0
MEM.wrt_reg_addr: 5
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 10
IF.nop: False
IF.PC: 40
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 16777475
ID.PC: 36
EX.nop: False
EX.Imm: 0
EX.rs1: 2
EX.rs2: 1
EX.rd: 7
EX.wrt_mem: 0
EX.alu_op: 51
EX.wrt_enable: 0
EX.funct3: 4
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 6
EX.forward_data: 7
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 7
MEM.Store_data: 0
MEM.wrt_reg_addr: 6
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 5
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 1
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 5
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 11
IF.nop: False
IF.PC: 44
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 2130995
ID.PC: 40
EX.nop: False
EX.Imm: 0
EX.rs1: 0
EX.rs2: 0
EX.rd: 2
EX.wrt_mem: 0
EX.alu_op: 3
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 16
EX.forward_reg: 7
EX.forward_data: 6
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 6
MEM.Store_data: 0
MEM.wrt_reg_addr: 7
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 6
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 7
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 6
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 12
IF.nop: False
IF.PC: 44
IF.taken: False
IF.bubble: True
ID.nop: False
ID.Instr: 0
ID.PC: 44
EX.nop: False
EX.Imm: 0
EX.rs1: 1
EX.rs2: 2
EX.rd: 8
EX.wrt_mem: 0
EX.alu_op: 51
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 2
EX.forward_data: 0
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 2
MEM.rd_mem: 16
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: True
MEM.forward_reg: 7
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 6
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 7
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 13
IF.nop: False
IF.PC: 48
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 1075872947
ID.PC: 44
EX.nop: False
EX.Imm: 0
EX.rs1: 0
EX.rs2: 0
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 8
EX.forward_data: 5
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 5
MEM.Store_data: 0
MEM.wrt_reg_addr: 8
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 2
MEM.forward_data: 4294967293
WB.nop: False
WB.wrt_data: 4294967293
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 2
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 14
IF.nop: False
IF.PC: 52
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 1144115
ID.PC: 48
EX.nop: False
EX.Imm: 0
EX.rs1: 1
EX.rs2: 2
EX.rd: 9
EX.wrt_mem: 0
EX.alu_op: 51
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 32
EX.imm: 0
EX.forward_reg: 0
EX.forward_data: 0
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 8
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 5
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 8
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 15
IF.nop: False
IF.PC: 56
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 1140147
ID.PC: 52
EX.nop: False
EX.Imm: 0
EX.rs1: 2
EX.rs2: 1
EX.rd: 10
EX.wrt_mem: 0
EX.alu_op: 51
EX.wrt_enable: 0
EX.funct3: 7
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 9
EX.forward_data: -4294967288
EX.PC: 0
MEM.nop: False
MEM.ALUresult: -4294967288
MEM.Store_data: 0
MEM.wrt_reg_addr: 9
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 16
IF.nop: False
IF.PC: 60
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 1132083
ID.PC: 56
EX.nop: False
EX.Imm: 0
EX.rs1: 2
EX.rs2: 1
EX.rd: 11
EX.wrt_mem: 0
EX.alu_op: 51
EX.wrt_enable: 0
EX.funct3: 6
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 10
EX.forward_data: 5
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 5
MEM.Store_data: 0
MEM.wrt_reg_addr: 10
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 9
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: -4294967288
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 9
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 17
IF.nop: False
IF.PC: 64
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 20971651
ID.PC: 60
EX.nop: False
EX.Imm: 0
EX.rs1: 2
EX.rs2: 1
EX.rd: 12
EX.wrt_mem: 0
EX.alu_op: 51
EX.wrt_enable: 0
EX.funct3: 4
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 11
EX.forward_data: 4294967293
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 4294967293
MEM.Store_data: 0
MEM.wrt_reg_addr: 11
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 10
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 5
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 10
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 18
IF.nop: False
IF.PC: 68
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 25166083
ID.PC: 64
EX.nop: False
EX.Imm: 0
EX.rs1: 0
EX.rs2: 0
EX.rd: 1
EX.wrt_mem: 0
EX.alu_op: 3
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 20
EX.forward_reg: 12
EX.forward_data: 4294967288
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 4294967288
MEM.Store_data: 0
MEM.wrt_reg_addr: 12
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 11
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 4294967293
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 11
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 19
IF.nop: False
IF.PC: 72
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 2131635
ID.PC: 68
EX.nop: False
EX.Imm: 0
EX.rs1: 0
EX.rs2: 0
EX.rd: 2
EX.wrt_mem: 0
EX.alu_op: 3
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 24
EX.forward_reg: 1
EX.forward_data: 0
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 1
MEM.rd_mem: 20
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: True
MEM.forward_reg: 12
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 4294967288
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 12
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 20
IF.nop: False
IF.PC: 72
IF.taken: False
IF.bubble: True
ID.nop: False
ID.Instr: 0
ID.PC: 72
EX.nop: False
EX.Imm: 0
EX.rs1: 1
EX.rs2: 2
EX.rd: 13
EX.wrt_mem: 0
EX.alu_op: 51
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 2
EX.forward_data: 0
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 2
MEM.rd_mem: 24
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: True
MEM.forward_reg: 1
MEM.forward_data: 4294967291
WB.nop: False
WB.wrt_data: 4294967291
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 1
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 21
IF.nop: False
IF.PC: 76
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 1075873587
ID.PC: 72
EX.nop: False
EX.Imm: 0
EX.rs1: 1
EX.rs2: 2
EX.rd: 13
EX.wrt_mem: 0
EX.alu_op: 51
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 13
EX.forward_data: 4294967291
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 4294967291
MEM.Store_data: 0
MEM.wrt_reg_addr: 13
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 2
MEM.forward_data: 2
WB.nop: False
WB.wrt_data: 2
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 2
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 22
IF.nop: False
IF.PC: 80
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 1144755
ID.PC: 76
EX.nop: False
EX.Imm: 0
EX.rs1: 1
EX.rs2: 2
EX.rd: 14
EX.wrt_mem: 0
EX.alu_op: 51
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 32
EX.imm: 0
EX.forward_reg: 13
EX.forward_data: 4294967293
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 4294967293
MEM.Store_data: 0
MEM.wrt_reg_addr: 13
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 23
IF.nop: False
IF.PC: 84
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 1140787
ID.PC: 80
EX.nop: False
EX.Imm: 0
EX.rs1: 2
EX.rs2: 1
EX.rd: 15
EX.wrt_mem: 0
EX.alu_op: 51
EX.wrt_enable: 0
EX.funct3: 7
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 14
EX.forward_data: 4294967289
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 4294967289
MEM.Store_data: 0
MEM.wrt_reg_addr: 14
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 13
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 4294967293
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 13
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 24
IF.nop: False
IF.PC: 88
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 1132723
ID.PC: 84
EX.nop: False
EX.Imm: 0
EX.rs1: 2
EX.rs2: 1
EX.rd: 16
EX.wrt_mem: 0
EX.alu_op: 51
EX.wrt_enable: 0
EX.funct3: 6
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 15
EX.forward_data: 2
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 2
MEM.Store_data: 0
MEM.wrt_reg_addr: 15
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 14
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 4294967289
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 14
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 25
IF.nop: False
IF.PC: 92
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 2146502931
ID.PC: 88
EX.nop: False
EX.Imm: 0
EX.rs1: 2
EX.rs2: 1
EX.rd: 17
EX.wrt_mem: 0
EX.alu_op: 51
EX.wrt_enable: 0
EX.funct3: 4
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 16
EX.forward_data: 4294967291
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 4294967291
MEM.Store_data: 0
MEM.wrt_reg_addr: 16
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 15
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 2
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 15
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 26
IF.nop: False
IF.PC: 96
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 2146531731
ID.PC: 92
EX.nop: False
EX.Imm: 0
EX.rs1: 2
EX.rs2: 0
EX.rd: 18
EX.wrt_mem: 0
EX.alu_op: 19
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 2047
EX.forward_reg: 17
EX.forward_data: 4294967289
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 4294967289
MEM.Store_data: 0
MEM.wrt_reg_addr: 17
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 16
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 4294967291
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 16
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 27
IF.nop: False
IF.PC: 100
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 2146527763
ID.PC: 96
EX.nop: False
EX.Imm: 0
EX.rs1: 2
EX.rs2: 0
EX.rd: 19
EX.wrt_mem: 0
EX.alu_op: 19
EX.wrt_enable: 0
EX.funct3: 7
EX.funct7: 0
EX.imm: 2047
EX.forward_reg: 18
EX.forward_data: 2049
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 2049
MEM.Store_data: 0
MEM.wrt_reg_addr: 18
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 17
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 4294967289
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 17
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 28
IF.nop: False
IF.PC: 104
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 2146519699
ID.PC: 100
EX.nop: False
EX.Imm: 0
EX.rs1: 2
EX.rs2: 0
EX.rd: 20
EX.wrt_mem: 0
EX.alu_op: 19
EX.wrt_enable: 0
EX.funct3: 6
EX.funct7: 0
EX.imm: 2047
EX.forward_reg: 19
EX.forward_data: 2
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 2
MEM.Store_data: 0
MEM.wrt_reg_addr: 19
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 18
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 2049
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 18
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 29
IF.nop: False
IF.PC: 108
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 2146470675
ID.PC: 104
EX.nop: False
EX.Imm: 0
EX.rs1: 2
EX.rs2: 0
EX.rd: 21
EX.wrt_mem: 0
EX.alu_op: 19
EX.wrt_enable: 0
EX.funct3: 4
EX.funct7: 0
EX.imm: 2047
EX.forward_reg: 20
EX.forward_data: 2047
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 2047
MEM.Store_data: 0
MEM.wrt_reg_addr: 20
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 19
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 2
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 19
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 30
IF.nop: False
IF.PC: 112
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 2146499475
ID.PC: 108
EX.nop: False
EX.Imm: 0
EX.rs1: 1
EX.rs2: 0
EX.rd: 22
EX.wrt_mem: 0
EX.alu_op: 19
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 2047
EX.forward_reg: 21
EX.forward_data: 2045
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 2045
MEM.Store_data: 0
MEM.wrt_reg_addr: 21
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 20
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 2047
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 20
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 31
IF.nop: False
IF.PC: 116
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 2146495507
ID.PC: 112
EX.nop: False
EX.Imm: 0
EX.rs1: 1
EX.rs2: 0
EX.rd: 23
EX.wrt_mem: 0
EX.alu_op: 19
EX.wrt_enable: 0
EX.funct3: 7
EX.funct7: 0
EX.imm: 2047
EX.forward_reg: 22
EX.forward_data: 4294969338
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 4294969338
MEM.Store_data: 0
MEM.wrt_reg_addr: 22
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 21
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 2045
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 21
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 32
IF.nop: False
IF.PC: 120
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 2146487443
ID.PC: 116
EX.nop: False
EX.Imm: 0
EX.rs1: 1
EX.rs2: 0
EX.rd: 24
EX.wrt_mem: 0
EX.alu_op: 19
EX.wrt_enable: 0
EX.funct3: 6
EX.funct7: 0
EX.imm: 2047
EX.forward_reg: 23
EX.forward_data: 2043
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 2043
MEM.Store_data: 0
MEM.wrt_reg_addr: 23
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 22
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 4294969338
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 22
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 33
IF.nop: False
IF.PC: 124
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 4293987603
ID.PC: 120
EX.nop: False
EX.Imm: 0
EX.rs1: 1
EX.rs2: 0
EX.rd: 25
EX.wrt_mem: 0
EX.alu_op: 19
EX.wrt_enable: 0
EX.funct3: 4
EX.funct7: 0
EX.imm: 2047
EX.forward_reg: 24
EX.forward_data: 4294967295
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 4294967295
MEM.Store_data: 0
MEM.wrt_reg_addr: 24
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 23
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 2043
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 23
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 34
IF.nop: False
IF.PC: 128
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 4294016403
ID.PC: 124
EX.nop: False
EX.Imm: 0
EX.rs1: 2
EX.rs2: 0
EX.rd: 26
EX.wrt_mem: 0
EX.alu_op: 19
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 4095
EX.forward_reg: 25
EX.forward_data: 4294965252
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 4294965252
MEM.Store_data: 0
MEM.wrt_reg_addr: 25
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 24
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 4294967295
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 24
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 35
IF.nop: False
IF.PC: 132
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 4294012435
ID.PC: 128
EX.nop: False
EX.Imm: 0
EX.rs1: 2
EX.rs2: 0
EX.rd: 27
EX.wrt_mem: 0
EX.alu_op: 19
EX.wrt_enable: 0
EX.funct3: 7
EX.funct7: 0
EX.imm: 4095
EX.forward_reg: 26
EX.forward_data: 1
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 1
MEM.Store_data: 0
MEM.wrt_reg_addr: 26
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 25
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 4294965252
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 25
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 36
IF.nop: False
IF.PC: 136
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 4294004371
ID.PC: 132
EX.nop: False
EX.Imm: 0
EX.rs1: 2
EX.rs2: 0
EX.rd: 28
EX.wrt_mem: 0
EX.alu_op: 19
EX.wrt_enable: 0
EX.funct3: 6
EX.funct7: 0
EX.imm: 4095
EX.forward_reg: 27
EX.forward_data: 2
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 2
MEM.Store_data: 0
MEM.wrt_reg_addr: 27
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 26
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 1
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 26
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 37
IF.nop: False
IF.PC: 140
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 4293955347
ID.PC: 136
EX.nop: False
EX.Imm: 0
EX.rs1: 2
EX.rs2: 0
EX.rd: 29
EX.wrt_mem: 0
EX.alu_op: 19
EX.wrt_enable: 0
EX.funct3: 4
EX.funct7: 0
EX.imm: 4095
EX.forward_reg: 28
EX.forward_data: -1
EX.PC: 0
MEM.nop: False
MEM.ALUresult: -1
MEM.Store_data: 0
MEM.wrt_reg_addr: 28
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 27
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 2
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 27
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 38
IF.nop: False
IF.PC: 144
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 4293984147
ID.PC: 140
EX.nop: False
EX.Imm: 0
EX.rs1: 1
EX.rs2: 0
EX.rd: 30
EX.wrt_mem: 0
EX.alu_op: 19
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 4095
EX.forward_reg: 29
EX.forward_data: -3
EX.PC: 0
MEM.nop: False
MEM.ALUresult: -3
MEM.Store_data: 0
MEM.wrt_reg_addr: 29
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 28
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: -1
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 28
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 39
IF.nop: False
IF.PC: 148
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 4293980051
ID.PC: 144
EX.nop: False
EX.Imm: 0
EX.rs1: 1
EX.rs2: 0
EX.rd: 31
EX.wrt_mem: 0
EX.alu_op: 19
EX.wrt_enable: 0
EX.funct3: 7
EX.funct7: 0
EX.imm: 4095
EX.forward_reg: 30
EX.forward_data: 4294967290
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 4294967290
MEM.Store_data: 0
MEM.wrt_reg_addr: 30
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 29
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: -3
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 29
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 40
IF.nop: False
IF.PC: 152
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 4293967891
ID.PC: 148
EX.nop: False
EX.Imm: 0
EX.rs1: 1
EX.rs2: 0
EX.rd: 31
EX.wrt_mem: 0
EX.alu_op: 19
EX.wrt_enable: 0
EX.funct3: 6
EX.funct7: 0
EX.imm: 4095
EX.forward_reg: 31
EX.forward_data: 4294967291
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 4294967291
MEM.Store_data: 0
MEM.wrt_reg_addr: 31
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 30
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 4294967290
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 30
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 41
IF.nop: True
IF.PC: 152
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 0
ID.PC: 152
EX.nop: False
EX.Imm: 0
EX.rs1: 1
EX.rs2: 0
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 19
EX.wrt_enable: 0
EX.funct3: 4
EX.funct7: 0
EX.imm: 4095
EX.forward_reg: 31
EX.forward_data: -1
EX.PC: 0
MEM.nop: False
MEM.ALUresult: -1
MEM.Store_data: 0
MEM.wrt_reg_addr: 31
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 31
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 4294967291
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 31
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 42
IF.nop: True
IF.PC: 152
IF.taken: False
IF.bubble: False
ID.nop: True
ID.Instr: 0
ID.PC: 0
EX.nop: False
EX.Imm: 0
EX.rs1: 0
EX.rs2: 0
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 0
EX.forward_data: -4294967292
EX.PC: 0
MEM.nop: False
MEM.ALUresult: -4294967292
MEM.Store_data: 0
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 31
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: -1
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 31
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 43
IF.nop: True
IF.PC: 152
IF.taken: False
IF.bubble: False
ID.nop: True
ID.Instr: 0
ID.PC: 0
EX.nop: True
EX.Imm: 0
EX.rs1: 0
EX.rs2: 0
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 0
EX.forward_data: 0
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: -4294967292
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: True
----------------------------------------------------------------------
State after executing cycle: 44
IF.nop: True
IF.PC: 152
IF.taken: False
IF.bubble: False
ID.nop: True
ID.Instr: 0
ID.PC: 0
EX.nop: True
EX.Imm: 0
EX.rs1: 0
EX.rs2: 0
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 0
EX.forward_data: 0
EX.PC: 0
MEM.nop: True
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 45
IF.nop: True
IF.PC: 152
IF.taken: False
IF.bubble: False
ID.nop: True
ID.Instr: 0
ID.PC: 0
EX.nop: True
EX.Imm: 0
EX.rs1: 0
EX.rs2: 0
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 0
EX.forward_data: 0
EX.PC: 0
MEM.nop: True
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: True
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: 0
----------------------------------------------------------------------
State after executing cycle: 46
IF.nop: False
IF.PC: 152
IF.taken: False
IF.bubble: False
ID.nop: False
ID.Instr: 0
ID.PC: 0
EX.nop: False
EX.Imm: 0
EX.rs1: 0
EX.rs2: 0
EX.rd: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0
EX.funct3: 0
EX.funct7: 0
EX.imm: 0
EX.forward_reg: 0
EX.forward_data: 0
EX.PC: 0
MEM.nop: False
MEM.ALUresult: 0
MEM.Store_data: 0
MEM.wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: False
MEM.read_enable: 0
MEM.forward_reg: 0
MEM.forward_data: 0
WB.nop: False
WB.wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.wrt_reg_addr: 0
WB.wrt_enable: 0
