Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr 13 20:03:44 2021
| Host         : LAPTOP-COCCF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BPSK_LMS_timing_summary_routed.rpt -pb BPSK_LMS_timing_summary_routed.pb -rpx BPSK_LMS_timing_summary_routed.rpx -warn_on_violation
| Design       : BPSK_LMS
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (30)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (55)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (30)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: UART_RX/FSM_sequential_present_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: UART_RX/FSM_sequential_present_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: UART_RX/FSM_sequential_present_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UART_RX/FSM_sequential_present_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (55)
-------------------------------
 There are 55 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.224        0.000                      0                   94        0.093        0.000                      0                   94        3.000        0.000                       0                    63  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk                       {0.000 5.000}      10.000          100.000         
  clk_out1_Clk_gen_pll    {0.000 16.667}     33.333          30.000          
  clk_out2_Clk_gen_pll    {0.000 16.667}     33.333          30.000          
  clkfbout_Clk_gen_pll    {0.000 25.000}     50.000          20.000          
sys_clk_pin               {0.000 5.000}      10.000          100.000         
  clk_out1_Clk_gen_pll_1  {0.000 16.667}     33.333          30.000          
  clk_out2_Clk_gen_pll_1  {0.000 16.667}     33.333          30.000          
  clkfbout_Clk_gen_pll_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_Clk_gen_pll                                                                                                                                                     31.178        0.000                       0                     2  
  clk_out2_Clk_gen_pll         15.224        0.000                      0                   94        0.247        0.000                      0                   94       16.167        0.000                       0                    57  
  clkfbout_Clk_gen_pll                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_Clk_gen_pll_1                                                                                                                                                   31.178        0.000                       0                     2  
  clk_out2_Clk_gen_pll_1       15.231        0.000                      0                   94        0.247        0.000                      0                   94       16.167        0.000                       0                    57  
  clkfbout_Clk_gen_pll_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_Clk_gen_pll_1  clk_out2_Clk_gen_pll         15.224        0.000                      0                   94        0.093        0.000                      0                   94  
clk_out2_Clk_gen_pll    clk_out2_Clk_gen_pll_1       15.224        0.000                      0                   94        0.093        0.000                      0                   94  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  Clk_gen_pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  Clk_gen_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  Clk_gen_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  Clk_gen_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  Clk_gen_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  Clk_gen_pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Clk_gen_pll
  To Clock:  clk_out1_Clk_gen_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       31.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Clk_gen_pll
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         33.333      31.178     BUFGCTRL_X0Y16   Clk_gen_pll/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         33.333      32.084     MMCME2_ADV_X1Y1  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       33.333      180.027    MMCME2_ADV_X1Y1  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Clk_gen_pll
  To Clock:  clk_out2_Clk_gen_pll

Setup :            0  Failing Endpoints,  Worst Slack       15.224ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.224ns  (required time - arrival time)
  Source:                 UART_RX/done_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            data_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_Clk_gen_pll fall@16.667ns - clk_out2_Clk_gen_pll rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.091%)  route 0.471ns (52.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 15.136 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.300ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.537    -0.930    UART_RX/clk_out2
    SLICE_X31Y78         FDRE                                         r  UART_RX/done_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.511 r  UART_RX/done_d_reg/Q
                         net (fo=8, routed)           0.471    -0.040    test_OBUF
    SLICE_X33Y80         FDRE                                         r  data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.421    15.136    clkout1
    SLICE_X33Y80         FDRE                                         r  data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.579    15.715    
                         clock uncertainty           -0.154    15.561    
    SLICE_X33Y80         FDRE (Setup_fdre_C_CE)      -0.377    15.184    data_reg[0]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                 15.224    

Slack (MET) :             15.224ns  (required time - arrival time)
  Source:                 UART_RX/done_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            data_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_Clk_gen_pll fall@16.667ns - clk_out2_Clk_gen_pll rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.091%)  route 0.471ns (52.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 15.136 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.300ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.537    -0.930    UART_RX/clk_out2
    SLICE_X31Y78         FDRE                                         r  UART_RX/done_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.511 r  UART_RX/done_d_reg/Q
                         net (fo=8, routed)           0.471    -0.040    test_OBUF
    SLICE_X33Y80         FDRE                                         r  data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.421    15.136    clkout1
    SLICE_X33Y80         FDRE                                         r  data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.579    15.715    
                         clock uncertainty           -0.154    15.561    
    SLICE_X33Y80         FDRE (Setup_fdre_C_CE)      -0.377    15.184    data_reg[1]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                 15.224    

Slack (MET) :             15.224ns  (required time - arrival time)
  Source:                 UART_RX/done_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            data_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_Clk_gen_pll fall@16.667ns - clk_out2_Clk_gen_pll rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.091%)  route 0.471ns (52.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 15.136 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.300ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.537    -0.930    UART_RX/clk_out2
    SLICE_X31Y78         FDRE                                         r  UART_RX/done_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.511 r  UART_RX/done_d_reg/Q
                         net (fo=8, routed)           0.471    -0.040    test_OBUF
    SLICE_X33Y80         FDRE                                         r  data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.421    15.136    clkout1
    SLICE_X33Y80         FDRE                                         r  data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.579    15.715    
                         clock uncertainty           -0.154    15.561    
    SLICE_X33Y80         FDRE (Setup_fdre_C_CE)      -0.377    15.184    data_reg[2]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                 15.224    

Slack (MET) :             15.224ns  (required time - arrival time)
  Source:                 UART_RX/done_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            data_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_Clk_gen_pll fall@16.667ns - clk_out2_Clk_gen_pll rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.091%)  route 0.471ns (52.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 15.136 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.300ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.537    -0.930    UART_RX/clk_out2
    SLICE_X31Y78         FDRE                                         r  UART_RX/done_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.511 r  UART_RX/done_d_reg/Q
                         net (fo=8, routed)           0.471    -0.040    test_OBUF
    SLICE_X33Y80         FDRE                                         r  data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.421    15.136    clkout1
    SLICE_X33Y80         FDRE                                         r  data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.579    15.715    
                         clock uncertainty           -0.154    15.561    
    SLICE_X33Y80         FDRE (Setup_fdre_C_CE)      -0.377    15.184    data_reg[3]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                 15.224    

Slack (MET) :             15.224ns  (required time - arrival time)
  Source:                 UART_RX/done_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            data_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_Clk_gen_pll fall@16.667ns - clk_out2_Clk_gen_pll rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.091%)  route 0.471ns (52.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 15.136 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.300ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.537    -0.930    UART_RX/clk_out2
    SLICE_X31Y78         FDRE                                         r  UART_RX/done_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.511 r  UART_RX/done_d_reg/Q
                         net (fo=8, routed)           0.471    -0.040    test_OBUF
    SLICE_X33Y80         FDRE                                         r  data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.421    15.136    clkout1
    SLICE_X33Y80         FDRE                                         r  data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.579    15.715    
                         clock uncertainty           -0.154    15.561    
    SLICE_X33Y80         FDRE (Setup_fdre_C_CE)      -0.377    15.184    data_reg[4]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                 15.224    

Slack (MET) :             15.224ns  (required time - arrival time)
  Source:                 UART_RX/done_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            data_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_Clk_gen_pll fall@16.667ns - clk_out2_Clk_gen_pll rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.091%)  route 0.471ns (52.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 15.136 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.300ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.537    -0.930    UART_RX/clk_out2
    SLICE_X31Y78         FDRE                                         r  UART_RX/done_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.511 r  UART_RX/done_d_reg/Q
                         net (fo=8, routed)           0.471    -0.040    test_OBUF
    SLICE_X33Y80         FDRE                                         r  data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.421    15.136    clkout1
    SLICE_X33Y80         FDRE                                         r  data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.579    15.715    
                         clock uncertainty           -0.154    15.561    
    SLICE_X33Y80         FDRE (Setup_fdre_C_CE)      -0.377    15.184    data_reg[5]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                 15.224    

Slack (MET) :             15.224ns  (required time - arrival time)
  Source:                 UART_RX/done_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            data_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_Clk_gen_pll fall@16.667ns - clk_out2_Clk_gen_pll rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.091%)  route 0.471ns (52.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 15.136 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.300ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.537    -0.930    UART_RX/clk_out2
    SLICE_X31Y78         FDRE                                         r  UART_RX/done_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.511 r  UART_RX/done_d_reg/Q
                         net (fo=8, routed)           0.471    -0.040    test_OBUF
    SLICE_X33Y80         FDRE                                         r  data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.421    15.136    clkout1
    SLICE_X33Y80         FDRE                                         r  data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.579    15.715    
                         clock uncertainty           -0.154    15.561    
    SLICE_X33Y80         FDRE (Setup_fdre_C_CE)      -0.377    15.184    data_reg[6]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                 15.224    

Slack (MET) :             15.224ns  (required time - arrival time)
  Source:                 UART_RX/done_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            data_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_Clk_gen_pll fall@16.667ns - clk_out2_Clk_gen_pll rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.091%)  route 0.471ns (52.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 15.136 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.300ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.537    -0.930    UART_RX/clk_out2
    SLICE_X31Y78         FDRE                                         r  UART_RX/done_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.511 r  UART_RX/done_d_reg/Q
                         net (fo=8, routed)           0.471    -0.040    test_OBUF
    SLICE_X33Y80         FDRE                                         r  data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.421    15.136    clkout1
    SLICE_X33Y80         FDRE                                         r  data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.579    15.715    
                         clock uncertainty           -0.154    15.561    
    SLICE_X33Y80         FDRE (Setup_fdre_C_CE)      -0.377    15.184    data_reg[7]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                 15.224    

Slack (MET) :             29.161ns  (required time - arrival time)
  Source:                 UART_RX/cntr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            UART_RX/cntr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_Clk_gen_pll rise@33.333ns - clk_out2_Clk_gen_pll rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 0.766ns (22.061%)  route 2.706ns (77.939%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 31.804 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.300ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.538    -0.929    UART_RX/clk_out2
    SLICE_X30Y79         FDRE                                         r  UART_RX/cntr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  UART_RX/cntr_reg[8]/Q
                         net (fo=2, routed)           1.090     0.679    UART_RX/cntr_reg_n_0_[8]
    SLICE_X31Y79         LUT4 (Prop_lut4_I0_O)        0.124     0.803 f  UART_RX/FSM_sequential_present[3]_i_5/O
                         net (fo=2, routed)           0.817     1.620    UART_RX/FSM_sequential_present[3]_i_5_n_0
    SLICE_X31Y78         LUT4 (Prop_lut4_I2_O)        0.124     1.744 r  UART_RX/FSM_sequential_present[3]_i_1/O
                         net (fo=18, routed)          0.799     2.543    UART_RX/FSM_sequential_present[3]_i_1_n_0
    SLICE_X30Y81         FDRE                                         r  UART_RX/cntr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.914    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    28.710 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    30.291    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.382 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.422    31.804    UART_RX/clk_out2
    SLICE_X30Y81         FDRE                                         r  UART_RX/cntr_reg[13]/C
                         clock pessimism              0.579    32.382    
                         clock uncertainty           -0.154    32.228    
    SLICE_X30Y81         FDRE (Setup_fdre_C_R)       -0.524    31.704    UART_RX/cntr_reg[13]
  -------------------------------------------------------------------
                         required time                         31.704    
                         arrival time                          -2.543    
  -------------------------------------------------------------------
                         slack                                 29.161    

Slack (MET) :             29.161ns  (required time - arrival time)
  Source:                 UART_RX/cntr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            UART_RX/cntr_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_Clk_gen_pll rise@33.333ns - clk_out2_Clk_gen_pll rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 0.766ns (22.061%)  route 2.706ns (77.939%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 31.804 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.300ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.538    -0.929    UART_RX/clk_out2
    SLICE_X30Y79         FDRE                                         r  UART_RX/cntr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  UART_RX/cntr_reg[8]/Q
                         net (fo=2, routed)           1.090     0.679    UART_RX/cntr_reg_n_0_[8]
    SLICE_X31Y79         LUT4 (Prop_lut4_I0_O)        0.124     0.803 f  UART_RX/FSM_sequential_present[3]_i_5/O
                         net (fo=2, routed)           0.817     1.620    UART_RX/FSM_sequential_present[3]_i_5_n_0
    SLICE_X31Y78         LUT4 (Prop_lut4_I2_O)        0.124     1.744 r  UART_RX/FSM_sequential_present[3]_i_1/O
                         net (fo=18, routed)          0.799     2.543    UART_RX/FSM_sequential_present[3]_i_1_n_0
    SLICE_X30Y81         FDRE                                         r  UART_RX/cntr_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.914    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    28.710 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    30.291    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.382 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.422    31.804    UART_RX/clk_out2
    SLICE_X30Y81         FDRE                                         r  UART_RX/cntr_reg[14]/C
                         clock pessimism              0.579    32.382    
                         clock uncertainty           -0.154    32.228    
    SLICE_X30Y81         FDRE (Setup_fdre_C_R)       -0.524    31.704    UART_RX/cntr_reg[14]
  -------------------------------------------------------------------
                         required time                         31.704    
                         arrival time                          -2.543    
  -------------------------------------------------------------------
                         slack                                 29.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 iq_data_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            addr_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Clk_gen_pll fall@16.667ns - clk_out2_Clk_gen_pll fall@16.667ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (66.983%)  route 0.123ns (33.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 15.827 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 16.069 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    16.923 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.364    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    15.008 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    15.494    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    15.520 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.549    16.069    clkout1
    SLICE_X34Y79         FDRE                                         r  iq_data_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.151    16.220 r  iq_data_reg[3]/Q
                         net (fo=8, routed)           0.123    16.342    tx_iq_sel_OBUF
    SLICE_X34Y79         LUT6 (Prop_lut6_I4_O)        0.098    16.440 r  addr[1]_i_1/O
                         net (fo=1, routed)           0.000    16.440    addr[1]_i_1_n_0
    SLICE_X34Y79         FDRE                                         r  addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    17.111 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.591    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    14.453 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    14.983    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    15.012 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.816    15.827    clkout1
    SLICE_X34Y79         FDRE                                         r  addr_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.241    16.069    
    SLICE_X34Y79         FDRE (Hold_fdre_C_D)         0.125    16.194    addr_reg[1]
  -------------------------------------------------------------------
                         required time                        -16.194    
                         arrival time                          16.440    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 cntr_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cntr_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Clk_gen_pll fall@16.667ns - clk_out2_Clk_gen_pll fall@16.667ns)
  Data Path Delay:        0.374ns  (logic 0.254ns (67.858%)  route 0.120ns (32.141%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 15.827 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 16.069 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    16.923 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.364    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    15.008 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    15.494    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    15.520 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.549    16.069    clkout1
    SLICE_X35Y79         FDRE                                         r  cntr_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.146    16.215 r  cntr_reg[12]/Q
                         net (fo=2, routed)           0.120    16.335    cntr_reg_n_0_[12]
    SLICE_X35Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    16.443 r  cntr_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.443    cntr_reg[12]_i_1_n_4
    SLICE_X35Y79         FDRE                                         r  cntr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    17.111 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.591    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    14.453 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    14.983    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    15.012 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.816    15.827    clkout1
    SLICE_X35Y79         FDRE                                         r  cntr_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.241    16.069    
    SLICE_X35Y79         FDRE (Hold_fdre_C_D)         0.112    16.181    cntr_reg[12]
  -------------------------------------------------------------------
                         required time                        -16.181    
                         arrival time                          16.443    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 cntr_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cntr_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Clk_gen_pll fall@16.667ns - clk_out2_Clk_gen_pll fall@16.667ns)
  Data Path Delay:        0.374ns  (logic 0.254ns (67.847%)  route 0.120ns (32.153%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns = ( 15.825 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.599ns = ( 16.068 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    16.923 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.364    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    15.008 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    15.494    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    15.520 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.548    16.068    clkout1
    SLICE_X35Y77         FDRE                                         r  cntr_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDRE (Prop_fdre_C_Q)         0.146    16.214 r  cntr_reg[4]/Q
                         net (fo=2, routed)           0.120    16.334    cntr_reg_n_0_[4]
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    16.442 r  cntr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.442    cntr_reg[4]_i_1_n_4
    SLICE_X35Y77         FDRE                                         r  cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    17.111 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.591    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    14.453 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    14.983    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    15.012 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.813    15.825    clkout1
    SLICE_X35Y77         FDRE                                         r  cntr_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.242    16.068    
    SLICE_X35Y77         FDRE (Hold_fdre_C_D)         0.112    16.180    cntr_reg[4]
  -------------------------------------------------------------------
                         required time                        -16.180    
                         arrival time                          16.442    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 UART_RX/FSM_sequential_present_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            UART_RX/FSM_sequential_present_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Clk_gen_pll rise@0.000ns - clk_out2_Clk_gen_pll rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.464%)  route 0.183ns (49.536%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.550    -0.597    UART_RX/clk_out2
    SLICE_X31Y79         FDRE                                         r  UART_RX/FSM_sequential_present_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  UART_RX/FSM_sequential_present_reg[2]/Q
                         net (fo=18, routed)          0.183    -0.274    UART_RX/present__0[2]
    SLICE_X31Y80         LUT5 (Prop_lut5_I2_O)        0.045    -0.229 r  UART_RX/FSM_sequential_present[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    UART_RX/next[0]
    SLICE_X31Y80         FDRE                                         r  UART_RX/FSM_sequential_present_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.817    -0.837    UART_RX/clk_out2
    SLICE_X31Y80         FDRE                                         r  UART_RX/FSM_sequential_present_reg[0]/C
                         clock pessimism              0.255    -0.582    
    SLICE_X31Y80         FDRE (Hold_fdre_C_D)         0.091    -0.491    UART_RX/FSM_sequential_present_reg[0]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cntr_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cntr_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Clk_gen_pll fall@16.667ns - clk_out2_Clk_gen_pll fall@16.667ns)
  Data Path Delay:        0.376ns  (logic 0.261ns (69.406%)  route 0.115ns (30.594%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 15.826 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.599ns = ( 16.068 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    16.923 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.364    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    15.008 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    15.494    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    15.520 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.548    16.068    clkout1
    SLICE_X35Y78         FDRE                                         r  cntr_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDRE (Prop_fdre_C_Q)         0.146    16.214 r  cntr_reg[5]/Q
                         net (fo=2, routed)           0.115    16.329    cntr_reg_n_0_[5]
    SLICE_X35Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    16.444 r  cntr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.444    cntr_reg[8]_i_1_n_7
    SLICE_X35Y78         FDRE                                         r  cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    17.111 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.591    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    14.453 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    14.983    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    15.012 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.815    15.826    clkout1
    SLICE_X35Y78         FDRE                                         r  cntr_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.241    16.068    
    SLICE_X35Y78         FDRE (Hold_fdre_C_D)         0.112    16.180    cntr_reg[5]
  -------------------------------------------------------------------
                         required time                        -16.180    
                         arrival time                          16.444    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 UART_RX/cntr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            UART_RX/cntr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Clk_gen_pll rise@0.000ns - clk_out2_Clk_gen_pll rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.551    -0.596    UART_RX/clk_out2
    SLICE_X30Y80         FDRE                                         r  UART_RX/cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  UART_RX/cntr_reg[11]/Q
                         net (fo=2, routed)           0.125    -0.307    UART_RX/cntr_reg_n_0_[11]
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.197 r  UART_RX/cntr0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.197    UART_RX/data0[11]
    SLICE_X30Y80         FDRE                                         r  UART_RX/cntr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.817    -0.837    UART_RX/clk_out2
    SLICE_X30Y80         FDRE                                         r  UART_RX/cntr_reg[11]/C
                         clock pessimism              0.241    -0.596    
    SLICE_X30Y80         FDRE (Hold_fdre_C_D)         0.134    -0.462    UART_RX/cntr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 UART_RX/cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            UART_RX/cntr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Clk_gen_pll rise@0.000ns - clk_out2_Clk_gen_pll rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.550    -0.597    UART_RX/clk_out2
    SLICE_X30Y79         FDRE                                         r  UART_RX/cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  UART_RX/cntr_reg[7]/Q
                         net (fo=2, routed)           0.125    -0.308    UART_RX/cntr_reg_n_0_[7]
    SLICE_X30Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.198 r  UART_RX/cntr0_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.198    UART_RX/data0[7]
    SLICE_X30Y79         FDRE                                         r  UART_RX/cntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.817    -0.838    UART_RX/clk_out2
    SLICE_X30Y79         FDRE                                         r  UART_RX/cntr_reg[7]/C
                         clock pessimism              0.241    -0.597    
    SLICE_X30Y79         FDRE (Hold_fdre_C_D)         0.134    -0.463    UART_RX/cntr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 cntr_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cntr_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Clk_gen_pll fall@16.667ns - clk_out2_Clk_gen_pll fall@16.667ns)
  Data Path Delay:        0.378ns  (logic 0.261ns (68.992%)  route 0.117ns (31.008%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns = ( 15.828 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( 16.070 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    16.923 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.364    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    15.008 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    15.494    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    15.520 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.550    16.070    clkout1
    SLICE_X35Y80         FDRE                                         r  cntr_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.146    16.216 r  cntr_reg[13]/Q
                         net (fo=2, routed)           0.117    16.333    cntr_reg_n_0_[13]
    SLICE_X35Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    16.448 r  cntr_reg[13]_i_2/O[0]
                         net (fo=1, routed)           0.000    16.448    cntr_reg[13]_i_2_n_7
    SLICE_X35Y80         FDRE                                         r  cntr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    17.111 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.591    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    14.453 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    14.983    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    15.012 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.817    15.828    clkout1
    SLICE_X35Y80         FDRE                                         r  cntr_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.241    16.070    
    SLICE_X35Y80         FDRE (Hold_fdre_C_D)         0.112    16.182    cntr_reg[13]
  -------------------------------------------------------------------
                         required time                        -16.182    
                         arrival time                          16.448    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 cntr_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cntr_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Clk_gen_pll fall@16.667ns - clk_out2_Clk_gen_pll fall@16.667ns)
  Data Path Delay:        0.378ns  (logic 0.261ns (68.992%)  route 0.117ns (31.008%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 15.827 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 16.069 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    16.923 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.364    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    15.008 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    15.494    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    15.520 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.549    16.069    clkout1
    SLICE_X35Y79         FDRE                                         r  cntr_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.146    16.215 r  cntr_reg[9]/Q
                         net (fo=2, routed)           0.117    16.332    cntr_reg_n_0_[9]
    SLICE_X35Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    16.447 r  cntr_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.447    cntr_reg[12]_i_1_n_7
    SLICE_X35Y79         FDRE                                         r  cntr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    17.111 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.591    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    14.453 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    14.983    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    15.012 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.816    15.827    clkout1
    SLICE_X35Y79         FDRE                                         r  cntr_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.241    16.069    
    SLICE_X35Y79         FDRE (Hold_fdre_C_D)         0.112    16.181    cntr_reg[9]
  -------------------------------------------------------------------
                         required time                        -16.181    
                         arrival time                          16.447    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cntr_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cntr_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Clk_gen_pll fall@16.667ns - clk_out2_Clk_gen_pll fall@16.667ns)
  Data Path Delay:        0.380ns  (logic 0.254ns (66.798%)  route 0.126ns (33.201%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 15.826 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.599ns = ( 16.068 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    16.923 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.364    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    15.008 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    15.494    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    15.520 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.548    16.068    clkout1
    SLICE_X35Y78         FDRE                                         r  cntr_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDRE (Prop_fdre_C_Q)         0.146    16.214 r  cntr_reg[8]/Q
                         net (fo=3, routed)           0.126    16.340    cntr_reg_n_0_[8]
    SLICE_X35Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    16.448 r  cntr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.448    cntr_reg[8]_i_1_n_4
    SLICE_X35Y78         FDRE                                         r  cntr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    17.111 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.591    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    14.453 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    14.983    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    15.012 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.815    15.826    clkout1
    SLICE_X35Y78         FDRE                                         r  cntr_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.241    16.068    
    SLICE_X35Y78         FDRE (Hold_fdre_C_D)         0.112    16.180    cntr_reg[8]
  -------------------------------------------------------------------
                         required time                        -16.180    
                         arrival time                          16.448    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_Clk_gen_pll
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         33.333      31.178     BUFGCTRL_X0Y17   Clk_gen_pll/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         33.333      32.084     MMCME2_ADV_X1Y1  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X31Y80     UART_RX/FSM_sequential_present_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X31Y80     UART_RX/FSM_sequential_present_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X31Y79     UART_RX/FSM_sequential_present_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X31Y80     UART_RX/FSM_sequential_present_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X31Y78     UART_RX/cntr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X30Y80     UART_RX/cntr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X30Y80     UART_RX/cntr_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X30Y80     UART_RX/cntr_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       33.333      180.027    MMCME2_ADV_X1Y1  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X31Y79     UART_RX/FSM_sequential_present_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X30Y81     UART_RX/cntr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X30Y81     UART_RX/cntr_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X30Y79     UART_RX/cntr_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X30Y79     UART_RX/cntr_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X30Y79     UART_RX/cntr_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X30Y79     UART_RX/cntr_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X31Y80     UART_RX/FSM_sequential_present_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X31Y80     UART_RX/FSM_sequential_present_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X31Y80     UART_RX/FSM_sequential_present_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X33Y79     addr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X34Y78     cntr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X35Y80     cntr_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X35Y77     cntr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X35Y77     cntr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X35Y77     cntr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X35Y77     cntr_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X35Y78     cntr_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X35Y78     cntr_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X35Y78     cntr_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Clk_gen_pll
  To Clock:  clkfbout_Clk_gen_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Clk_gen_pll
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { Clk_gen_pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18   Clk_gen_pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  Clk_gen_pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  Clk_gen_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  Clk_gen_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  Clk_gen_pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  Clk_gen_pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  Clk_gen_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  Clk_gen_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  Clk_gen_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  Clk_gen_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  Clk_gen_pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Clk_gen_pll_1
  To Clock:  clk_out1_Clk_gen_pll_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       31.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Clk_gen_pll_1
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         33.333      31.178     BUFGCTRL_X0Y16   Clk_gen_pll/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         33.333      32.084     MMCME2_ADV_X1Y1  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       33.333      180.027    MMCME2_ADV_X1Y1  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Clk_gen_pll_1
  To Clock:  clk_out2_Clk_gen_pll_1

Setup :            0  Failing Endpoints,  Worst Slack       15.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.231ns  (required time - arrival time)
  Source:                 UART_RX/done_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            data_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_Clk_gen_pll_1 fall@16.667ns - clk_out2_Clk_gen_pll_1 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.091%)  route 0.471ns (52.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 15.136 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.537    -0.930    UART_RX/clk_out2
    SLICE_X31Y78         FDRE                                         r  UART_RX/done_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.511 r  UART_RX/done_d_reg/Q
                         net (fo=8, routed)           0.471    -0.040    test_OBUF
    SLICE_X33Y80         FDRE                                         r  data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.421    15.136    clkout1
    SLICE_X33Y80         FDRE                                         r  data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.579    15.715    
                         clock uncertainty           -0.147    15.567    
    SLICE_X33Y80         FDRE (Setup_fdre_C_CE)      -0.377    15.190    data_reg[0]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                 15.231    

Slack (MET) :             15.231ns  (required time - arrival time)
  Source:                 UART_RX/done_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            data_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_Clk_gen_pll_1 fall@16.667ns - clk_out2_Clk_gen_pll_1 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.091%)  route 0.471ns (52.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 15.136 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.537    -0.930    UART_RX/clk_out2
    SLICE_X31Y78         FDRE                                         r  UART_RX/done_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.511 r  UART_RX/done_d_reg/Q
                         net (fo=8, routed)           0.471    -0.040    test_OBUF
    SLICE_X33Y80         FDRE                                         r  data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.421    15.136    clkout1
    SLICE_X33Y80         FDRE                                         r  data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.579    15.715    
                         clock uncertainty           -0.147    15.567    
    SLICE_X33Y80         FDRE (Setup_fdre_C_CE)      -0.377    15.190    data_reg[1]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                 15.231    

Slack (MET) :             15.231ns  (required time - arrival time)
  Source:                 UART_RX/done_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            data_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_Clk_gen_pll_1 fall@16.667ns - clk_out2_Clk_gen_pll_1 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.091%)  route 0.471ns (52.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 15.136 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.537    -0.930    UART_RX/clk_out2
    SLICE_X31Y78         FDRE                                         r  UART_RX/done_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.511 r  UART_RX/done_d_reg/Q
                         net (fo=8, routed)           0.471    -0.040    test_OBUF
    SLICE_X33Y80         FDRE                                         r  data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.421    15.136    clkout1
    SLICE_X33Y80         FDRE                                         r  data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.579    15.715    
                         clock uncertainty           -0.147    15.567    
    SLICE_X33Y80         FDRE (Setup_fdre_C_CE)      -0.377    15.190    data_reg[2]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                 15.231    

Slack (MET) :             15.231ns  (required time - arrival time)
  Source:                 UART_RX/done_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            data_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_Clk_gen_pll_1 fall@16.667ns - clk_out2_Clk_gen_pll_1 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.091%)  route 0.471ns (52.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 15.136 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.537    -0.930    UART_RX/clk_out2
    SLICE_X31Y78         FDRE                                         r  UART_RX/done_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.511 r  UART_RX/done_d_reg/Q
                         net (fo=8, routed)           0.471    -0.040    test_OBUF
    SLICE_X33Y80         FDRE                                         r  data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.421    15.136    clkout1
    SLICE_X33Y80         FDRE                                         r  data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.579    15.715    
                         clock uncertainty           -0.147    15.567    
    SLICE_X33Y80         FDRE (Setup_fdre_C_CE)      -0.377    15.190    data_reg[3]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                 15.231    

Slack (MET) :             15.231ns  (required time - arrival time)
  Source:                 UART_RX/done_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            data_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_Clk_gen_pll_1 fall@16.667ns - clk_out2_Clk_gen_pll_1 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.091%)  route 0.471ns (52.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 15.136 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.537    -0.930    UART_RX/clk_out2
    SLICE_X31Y78         FDRE                                         r  UART_RX/done_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.511 r  UART_RX/done_d_reg/Q
                         net (fo=8, routed)           0.471    -0.040    test_OBUF
    SLICE_X33Y80         FDRE                                         r  data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.421    15.136    clkout1
    SLICE_X33Y80         FDRE                                         r  data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.579    15.715    
                         clock uncertainty           -0.147    15.567    
    SLICE_X33Y80         FDRE (Setup_fdre_C_CE)      -0.377    15.190    data_reg[4]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                 15.231    

Slack (MET) :             15.231ns  (required time - arrival time)
  Source:                 UART_RX/done_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            data_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_Clk_gen_pll_1 fall@16.667ns - clk_out2_Clk_gen_pll_1 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.091%)  route 0.471ns (52.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 15.136 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.537    -0.930    UART_RX/clk_out2
    SLICE_X31Y78         FDRE                                         r  UART_RX/done_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.511 r  UART_RX/done_d_reg/Q
                         net (fo=8, routed)           0.471    -0.040    test_OBUF
    SLICE_X33Y80         FDRE                                         r  data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.421    15.136    clkout1
    SLICE_X33Y80         FDRE                                         r  data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.579    15.715    
                         clock uncertainty           -0.147    15.567    
    SLICE_X33Y80         FDRE (Setup_fdre_C_CE)      -0.377    15.190    data_reg[5]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                 15.231    

Slack (MET) :             15.231ns  (required time - arrival time)
  Source:                 UART_RX/done_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            data_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_Clk_gen_pll_1 fall@16.667ns - clk_out2_Clk_gen_pll_1 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.091%)  route 0.471ns (52.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 15.136 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.537    -0.930    UART_RX/clk_out2
    SLICE_X31Y78         FDRE                                         r  UART_RX/done_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.511 r  UART_RX/done_d_reg/Q
                         net (fo=8, routed)           0.471    -0.040    test_OBUF
    SLICE_X33Y80         FDRE                                         r  data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.421    15.136    clkout1
    SLICE_X33Y80         FDRE                                         r  data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.579    15.715    
                         clock uncertainty           -0.147    15.567    
    SLICE_X33Y80         FDRE (Setup_fdre_C_CE)      -0.377    15.190    data_reg[6]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                 15.231    

Slack (MET) :             15.231ns  (required time - arrival time)
  Source:                 UART_RX/done_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            data_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_Clk_gen_pll_1 fall@16.667ns - clk_out2_Clk_gen_pll_1 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.091%)  route 0.471ns (52.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 15.136 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.537    -0.930    UART_RX/clk_out2
    SLICE_X31Y78         FDRE                                         r  UART_RX/done_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.511 r  UART_RX/done_d_reg/Q
                         net (fo=8, routed)           0.471    -0.040    test_OBUF
    SLICE_X33Y80         FDRE                                         r  data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.421    15.136    clkout1
    SLICE_X33Y80         FDRE                                         r  data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.579    15.715    
                         clock uncertainty           -0.147    15.567    
    SLICE_X33Y80         FDRE (Setup_fdre_C_CE)      -0.377    15.190    data_reg[7]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                 15.231    

Slack (MET) :             29.168ns  (required time - arrival time)
  Source:                 UART_RX/cntr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            UART_RX/cntr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_Clk_gen_pll_1 rise@33.333ns - clk_out2_Clk_gen_pll_1 rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 0.766ns (22.061%)  route 2.706ns (77.939%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 31.804 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.538    -0.929    UART_RX/clk_out2
    SLICE_X30Y79         FDRE                                         r  UART_RX/cntr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  UART_RX/cntr_reg[8]/Q
                         net (fo=2, routed)           1.090     0.679    UART_RX/cntr_reg_n_0_[8]
    SLICE_X31Y79         LUT4 (Prop_lut4_I0_O)        0.124     0.803 f  UART_RX/FSM_sequential_present[3]_i_5/O
                         net (fo=2, routed)           0.817     1.620    UART_RX/FSM_sequential_present[3]_i_5_n_0
    SLICE_X31Y78         LUT4 (Prop_lut4_I2_O)        0.124     1.744 r  UART_RX/FSM_sequential_present[3]_i_1/O
                         net (fo=18, routed)          0.799     2.543    UART_RX/FSM_sequential_present[3]_i_1_n_0
    SLICE_X30Y81         FDRE                                         r  UART_RX/cntr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.914    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    28.710 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    30.291    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.382 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.422    31.804    UART_RX/clk_out2
    SLICE_X30Y81         FDRE                                         r  UART_RX/cntr_reg[13]/C
                         clock pessimism              0.579    32.382    
                         clock uncertainty           -0.147    32.235    
    SLICE_X30Y81         FDRE (Setup_fdre_C_R)       -0.524    31.711    UART_RX/cntr_reg[13]
  -------------------------------------------------------------------
                         required time                         31.711    
                         arrival time                          -2.543    
  -------------------------------------------------------------------
                         slack                                 29.168    

Slack (MET) :             29.168ns  (required time - arrival time)
  Source:                 UART_RX/cntr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            UART_RX/cntr_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_Clk_gen_pll_1 rise@33.333ns - clk_out2_Clk_gen_pll_1 rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 0.766ns (22.061%)  route 2.706ns (77.939%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 31.804 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.538    -0.929    UART_RX/clk_out2
    SLICE_X30Y79         FDRE                                         r  UART_RX/cntr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  UART_RX/cntr_reg[8]/Q
                         net (fo=2, routed)           1.090     0.679    UART_RX/cntr_reg_n_0_[8]
    SLICE_X31Y79         LUT4 (Prop_lut4_I0_O)        0.124     0.803 f  UART_RX/FSM_sequential_present[3]_i_5/O
                         net (fo=2, routed)           0.817     1.620    UART_RX/FSM_sequential_present[3]_i_5_n_0
    SLICE_X31Y78         LUT4 (Prop_lut4_I2_O)        0.124     1.744 r  UART_RX/FSM_sequential_present[3]_i_1/O
                         net (fo=18, routed)          0.799     2.543    UART_RX/FSM_sequential_present[3]_i_1_n_0
    SLICE_X30Y81         FDRE                                         r  UART_RX/cntr_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.914    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    28.710 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    30.291    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.382 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.422    31.804    UART_RX/clk_out2
    SLICE_X30Y81         FDRE                                         r  UART_RX/cntr_reg[14]/C
                         clock pessimism              0.579    32.382    
                         clock uncertainty           -0.147    32.235    
    SLICE_X30Y81         FDRE (Setup_fdre_C_R)       -0.524    31.711    UART_RX/cntr_reg[14]
  -------------------------------------------------------------------
                         required time                         31.711    
                         arrival time                          -2.543    
  -------------------------------------------------------------------
                         slack                                 29.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 iq_data_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            addr_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Clk_gen_pll_1 fall@16.667ns - clk_out2_Clk_gen_pll_1 fall@16.667ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (66.983%)  route 0.123ns (33.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 15.827 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 16.069 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    16.923 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.364    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    15.008 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    15.494    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    15.520 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.549    16.069    clkout1
    SLICE_X34Y79         FDRE                                         r  iq_data_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.151    16.220 r  iq_data_reg[3]/Q
                         net (fo=8, routed)           0.123    16.342    tx_iq_sel_OBUF
    SLICE_X34Y79         LUT6 (Prop_lut6_I4_O)        0.098    16.440 r  addr[1]_i_1/O
                         net (fo=1, routed)           0.000    16.440    addr[1]_i_1_n_0
    SLICE_X34Y79         FDRE                                         r  addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    17.111 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.591    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    14.453 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    14.983    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    15.012 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.816    15.827    clkout1
    SLICE_X34Y79         FDRE                                         r  addr_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.241    16.069    
    SLICE_X34Y79         FDRE (Hold_fdre_C_D)         0.125    16.194    addr_reg[1]
  -------------------------------------------------------------------
                         required time                        -16.194    
                         arrival time                          16.440    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 cntr_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cntr_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Clk_gen_pll_1 fall@16.667ns - clk_out2_Clk_gen_pll_1 fall@16.667ns)
  Data Path Delay:        0.374ns  (logic 0.254ns (67.858%)  route 0.120ns (32.141%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 15.827 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 16.069 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    16.923 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.364    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    15.008 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    15.494    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    15.520 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.549    16.069    clkout1
    SLICE_X35Y79         FDRE                                         r  cntr_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.146    16.215 r  cntr_reg[12]/Q
                         net (fo=2, routed)           0.120    16.335    cntr_reg_n_0_[12]
    SLICE_X35Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    16.443 r  cntr_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.443    cntr_reg[12]_i_1_n_4
    SLICE_X35Y79         FDRE                                         r  cntr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    17.111 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.591    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    14.453 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    14.983    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    15.012 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.816    15.827    clkout1
    SLICE_X35Y79         FDRE                                         r  cntr_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.241    16.069    
    SLICE_X35Y79         FDRE (Hold_fdre_C_D)         0.112    16.181    cntr_reg[12]
  -------------------------------------------------------------------
                         required time                        -16.181    
                         arrival time                          16.443    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 cntr_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cntr_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Clk_gen_pll_1 fall@16.667ns - clk_out2_Clk_gen_pll_1 fall@16.667ns)
  Data Path Delay:        0.374ns  (logic 0.254ns (67.847%)  route 0.120ns (32.153%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns = ( 15.825 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.599ns = ( 16.068 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    16.923 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.364    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    15.008 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    15.494    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    15.520 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.548    16.068    clkout1
    SLICE_X35Y77         FDRE                                         r  cntr_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDRE (Prop_fdre_C_Q)         0.146    16.214 r  cntr_reg[4]/Q
                         net (fo=2, routed)           0.120    16.334    cntr_reg_n_0_[4]
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    16.442 r  cntr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.442    cntr_reg[4]_i_1_n_4
    SLICE_X35Y77         FDRE                                         r  cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    17.111 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.591    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    14.453 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    14.983    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    15.012 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.813    15.825    clkout1
    SLICE_X35Y77         FDRE                                         r  cntr_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.242    16.068    
    SLICE_X35Y77         FDRE (Hold_fdre_C_D)         0.112    16.180    cntr_reg[4]
  -------------------------------------------------------------------
                         required time                        -16.180    
                         arrival time                          16.442    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 UART_RX/FSM_sequential_present_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            UART_RX/FSM_sequential_present_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Clk_gen_pll_1 rise@0.000ns - clk_out2_Clk_gen_pll_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.464%)  route 0.183ns (49.536%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.550    -0.597    UART_RX/clk_out2
    SLICE_X31Y79         FDRE                                         r  UART_RX/FSM_sequential_present_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  UART_RX/FSM_sequential_present_reg[2]/Q
                         net (fo=18, routed)          0.183    -0.274    UART_RX/present__0[2]
    SLICE_X31Y80         LUT5 (Prop_lut5_I2_O)        0.045    -0.229 r  UART_RX/FSM_sequential_present[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    UART_RX/next[0]
    SLICE_X31Y80         FDRE                                         r  UART_RX/FSM_sequential_present_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.817    -0.837    UART_RX/clk_out2
    SLICE_X31Y80         FDRE                                         r  UART_RX/FSM_sequential_present_reg[0]/C
                         clock pessimism              0.255    -0.582    
    SLICE_X31Y80         FDRE (Hold_fdre_C_D)         0.091    -0.491    UART_RX/FSM_sequential_present_reg[0]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cntr_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cntr_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Clk_gen_pll_1 fall@16.667ns - clk_out2_Clk_gen_pll_1 fall@16.667ns)
  Data Path Delay:        0.376ns  (logic 0.261ns (69.406%)  route 0.115ns (30.594%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 15.826 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.599ns = ( 16.068 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    16.923 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.364    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    15.008 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    15.494    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    15.520 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.548    16.068    clkout1
    SLICE_X35Y78         FDRE                                         r  cntr_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDRE (Prop_fdre_C_Q)         0.146    16.214 r  cntr_reg[5]/Q
                         net (fo=2, routed)           0.115    16.329    cntr_reg_n_0_[5]
    SLICE_X35Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    16.444 r  cntr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.444    cntr_reg[8]_i_1_n_7
    SLICE_X35Y78         FDRE                                         r  cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    17.111 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.591    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    14.453 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    14.983    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    15.012 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.815    15.826    clkout1
    SLICE_X35Y78         FDRE                                         r  cntr_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.241    16.068    
    SLICE_X35Y78         FDRE (Hold_fdre_C_D)         0.112    16.180    cntr_reg[5]
  -------------------------------------------------------------------
                         required time                        -16.180    
                         arrival time                          16.444    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 UART_RX/cntr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            UART_RX/cntr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Clk_gen_pll_1 rise@0.000ns - clk_out2_Clk_gen_pll_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.551    -0.596    UART_RX/clk_out2
    SLICE_X30Y80         FDRE                                         r  UART_RX/cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  UART_RX/cntr_reg[11]/Q
                         net (fo=2, routed)           0.125    -0.307    UART_RX/cntr_reg_n_0_[11]
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.197 r  UART_RX/cntr0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.197    UART_RX/data0[11]
    SLICE_X30Y80         FDRE                                         r  UART_RX/cntr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.817    -0.837    UART_RX/clk_out2
    SLICE_X30Y80         FDRE                                         r  UART_RX/cntr_reg[11]/C
                         clock pessimism              0.241    -0.596    
    SLICE_X30Y80         FDRE (Hold_fdre_C_D)         0.134    -0.462    UART_RX/cntr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 UART_RX/cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            UART_RX/cntr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Clk_gen_pll_1 rise@0.000ns - clk_out2_Clk_gen_pll_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.550    -0.597    UART_RX/clk_out2
    SLICE_X30Y79         FDRE                                         r  UART_RX/cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  UART_RX/cntr_reg[7]/Q
                         net (fo=2, routed)           0.125    -0.308    UART_RX/cntr_reg_n_0_[7]
    SLICE_X30Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.198 r  UART_RX/cntr0_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.198    UART_RX/data0[7]
    SLICE_X30Y79         FDRE                                         r  UART_RX/cntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.817    -0.838    UART_RX/clk_out2
    SLICE_X30Y79         FDRE                                         r  UART_RX/cntr_reg[7]/C
                         clock pessimism              0.241    -0.597    
    SLICE_X30Y79         FDRE (Hold_fdre_C_D)         0.134    -0.463    UART_RX/cntr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 cntr_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cntr_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Clk_gen_pll_1 fall@16.667ns - clk_out2_Clk_gen_pll_1 fall@16.667ns)
  Data Path Delay:        0.378ns  (logic 0.261ns (68.992%)  route 0.117ns (31.008%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns = ( 15.828 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( 16.070 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    16.923 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.364    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    15.008 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    15.494    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    15.520 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.550    16.070    clkout1
    SLICE_X35Y80         FDRE                                         r  cntr_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.146    16.216 r  cntr_reg[13]/Q
                         net (fo=2, routed)           0.117    16.333    cntr_reg_n_0_[13]
    SLICE_X35Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    16.448 r  cntr_reg[13]_i_2/O[0]
                         net (fo=1, routed)           0.000    16.448    cntr_reg[13]_i_2_n_7
    SLICE_X35Y80         FDRE                                         r  cntr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    17.111 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.591    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    14.453 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    14.983    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    15.012 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.817    15.828    clkout1
    SLICE_X35Y80         FDRE                                         r  cntr_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.241    16.070    
    SLICE_X35Y80         FDRE (Hold_fdre_C_D)         0.112    16.182    cntr_reg[13]
  -------------------------------------------------------------------
                         required time                        -16.182    
                         arrival time                          16.448    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 cntr_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cntr_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Clk_gen_pll_1 fall@16.667ns - clk_out2_Clk_gen_pll_1 fall@16.667ns)
  Data Path Delay:        0.378ns  (logic 0.261ns (68.992%)  route 0.117ns (31.008%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 15.827 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 16.069 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    16.923 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.364    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    15.008 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    15.494    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    15.520 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.549    16.069    clkout1
    SLICE_X35Y79         FDRE                                         r  cntr_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.146    16.215 r  cntr_reg[9]/Q
                         net (fo=2, routed)           0.117    16.332    cntr_reg_n_0_[9]
    SLICE_X35Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    16.447 r  cntr_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.447    cntr_reg[12]_i_1_n_7
    SLICE_X35Y79         FDRE                                         r  cntr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    17.111 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.591    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    14.453 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    14.983    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    15.012 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.816    15.827    clkout1
    SLICE_X35Y79         FDRE                                         r  cntr_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.241    16.069    
    SLICE_X35Y79         FDRE (Hold_fdre_C_D)         0.112    16.181    cntr_reg[9]
  -------------------------------------------------------------------
                         required time                        -16.181    
                         arrival time                          16.447    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cntr_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cntr_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Clk_gen_pll_1 fall@16.667ns - clk_out2_Clk_gen_pll_1 fall@16.667ns)
  Data Path Delay:        0.380ns  (logic 0.254ns (66.798%)  route 0.126ns (33.201%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 15.826 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.599ns = ( 16.068 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    16.923 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.364    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    15.008 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    15.494    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    15.520 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.548    16.068    clkout1
    SLICE_X35Y78         FDRE                                         r  cntr_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDRE (Prop_fdre_C_Q)         0.146    16.214 r  cntr_reg[8]/Q
                         net (fo=3, routed)           0.126    16.340    cntr_reg_n_0_[8]
    SLICE_X35Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    16.448 r  cntr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.448    cntr_reg[8]_i_1_n_4
    SLICE_X35Y78         FDRE                                         r  cntr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    17.111 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.591    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    14.453 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    14.983    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    15.012 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.815    15.826    clkout1
    SLICE_X35Y78         FDRE                                         r  cntr_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.241    16.068    
    SLICE_X35Y78         FDRE (Hold_fdre_C_D)         0.112    16.180    cntr_reg[8]
  -------------------------------------------------------------------
                         required time                        -16.180    
                         arrival time                          16.448    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_Clk_gen_pll_1
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         33.333      31.178     BUFGCTRL_X0Y17   Clk_gen_pll/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         33.333      32.084     MMCME2_ADV_X1Y1  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X31Y80     UART_RX/FSM_sequential_present_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X31Y80     UART_RX/FSM_sequential_present_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X31Y79     UART_RX/FSM_sequential_present_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X31Y80     UART_RX/FSM_sequential_present_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X31Y78     UART_RX/cntr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X30Y80     UART_RX/cntr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X30Y80     UART_RX/cntr_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X30Y80     UART_RX/cntr_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       33.333      180.027    MMCME2_ADV_X1Y1  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X31Y79     UART_RX/FSM_sequential_present_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X30Y81     UART_RX/cntr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X30Y81     UART_RX/cntr_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X30Y79     UART_RX/cntr_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X30Y79     UART_RX/cntr_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X30Y79     UART_RX/cntr_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X30Y79     UART_RX/cntr_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X31Y80     UART_RX/FSM_sequential_present_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X31Y80     UART_RX/FSM_sequential_present_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X31Y80     UART_RX/FSM_sequential_present_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X33Y79     addr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X34Y78     cntr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X35Y80     cntr_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X35Y77     cntr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X35Y77     cntr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X35Y77     cntr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X35Y77     cntr_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X35Y78     cntr_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X35Y78     cntr_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.667      16.167     SLICE_X35Y78     cntr_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Clk_gen_pll_1
  To Clock:  clkfbout_Clk_gen_pll_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Clk_gen_pll_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { Clk_gen_pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18   Clk_gen_pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  Clk_gen_pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  Clk_gen_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  Clk_gen_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  Clk_gen_pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Clk_gen_pll_1
  To Clock:  clk_out2_Clk_gen_pll

Setup :            0  Failing Endpoints,  Worst Slack       15.224ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.224ns  (required time - arrival time)
  Source:                 UART_RX/done_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            data_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_Clk_gen_pll fall@16.667ns - clk_out2_Clk_gen_pll_1 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.091%)  route 0.471ns (52.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 15.136 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.300ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.537    -0.930    UART_RX/clk_out2
    SLICE_X31Y78         FDRE                                         r  UART_RX/done_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.511 r  UART_RX/done_d_reg/Q
                         net (fo=8, routed)           0.471    -0.040    test_OBUF
    SLICE_X33Y80         FDRE                                         r  data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.421    15.136    clkout1
    SLICE_X33Y80         FDRE                                         r  data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.579    15.715    
                         clock uncertainty           -0.154    15.561    
    SLICE_X33Y80         FDRE (Setup_fdre_C_CE)      -0.377    15.184    data_reg[0]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                 15.224    

Slack (MET) :             15.224ns  (required time - arrival time)
  Source:                 UART_RX/done_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            data_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_Clk_gen_pll fall@16.667ns - clk_out2_Clk_gen_pll_1 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.091%)  route 0.471ns (52.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 15.136 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.300ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.537    -0.930    UART_RX/clk_out2
    SLICE_X31Y78         FDRE                                         r  UART_RX/done_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.511 r  UART_RX/done_d_reg/Q
                         net (fo=8, routed)           0.471    -0.040    test_OBUF
    SLICE_X33Y80         FDRE                                         r  data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.421    15.136    clkout1
    SLICE_X33Y80         FDRE                                         r  data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.579    15.715    
                         clock uncertainty           -0.154    15.561    
    SLICE_X33Y80         FDRE (Setup_fdre_C_CE)      -0.377    15.184    data_reg[1]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                 15.224    

Slack (MET) :             15.224ns  (required time - arrival time)
  Source:                 UART_RX/done_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            data_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_Clk_gen_pll fall@16.667ns - clk_out2_Clk_gen_pll_1 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.091%)  route 0.471ns (52.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 15.136 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.300ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.537    -0.930    UART_RX/clk_out2
    SLICE_X31Y78         FDRE                                         r  UART_RX/done_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.511 r  UART_RX/done_d_reg/Q
                         net (fo=8, routed)           0.471    -0.040    test_OBUF
    SLICE_X33Y80         FDRE                                         r  data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.421    15.136    clkout1
    SLICE_X33Y80         FDRE                                         r  data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.579    15.715    
                         clock uncertainty           -0.154    15.561    
    SLICE_X33Y80         FDRE (Setup_fdre_C_CE)      -0.377    15.184    data_reg[2]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                 15.224    

Slack (MET) :             15.224ns  (required time - arrival time)
  Source:                 UART_RX/done_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            data_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_Clk_gen_pll fall@16.667ns - clk_out2_Clk_gen_pll_1 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.091%)  route 0.471ns (52.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 15.136 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.300ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.537    -0.930    UART_RX/clk_out2
    SLICE_X31Y78         FDRE                                         r  UART_RX/done_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.511 r  UART_RX/done_d_reg/Q
                         net (fo=8, routed)           0.471    -0.040    test_OBUF
    SLICE_X33Y80         FDRE                                         r  data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.421    15.136    clkout1
    SLICE_X33Y80         FDRE                                         r  data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.579    15.715    
                         clock uncertainty           -0.154    15.561    
    SLICE_X33Y80         FDRE (Setup_fdre_C_CE)      -0.377    15.184    data_reg[3]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                 15.224    

Slack (MET) :             15.224ns  (required time - arrival time)
  Source:                 UART_RX/done_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            data_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_Clk_gen_pll fall@16.667ns - clk_out2_Clk_gen_pll_1 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.091%)  route 0.471ns (52.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 15.136 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.300ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.537    -0.930    UART_RX/clk_out2
    SLICE_X31Y78         FDRE                                         r  UART_RX/done_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.511 r  UART_RX/done_d_reg/Q
                         net (fo=8, routed)           0.471    -0.040    test_OBUF
    SLICE_X33Y80         FDRE                                         r  data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.421    15.136    clkout1
    SLICE_X33Y80         FDRE                                         r  data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.579    15.715    
                         clock uncertainty           -0.154    15.561    
    SLICE_X33Y80         FDRE (Setup_fdre_C_CE)      -0.377    15.184    data_reg[4]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                 15.224    

Slack (MET) :             15.224ns  (required time - arrival time)
  Source:                 UART_RX/done_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            data_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_Clk_gen_pll fall@16.667ns - clk_out2_Clk_gen_pll_1 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.091%)  route 0.471ns (52.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 15.136 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.300ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.537    -0.930    UART_RX/clk_out2
    SLICE_X31Y78         FDRE                                         r  UART_RX/done_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.511 r  UART_RX/done_d_reg/Q
                         net (fo=8, routed)           0.471    -0.040    test_OBUF
    SLICE_X33Y80         FDRE                                         r  data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.421    15.136    clkout1
    SLICE_X33Y80         FDRE                                         r  data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.579    15.715    
                         clock uncertainty           -0.154    15.561    
    SLICE_X33Y80         FDRE (Setup_fdre_C_CE)      -0.377    15.184    data_reg[5]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                 15.224    

Slack (MET) :             15.224ns  (required time - arrival time)
  Source:                 UART_RX/done_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            data_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_Clk_gen_pll fall@16.667ns - clk_out2_Clk_gen_pll_1 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.091%)  route 0.471ns (52.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 15.136 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.300ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.537    -0.930    UART_RX/clk_out2
    SLICE_X31Y78         FDRE                                         r  UART_RX/done_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.511 r  UART_RX/done_d_reg/Q
                         net (fo=8, routed)           0.471    -0.040    test_OBUF
    SLICE_X33Y80         FDRE                                         r  data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.421    15.136    clkout1
    SLICE_X33Y80         FDRE                                         r  data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.579    15.715    
                         clock uncertainty           -0.154    15.561    
    SLICE_X33Y80         FDRE (Setup_fdre_C_CE)      -0.377    15.184    data_reg[6]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                 15.224    

Slack (MET) :             15.224ns  (required time - arrival time)
  Source:                 UART_RX/done_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            data_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_Clk_gen_pll fall@16.667ns - clk_out2_Clk_gen_pll_1 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.091%)  route 0.471ns (52.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 15.136 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.300ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.537    -0.930    UART_RX/clk_out2
    SLICE_X31Y78         FDRE                                         r  UART_RX/done_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.511 r  UART_RX/done_d_reg/Q
                         net (fo=8, routed)           0.471    -0.040    test_OBUF
    SLICE_X33Y80         FDRE                                         r  data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.421    15.136    clkout1
    SLICE_X33Y80         FDRE                                         r  data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.579    15.715    
                         clock uncertainty           -0.154    15.561    
    SLICE_X33Y80         FDRE (Setup_fdre_C_CE)      -0.377    15.184    data_reg[7]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                 15.224    

Slack (MET) :             29.161ns  (required time - arrival time)
  Source:                 UART_RX/cntr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            UART_RX/cntr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_Clk_gen_pll rise@33.333ns - clk_out2_Clk_gen_pll_1 rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 0.766ns (22.061%)  route 2.706ns (77.939%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 31.804 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.300ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.538    -0.929    UART_RX/clk_out2
    SLICE_X30Y79         FDRE                                         r  UART_RX/cntr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  UART_RX/cntr_reg[8]/Q
                         net (fo=2, routed)           1.090     0.679    UART_RX/cntr_reg_n_0_[8]
    SLICE_X31Y79         LUT4 (Prop_lut4_I0_O)        0.124     0.803 f  UART_RX/FSM_sequential_present[3]_i_5/O
                         net (fo=2, routed)           0.817     1.620    UART_RX/FSM_sequential_present[3]_i_5_n_0
    SLICE_X31Y78         LUT4 (Prop_lut4_I2_O)        0.124     1.744 r  UART_RX/FSM_sequential_present[3]_i_1/O
                         net (fo=18, routed)          0.799     2.543    UART_RX/FSM_sequential_present[3]_i_1_n_0
    SLICE_X30Y81         FDRE                                         r  UART_RX/cntr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.914    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    28.710 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    30.291    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.382 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.422    31.804    UART_RX/clk_out2
    SLICE_X30Y81         FDRE                                         r  UART_RX/cntr_reg[13]/C
                         clock pessimism              0.579    32.382    
                         clock uncertainty           -0.154    32.228    
    SLICE_X30Y81         FDRE (Setup_fdre_C_R)       -0.524    31.704    UART_RX/cntr_reg[13]
  -------------------------------------------------------------------
                         required time                         31.704    
                         arrival time                          -2.543    
  -------------------------------------------------------------------
                         slack                                 29.161    

Slack (MET) :             29.161ns  (required time - arrival time)
  Source:                 UART_RX/cntr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            UART_RX/cntr_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_Clk_gen_pll rise@33.333ns - clk_out2_Clk_gen_pll_1 rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 0.766ns (22.061%)  route 2.706ns (77.939%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 31.804 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.300ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.538    -0.929    UART_RX/clk_out2
    SLICE_X30Y79         FDRE                                         r  UART_RX/cntr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  UART_RX/cntr_reg[8]/Q
                         net (fo=2, routed)           1.090     0.679    UART_RX/cntr_reg_n_0_[8]
    SLICE_X31Y79         LUT4 (Prop_lut4_I0_O)        0.124     0.803 f  UART_RX/FSM_sequential_present[3]_i_5/O
                         net (fo=2, routed)           0.817     1.620    UART_RX/FSM_sequential_present[3]_i_5_n_0
    SLICE_X31Y78         LUT4 (Prop_lut4_I2_O)        0.124     1.744 r  UART_RX/FSM_sequential_present[3]_i_1/O
                         net (fo=18, routed)          0.799     2.543    UART_RX/FSM_sequential_present[3]_i_1_n_0
    SLICE_X30Y81         FDRE                                         r  UART_RX/cntr_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.914    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    28.710 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    30.291    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.382 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.422    31.804    UART_RX/clk_out2
    SLICE_X30Y81         FDRE                                         r  UART_RX/cntr_reg[14]/C
                         clock pessimism              0.579    32.382    
                         clock uncertainty           -0.154    32.228    
    SLICE_X30Y81         FDRE (Setup_fdre_C_R)       -0.524    31.704    UART_RX/cntr_reg[14]
  -------------------------------------------------------------------
                         required time                         31.704    
                         arrival time                          -2.543    
  -------------------------------------------------------------------
                         slack                                 29.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 iq_data_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            addr_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Clk_gen_pll fall@16.667ns - clk_out2_Clk_gen_pll_1 fall@16.667ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (66.983%)  route 0.123ns (33.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 15.827 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 16.069 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.300ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    16.923 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.364    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    15.008 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    15.494    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    15.520 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.549    16.069    clkout1
    SLICE_X34Y79         FDRE                                         r  iq_data_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.151    16.220 r  iq_data_reg[3]/Q
                         net (fo=8, routed)           0.123    16.342    tx_iq_sel_OBUF
    SLICE_X34Y79         LUT6 (Prop_lut6_I4_O)        0.098    16.440 r  addr[1]_i_1/O
                         net (fo=1, routed)           0.000    16.440    addr[1]_i_1_n_0
    SLICE_X34Y79         FDRE                                         r  addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    17.111 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.591    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    14.453 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    14.983    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    15.012 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.816    15.827    clkout1
    SLICE_X34Y79         FDRE                                         r  addr_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.241    16.069    
                         clock uncertainty            0.154    16.223    
    SLICE_X34Y79         FDRE (Hold_fdre_C_D)         0.125    16.348    addr_reg[1]
  -------------------------------------------------------------------
                         required time                        -16.348    
                         arrival time                          16.440    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 cntr_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cntr_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Clk_gen_pll fall@16.667ns - clk_out2_Clk_gen_pll_1 fall@16.667ns)
  Data Path Delay:        0.374ns  (logic 0.254ns (67.858%)  route 0.120ns (32.141%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 15.827 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 16.069 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.300ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    16.923 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.364    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    15.008 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    15.494    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    15.520 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.549    16.069    clkout1
    SLICE_X35Y79         FDRE                                         r  cntr_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.146    16.215 r  cntr_reg[12]/Q
                         net (fo=2, routed)           0.120    16.335    cntr_reg_n_0_[12]
    SLICE_X35Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    16.443 r  cntr_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.443    cntr_reg[12]_i_1_n_4
    SLICE_X35Y79         FDRE                                         r  cntr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    17.111 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.591    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    14.453 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    14.983    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    15.012 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.816    15.827    clkout1
    SLICE_X35Y79         FDRE                                         r  cntr_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.241    16.069    
                         clock uncertainty            0.154    16.223    
    SLICE_X35Y79         FDRE (Hold_fdre_C_D)         0.112    16.335    cntr_reg[12]
  -------------------------------------------------------------------
                         required time                        -16.335    
                         arrival time                          16.443    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 cntr_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cntr_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Clk_gen_pll fall@16.667ns - clk_out2_Clk_gen_pll_1 fall@16.667ns)
  Data Path Delay:        0.374ns  (logic 0.254ns (67.847%)  route 0.120ns (32.153%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns = ( 15.825 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.599ns = ( 16.068 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.300ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    16.923 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.364    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    15.008 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    15.494    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    15.520 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.548    16.068    clkout1
    SLICE_X35Y77         FDRE                                         r  cntr_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDRE (Prop_fdre_C_Q)         0.146    16.214 r  cntr_reg[4]/Q
                         net (fo=2, routed)           0.120    16.334    cntr_reg_n_0_[4]
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    16.442 r  cntr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.442    cntr_reg[4]_i_1_n_4
    SLICE_X35Y77         FDRE                                         r  cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    17.111 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.591    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    14.453 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    14.983    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    15.012 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.813    15.825    clkout1
    SLICE_X35Y77         FDRE                                         r  cntr_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.242    16.068    
                         clock uncertainty            0.154    16.222    
    SLICE_X35Y77         FDRE (Hold_fdre_C_D)         0.112    16.334    cntr_reg[4]
  -------------------------------------------------------------------
                         required time                        -16.334    
                         arrival time                          16.442    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 UART_RX/FSM_sequential_present_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            UART_RX/FSM_sequential_present_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Clk_gen_pll rise@0.000ns - clk_out2_Clk_gen_pll_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.464%)  route 0.183ns (49.536%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.300ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.550    -0.597    UART_RX/clk_out2
    SLICE_X31Y79         FDRE                                         r  UART_RX/FSM_sequential_present_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  UART_RX/FSM_sequential_present_reg[2]/Q
                         net (fo=18, routed)          0.183    -0.274    UART_RX/present__0[2]
    SLICE_X31Y80         LUT5 (Prop_lut5_I2_O)        0.045    -0.229 r  UART_RX/FSM_sequential_present[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    UART_RX/next[0]
    SLICE_X31Y80         FDRE                                         r  UART_RX/FSM_sequential_present_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.817    -0.837    UART_RX/clk_out2
    SLICE_X31Y80         FDRE                                         r  UART_RX/FSM_sequential_present_reg[0]/C
                         clock pessimism              0.255    -0.582    
                         clock uncertainty            0.154    -0.428    
    SLICE_X31Y80         FDRE (Hold_fdre_C_D)         0.091    -0.337    UART_RX/FSM_sequential_present_reg[0]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 cntr_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cntr_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Clk_gen_pll fall@16.667ns - clk_out2_Clk_gen_pll_1 fall@16.667ns)
  Data Path Delay:        0.376ns  (logic 0.261ns (69.406%)  route 0.115ns (30.594%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 15.826 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.599ns = ( 16.068 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.300ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    16.923 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.364    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    15.008 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    15.494    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    15.520 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.548    16.068    clkout1
    SLICE_X35Y78         FDRE                                         r  cntr_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDRE (Prop_fdre_C_Q)         0.146    16.214 r  cntr_reg[5]/Q
                         net (fo=2, routed)           0.115    16.329    cntr_reg_n_0_[5]
    SLICE_X35Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    16.444 r  cntr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.444    cntr_reg[8]_i_1_n_7
    SLICE_X35Y78         FDRE                                         r  cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    17.111 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.591    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    14.453 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    14.983    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    15.012 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.815    15.826    clkout1
    SLICE_X35Y78         FDRE                                         r  cntr_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.241    16.068    
                         clock uncertainty            0.154    16.222    
    SLICE_X35Y78         FDRE (Hold_fdre_C_D)         0.112    16.334    cntr_reg[5]
  -------------------------------------------------------------------
                         required time                        -16.334    
                         arrival time                          16.444    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 UART_RX/cntr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            UART_RX/cntr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Clk_gen_pll rise@0.000ns - clk_out2_Clk_gen_pll_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.300ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.551    -0.596    UART_RX/clk_out2
    SLICE_X30Y80         FDRE                                         r  UART_RX/cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  UART_RX/cntr_reg[11]/Q
                         net (fo=2, routed)           0.125    -0.307    UART_RX/cntr_reg_n_0_[11]
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.197 r  UART_RX/cntr0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.197    UART_RX/data0[11]
    SLICE_X30Y80         FDRE                                         r  UART_RX/cntr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.817    -0.837    UART_RX/clk_out2
    SLICE_X30Y80         FDRE                                         r  UART_RX/cntr_reg[11]/C
                         clock pessimism              0.241    -0.596    
                         clock uncertainty            0.154    -0.442    
    SLICE_X30Y80         FDRE (Hold_fdre_C_D)         0.134    -0.308    UART_RX/cntr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 UART_RX/cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            UART_RX/cntr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Clk_gen_pll rise@0.000ns - clk_out2_Clk_gen_pll_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.300ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.550    -0.597    UART_RX/clk_out2
    SLICE_X30Y79         FDRE                                         r  UART_RX/cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  UART_RX/cntr_reg[7]/Q
                         net (fo=2, routed)           0.125    -0.308    UART_RX/cntr_reg_n_0_[7]
    SLICE_X30Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.198 r  UART_RX/cntr0_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.198    UART_RX/data0[7]
    SLICE_X30Y79         FDRE                                         r  UART_RX/cntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.817    -0.838    UART_RX/clk_out2
    SLICE_X30Y79         FDRE                                         r  UART_RX/cntr_reg[7]/C
                         clock pessimism              0.241    -0.597    
                         clock uncertainty            0.154    -0.443    
    SLICE_X30Y79         FDRE (Hold_fdre_C_D)         0.134    -0.309    UART_RX/cntr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 cntr_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cntr_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Clk_gen_pll fall@16.667ns - clk_out2_Clk_gen_pll_1 fall@16.667ns)
  Data Path Delay:        0.378ns  (logic 0.261ns (68.992%)  route 0.117ns (31.008%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns = ( 15.828 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( 16.070 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.300ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    16.923 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.364    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    15.008 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    15.494    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    15.520 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.550    16.070    clkout1
    SLICE_X35Y80         FDRE                                         r  cntr_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.146    16.216 r  cntr_reg[13]/Q
                         net (fo=2, routed)           0.117    16.333    cntr_reg_n_0_[13]
    SLICE_X35Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    16.448 r  cntr_reg[13]_i_2/O[0]
                         net (fo=1, routed)           0.000    16.448    cntr_reg[13]_i_2_n_7
    SLICE_X35Y80         FDRE                                         r  cntr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    17.111 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.591    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    14.453 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    14.983    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    15.012 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.817    15.828    clkout1
    SLICE_X35Y80         FDRE                                         r  cntr_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.241    16.070    
                         clock uncertainty            0.154    16.224    
    SLICE_X35Y80         FDRE (Hold_fdre_C_D)         0.112    16.336    cntr_reg[13]
  -------------------------------------------------------------------
                         required time                        -16.336    
                         arrival time                          16.448    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 cntr_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cntr_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Clk_gen_pll fall@16.667ns - clk_out2_Clk_gen_pll_1 fall@16.667ns)
  Data Path Delay:        0.378ns  (logic 0.261ns (68.992%)  route 0.117ns (31.008%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 15.827 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 16.069 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.300ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    16.923 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.364    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    15.008 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    15.494    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    15.520 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.549    16.069    clkout1
    SLICE_X35Y79         FDRE                                         r  cntr_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.146    16.215 r  cntr_reg[9]/Q
                         net (fo=2, routed)           0.117    16.332    cntr_reg_n_0_[9]
    SLICE_X35Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    16.447 r  cntr_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.447    cntr_reg[12]_i_1_n_7
    SLICE_X35Y79         FDRE                                         r  cntr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    17.111 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.591    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    14.453 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    14.983    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    15.012 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.816    15.827    clkout1
    SLICE_X35Y79         FDRE                                         r  cntr_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.241    16.069    
                         clock uncertainty            0.154    16.223    
    SLICE_X35Y79         FDRE (Hold_fdre_C_D)         0.112    16.335    cntr_reg[9]
  -------------------------------------------------------------------
                         required time                        -16.335    
                         arrival time                          16.447    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 cntr_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cntr_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Clk_gen_pll fall@16.667ns - clk_out2_Clk_gen_pll_1 fall@16.667ns)
  Data Path Delay:        0.380ns  (logic 0.254ns (66.798%)  route 0.126ns (33.201%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 15.826 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.599ns = ( 16.068 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.300ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    16.923 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.364    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    15.008 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    15.494    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    15.520 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.548    16.068    clkout1
    SLICE_X35Y78         FDRE                                         r  cntr_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDRE (Prop_fdre_C_Q)         0.146    16.214 r  cntr_reg[8]/Q
                         net (fo=3, routed)           0.126    16.340    cntr_reg_n_0_[8]
    SLICE_X35Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    16.448 r  cntr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.448    cntr_reg[8]_i_1_n_4
    SLICE_X35Y78         FDRE                                         r  cntr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    17.111 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.591    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    14.453 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    14.983    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    15.012 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.815    15.826    clkout1
    SLICE_X35Y78         FDRE                                         r  cntr_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.241    16.068    
                         clock uncertainty            0.154    16.222    
    SLICE_X35Y78         FDRE (Hold_fdre_C_D)         0.112    16.334    cntr_reg[8]
  -------------------------------------------------------------------
                         required time                        -16.334    
                         arrival time                          16.448    
  -------------------------------------------------------------------
                         slack                                  0.114    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Clk_gen_pll
  To Clock:  clk_out2_Clk_gen_pll_1

Setup :            0  Failing Endpoints,  Worst Slack       15.224ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.224ns  (required time - arrival time)
  Source:                 UART_RX/done_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            data_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_Clk_gen_pll_1 fall@16.667ns - clk_out2_Clk_gen_pll rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.091%)  route 0.471ns (52.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 15.136 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.300ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.537    -0.930    UART_RX/clk_out2
    SLICE_X31Y78         FDRE                                         r  UART_RX/done_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.511 r  UART_RX/done_d_reg/Q
                         net (fo=8, routed)           0.471    -0.040    test_OBUF
    SLICE_X33Y80         FDRE                                         r  data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.421    15.136    clkout1
    SLICE_X33Y80         FDRE                                         r  data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.579    15.715    
                         clock uncertainty           -0.154    15.561    
    SLICE_X33Y80         FDRE (Setup_fdre_C_CE)      -0.377    15.184    data_reg[0]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                 15.224    

Slack (MET) :             15.224ns  (required time - arrival time)
  Source:                 UART_RX/done_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            data_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_Clk_gen_pll_1 fall@16.667ns - clk_out2_Clk_gen_pll rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.091%)  route 0.471ns (52.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 15.136 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.300ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.537    -0.930    UART_RX/clk_out2
    SLICE_X31Y78         FDRE                                         r  UART_RX/done_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.511 r  UART_RX/done_d_reg/Q
                         net (fo=8, routed)           0.471    -0.040    test_OBUF
    SLICE_X33Y80         FDRE                                         r  data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.421    15.136    clkout1
    SLICE_X33Y80         FDRE                                         r  data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.579    15.715    
                         clock uncertainty           -0.154    15.561    
    SLICE_X33Y80         FDRE (Setup_fdre_C_CE)      -0.377    15.184    data_reg[1]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                 15.224    

Slack (MET) :             15.224ns  (required time - arrival time)
  Source:                 UART_RX/done_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            data_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_Clk_gen_pll_1 fall@16.667ns - clk_out2_Clk_gen_pll rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.091%)  route 0.471ns (52.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 15.136 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.300ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.537    -0.930    UART_RX/clk_out2
    SLICE_X31Y78         FDRE                                         r  UART_RX/done_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.511 r  UART_RX/done_d_reg/Q
                         net (fo=8, routed)           0.471    -0.040    test_OBUF
    SLICE_X33Y80         FDRE                                         r  data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.421    15.136    clkout1
    SLICE_X33Y80         FDRE                                         r  data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.579    15.715    
                         clock uncertainty           -0.154    15.561    
    SLICE_X33Y80         FDRE (Setup_fdre_C_CE)      -0.377    15.184    data_reg[2]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                 15.224    

Slack (MET) :             15.224ns  (required time - arrival time)
  Source:                 UART_RX/done_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            data_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_Clk_gen_pll_1 fall@16.667ns - clk_out2_Clk_gen_pll rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.091%)  route 0.471ns (52.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 15.136 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.300ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.537    -0.930    UART_RX/clk_out2
    SLICE_X31Y78         FDRE                                         r  UART_RX/done_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.511 r  UART_RX/done_d_reg/Q
                         net (fo=8, routed)           0.471    -0.040    test_OBUF
    SLICE_X33Y80         FDRE                                         r  data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.421    15.136    clkout1
    SLICE_X33Y80         FDRE                                         r  data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.579    15.715    
                         clock uncertainty           -0.154    15.561    
    SLICE_X33Y80         FDRE (Setup_fdre_C_CE)      -0.377    15.184    data_reg[3]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                 15.224    

Slack (MET) :             15.224ns  (required time - arrival time)
  Source:                 UART_RX/done_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            data_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_Clk_gen_pll_1 fall@16.667ns - clk_out2_Clk_gen_pll rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.091%)  route 0.471ns (52.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 15.136 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.300ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.537    -0.930    UART_RX/clk_out2
    SLICE_X31Y78         FDRE                                         r  UART_RX/done_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.511 r  UART_RX/done_d_reg/Q
                         net (fo=8, routed)           0.471    -0.040    test_OBUF
    SLICE_X33Y80         FDRE                                         r  data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.421    15.136    clkout1
    SLICE_X33Y80         FDRE                                         r  data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.579    15.715    
                         clock uncertainty           -0.154    15.561    
    SLICE_X33Y80         FDRE (Setup_fdre_C_CE)      -0.377    15.184    data_reg[4]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                 15.224    

Slack (MET) :             15.224ns  (required time - arrival time)
  Source:                 UART_RX/done_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            data_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_Clk_gen_pll_1 fall@16.667ns - clk_out2_Clk_gen_pll rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.091%)  route 0.471ns (52.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 15.136 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.300ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.537    -0.930    UART_RX/clk_out2
    SLICE_X31Y78         FDRE                                         r  UART_RX/done_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.511 r  UART_RX/done_d_reg/Q
                         net (fo=8, routed)           0.471    -0.040    test_OBUF
    SLICE_X33Y80         FDRE                                         r  data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.421    15.136    clkout1
    SLICE_X33Y80         FDRE                                         r  data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.579    15.715    
                         clock uncertainty           -0.154    15.561    
    SLICE_X33Y80         FDRE (Setup_fdre_C_CE)      -0.377    15.184    data_reg[5]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                 15.224    

Slack (MET) :             15.224ns  (required time - arrival time)
  Source:                 UART_RX/done_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            data_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_Clk_gen_pll_1 fall@16.667ns - clk_out2_Clk_gen_pll rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.091%)  route 0.471ns (52.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 15.136 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.300ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.537    -0.930    UART_RX/clk_out2
    SLICE_X31Y78         FDRE                                         r  UART_RX/done_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.511 r  UART_RX/done_d_reg/Q
                         net (fo=8, routed)           0.471    -0.040    test_OBUF
    SLICE_X33Y80         FDRE                                         r  data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.421    15.136    clkout1
    SLICE_X33Y80         FDRE                                         r  data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.579    15.715    
                         clock uncertainty           -0.154    15.561    
    SLICE_X33Y80         FDRE (Setup_fdre_C_CE)      -0.377    15.184    data_reg[6]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                 15.224    

Slack (MET) :             15.224ns  (required time - arrival time)
  Source:                 UART_RX/done_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            data_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_Clk_gen_pll_1 fall@16.667ns - clk_out2_Clk_gen_pll rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.091%)  route 0.471ns (52.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 15.136 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.300ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.537    -0.930    UART_RX/clk_out2
    SLICE_X31Y78         FDRE                                         r  UART_RX/done_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.419    -0.511 r  UART_RX/done_d_reg/Q
                         net (fo=8, routed)           0.471    -0.040    test_OBUF
    SLICE_X33Y80         FDRE                                         r  data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.421    15.136    clkout1
    SLICE_X33Y80         FDRE                                         r  data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.579    15.715    
                         clock uncertainty           -0.154    15.561    
    SLICE_X33Y80         FDRE (Setup_fdre_C_CE)      -0.377    15.184    data_reg[7]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                 15.224    

Slack (MET) :             29.161ns  (required time - arrival time)
  Source:                 UART_RX/cntr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            UART_RX/cntr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_Clk_gen_pll_1 rise@33.333ns - clk_out2_Clk_gen_pll rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 0.766ns (22.061%)  route 2.706ns (77.939%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 31.804 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.300ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.538    -0.929    UART_RX/clk_out2
    SLICE_X30Y79         FDRE                                         r  UART_RX/cntr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  UART_RX/cntr_reg[8]/Q
                         net (fo=2, routed)           1.090     0.679    UART_RX/cntr_reg_n_0_[8]
    SLICE_X31Y79         LUT4 (Prop_lut4_I0_O)        0.124     0.803 f  UART_RX/FSM_sequential_present[3]_i_5/O
                         net (fo=2, routed)           0.817     1.620    UART_RX/FSM_sequential_present[3]_i_5_n_0
    SLICE_X31Y78         LUT4 (Prop_lut4_I2_O)        0.124     1.744 r  UART_RX/FSM_sequential_present[3]_i_1/O
                         net (fo=18, routed)          0.799     2.543    UART_RX/FSM_sequential_present[3]_i_1_n_0
    SLICE_X30Y81         FDRE                                         r  UART_RX/cntr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.914    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    28.710 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    30.291    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.382 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.422    31.804    UART_RX/clk_out2
    SLICE_X30Y81         FDRE                                         r  UART_RX/cntr_reg[13]/C
                         clock pessimism              0.579    32.382    
                         clock uncertainty           -0.154    32.228    
    SLICE_X30Y81         FDRE (Setup_fdre_C_R)       -0.524    31.704    UART_RX/cntr_reg[13]
  -------------------------------------------------------------------
                         required time                         31.704    
                         arrival time                          -2.543    
  -------------------------------------------------------------------
                         slack                                 29.161    

Slack (MET) :             29.161ns  (required time - arrival time)
  Source:                 UART_RX/cntr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            UART_RX/cntr_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_Clk_gen_pll_1 rise@33.333ns - clk_out2_Clk_gen_pll rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 0.766ns (22.061%)  route 2.706ns (77.939%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 31.804 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.300ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.538    -0.929    UART_RX/clk_out2
    SLICE_X30Y79         FDRE                                         r  UART_RX/cntr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  UART_RX/cntr_reg[8]/Q
                         net (fo=2, routed)           1.090     0.679    UART_RX/cntr_reg_n_0_[8]
    SLICE_X31Y79         LUT4 (Prop_lut4_I0_O)        0.124     0.803 f  UART_RX/FSM_sequential_present[3]_i_5/O
                         net (fo=2, routed)           0.817     1.620    UART_RX/FSM_sequential_present[3]_i_5_n_0
    SLICE_X31Y78         LUT4 (Prop_lut4_I2_O)        0.124     1.744 r  UART_RX/FSM_sequential_present[3]_i_1/O
                         net (fo=18, routed)          0.799     2.543    UART_RX/FSM_sequential_present[3]_i_1_n_0
    SLICE_X30Y81         FDRE                                         r  UART_RX/cntr_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll_1 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk (IN)
                         net (fo=0)                   0.000    33.333    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    34.752 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.914    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    28.710 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    30.291    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.382 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          1.422    31.804    UART_RX/clk_out2
    SLICE_X30Y81         FDRE                                         r  UART_RX/cntr_reg[14]/C
                         clock pessimism              0.579    32.382    
                         clock uncertainty           -0.154    32.228    
    SLICE_X30Y81         FDRE (Setup_fdre_C_R)       -0.524    31.704    UART_RX/cntr_reg[14]
  -------------------------------------------------------------------
                         required time                         31.704    
                         arrival time                          -2.543    
  -------------------------------------------------------------------
                         slack                                 29.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 iq_data_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            addr_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Clk_gen_pll_1 fall@16.667ns - clk_out2_Clk_gen_pll fall@16.667ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (66.983%)  route 0.123ns (33.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 15.827 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 16.069 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.300ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    16.923 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.364    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    15.008 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    15.494    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    15.520 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.549    16.069    clkout1
    SLICE_X34Y79         FDRE                                         r  iq_data_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.151    16.220 r  iq_data_reg[3]/Q
                         net (fo=8, routed)           0.123    16.342    tx_iq_sel_OBUF
    SLICE_X34Y79         LUT6 (Prop_lut6_I4_O)        0.098    16.440 r  addr[1]_i_1/O
                         net (fo=1, routed)           0.000    16.440    addr[1]_i_1_n_0
    SLICE_X34Y79         FDRE                                         r  addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    17.111 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.591    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    14.453 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    14.983    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    15.012 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.816    15.827    clkout1
    SLICE_X34Y79         FDRE                                         r  addr_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.241    16.069    
                         clock uncertainty            0.154    16.223    
    SLICE_X34Y79         FDRE (Hold_fdre_C_D)         0.125    16.348    addr_reg[1]
  -------------------------------------------------------------------
                         required time                        -16.348    
                         arrival time                          16.440    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 cntr_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cntr_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Clk_gen_pll_1 fall@16.667ns - clk_out2_Clk_gen_pll fall@16.667ns)
  Data Path Delay:        0.374ns  (logic 0.254ns (67.858%)  route 0.120ns (32.141%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 15.827 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 16.069 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.300ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    16.923 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.364    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    15.008 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    15.494    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    15.520 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.549    16.069    clkout1
    SLICE_X35Y79         FDRE                                         r  cntr_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.146    16.215 r  cntr_reg[12]/Q
                         net (fo=2, routed)           0.120    16.335    cntr_reg_n_0_[12]
    SLICE_X35Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    16.443 r  cntr_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.443    cntr_reg[12]_i_1_n_4
    SLICE_X35Y79         FDRE                                         r  cntr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    17.111 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.591    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    14.453 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    14.983    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    15.012 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.816    15.827    clkout1
    SLICE_X35Y79         FDRE                                         r  cntr_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.241    16.069    
                         clock uncertainty            0.154    16.223    
    SLICE_X35Y79         FDRE (Hold_fdre_C_D)         0.112    16.335    cntr_reg[12]
  -------------------------------------------------------------------
                         required time                        -16.335    
                         arrival time                          16.443    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 cntr_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cntr_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Clk_gen_pll_1 fall@16.667ns - clk_out2_Clk_gen_pll fall@16.667ns)
  Data Path Delay:        0.374ns  (logic 0.254ns (67.847%)  route 0.120ns (32.153%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns = ( 15.825 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.599ns = ( 16.068 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.300ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    16.923 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.364    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    15.008 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    15.494    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    15.520 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.548    16.068    clkout1
    SLICE_X35Y77         FDRE                                         r  cntr_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDRE (Prop_fdre_C_Q)         0.146    16.214 r  cntr_reg[4]/Q
                         net (fo=2, routed)           0.120    16.334    cntr_reg_n_0_[4]
    SLICE_X35Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    16.442 r  cntr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.442    cntr_reg[4]_i_1_n_4
    SLICE_X35Y77         FDRE                                         r  cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    17.111 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.591    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    14.453 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    14.983    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    15.012 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.813    15.825    clkout1
    SLICE_X35Y77         FDRE                                         r  cntr_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.242    16.068    
                         clock uncertainty            0.154    16.222    
    SLICE_X35Y77         FDRE (Hold_fdre_C_D)         0.112    16.334    cntr_reg[4]
  -------------------------------------------------------------------
                         required time                        -16.334    
                         arrival time                          16.442    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 UART_RX/FSM_sequential_present_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            UART_RX/FSM_sequential_present_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Clk_gen_pll_1 rise@0.000ns - clk_out2_Clk_gen_pll rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.464%)  route 0.183ns (49.536%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.300ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.550    -0.597    UART_RX/clk_out2
    SLICE_X31Y79         FDRE                                         r  UART_RX/FSM_sequential_present_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  UART_RX/FSM_sequential_present_reg[2]/Q
                         net (fo=18, routed)          0.183    -0.274    UART_RX/present__0[2]
    SLICE_X31Y80         LUT5 (Prop_lut5_I2_O)        0.045    -0.229 r  UART_RX/FSM_sequential_present[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    UART_RX/next[0]
    SLICE_X31Y80         FDRE                                         r  UART_RX/FSM_sequential_present_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.817    -0.837    UART_RX/clk_out2
    SLICE_X31Y80         FDRE                                         r  UART_RX/FSM_sequential_present_reg[0]/C
                         clock pessimism              0.255    -0.582    
                         clock uncertainty            0.154    -0.428    
    SLICE_X31Y80         FDRE (Hold_fdre_C_D)         0.091    -0.337    UART_RX/FSM_sequential_present_reg[0]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 cntr_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cntr_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Clk_gen_pll_1 fall@16.667ns - clk_out2_Clk_gen_pll fall@16.667ns)
  Data Path Delay:        0.376ns  (logic 0.261ns (69.406%)  route 0.115ns (30.594%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 15.826 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.599ns = ( 16.068 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.300ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    16.923 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.364    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    15.008 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    15.494    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    15.520 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.548    16.068    clkout1
    SLICE_X35Y78         FDRE                                         r  cntr_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDRE (Prop_fdre_C_Q)         0.146    16.214 r  cntr_reg[5]/Q
                         net (fo=2, routed)           0.115    16.329    cntr_reg_n_0_[5]
    SLICE_X35Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    16.444 r  cntr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.444    cntr_reg[8]_i_1_n_7
    SLICE_X35Y78         FDRE                                         r  cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    17.111 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.591    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    14.453 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    14.983    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    15.012 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.815    15.826    clkout1
    SLICE_X35Y78         FDRE                                         r  cntr_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.241    16.068    
                         clock uncertainty            0.154    16.222    
    SLICE_X35Y78         FDRE (Hold_fdre_C_D)         0.112    16.334    cntr_reg[5]
  -------------------------------------------------------------------
                         required time                        -16.334    
                         arrival time                          16.444    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 UART_RX/cntr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            UART_RX/cntr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Clk_gen_pll_1 rise@0.000ns - clk_out2_Clk_gen_pll rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.300ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.551    -0.596    UART_RX/clk_out2
    SLICE_X30Y80         FDRE                                         r  UART_RX/cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  UART_RX/cntr_reg[11]/Q
                         net (fo=2, routed)           0.125    -0.307    UART_RX/cntr_reg_n_0_[11]
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.197 r  UART_RX/cntr0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.197    UART_RX/data0[11]
    SLICE_X30Y80         FDRE                                         r  UART_RX/cntr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.817    -0.837    UART_RX/clk_out2
    SLICE_X30Y80         FDRE                                         r  UART_RX/cntr_reg[11]/C
                         clock pessimism              0.241    -0.596    
                         clock uncertainty            0.154    -0.442    
    SLICE_X30Y80         FDRE (Hold_fdre_C_D)         0.134    -0.308    UART_RX/cntr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 UART_RX/cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            UART_RX/cntr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Clk_gen_pll_1 rise@0.000ns - clk_out2_Clk_gen_pll rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.300ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.550    -0.597    UART_RX/clk_out2
    SLICE_X30Y79         FDRE                                         r  UART_RX/cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  UART_RX/cntr_reg[7]/Q
                         net (fo=2, routed)           0.125    -0.308    UART_RX/cntr_reg_n_0_[7]
    SLICE_X30Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.198 r  UART_RX/cntr0_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.198    UART_RX/data0[7]
    SLICE_X30Y79         FDRE                                         r  UART_RX/cntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.817    -0.838    UART_RX/clk_out2
    SLICE_X30Y79         FDRE                                         r  UART_RX/cntr_reg[7]/C
                         clock pessimism              0.241    -0.597    
                         clock uncertainty            0.154    -0.443    
    SLICE_X30Y79         FDRE (Hold_fdre_C_D)         0.134    -0.309    UART_RX/cntr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 cntr_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cntr_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Clk_gen_pll_1 fall@16.667ns - clk_out2_Clk_gen_pll fall@16.667ns)
  Data Path Delay:        0.378ns  (logic 0.261ns (68.992%)  route 0.117ns (31.008%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns = ( 15.828 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( 16.070 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.300ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    16.923 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.364    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    15.008 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    15.494    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    15.520 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.550    16.070    clkout1
    SLICE_X35Y80         FDRE                                         r  cntr_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.146    16.216 r  cntr_reg[13]/Q
                         net (fo=2, routed)           0.117    16.333    cntr_reg_n_0_[13]
    SLICE_X35Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    16.448 r  cntr_reg[13]_i_2/O[0]
                         net (fo=1, routed)           0.000    16.448    cntr_reg[13]_i_2_n_7
    SLICE_X35Y80         FDRE                                         r  cntr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    17.111 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.591    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    14.453 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    14.983    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    15.012 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.817    15.828    clkout1
    SLICE_X35Y80         FDRE                                         r  cntr_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.241    16.070    
                         clock uncertainty            0.154    16.224    
    SLICE_X35Y80         FDRE (Hold_fdre_C_D)         0.112    16.336    cntr_reg[13]
  -------------------------------------------------------------------
                         required time                        -16.336    
                         arrival time                          16.448    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 cntr_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cntr_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Clk_gen_pll_1 fall@16.667ns - clk_out2_Clk_gen_pll fall@16.667ns)
  Data Path Delay:        0.378ns  (logic 0.261ns (68.992%)  route 0.117ns (31.008%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 15.827 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 16.069 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.300ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    16.923 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.364    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    15.008 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    15.494    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    15.520 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.549    16.069    clkout1
    SLICE_X35Y79         FDRE                                         r  cntr_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.146    16.215 r  cntr_reg[9]/Q
                         net (fo=2, routed)           0.117    16.332    cntr_reg_n_0_[9]
    SLICE_X35Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    16.447 r  cntr_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.447    cntr_reg[12]_i_1_n_7
    SLICE_X35Y79         FDRE                                         r  cntr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    17.111 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.591    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    14.453 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    14.983    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    15.012 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.816    15.827    clkout1
    SLICE_X35Y79         FDRE                                         r  cntr_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.241    16.069    
                         clock uncertainty            0.154    16.223    
    SLICE_X35Y79         FDRE (Hold_fdre_C_D)         0.112    16.335    cntr_reg[9]
  -------------------------------------------------------------------
                         required time                        -16.335    
                         arrival time                          16.447    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 cntr_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            cntr_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_Clk_gen_pll_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_Clk_gen_pll_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Clk_gen_pll_1 fall@16.667ns - clk_out2_Clk_gen_pll fall@16.667ns)
  Data Path Delay:        0.380ns  (logic 0.254ns (66.798%)  route 0.126ns (33.201%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 15.826 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.599ns = ( 16.068 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.300ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Clk_gen_pll fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.257    16.923 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    17.364    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    15.008 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    15.494    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    15.520 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.548    16.068    clkout1
    SLICE_X35Y78         FDRE                                         r  cntr_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDRE (Prop_fdre_C_Q)         0.146    16.214 r  cntr_reg[8]/Q
                         net (fo=3, routed)           0.126    16.340    cntr_reg_n_0_[8]
    SLICE_X35Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    16.448 r  cntr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.448    cntr_reg[8]_i_1_n_4
    SLICE_X35Y78         FDRE                                         r  cntr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Clk_gen_pll_1 fall edge)
                                                     16.667    16.667 f  
    E3                                                0.000    16.667 f  clk (IN)
                         net (fo=0)                   0.000    16.667    Clk_gen_pll/inst/mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.445    17.111 f  Clk_gen_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    17.591    Clk_gen_pll/inst/mclk_Clk_gen_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    14.453 f  Clk_gen_pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    14.983    Clk_gen_pll/inst/clk_out2_Clk_gen_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    15.012 f  Clk_gen_pll/inst/clkout2_buf/O
                         net (fo=55, routed)          0.815    15.826    clkout1
    SLICE_X35Y78         FDRE                                         r  cntr_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.241    16.068    
                         clock uncertainty            0.154    16.222    
    SLICE_X35Y78         FDRE (Hold_fdre_C_D)         0.112    16.334    cntr_reg[8]
  -------------------------------------------------------------------
                         required time                        -16.334    
                         arrival time                          16.448    
  -------------------------------------------------------------------
                         slack                                  0.114    





