Classic Timing Analyzer report for haiz
Fri Oct 05 16:38:00 2018
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'input'
  7. Clock Setup: 'CLK'
  8. tsu
  9. tco
 10. tpd
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                              ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------+---------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                      ; To                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------+---------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; -1.780 ns                                      ; CLR                       ; haiz:inst|inst~_emulated  ; --         ; input    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 11.953 ns                                      ; haiz:inst|inst1~_emulated ; pin_name6                 ; CLK        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 8.223 ns                                       ; RST                       ; pin_name6                 ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 2.384 ns                                       ; RST                       ; haiz:inst|inst2~_emulated ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; haiz:inst|inst1~_emulated ; haiz:inst|inst~_emulated  ; CLK        ; CLK      ; 0            ;
; Clock Setup: 'input'         ; N/A   ; None          ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; haiz:inst|inst1~_emulated ; haiz:inst|inst~_emulated  ; input      ; input    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                           ;                           ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------+---------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; input           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'input'                                                                                                                                                                                                       ;
+-------+------------------------------------------------+---------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                      ; To                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; haiz:inst|inst1~_emulated ; haiz:inst|inst~_emulated  ; input      ; input    ; None                        ; None                      ; 1.607 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; haiz:inst|inst1~_emulated ; haiz:inst|inst1~_emulated ; input      ; input    ; None                        ; None                      ; 1.479 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; haiz:inst|inst3~_emulated ; haiz:inst|inst~_emulated  ; input      ; input    ; None                        ; None                      ; 1.476 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; haiz:inst|inst2~_emulated ; haiz:inst|inst~_emulated  ; input      ; input    ; None                        ; None                      ; 1.465 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; haiz:inst|inst2~_emulated ; haiz:inst|inst1~_emulated ; input      ; input    ; None                        ; None                      ; 1.417 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; haiz:inst|inst2~_emulated ; haiz:inst|inst2~_emulated ; input      ; input    ; None                        ; None                      ; 1.414 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; haiz:inst|inst~_emulated  ; haiz:inst|inst~_emulated  ; input      ; input    ; None                        ; None                      ; 1.401 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; haiz:inst|inst3~_emulated ; haiz:inst|inst1~_emulated ; input      ; input    ; None                        ; None                      ; 1.232 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; haiz:inst|inst3~_emulated ; haiz:inst|inst3~_emulated ; input      ; input    ; None                        ; None                      ; 1.231 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; haiz:inst|inst3~_emulated ; haiz:inst|inst2~_emulated ; input      ; input    ; None                        ; None                      ; 1.229 ns                ;
+-------+------------------------------------------------+---------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                         ;
+-------+------------------------------------------------+---------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                      ; To                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; haiz:inst|inst1~_emulated ; haiz:inst|inst~_emulated  ; CLK        ; CLK      ; None                        ; None                      ; 1.607 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; haiz:inst|inst1~_emulated ; haiz:inst|inst1~_emulated ; CLK        ; CLK      ; None                        ; None                      ; 1.479 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; haiz:inst|inst3~_emulated ; haiz:inst|inst~_emulated  ; CLK        ; CLK      ; None                        ; None                      ; 1.476 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; haiz:inst|inst2~_emulated ; haiz:inst|inst~_emulated  ; CLK        ; CLK      ; None                        ; None                      ; 1.465 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; haiz:inst|inst2~_emulated ; haiz:inst|inst1~_emulated ; CLK        ; CLK      ; None                        ; None                      ; 1.417 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; haiz:inst|inst2~_emulated ; haiz:inst|inst2~_emulated ; CLK        ; CLK      ; None                        ; None                      ; 1.414 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; haiz:inst|inst~_emulated  ; haiz:inst|inst~_emulated  ; CLK        ; CLK      ; None                        ; None                      ; 1.401 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; haiz:inst|inst3~_emulated ; haiz:inst|inst1~_emulated ; CLK        ; CLK      ; None                        ; None                      ; 1.232 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; haiz:inst|inst3~_emulated ; haiz:inst|inst3~_emulated ; CLK        ; CLK      ; None                        ; None                      ; 1.231 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; haiz:inst|inst3~_emulated ; haiz:inst|inst2~_emulated ; CLK        ; CLK      ; None                        ; None                      ; 1.229 ns                ;
+-------+------------------------------------------------+---------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------+
; tsu                                                                             ;
+-------+--------------+------------+------+---------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                        ; To Clock ;
+-------+--------------+------------+------+---------------------------+----------+
; N/A   ; None         ; -1.780 ns  ; CLR  ; haiz:inst|inst~_emulated  ; input    ;
; N/A   ; None         ; -1.783 ns  ; RST  ; haiz:inst|inst~_emulated  ; input    ;
; N/A   ; None         ; -1.904 ns  ; CLR  ; haiz:inst|inst~_emulated  ; CLK      ;
; N/A   ; None         ; -1.907 ns  ; RST  ; haiz:inst|inst~_emulated  ; CLK      ;
; N/A   ; None         ; -1.913 ns  ; RST  ; haiz:inst|inst1~_emulated ; input    ;
; N/A   ; None         ; -1.915 ns  ; CLR  ; haiz:inst|inst1~_emulated ; input    ;
; N/A   ; None         ; -1.986 ns  ; CLR  ; haiz:inst|inst2~_emulated ; input    ;
; N/A   ; None         ; -2.001 ns  ; RST  ; haiz:inst|inst2~_emulated ; input    ;
; N/A   ; None         ; -2.025 ns  ; CLR  ; haiz:inst|inst3~_emulated ; input    ;
; N/A   ; None         ; -2.028 ns  ; RST  ; haiz:inst|inst3~_emulated ; input    ;
; N/A   ; None         ; -2.037 ns  ; RST  ; haiz:inst|inst1~_emulated ; CLK      ;
; N/A   ; None         ; -2.039 ns  ; CLR  ; haiz:inst|inst1~_emulated ; CLK      ;
; N/A   ; None         ; -2.110 ns  ; CLR  ; haiz:inst|inst2~_emulated ; CLK      ;
; N/A   ; None         ; -2.125 ns  ; RST  ; haiz:inst|inst2~_emulated ; CLK      ;
; N/A   ; None         ; -2.149 ns  ; CLR  ; haiz:inst|inst3~_emulated ; CLK      ;
; N/A   ; None         ; -2.152 ns  ; RST  ; haiz:inst|inst3~_emulated ; CLK      ;
+-------+--------------+------------+------+---------------------------+----------+


+----------------------------------------------------------------------------------------+
; tco                                                                                    ;
+-------+--------------+------------+---------------------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From                      ; To        ; From Clock ;
+-------+--------------+------------+---------------------------+-----------+------------+
; N/A   ; None         ; 11.953 ns  ; haiz:inst|inst1~_emulated ; pin_name6 ; CLK        ;
; N/A   ; None         ; 11.829 ns  ; haiz:inst|inst1~_emulated ; pin_name6 ; input      ;
; N/A   ; None         ; 10.955 ns  ; haiz:inst|inst3~_emulated ; pin_name8 ; CLK        ;
; N/A   ; None         ; 10.831 ns  ; haiz:inst|inst3~_emulated ; pin_name8 ; input      ;
; N/A   ; None         ; 9.429 ns   ; haiz:inst|inst~_emulated  ; pin_name5 ; CLK        ;
; N/A   ; None         ; 9.305 ns   ; haiz:inst|inst~_emulated  ; pin_name5 ; input      ;
; N/A   ; None         ; 9.219 ns   ; haiz:inst|inst2~_emulated ; pin_name7 ; CLK        ;
; N/A   ; None         ; 9.095 ns   ; haiz:inst|inst2~_emulated ; pin_name7 ; input      ;
+-------+--------------+------------+---------------------------+-----------+------------+


+----------------------------------------------------------------+
; tpd                                                            ;
+-------+-------------------+-----------------+------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To        ;
+-------+-------------------+-----------------+------+-----------+
; N/A   ; None              ; 8.223 ns        ; RST  ; pin_name6 ;
; N/A   ; None              ; 8.221 ns        ; CLR  ; pin_name6 ;
; N/A   ; None              ; 7.361 ns        ; CLR  ; pin_name8 ;
; N/A   ; None              ; 7.358 ns        ; RST  ; pin_name8 ;
; N/A   ; None              ; 5.700 ns        ; CLR  ; pin_name5 ;
; N/A   ; None              ; 5.691 ns        ; RST  ; pin_name5 ;
; N/A   ; None              ; 5.481 ns        ; CLR  ; pin_name7 ;
; N/A   ; None              ; 5.466 ns        ; RST  ; pin_name7 ;
+-------+-------------------+-----------------+------+-----------+


+---------------------------------------------------------------------------------------+
; th                                                                                    ;
+---------------+-------------+-----------+------+---------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                        ; To Clock ;
+---------------+-------------+-----------+------+---------------------------+----------+
; N/A           ; None        ; 2.384 ns  ; RST  ; haiz:inst|inst2~_emulated ; CLK      ;
; N/A           ; None        ; 2.382 ns  ; RST  ; haiz:inst|inst3~_emulated ; CLK      ;
; N/A           ; None        ; 2.381 ns  ; RST  ; haiz:inst|inst1~_emulated ; CLK      ;
; N/A           ; None        ; 2.381 ns  ; CLR  ; haiz:inst|inst2~_emulated ; CLK      ;
; N/A           ; None        ; 2.379 ns  ; CLR  ; haiz:inst|inst3~_emulated ; CLK      ;
; N/A           ; None        ; 2.378 ns  ; CLR  ; haiz:inst|inst1~_emulated ; CLK      ;
; N/A           ; None        ; 2.353 ns  ; RST  ; haiz:inst|inst~_emulated  ; CLK      ;
; N/A           ; None        ; 2.344 ns  ; CLR  ; haiz:inst|inst~_emulated  ; CLK      ;
; N/A           ; None        ; 2.260 ns  ; RST  ; haiz:inst|inst2~_emulated ; input    ;
; N/A           ; None        ; 2.258 ns  ; RST  ; haiz:inst|inst3~_emulated ; input    ;
; N/A           ; None        ; 2.257 ns  ; RST  ; haiz:inst|inst1~_emulated ; input    ;
; N/A           ; None        ; 2.257 ns  ; CLR  ; haiz:inst|inst2~_emulated ; input    ;
; N/A           ; None        ; 2.255 ns  ; CLR  ; haiz:inst|inst3~_emulated ; input    ;
; N/A           ; None        ; 2.254 ns  ; CLR  ; haiz:inst|inst1~_emulated ; input    ;
; N/A           ; None        ; 2.229 ns  ; RST  ; haiz:inst|inst~_emulated  ; input    ;
; N/A           ; None        ; 2.220 ns  ; CLR  ; haiz:inst|inst~_emulated  ; input    ;
+---------------+-------------+-----------+------+---------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Oct 05 16:38:00 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ktmt -c haiz --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "haiz:inst|inst~latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "input" is an undefined clock
    Info: Assuming node "CLK" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "inst2" as buffer
Info: Clock "input" Internal fmax is restricted to 450.05 MHz between source register "haiz:inst|inst1~_emulated" and destination register "haiz:inst|inst~_emulated"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.607 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y35_N21; Fanout = 1; REG Node = 'haiz:inst|inst1~_emulated'
            Info: 2: + IC(0.310 ns) + CELL(0.275 ns) = 0.585 ns; Loc. = LCCOMB_X31_Y35_N22; Fanout = 3; COMB Node = 'haiz:inst|inst1~head_lut'
            Info: 3: + IC(0.663 ns) + CELL(0.275 ns) = 1.523 ns; Loc. = LCCOMB_X31_Y35_N24; Fanout = 1; COMB Node = 'haiz:inst|inst~data_lut'
            Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.607 ns; Loc. = LCFF_X31_Y35_N25; Fanout = 1; REG Node = 'haiz:inst|inst~_emulated'
            Info: Total cell delay = 0.634 ns ( 39.45 % )
            Info: Total interconnect delay = 0.973 ns ( 60.55 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "input" to destination register is 4.877 ns
                Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_F16; Fanout = 1; CLK Node = 'input'
                Info: 2: + IC(0.965 ns) + CELL(0.150 ns) = 1.935 ns; Loc. = LCCOMB_X43_Y35_N0; Fanout = 1; COMB Node = 'inst2'
                Info: 3: + IC(1.369 ns) + CELL(0.000 ns) = 3.304 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'inst2~clkctrl'
                Info: 4: + IC(1.036 ns) + CELL(0.537 ns) = 4.877 ns; Loc. = LCFF_X31_Y35_N25; Fanout = 1; REG Node = 'haiz:inst|inst~_emulated'
                Info: Total cell delay = 1.507 ns ( 30.90 % )
                Info: Total interconnect delay = 3.370 ns ( 69.10 % )
            Info: - Longest clock path from clock "input" to source register is 4.877 ns
                Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_F16; Fanout = 1; CLK Node = 'input'
                Info: 2: + IC(0.965 ns) + CELL(0.150 ns) = 1.935 ns; Loc. = LCCOMB_X43_Y35_N0; Fanout = 1; COMB Node = 'inst2'
                Info: 3: + IC(1.369 ns) + CELL(0.000 ns) = 3.304 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'inst2~clkctrl'
                Info: 4: + IC(1.036 ns) + CELL(0.537 ns) = 4.877 ns; Loc. = LCFF_X31_Y35_N21; Fanout = 1; REG Node = 'haiz:inst|inst1~_emulated'
                Info: Total cell delay = 1.507 ns ( 30.90 % )
                Info: Total interconnect delay = 3.370 ns ( 69.10 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "CLK" Internal fmax is restricted to 450.05 MHz between source register "haiz:inst|inst1~_emulated" and destination register "haiz:inst|inst~_emulated"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.607 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y35_N21; Fanout = 1; REG Node = 'haiz:inst|inst1~_emulated'
            Info: 2: + IC(0.310 ns) + CELL(0.275 ns) = 0.585 ns; Loc. = LCCOMB_X31_Y35_N22; Fanout = 3; COMB Node = 'haiz:inst|inst1~head_lut'
            Info: 3: + IC(0.663 ns) + CELL(0.275 ns) = 1.523 ns; Loc. = LCCOMB_X31_Y35_N24; Fanout = 1; COMB Node = 'haiz:inst|inst~data_lut'
            Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.607 ns; Loc. = LCFF_X31_Y35_N25; Fanout = 1; REG Node = 'haiz:inst|inst~_emulated'
            Info: Total cell delay = 0.634 ns ( 39.45 % )
            Info: Total interconnect delay = 0.973 ns ( 60.55 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 5.001 ns
                Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_G16; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.974 ns) + CELL(0.275 ns) = 2.059 ns; Loc. = LCCOMB_X43_Y35_N0; Fanout = 1; COMB Node = 'inst2'
                Info: 3: + IC(1.369 ns) + CELL(0.000 ns) = 3.428 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'inst2~clkctrl'
                Info: 4: + IC(1.036 ns) + CELL(0.537 ns) = 5.001 ns; Loc. = LCFF_X31_Y35_N25; Fanout = 1; REG Node = 'haiz:inst|inst~_emulated'
                Info: Total cell delay = 1.622 ns ( 32.43 % )
                Info: Total interconnect delay = 3.379 ns ( 67.57 % )
            Info: - Longest clock path from clock "CLK" to source register is 5.001 ns
                Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_G16; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.974 ns) + CELL(0.275 ns) = 2.059 ns; Loc. = LCCOMB_X43_Y35_N0; Fanout = 1; COMB Node = 'inst2'
                Info: 3: + IC(1.369 ns) + CELL(0.000 ns) = 3.428 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'inst2~clkctrl'
                Info: 4: + IC(1.036 ns) + CELL(0.537 ns) = 5.001 ns; Loc. = LCFF_X31_Y35_N21; Fanout = 1; REG Node = 'haiz:inst|inst1~_emulated'
                Info: Total cell delay = 1.622 ns ( 32.43 % )
                Info: Total interconnect delay = 3.379 ns ( 67.57 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "haiz:inst|inst~_emulated" (data pin = "CLR", clock pin = "input") is -1.780 ns
    Info: + Longest pin to register delay is 3.133 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 6; PIN Node = 'CLR'
        Info: 2: + IC(0.689 ns) + CELL(0.438 ns) = 2.106 ns; Loc. = LCCOMB_X31_Y35_N14; Fanout = 5; COMB Node = 'haiz:inst|inst3~head_lut'
        Info: 3: + IC(0.281 ns) + CELL(0.271 ns) = 2.658 ns; Loc. = LCCOMB_X31_Y35_N0; Fanout = 1; COMB Node = 'Inc1:inst1|Add0~0'
        Info: 4: + IC(0.241 ns) + CELL(0.150 ns) = 3.049 ns; Loc. = LCCOMB_X31_Y35_N24; Fanout = 1; COMB Node = 'haiz:inst|inst~data_lut'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 3.133 ns; Loc. = LCFF_X31_Y35_N25; Fanout = 1; REG Node = 'haiz:inst|inst~_emulated'
        Info: Total cell delay = 1.922 ns ( 61.35 % )
        Info: Total interconnect delay = 1.211 ns ( 38.65 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "input" to destination register is 4.877 ns
        Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_F16; Fanout = 1; CLK Node = 'input'
        Info: 2: + IC(0.965 ns) + CELL(0.150 ns) = 1.935 ns; Loc. = LCCOMB_X43_Y35_N0; Fanout = 1; COMB Node = 'inst2'
        Info: 3: + IC(1.369 ns) + CELL(0.000 ns) = 3.304 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'inst2~clkctrl'
        Info: 4: + IC(1.036 ns) + CELL(0.537 ns) = 4.877 ns; Loc. = LCFF_X31_Y35_N25; Fanout = 1; REG Node = 'haiz:inst|inst~_emulated'
        Info: Total cell delay = 1.507 ns ( 30.90 % )
        Info: Total interconnect delay = 3.370 ns ( 69.10 % )
Info: tco from clock "CLK" to destination pin "pin_name6" through register "haiz:inst|inst1~_emulated" is 11.953 ns
    Info: + Longest clock path from clock "CLK" to source register is 5.001 ns
        Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_G16; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.974 ns) + CELL(0.275 ns) = 2.059 ns; Loc. = LCCOMB_X43_Y35_N0; Fanout = 1; COMB Node = 'inst2'
        Info: 3: + IC(1.369 ns) + CELL(0.000 ns) = 3.428 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'inst2~clkctrl'
        Info: 4: + IC(1.036 ns) + CELL(0.537 ns) = 5.001 ns; Loc. = LCFF_X31_Y35_N21; Fanout = 1; REG Node = 'haiz:inst|inst1~_emulated'
        Info: Total cell delay = 1.622 ns ( 32.43 % )
        Info: Total interconnect delay = 3.379 ns ( 67.57 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.702 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y35_N21; Fanout = 1; REG Node = 'haiz:inst|inst1~_emulated'
        Info: 2: + IC(0.310 ns) + CELL(0.275 ns) = 0.585 ns; Loc. = LCCOMB_X31_Y35_N22; Fanout = 3; COMB Node = 'haiz:inst|inst1~head_lut'
        Info: 3: + IC(3.475 ns) + CELL(2.642 ns) = 6.702 ns; Loc. = PIN_D23; Fanout = 0; PIN Node = 'pin_name6'
        Info: Total cell delay = 2.917 ns ( 43.52 % )
        Info: Total interconnect delay = 3.785 ns ( 56.48 % )
Info: Longest tpd from source pin "RST" to destination pin "pin_name6" is 8.223 ns
    Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 6; PIN Node = 'RST'
    Info: 2: + IC(0.708 ns) + CELL(0.419 ns) = 2.106 ns; Loc. = LCCOMB_X31_Y35_N22; Fanout = 3; COMB Node = 'haiz:inst|inst1~head_lut'
    Info: 3: + IC(3.475 ns) + CELL(2.642 ns) = 8.223 ns; Loc. = PIN_D23; Fanout = 0; PIN Node = 'pin_name6'
    Info: Total cell delay = 4.040 ns ( 49.13 % )
    Info: Total interconnect delay = 4.183 ns ( 50.87 % )
Info: th for register "haiz:inst|inst2~_emulated" (data pin = "RST", clock pin = "CLK") is 2.384 ns
    Info: + Longest clock path from clock "CLK" to destination register is 5.001 ns
        Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_G16; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.974 ns) + CELL(0.275 ns) = 2.059 ns; Loc. = LCCOMB_X43_Y35_N0; Fanout = 1; COMB Node = 'inst2'
        Info: 3: + IC(1.369 ns) + CELL(0.000 ns) = 3.428 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'inst2~clkctrl'
        Info: 4: + IC(1.036 ns) + CELL(0.537 ns) = 5.001 ns; Loc. = LCFF_X31_Y35_N9; Fanout = 1; REG Node = 'haiz:inst|inst2~_emulated'
        Info: Total cell delay = 1.622 ns ( 32.43 % )
        Info: Total interconnect delay = 3.379 ns ( 67.57 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.883 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 6; PIN Node = 'RST'
        Info: 2: + IC(0.705 ns) + CELL(0.419 ns) = 2.103 ns; Loc. = LCCOMB_X31_Y35_N14; Fanout = 5; COMB Node = 'haiz:inst|inst3~head_lut'
        Info: 3: + IC(0.277 ns) + CELL(0.419 ns) = 2.799 ns; Loc. = LCCOMB_X31_Y35_N8; Fanout = 1; COMB Node = 'haiz:inst|inst2~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 2.883 ns; Loc. = LCFF_X31_Y35_N9; Fanout = 1; REG Node = 'haiz:inst|inst2~_emulated'
        Info: Total cell delay = 1.901 ns ( 65.94 % )
        Info: Total interconnect delay = 0.982 ns ( 34.06 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 185 megabytes
    Info: Processing ended: Fri Oct 05 16:38:00 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


