<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <packageLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Port 'LR_top/lrhls_data_settingsHLS_trackerNumLayers_s' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="HLS_LR" solutionName="solution1" date="2019-06-14T19:14:44.776+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'LR_top/lrhls_data_settingsHLS_invPtToDphi_s' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="HLS_LR" solutionName="solution1" date="2019-06-14T19:14:44.772+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'LR_top/lrhls_data_settingsHLS_chosenRofZ_s' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="HLS_LR" solutionName="solution1" date="2019-06-14T19:14:44.744+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'LR_top/lrhls_data_settingsHLS_chosenRofPhi_s' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="HLS_LR" solutionName="solution1" date="2019-06-14T19:14:44.414+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'LR_top/lrhls_data_settingsHLS_lrResidZPS_s' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="HLS_LR" solutionName="solution1" date="2019-06-14T19:14:44.384+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'LR_top/lrhls_data_settingsHLS_lrResidZ2S_s' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="HLS_LR" solutionName="solution1" date="2019-06-14T19:14:44.155+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'LR_top/lrhls_data_settingsHLS_lrResidPhi_s' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="HLS_LR" solutionName="solution1" date="2019-06-14T19:14:43.864+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'LR_top/lrhls_data_settingsHLS_lrMinLayersPS_s' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="HLS_LR" solutionName="solution1" date="2019-06-14T19:14:43.779+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'LR_top/lrhls_data_settingsHLS_lrMinLayers_s' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="HLS_LR" solutionName="solution1" date="2019-06-14T19:14:43.454+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'LR_top/lrhls_data_settingsHLS_lrNumIterations_s' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="HLS_LR" solutionName="solution1" date="2019-06-14T19:14:43.191+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'LR_top/lrhls_settings_trackerNumLayers_s' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="HLS_LR" solutionName="solution1" date="2019-06-14T19:14:43.019+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'LR_top/lrhls_settings_lrResidZPS_s' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="HLS_LR" solutionName="solution1" date="2019-06-14T19:14:42.888+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'LR_top/lrhls_settings_lrResidZ2S_s' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="HLS_LR" solutionName="solution1" date="2019-06-14T19:14:42.883+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'LR_top/lrhls_settings_lrResidPhi_s' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="HLS_LR" solutionName="solution1" date="2019-06-14T19:14:42.878+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'LR_top/lrhls_settings_lrMinLayersPS_s' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="HLS_LR" solutionName="solution1" date="2019-06-14T19:14:42.873+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'LR_top/lrhls_settings_lrMinLayers_s' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="HLS_LR" solutionName="solution1" date="2019-06-14T19:14:42.868+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'LR_top/lrhls_settings_lrNumIterations_s' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="HLS_LR" solutionName="solution1" date="2019-06-14T19:14:42.513+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'n' is power-on initialization." projectName="HLS_LR" solutionName="solution1" date="2019-06-14T19:07:30.069+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'guard_variable_for_f' is power-on initialization." projectName="HLS_LR" solutionName="solution1" date="2019-06-14T19:06:54.996+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-67] Unable to satisfy pipeline directive: subfunction 'produce' is not pipelined." projectName="HLS_LR" solutionName="solution1" date="2019-06-14T18:57:35.543+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled." projectName="HLS_LR" solutionName="solution1" date="2019-06-14T18:43:13.030+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled." projectName="HLS_LR" solutionName="solution1" date="2019-06-14T18:42:07.666+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled." projectName="HLS_LR" solutionName="solution1" date="2019-06-14T18:42:04.580+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled." projectName="HLS_LR" solutionName="solution1" date="2019-06-14T18:42:01.277+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled." projectName="HLS_LR" solutionName="solution1" date="2019-06-14T18:41:55.870+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled." projectName="HLS_LR" solutionName="solution1" date="2019-06-14T18:41:46.587+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('mapHLS_data_second_2_write_ln196', HLS_LR/.settings/LRutility.h:196) of constant 0 on array 'mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_phi' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_Residual_data_second_data_phi'." projectName="HLS_LR" solutionName="solution1" date="2019-06-14T18:41:42.308+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled." projectName="HLS_LR" solutionName="solution1" date="2019-06-14T18:41:36.986+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('LRHLS_data_tracksLR_6783', HLS_LR/.settings/LRHLS.cc:48) on array 'LRHLS_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_lrNumIterations_s' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'LRHLS_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_lrNumIterations_s'." projectName="HLS_LR" solutionName="solution1" date="2019-06-14T18:28:43.109+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'create' (Function: create): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xA;   between 'call' operation ('_ln54', HLS_LR/.settings/LRHLS.cc:54) to 'push_back.2' and 'store' operation ('tracks_data_0_stub_519_write_ln48', HLS_LR/.settings/LRHLS.cc:48) of variable 'LRHLS_data_tracksLR_6679', HLS_LR/.settings/LRHLS.cc:48 on array 'tracks.data_[0].stubsHLS_.data_.settingsHLS_.lrNumIterations_', HLS_LR/.settings/LRHLS.cc:48." projectName="HLS_LR" solutionName="solution1" date="2019-06-14T18:18:09.813+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled." projectName="HLS_LR" solutionName="solution1" date="2019-06-14T18:16:43.278+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('mapHLS_data_second_82_write_ln196', HLS_LR/.settings/LRutility.h:196) of constant 0 on array 'mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrNumIterations_s' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mapHLS_unsigned_int_TMTT_arrayHLS_TMTT_StubHLS_data_second_data_settingsHLS_lrNumIterations_s'." projectName="HLS_LR" solutionName="solution1" date="2019-06-14T18:16:24.074+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Function contains subloop(s) not being unrolled." projectName="HLS_LR" solutionName="solution1" date="2019-06-14T18:16:20.943+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('TrackHLS_stubsHLS_d_105', HLS_LR/.settings/TrackHLS.cc:26) on array 'TrackHLS_stubsHLS_data_settingsHLS_lrNumIterations_s' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'TrackHLS_stubsHLS_data_settingsHLS_lrNumIterations_s'." projectName="HLS_LR" solutionName="solution1" date="2019-06-14T18:15:46.887+0100" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'shift_left.1' to 'shift_left_1'." projectName="HLS_LR" solutionName="solution1" date="2019-06-14T18:15:44.733+0100" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'push_back.1' to 'push_back_1'." projectName="HLS_LR" solutionName="solution1" date="2019-06-14T18:12:29.626+0100" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'deltaPhiHLS&lt;float>' to 'deltaPhiHLS_float_s'." projectName="HLS_LR" solutionName="solution1" date="2019-06-14T18:12:29.618+0100" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'push_back.2' to 'push_back_2'." projectName="HLS_LR" solutionName="solution1" date="2019-06-14T18:12:29.610+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'calcLinearParameter' to 'calcLinearParameter.1' " projectName="HLS_LR" solutionName="solution1" date="2019-06-14T18:12:29.575+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'TMTT::LRHLS::calcHelix' to 'calcHelix' (HLS_LR/.settings/LRHLS.cc:103)" projectName="HLS_LR" solutionName="solution1" date="2019-06-14T18:11:49.354+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'TMTT::LRHLS::calcResidual' to 'calcResidual' (HLS_LR/.settings/LRHLS.cc:136)" projectName="HLS_LR" solutionName="solution1" date="2019-06-14T18:09:21.857+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'TMTT::LRHLS::countLayers' to 'countLayers' (HLS_LR/.settings/LRHLS.cc:92)" projectName="HLS_LR" solutionName="solution1" date="2019-06-14T18:09:21.847+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'TMTT::LRHLS::create' to 'create' (HLS_LR/.settings/LRHLS.cc:46)" projectName="HLS_LR" solutionName="solution1" date="2019-06-14T18:09:21.838+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'TMTT::LRHLS::findLargestResidual' to 'findLargestResidual' (HLS_LR/.settings/LRHLS.cc:176)" projectName="HLS_LR" solutionName="solution1" date="2019-06-14T18:09:21.830+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'TMTT::LRHLS::initFit' to 'initFit' (HLS_LR/.settings/LRHLS.cc:58)" projectName="HLS_LR" solutionName="solution1" date="2019-06-14T18:09:21.820+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'TMTT::LRHLS::killLargestResidual' to 'killLargestResidual' (HLS_LR/.settings/LRHLS.cc:160)" projectName="HLS_LR" solutionName="solution1" date="2019-06-14T18:09:21.812+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'TMTT::LRHLS::produce' to 'produce' (HLS_LR/.settings/LRHLS.cc:20)" projectName="HLS_LR" solutionName="solution1" date="2019-06-14T18:09:21.804+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'TMTT::Sum::calcLinearParameter' to 'calcLinearParameter' (HLS_LR/.settings/LRHLS.h:124:29)" projectName="HLS_LR" solutionName="solution1" date="2019-06-14T18:09:21.795+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'TMTT::TrackHLS::stubsHLS' to 'stubsHLS' (HLS_LR/.settings/TrackHLS.cc:25)" projectName="HLS_LR" solutionName="solution1" date="2019-06-14T18:09:21.786+0100" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_LR_top_top/AESL_inst_LR_top/grp_produce_fu_980/grp_create_fu_131280/LR_top_faddfsub_32ns_32ns_32_10_full_dsp_1_U1034/LR_top_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/eepgmmg1/Xilinx/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;Note: simulation done!&#xA;Time: 531960 ps  Iteration: 1  Process: /apatb_LR_top_top/generate_sim_done_proc  File: /home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/LR_top.autotb.vhd&#xA;Failure: NORMAL EXIT (note: failure is to force the simulator to stop)&#xA;Time: 531960 ps  Iteration: 1  Process: /apatb_LR_top_top/generate_sim_done_proc  File: /home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/LR_top.autotb.vhd&#xA;$finish called at time : 531960 ps&#xA;run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1465.766 ; gain = 0.000 ; free physical = 1993 ; free virtual = 14929&#xA;## quit" projectName="HLS_LR" solutionName="solution1" date="2019-06-14T19:27:52.095+0100" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_LR_top_top/AESL_inst_LR_top/grp_produce_fu_980/grp_killLargestResidual_fu_131647/grp_findLargestResidual_fu_494/LR_top_fadd_32ns_32ns_32_10_full_dsp_1_U1201/LR_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/eepgmmg1/Xilinx/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_LR" solutionName="solution1" date="2019-06-14T19:27:40.995+0100" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_LR_top_top/AESL_inst_LR_top/grp_produce_fu_980/grp_killLargestResidual_fu_131647/grp_findLargestResidual_fu_494/LR_top_fadd_32ns_32ns_32_10_full_dsp_1_U1202/LR_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/eepgmmg1/Xilinx/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_LR" solutionName="solution1" date="2019-06-14T19:27:40.986+0100" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_LR_top_top/AESL_inst_LR_top/grp_produce_fu_980/grp_calcResidual_fu_131787/LR_top_faddfsub_32ns_32ns_32_10_full_dsp_1_U1165/LR_top_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/eepgmmg1/Xilinx/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_LR" solutionName="solution1" date="2019-06-14T19:27:40.978+0100" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_LR_top_top/AESL_inst_LR_top/grp_produce_fu_980/grp_calcResidual_fu_131787/LR_top_fsub_32ns_32ns_32_10_full_dsp_1_U1166/LR_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/eepgmmg1/Xilinx/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_LR" solutionName="solution1" date="2019-06-14T19:27:40.949+0100" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_LR_top_top/AESL_inst_LR_top/grp_produce_fu_980/grp_calcResidual_fu_131787/LR_top_faddfsub_32ns_32ns_32_10_full_dsp_1_U1167/LR_top_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/eepgmmg1/Xilinx/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_LR" solutionName="solution1" date="2019-06-14T19:27:40.938+0100" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_LR_top_top/AESL_inst_LR_top/grp_produce_fu_980/grp_calcResidual_fu_131787/LR_top_fsub_32ns_32ns_32_10_full_dsp_1_U1168/LR_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/eepgmmg1/Xilinx/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_LR" solutionName="solution1" date="2019-06-14T19:27:40.869+0100" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_LR_top_top/AESL_inst_LR_top/grp_produce_fu_980/grp_calcHelix_fu_131835/LR_top_fsub_32ns_32ns_32_10_full_dsp_1_U1134/LR_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/eepgmmg1/Xilinx/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_LR" solutionName="solution1" date="2019-06-14T19:27:40.860+0100" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_LR_top_top/AESL_inst_LR_top/grp_produce_fu_980/grp_calcHelix_fu_131835/LR_top_fsub_32ns_32ns_32_10_full_dsp_1_U1135/LR_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/eepgmmg1/Xilinx/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="HLS_LR" solutionName="solution1" date="2019-06-14T19:27:40.599+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/LR_top_ap_fdiv_28_no_dsp_32.vhd:201]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package std.standard&#xA;Compiling package std.textio&#xA;Compiling package ieee.std_logic_1164&#xA;Compiling package ieee.std_logic_arith&#xA;Compiling package ieee.std_logic_unsigned&#xA;Compiling package ieee.numeric_std&#xA;Compiling package ieee.std_logic_textio&#xA;Compiling package floating_point_v7_1_8.floating_point_v7_1_8_viv_comp&#xA;Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg&#xA;Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg&#xA;Compiling package floating_point_v7_1_8.floating_point_v7_1_8_consts&#xA;Compiling package ieee.math_real&#xA;Compiling package floating_point_v7_1_8.floating_point_v7_1_8_exp_table_...&#xA;Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_pkg&#xA;Compiling package ieee.std_logic_signed&#xA;Compiling package floating_point_v7_1_8.floating_point_v7_1_8_pkg&#xA;Compiling package floating_point_v7_1_8.flt_utils&#xA;Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp&#xA;Compiling package unisim.vcomponents&#xA;Compiling package ieee.vital_timing&#xA;Compiling package ieee.vital_primitives&#xA;Compiling package unisim.vpkg&#xA;Compiling module work.glbl&#xA;Compiling architecture rtl of entity xil_defaultlib.produce_tracks_data_setting_ram [\produce_tracks_data_setting_ram...]&#xA;Compiling architecture arch of entity xil_defaultlib.produce_tracks_data_setting [produce_tracks_data_setting_defa...]&#xA;Compiling architecture rtl of entity xil_defaultlib.produce_tracks_data_0_stub_ram [\produce_tracks_data_0_stub_ram(...]&#xA;Compiling architecture arch of entity xil_defaultlib.produce_tracks_data_0_stub [produce_tracks_data_0_stub_defau...]&#xA;Compiling architecture rtl of entity xil_defaultlib.produce_tracks_data_0_stub_20_ram [\produce_tracks_data_0_stub_20_r...]&#xA;Compiling architecture arch of entity xil_defaultlib.produce_tracks_data_0_stub_20 [produce_tracks_data_0_stub_20_de...]&#xA;Compiling architecture rtl of entity xil_defaultlib.create_tracks_data_setting_ram [\create_tracks_data_setting_ram(...]&#xA;Compiling architecture arch of entity xil_defaultlib.create_tracks_data_setting [create_tracks_data_setting_defau...]&#xA;Compiling architecture rtl of entity xil_defaultlib.create_tracks_data_0_stub_ram [\create_tracks_data_0_stub_ram(1...]&#xA;Compiling architecture arch of entity xil_defaultlib.create_tracks_data_0_stub [create_tracks_data_0_stub_defaul...]&#xA;Compiling architecture rtl of entity xil_defaultlib.create_tracks_data_0_stub_513_ram [\create_tracks_data_0_stub_513_r...]&#xA;Compiling architecture arch of entity xil_defaultlib.create_tracks_data_0_stub_513 [create_tracks_data_0_stub_513_de...]&#xA;Compiling architecture behav of entity xil_defaultlib.push_back_2 [push_back_2_default]&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=7,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xA;Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]&#xA;Compiling architecture fde_v of entity unisim.FDE [fde_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=24,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=16)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [delay_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=48,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=24,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=16,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,bcascreg=0,breg...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=2)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=13,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=27,length=0)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_8.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000001111...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000000000...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=27)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=5,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=3)\]&#xA;Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init=&quot;11111110010101001011...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00010001010111110000...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11101110101000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=25,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;10011001100110011001...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11111111000000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=9,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=9)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=9,length=3)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=10)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=8,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(fast_input=true)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_gt [\compare_gt(c_xdevicefamily=&quot;kin...]&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare [\compare(c_xdevicefamily=&quot;kintex...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=8)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,length=5,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=6,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=5,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=12)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=23)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_8.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;kin...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_add_dsp [\flt_add_dsp(c_xdevicefamily=&quot;ki...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_add [\flt_add(c_xdevicefamily=&quot;kintex...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=32,length=0)\]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]&#xA;Compiling architecture lr_top_ap_faddfsub_8_full_dsp_32_arch of entity xil_defaultlib.LR_top_ap_faddfsub_8_full_dsp_32 [lr_top_ap_faddfsub_8_full_dsp_32...]&#xA;Compiling architecture arch of entity xil_defaultlib.LR_top_faddfsub_32ns_32ns_32_10_full_dsp_1 [\LR_top_faddfsub_32ns_32ns_32_10...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=17,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,a_...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.fix_mult [\fix_mult(c_xdevicefamily=&quot;kinte...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=7)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=8,fast_input=true)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=0,fast_input=true)...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,length=2,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=2,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,length=2,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=3,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=14,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_mult_exp [\flt_mult_exp(c_xdevicefamily=&quot;k...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=30,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=18,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity floating_point_v7_1_8.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_mult [\flt_mult(c_xdevicefamily=&quot;kinte...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]&#xA;Compiling architecture lr_top_ap_fmul_4_max_dsp_32_arch of entity xil_defaultlib.LR_top_ap_fmul_4_max_dsp_32 [lr_top_ap_fmul_4_max_dsp_32_defa...]&#xA;Compiling architecture arch of entity xil_defaultlib.LR_top_fmul_32ns_32ns_32_6_max_dsp_1 [\LR_top_fmul_32ns_32ns_32_6_max_...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=3,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_ne_im [\compare_ne_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=2,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=11,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_eq [\compare_eq(c_xdevicefamily=&quot;kin...]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xA;Compiling architecture synth of entity floating_point_v7_1_8.compare_gt [\compare_gt(c_xdevicefamily=&quot;kin...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.fp_cmp [\fp_cmp(c_xdevicefamily=&quot;kintexu...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]&#xA;Compiling architecture lr_top_ap_fcmp_1_no_dsp_32_arch of entity xil_defaultlib.LR_top_ap_fcmp_1_no_dsp_32 [lr_top_ap_fcmp_1_no_dsp_32_defau...]&#xA;Compiling architecture arch of entity xil_defaultlib.LR_top_fcmp_32ns_32ns_1_3_1 [\LR_top_fcmp_32ns_32ns_1_3_1(id=...]&#xA;Compiling architecture behav of entity xil_defaultlib.create [create_default]&#xA;Compiling architecture behav of entity xil_defaultlib.stubsHLS [stubshls_default]&#xA;Compiling architecture behav of entity xil_defaultlib.push_back [push_back_default]&#xA;Compiling architecture rtl of entity xil_defaultlib.countLayers_foundLayers_data_s_ram [\countLayers_foundLayers_data_s_...]&#xA;Compiling architecture arch of entity xil_defaultlib.countLayers_foundLayers_data_s [countlayers_foundlayers_data_s_d...]&#xA;Compiling architecture behav of entity xil_defaultlib.countLayers [countlayers_default]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_add [\flt_add(c_xdevicefamily=&quot;kintex...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]&#xA;Compiling architecture lr_top_ap_fadd_8_full_dsp_32_arch of entity xil_defaultlib.LR_top_ap_fadd_8_full_dsp_32 [lr_top_ap_fadd_8_full_dsp_32_def...]&#xA;Compiling architecture arch of entity xil_defaultlib.LR_top_fadd_32ns_32ns_32_10_full_dsp_1 [\LR_top_fadd_32ns_32ns_32_10_ful...]&#xA;Compiling architecture behav of entity xil_defaultlib.initFit [initfit_default]&#xA;Compiling architecture behav of entity xil_defaultlib.findLargestResidual [findlargestresidual_default]&#xA;Compiling architecture behav of entity xil_defaultlib.shift_left [shift_left_default]&#xA;Compiling architecture behav of entity xil_defaultlib.shift_left_1 [shift_left_1_default]&#xA;Compiling architecture behav of entity xil_defaultlib.killLargestResidual [killlargestresidual_default]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_add [\flt_add(c_xdevicefamily=&quot;kintex...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]&#xA;Compiling architecture lr_top_ap_fsub_8_full_dsp_32_arch of entity xil_defaultlib.LR_top_ap_fsub_8_full_dsp_32 [lr_top_ap_fsub_8_full_dsp_32_def...]&#xA;Compiling architecture arch of entity xil_defaultlib.LR_top_fsub_32ns_32ns_32_10_full_dsp_1 [\LR_top_fsub_32ns_32ns_32_10_ful...]&#xA;Compiling architecture behav of entity xil_defaultlib.deltaPhiHLS_float_s [deltaphihls_float_s_default]&#xA;Compiling architecture behav of entity xil_defaultlib.push_back_1 [push_back_1_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=25,fast_input=true)...]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xA;Compiling architecture synth of entity floating_point_v7_1_8.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=26)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=26,length=0)\]&#xA;Compiling architecture virtex of entity floating_point_v7_1_8.flt_div_mant [\flt_div_mant(c_xdevicefamily=&quot;k...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=10,length=2,fast_in...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=25,fast_input=true...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=26,fast_input=true...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=8,length=24)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=24,fast_input=true...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=3,length=23,fast_in...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=4,length=24,fast_in...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(length=23,fast_input=true...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=14)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_div_exp [\flt_div_exp(c_xdevicefamily=&quot;no...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=12,fast_input=true)...]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=11)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xA;Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.delay [\delay(width=25,length=0,fast_in...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.flt_round_bit [\flt_round_bit(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_8.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xA;Compiling architecture synth of entity floating_point_v7_1_8.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xA;Compiling architecture virtex of entity floating_point_v7_1_8.flt_div [\flt_div(c_xdevicefamily=&quot;kintex...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\floating_point_v7_1_8_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\floating_point_v7_1_8(c_xdevice...]&#xA;Compiling architecture lr_top_ap_fdiv_28_no_dsp_32_arch of entity xil_defaultlib.LR_top_ap_fdiv_28_no_dsp_32 [lr_top_ap_fdiv_28_no_dsp_32_defa...]&#xA;Compiling architecture arch of entity xil_defaultlib.LR_top_fdiv_32ns_32ns_32_30_1 [\LR_top_fdiv_32ns_32ns_32_30_1(i...]&#xA;Compiling architecture behav of entity xil_defaultlib.calcResidual [calcresidual_default]&#xA;Compiling architecture behav of entity xil_defaultlib.calcHelix [calchelix_default]&#xA;Compiling architecture behav of entity xil_defaultlib.produce [produce_default]&#xA;Compiling architecture behav of entity xil_defaultlib.LR_top [lr_top_default]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_settingsHLS_lrNumIterations_s [aesl_automem_lrhls_data_tracksmh...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_settingsHLS_lrMinLayers_s [aesl_automem_lrhls_data_tracksmh...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_settingsHLS_lrMinLayersPS_s [aesl_automem_lrhls_data_tracksmh...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_settingsHLS_lrResidPhi_s [aesl_automem_lrhls_data_tracksmh...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_settingsHLS_lrResidZ2S_s [aesl_automem_lrhls_data_tracksmh...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_settingsHLS_lrResidZPS_s [aesl_automem_lrhls_data_tracksmh...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_settingsHLS_chosenRofPhi_s [aesl_automem_lrhls_data_tracksmh...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_settingsHLS_chosenRofZ_s [aesl_automem_lrhls_data_tracksmh...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_settingsHLS_invPtToDphi_s [aesl_automem_lrhls_data_tracksmh...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_settingsHLS_trackerNumLayers_s [aesl_automem_lrhls_data_tracksmh...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_size_s [aesl_automem_lrhls_data_tracksmh...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_lrNumIterations_s [aesl_automem_lrhls_data_tracksmh...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_lrMinLayers_s [aesl_automem_lrhls_data_tracksmh...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_lrMinLayersPS_s [aesl_automem_lrhls_data_tracksmh...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_lrResidPhi_s [aesl_automem_lrhls_data_tracksmh...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_lrResidZ2S_s [aesl_automem_lrhls_data_tracksmh...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_lrResidZPS_s [aesl_automem_lrhls_data_tracksmh...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_chosenRofPhi_s [aesl_automem_lrhls_data_tracksmh...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_chosenRofZ_s [aesl_automem_lrhls_data_tracksmh...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_invPtToDphi_s [aesl_automem_lrhls_data_tracksmh...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_settingsHLS_trackerNumLayers_s [aesl_automem_lrhls_data_tracksmh...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrNumIterations_s [aesl_automem_lrhls_data_tracksmh...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrMinLayers_s [aesl_automem_lrhls_data_tracksmh...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrMinLayersPS_s [aesl_automem_lrhls_data_tracksmh...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrResidPhi_s [aesl_automem_lrhls_data_tracksmh...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrResidZ2S_s [aesl_automem_lrhls_data_tracksmh...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrResidZPS_s [aesl_automem_lrhls_data_tracksmh...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_chosenRofPhi_s [aesl_automem_lrhls_data_tracksmh...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_chosenRofZ_s [aesl_automem_lrhls_data_tracksmh...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_invPtToDphi_s [aesl_automem_lrhls_data_tracksmh...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_settingsHLS_trackerNumLayers_s [aesl_automem_lrhls_data_tracksmh...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_barrel_s [aesl_automem_lrhls_data_tracksmh...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_psModule_s [aesl_automem_lrhls_data_tracksmh...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_moduleHLS_layerId_s [aesl_automem_lrhls_data_tracksmh...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_r_s [aesl_automem_lrhls_data_tracksmh...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_phi_s [aesl_automem_lrhls_data_tracksmh...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_stubsHLS_data_z_s [aesl_automem_lrhls_data_tracksmh...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_secEta_s [aesl_automem_lrhls_data_tracksmh...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_secPhi_s [aesl_automem_lrhls_data_tracksmh...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_qOverPt_s [aesl_automem_lrhls_data_tracksmh...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_phi_s [aesl_automem_lrhls_data_tracksmh...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_z_s [aesl_automem_lrhls_data_tracksmh...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksMHTHLS_data_cot_s [aesl_automem_lrhls_data_tracksmh...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_settingsHLS_lrNumIterations_s [aesl_automem_lrhls_data_trackslr...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_settingsHLS_lrMinLayers_s [aesl_automem_lrhls_data_trackslr...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_settingsHLS_lrMinLayersPS_s [aesl_automem_lrhls_data_trackslr...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_settingsHLS_lrResidPhi_s [aesl_automem_lrhls_data_trackslr...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_settingsHLS_lrResidZ2S_s [aesl_automem_lrhls_data_trackslr...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_settingsHLS_lrResidZPS_s [aesl_automem_lrhls_data_trackslr...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_settingsHLS_chosenRofPhi_s [aesl_automem_lrhls_data_trackslr...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_settingsHLS_chosenRofZ_s [aesl_automem_lrhls_data_trackslr...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_settingsHLS_invPtToDphi_s [aesl_automem_lrhls_data_trackslr...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_settingsHLS_trackerNumLayers_s [aesl_automem_lrhls_data_trackslr...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_size_s [aesl_automem_lrhls_data_trackslr...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_lrNumIterations_s [aesl_automem_lrhls_data_trackslr...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_lrMinLayers_s [aesl_automem_lrhls_data_trackslr...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_lrMinLayersPS_s [aesl_automem_lrhls_data_trackslr...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_lrResidPhi_s [aesl_automem_lrhls_data_trackslr...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_lrResidZ2S_s [aesl_automem_lrhls_data_trackslr...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_lrResidZPS_s [aesl_automem_lrhls_data_trackslr...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_chosenRofPhi_s [aesl_automem_lrhls_data_trackslr...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_chosenRofZ_s [aesl_automem_lrhls_data_trackslr...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_invPtToDphi_s [aesl_automem_lrhls_data_trackslr...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_settingsHLS_trackerNumLayers_s [aesl_automem_lrhls_data_trackslr...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrNumIterations_s [aesl_automem_lrhls_data_trackslr...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrMinLayers_s [aesl_automem_lrhls_data_trackslr...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrMinLayersPS_s [aesl_automem_lrhls_data_trackslr...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrResidPhi_s [aesl_automem_lrhls_data_trackslr...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrResidZ2S_s [aesl_automem_lrhls_data_trackslr...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_lrResidZPS_s [aesl_automem_lrhls_data_trackslr...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_chosenRofPhi_s [aesl_automem_lrhls_data_trackslr...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_chosenRofZ_s [aesl_automem_lrhls_data_trackslr...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_invPtToDphi_s [aesl_automem_lrhls_data_trackslr...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_settingsHLS_trackerNumLayers_s [aesl_automem_lrhls_data_trackslr...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_barrel_s [aesl_automem_lrhls_data_trackslr...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_psModule_s [aesl_automem_lrhls_data_trackslr...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_moduleHLS_layerId_s [aesl_automem_lrhls_data_trackslr...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_r_s [aesl_automem_lrhls_data_trackslr...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_phi_s [aesl_automem_lrhls_data_trackslr...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_stubsHLS_data_z_s [aesl_automem_lrhls_data_trackslr...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_secEta_s [aesl_automem_lrhls_data_trackslr...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_secPhi_s [aesl_automem_lrhls_data_trackslr...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_qOverPt_s [aesl_automem_lrhls_data_trackslr...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_phi_s [aesl_automem_lrhls_data_trackslr...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_z_s [aesl_automem_lrhls_data_trackslr...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_data_tracksLRHLS_data_cot_s [aesl_automem_lrhls_data_trackslr...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_track_stubsHLS_data_settingsHLS_lrNumIterations_s [aesl_automem_lrhls_track_stubshl...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_track_stubsHLS_data_settingsHLS_lrMinLayers_s [aesl_automem_lrhls_track_stubshl...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_track_stubsHLS_data_settingsHLS_lrMinLayersPS_s [aesl_automem_lrhls_track_stubshl...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_track_stubsHLS_data_settingsHLS_lrResidPhi_s [aesl_automem_lrhls_track_stubshl...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_track_stubsHLS_data_settingsHLS_lrResidZ2S_s [aesl_automem_lrhls_track_stubshl...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_track_stubsHLS_data_settingsHLS_lrResidZPS_s [aesl_automem_lrhls_track_stubshl...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_track_stubsHLS_data_settingsHLS_chosenRofPhi_s [aesl_automem_lrhls_track_stubshl...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_track_stubsHLS_data_settingsHLS_chosenRofZ_s [aesl_automem_lrhls_track_stubshl...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_track_stubsHLS_data_settingsHLS_invPtToDphi_s [aesl_automem_lrhls_track_stubshl...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_track_stubsHLS_data_settingsHLS_trackerNumLayers_s [aesl_automem_lrhls_track_stubshl...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_lrNumIterations_s [aesl_automem_lrhls_track_stubshl...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_lrMinLayers_s [aesl_automem_lrhls_track_stubshl...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_lrMinLayersPS_s [aesl_automem_lrhls_track_stubshl...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_lrResidPhi_s [aesl_automem_lrhls_track_stubshl...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_lrResidZ2S_s [aesl_automem_lrhls_track_stubshl...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_lrResidZPS_s [aesl_automem_lrhls_track_stubshl...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_chosenRofPhi_s [aesl_automem_lrhls_track_stubshl...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_chosenRofZ_s [aesl_automem_lrhls_track_stubshl...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_invPtToDphi_s [aesl_automem_lrhls_track_stubshl...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_track_stubsHLS_data_moduleHLS_settingsHLS_trackerNumLayers_s [aesl_automem_lrhls_track_stubshl...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_track_stubsHLS_data_moduleHLS_barrel_s [aesl_automem_lrhls_track_stubshl...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_track_stubsHLS_data_moduleHLS_psModule_s [aesl_automem_lrhls_track_stubshl...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_track_stubsHLS_data_moduleHLS_layerId_s [aesl_automem_lrhls_track_stubshl...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_track_stubsHLS_data_r_s [aesl_automem_lrhls_track_stubshl...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_track_stubsHLS_data_phi_s [aesl_automem_lrhls_track_stubshl...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_track_stubsHLS_data_z_s [aesl_automem_lrhls_track_stubshl...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubs_data_settingsHLS_lrNumIterations_s [aesl_automem_lrhls_stubs_data_se...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubs_data_settingsHLS_lrMinLayers_s [aesl_automem_lrhls_stubs_data_se...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubs_data_settingsHLS_lrMinLayersPS_s [aesl_automem_lrhls_stubs_data_se...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubs_data_settingsHLS_lrResidPhi_s [aesl_automem_lrhls_stubs_data_se...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubs_data_settingsHLS_lrResidZ2S_s [aesl_automem_lrhls_stubs_data_se...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubs_data_settingsHLS_lrResidZPS_s [aesl_automem_lrhls_stubs_data_se...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubs_data_settingsHLS_chosenRofPhi_s [aesl_automem_lrhls_stubs_data_se...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubs_data_settingsHLS_chosenRofZ_s [aesl_automem_lrhls_stubs_data_se...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubs_data_settingsHLS_invPtToDphi_s [aesl_automem_lrhls_stubs_data_se...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubs_data_settingsHLS_trackerNumLayers_s [aesl_automem_lrhls_stubs_data_se...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubs_data_moduleHLS_settingsHLS_lrNumIterations_s [aesl_automem_lrhls_stubs_data_mo...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubs_data_moduleHLS_settingsHLS_lrMinLayers_s [aesl_automem_lrhls_stubs_data_mo...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubs_data_moduleHLS_settingsHLS_lrMinLayersPS_s [aesl_automem_lrhls_stubs_data_mo...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubs_data_moduleHLS_settingsHLS_lrResidPhi_s [aesl_automem_lrhls_stubs_data_mo...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubs_data_moduleHLS_settingsHLS_lrResidZ2S_s [aesl_automem_lrhls_stubs_data_mo...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubs_data_moduleHLS_settingsHLS_lrResidZPS_s [aesl_automem_lrhls_stubs_data_mo...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubs_data_moduleHLS_settingsHLS_chosenRofPhi_s [aesl_automem_lrhls_stubs_data_mo...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubs_data_moduleHLS_settingsHLS_chosenRofZ_s [aesl_automem_lrhls_stubs_data_mo...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubs_data_moduleHLS_settingsHLS_invPtToDphi_s [aesl_automem_lrhls_stubs_data_mo...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubs_data_moduleHLS_settingsHLS_trackerNumLayers_s [aesl_automem_lrhls_stubs_data_mo...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubs_data_moduleHLS_barrel_s [aesl_automem_lrhls_stubs_data_mo...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubs_data_moduleHLS_psModule_s [aesl_automem_lrhls_stubs_data_mo...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubs_data_moduleHLS_layerId_s [aesl_automem_lrhls_stubs_data_mo...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubs_data_r_s [aesl_automem_lrhls_stubs_data_r_...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubs_data_phi_s [aesl_automem_lrhls_stubs_data_ph...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubs_data_z_s [aesl_automem_lrhls_stubs_data_z_...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_first [aesl_automem_lrhls_stubmap_data_...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_size_s [aesl_automem_lrhls_stubmap_data_...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_data_settingsHLS_lrNumIterations_s [aesl_automem_lrhls_stubmap_data_...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_data_settingsHLS_lrMinLayers_s [aesl_automem_lrhls_stubmap_data_...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_data_settingsHLS_lrMinLayersPS_s [aesl_automem_lrhls_stubmap_data_...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_data_settingsHLS_lrResidPhi_s [aesl_automem_lrhls_stubmap_data_...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_data_settingsHLS_lrResidZ2S_s [aesl_automem_lrhls_stubmap_data_...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_data_settingsHLS_lrResidZPS_s [aesl_automem_lrhls_stubmap_data_...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_data_settingsHLS_chosenRofPhi_s [aesl_automem_lrhls_stubmap_data_...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_data_settingsHLS_chosenRofZ_s [aesl_automem_lrhls_stubmap_data_...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_data_settingsHLS_invPtToDphi_s [aesl_automem_lrhls_stubmap_data_...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_data_settingsHLS_trackerNumLayers_s [aesl_automem_lrhls_stubmap_data_...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_lrNumIterations_s [aesl_automem_lrhls_stubmap_data_...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayers_s [aesl_automem_lrhls_stubmap_data_...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_lrMinLayersPS_s [aesl_automem_lrhls_stubmap_data_...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidPhi_s [aesl_automem_lrhls_stubmap_data_...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZ2S_s [aesl_automem_lrhls_stubmap_data_...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_lrResidZPS_s [aesl_automem_lrhls_stubmap_data_...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofPhi_s [aesl_automem_lrhls_stubmap_data_...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_chosenRofZ_s [aesl_automem_lrhls_stubmap_data_...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_invPtToDphi_s [aesl_automem_lrhls_stubmap_data_...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_data_moduleHLS_settingsHLS_trackerNumLayers_s [aesl_automem_lrhls_stubmap_data_...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_data_moduleHLS_barrel_s [aesl_automem_lrhls_stubmap_data_...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_data_moduleHLS_psModule_s [aesl_automem_lrhls_stubmap_data_...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_data_moduleHLS_layerId_s [aesl_automem_lrhls_stubmap_data_...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_data_r_s [aesl_automem_lrhls_stubmap_data_...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_data_phi_s [aesl_automem_lrhls_stubmap_data_...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_stubMap_data_second_data_z_s [aesl_automem_lrhls_stubmap_data_...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_layerPopulation_data_first [aesl_automem_lrhls_layerpopulati...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_layerPopulation_data_second [aesl_automem_lrhls_layerpopulati...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_residuals_data_first [aesl_automem_lrhls_residuals_dat...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_residuals_data_second_size_s [aesl_automem_lrhls_residuals_dat...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_residuals_data_second_data_phi [aesl_automem_lrhls_residuals_dat...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_residuals_data_second_data_z [aesl_automem_lrhls_residuals_dat...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_residuals_data_second_data_layerId [aesl_automem_lrhls_residuals_dat...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_residuals_data_second_data_stubId [aesl_automem_lrhls_residuals_dat...]&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_automem_lrhls_residuals_data_second_data_ps [aesl_automem_lrhls_residuals_dat...]&#xA;Compiling architecture behav of entity xil_defaultlib.apatb_lr_top_top&#xA;Built simulation snapshot LR_top&#xA;&#xA;&#xA;****** Webtalk v2019.1 (64-bit)&#xA;  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019&#xA;  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019&#xA;    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source /home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/xsim.dir/LR_top/webtalk/xsim_webtalk.tcl -notrace" projectName="HLS_LR" solutionName="solution1" date="2019-06-14T19:26:26.704+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/LR_top_ap_fsub_8_full_dsp_32.vhd:201]" projectName="HLS_LR" solutionName="solution1" date="2019-06-14T19:23:39.698+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/LR_top_ap_fadd_8_full_dsp_32.vhd:201]" projectName="HLS_LR" solutionName="solution1" date="2019-06-14T19:23:38.732+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/LR_top_ap_fcmp_1_no_dsp_32.vhd:206]" projectName="HLS_LR" solutionName="solution1" date="2019-06-14T19:23:36.431+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/LR_top_ap_fmul_4_max_dsp_32.vhd:201]" projectName="HLS_LR" solutionName="solution1" date="2019-06-14T19:23:34.082+0100" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/LR_top_ap_faddfsub_8_full_dsp_32.vhd:206]" projectName="HLS_LR" solutionName="solution1" date="2019-06-14T19:23:33.199+0100" type="Warning"/>
      </simLog>
      <packageLog>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'LR_top_ap_fsub_8_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="HLS_LR" solutionName="solution1" date="2019-06-14T19:32:42.836+0100" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'LR_top_ap_fmul_4_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="HLS_LR" solutionName="solution1" date="2019-06-14T19:32:41.730+0100" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'LR_top_ap_fdiv_28_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="HLS_LR" solutionName="solution1" date="2019-06-14T19:32:40.429+0100" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'LR_top_ap_fcmp_1_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="HLS_LR" solutionName="solution1" date="2019-06-14T19:32:39.249+0100" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'LR_top_ap_faddfsub_8_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="HLS_LR" solutionName="solution1" date="2019-06-14T19:32:38.066+0100" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'LR_top_ap_fadd_8_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="HLS_LR" solutionName="solution1" date="2019-06-14T19:32:36.331+0100" type="Warning"/>
      </packageLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
