#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun May 24 16:15:20 2020
# Process ID: 2648
# Current directory: C:/Users/Aaron/Desktop/P12/Componentes/unidad_control
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent200 C:\Users\Aaron\Desktop\P12\Componentes\unidad_control\unidad_control.xpr
# Log file: C:/Users/Aaron/Desktop/P12/Componentes/unidad_control/vivado.log
# Journal file: C:/Users/Aaron/Desktop/P12/Componentes/unidad_control\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Aaron/Desktop/P12/Componentes/unidad_control/unidad_control.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Aaron/Desktop/P12/unidad_control' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:46 ; elapsed = 00:00:22 . Memory (MB): peak = 901.738 ; gain = 291.086
update_compile_order -fileset sources_1
file mkdir C:/Users/Aaron/Desktop/P12/Componentes/unidad_control/unidad_control.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Aaron/Desktop/P12/Componentes/unidad_control/unidad_control.srcs/sim_1/new/tb_unidad_control.vhd w ]
add_files -fileset sim_1 C:/Users/Aaron/Desktop/P12/Componentes/unidad_control/unidad_control.srcs/sim_1/new/tb_unidad_control.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aaron/Desktop/P12/Componentes/unidad_control/unidad_control.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_unidad_control' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/unidad_control/unidad_control.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_unidad_control_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aaron/Desktop/P12/Componentes/unidad_control/unidad_control.srcs/sources_1/new/unidad_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unidad_control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aaron/Desktop/P12/Componentes/unidad_control/unidad_control.srcs/sim_1/new/tb_unidad_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_unidad_control'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/unidad_control/unidad_control.sim/sim_1/behav/xsim'
"xelab -wto aa8403436e8e4ff49a2c0ebfd93f24ee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_unidad_control_behav xil_defaultlib.tb_unidad_control -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto aa8403436e8e4ff49a2c0ebfd93f24ee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_unidad_control_behav xil_defaultlib.tb_unidad_control -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.unidad_control [unidad_control_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_unidad_control
Built simulation snapshot tb_unidad_control_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Aaron/Desktop/P12/Componentes/unidad_control/unidad_control.sim/sim_1/behav/xsim/xsim.dir/tb_unidad_control_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun May 24 16:39:37 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 924.617 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/unidad_control/unidad_control.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_unidad_control_behav -key {Behavioral:sim_1:Functional:tb_unidad_control} -tclbatch {tb_unidad_control.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_unidad_control.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 924.617 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_unidad_control_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 924.617 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 930.547 ; gain = 5.930
close_project
open_project C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Aaron/Desktop/P12/arreglo' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 947.852 ; gain = 17.305
update_compile_order -fileset sources_1
file mkdir C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.srcs/sim_1/new/tb_Registro.vhd w ]
add_files -fileset sim_1 C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.srcs/sim_1/new/tb_Registro.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Registro' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Registro_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.srcs/sources_1/new/Registro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Registro'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.srcs/sim_1/new/tb_Registro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Registro'
ERROR: [VRFC 10-4982] syntax error near 'end' [C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.srcs/sim_1/new/tb_Registro.vhd:69]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.srcs/sim_1/new/tb_Registro.vhd:7]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.srcs/sim_1/new/tb_Registro.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Registro' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Registro_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.srcs/sources_1/new/Registro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Registro'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.srcs/sim_1/new/tb_Registro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Registro'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
"xelab -wto 8e673320c8bf4d8c9e9c03ad86f0a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Registro_behav xil_defaultlib.tb_Registro -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8e673320c8bf4d8c9e9c03ad86f0a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Registro_behav xil_defaultlib.tb_Registro -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Registro [registro_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_registro
Built simulation snapshot tb_Registro_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim/xsim.dir/tb_Registro_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun May 24 17:01:15 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 947.852 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Registro_behav -key {Behavioral:sim_1:Functional:tb_Registro} -tclbatch {tb_Registro.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_Registro.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 947.852 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Registro_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 947.852 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 947.852 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Registro' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Registro_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.srcs/sim_1/new/tb_Registro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Registro'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
"xelab -wto 8e673320c8bf4d8c9e9c03ad86f0a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Registro_behav xil_defaultlib.tb_Registro -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8e673320c8bf4d8c9e9c03ad86f0a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Registro_behav xil_defaultlib.tb_Registro -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Registro [registro_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_registro
Built simulation snapshot tb_Registro_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Registro_behav -key {Behavioral:sim_1:Functional:tb_Registro} -tclbatch {tb_Registro.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_Registro.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Registro_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 947.852 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Registro' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Registro_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.srcs/sim_1/new/tb_Registro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Registro'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
"xelab -wto 8e673320c8bf4d8c9e9c03ad86f0a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Registro_behav xil_defaultlib.tb_Registro -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8e673320c8bf4d8c9e9c03ad86f0a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Registro_behav xil_defaultlib.tb_Registro -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Registro [registro_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_registro
Built simulation snapshot tb_Registro_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Registro_behav -key {Behavioral:sim_1:Functional:tb_Registro} -tclbatch {tb_Registro.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_Registro.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 947.852 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Registro_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 947.852 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Registro' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Registro_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.srcs/sim_1/new/tb_Registro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Registro'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
"xelab -wto 8e673320c8bf4d8c9e9c03ad86f0a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Registro_behav xil_defaultlib.tb_Registro -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8e673320c8bf4d8c9e9c03ad86f0a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Registro_behav xil_defaultlib.tb_Registro -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Registro [registro_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_registro
Built simulation snapshot tb_Registro_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Registro_behav -key {Behavioral:sim_1:Functional:tb_Registro} -tclbatch {tb_Registro.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_Registro.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Registro_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 947.852 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Registro' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Registro_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.srcs/sim_1/new/tb_Registro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Registro'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
"xelab -wto 8e673320c8bf4d8c9e9c03ad86f0a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Registro_behav xil_defaultlib.tb_Registro -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8e673320c8bf4d8c9e9c03ad86f0a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Registro_behav xil_defaultlib.tb_Registro -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Registro [registro_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_registro
Built simulation snapshot tb_Registro_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Registro_behav -key {Behavioral:sim_1:Functional:tb_Registro} -tclbatch {tb_Registro.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_Registro.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 947.945 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Registro_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 947.945 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Registro' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Registro_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
"xelab -wto 8e673320c8bf4d8c9e9c03ad86f0a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Registro_behav xil_defaultlib.tb_Registro -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8e673320c8bf4d8c9e9c03ad86f0a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Registro_behav xil_defaultlib.tb_Registro -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Registro_behav -key {Behavioral:sim_1:Functional:tb_Registro} -tclbatch {tb_Registro.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_Registro.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 948.027 ; gain = 0.082
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Registro_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 948.027 ; gain = 0.082
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Registro' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Registro_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.srcs/sim_1/new/tb_Registro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Registro'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
"xelab -wto 8e673320c8bf4d8c9e9c03ad86f0a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Registro_behav xil_defaultlib.tb_Registro -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8e673320c8bf4d8c9e9c03ad86f0a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Registro_behav xil_defaultlib.tb_Registro -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Registro [registro_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_registro
Built simulation snapshot tb_Registro_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Registro_behav -key {Behavioral:sim_1:Functional:tb_Registro} -tclbatch {tb_Registro.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_Registro.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 954.898 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Registro_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 954.898 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Registro' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Registro_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.srcs/sim_1/new/tb_Registro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Registro'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
"xelab -wto 8e673320c8bf4d8c9e9c03ad86f0a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Registro_behav xil_defaultlib.tb_Registro -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8e673320c8bf4d8c9e9c03ad86f0a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Registro_behav xil_defaultlib.tb_Registro -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Registro [registro_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_registro
Built simulation snapshot tb_Registro_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Registro_behav -key {Behavioral:sim_1:Functional:tb_Registro} -tclbatch {tb_Registro.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_Registro.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 954.898 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Registro_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 954.898 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 954.898 ; gain = 0.000
reset_run synth_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Registro' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Registro_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.srcs/sim_1/new/tb_Registro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Registro'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
"xelab -wto 8e673320c8bf4d8c9e9c03ad86f0a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Registro_behav xil_defaultlib.tb_Registro -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8e673320c8bf4d8c9e9c03ad86f0a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Registro_behav xil_defaultlib.tb_Registro -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Registro [registro_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_registro
Built simulation snapshot tb_Registro_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Registro_behav -key {Behavioral:sim_1:Functional:tb_Registro} -tclbatch {tb_Registro.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_Registro.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 961.016 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Registro_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 961.016 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Registro' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Registro_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.srcs/sim_1/new/tb_Registro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Registro'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
"xelab -wto 8e673320c8bf4d8c9e9c03ad86f0a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Registro_behav xil_defaultlib.tb_Registro -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8e673320c8bf4d8c9e9c03ad86f0a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Registro_behav xil_defaultlib.tb_Registro -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Registro [registro_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_registro
Built simulation snapshot tb_Registro_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Registro_behav -key {Behavioral:sim_1:Functional:tb_Registro} -tclbatch {tb_Registro.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_Registro.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1026.820 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Registro_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1026.820 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Registro' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Registro_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.srcs/sim_1/new/tb_Registro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Registro'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
"xelab -wto 8e673320c8bf4d8c9e9c03ad86f0a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Registro_behav xil_defaultlib.tb_Registro -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8e673320c8bf4d8c9e9c03ad86f0a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Registro_behav xil_defaultlib.tb_Registro -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Registro [registro_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_registro
Built simulation snapshot tb_Registro_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Registro_behav -key {Behavioral:sim_1:Functional:tb_Registro} -tclbatch {tb_Registro.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_Registro.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1026.820 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Registro_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1026.820 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Registro' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Registro_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.srcs/sim_1/new/tb_Registro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Registro'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
"xelab -wto 8e673320c8bf4d8c9e9c03ad86f0a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Registro_behav xil_defaultlib.tb_Registro -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8e673320c8bf4d8c9e9c03ad86f0a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Registro_behav xil_defaultlib.tb_Registro -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Registro [registro_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_registro
Built simulation snapshot tb_Registro_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Registro_behav -key {Behavioral:sim_1:Functional:tb_Registro} -tclbatch {tb_Registro.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_Registro.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1096.012 ; gain = 2.555
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Registro_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1096.012 ; gain = 2.555
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Registro' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Registro_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.srcs/sources_1/new/Registro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Registro'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
"xelab -wto 8e673320c8bf4d8c9e9c03ad86f0a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Registro_behav xil_defaultlib.tb_Registro -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8e673320c8bf4d8c9e9c03ad86f0a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Registro_behav xil_defaultlib.tb_Registro -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Registro [registro_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_registro
Built simulation snapshot tb_Registro_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Registro_behav -key {Behavioral:sim_1:Functional:tb_Registro} -tclbatch {tb_Registro.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_Registro.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1101.500 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Registro_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1101.500 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Registro' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Registro_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.srcs/sources_1/new/Registro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Registro'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.srcs/sim_1/new/tb_Registro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Registro'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
"xelab -wto 8e673320c8bf4d8c9e9c03ad86f0a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Registro_behav xil_defaultlib.tb_Registro -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8e673320c8bf4d8c9e9c03ad86f0a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Registro_behav xil_defaultlib.tb_Registro -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Registro [registro_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_registro
Built simulation snapshot tb_Registro_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Registro_behav -key {Behavioral:sim_1:Functional:tb_Registro} -tclbatch {tb_Registro.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_Registro.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1101.500 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Registro_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1101.500 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Registro' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Registro_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.srcs/sim_1/new/tb_Registro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Registro'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
"xelab -wto 8e673320c8bf4d8c9e9c03ad86f0a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Registro_behav xil_defaultlib.tb_Registro -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8e673320c8bf4d8c9e9c03ad86f0a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Registro_behav xil_defaultlib.tb_Registro -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Registro [registro_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_registro
Built simulation snapshot tb_Registro_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Registro_behav -key {Behavioral:sim_1:Functional:tb_Registro} -tclbatch {tb_Registro.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_Registro.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Registro_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1101.500 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Registro' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Registro_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.srcs/sim_1/new/tb_Registro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Registro'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
"xelab -wto 8e673320c8bf4d8c9e9c03ad86f0a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Registro_behav xil_defaultlib.tb_Registro -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8e673320c8bf4d8c9e9c03ad86f0a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Registro_behav xil_defaultlib.tb_Registro -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Registro [registro_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_registro
Built simulation snapshot tb_Registro_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Registro_behav -key {Behavioral:sim_1:Functional:tb_Registro} -tclbatch {tb_Registro.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_Registro.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1101.906 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Registro_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1101.906 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Registro' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Registro_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.srcs/sim_1/new/tb_Registro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Registro'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
"xelab -wto 8e673320c8bf4d8c9e9c03ad86f0a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Registro_behav xil_defaultlib.tb_Registro -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8e673320c8bf4d8c9e9c03ad86f0a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Registro_behav xil_defaultlib.tb_Registro -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Registro [registro_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_registro
Built simulation snapshot tb_Registro_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Registro_behav -key {Behavioral:sim_1:Functional:tb_Registro} -tclbatch {tb_Registro.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_Registro.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1102.340 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Registro_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1102.340 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Registro' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Registro_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.srcs/sim_1/new/tb_Registro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Registro'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
"xelab -wto 8e673320c8bf4d8c9e9c03ad86f0a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Registro_behav xil_defaultlib.tb_Registro -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8e673320c8bf4d8c9e9c03ad86f0a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Registro_behav xil_defaultlib.tb_Registro -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Registro [registro_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_registro
Built simulation snapshot tb_Registro_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Registro_behav -key {Behavioral:sim_1:Functional:tb_Registro} -tclbatch {tb_Registro.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_Registro.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1104.020 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Registro_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1104.020 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Registro' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Registro_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.srcs/sim_1/new/tb_Registro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Registro'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
"xelab -wto 8e673320c8bf4d8c9e9c03ad86f0a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Registro_behav xil_defaultlib.tb_Registro -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8e673320c8bf4d8c9e9c03ad86f0a574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Registro_behav xil_defaultlib.tb_Registro -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Registro [registro_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_registro
Built simulation snapshot tb_Registro_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/arreglo/arreglo.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Registro_behav -key {Behavioral:sim_1:Functional:tb_Registro} -tclbatch {tb_Registro.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_Registro.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Registro_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1104.020 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project C:/Users/Aaron/Desktop/P12/Componentes/Contador/Contador.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Aaron/Desktop/P12/Contador' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1105.172 ; gain = 0.000
update_compile_order -fileset sources_1
file mkdir C:/Users/Aaron/Desktop/P12/Componentes/Contador/Contador.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Aaron/Desktop/P12/Componentes/Contador/Contador.srcs/sim_1/new/tb_Contador.vhd w ]
add_files -fileset sim_1 C:/Users/Aaron/Desktop/P12/Componentes/Contador/Contador.srcs/sim_1/new/tb_Contador.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aaron/Desktop/P12/Componentes/Contador/Contador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Contador' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/Contador/Contador.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Contador_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aaron/Desktop/P12/Componentes/Contador/Contador.srcs/sources_1/new/Contador.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Contador'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aaron/Desktop/P12/Componentes/Contador/Contador.srcs/sim_1/new/tb_Contador.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Contador'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/Contador/Contador.sim/sim_1/behav/xsim'
"xelab -wto 3ca62879827443ffa3119ae811ac4386 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Contador_behav xil_defaultlib.tb_Contador -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3ca62879827443ffa3119ae811ac4386 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Contador_behav xil_defaultlib.tb_Contador -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Contador [contador_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_contador
Built simulation snapshot tb_Contador_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Aaron/Desktop/P12/Componentes/Contador/Contador.sim/sim_1/behav/xsim/xsim.dir/tb_Contador_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun May 24 17:50:53 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1105.172 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/Contador/Contador.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Contador_behav -key {Behavioral:sim_1:Functional:tb_Contador} -tclbatch {tb_Contador.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_Contador.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1105.172 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Contador_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1105.172 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1105.172 ; gain = 0.000
close_project
open_project C:/Users/Aaron/Desktop/P12/Componentes/Decodificador/Decodificador.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Aaron/Desktop/P12/Decodificador' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1105.172 ; gain = 0.000
update_compile_order -fileset sources_1
file mkdir C:/Users/Aaron/Desktop/P12/Componentes/Decodificador/Decodificador.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Aaron/Desktop/P12/Componentes/Decodificador/Decodificador.srcs/sim_1/new/tb_Decodificador.vhd w ]
add_files -fileset sim_1 C:/Users/Aaron/Desktop/P12/Componentes/Decodificador/Decodificador.srcs/sim_1/new/tb_Decodificador.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aaron/Desktop/P12/Componentes/Decodificador/Decodificador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Decodificador' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/Decodificador/Decodificador.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Decodificador_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aaron/Desktop/P12/Componentes/Decodificador/Decodificador.srcs/sources_1/new/Decodificador.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Decodificador'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aaron/Desktop/P12/Componentes/Decodificador/Decodificador.srcs/sim_1/new/tb_Decodificador.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Decodificador'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/Decodificador/Decodificador.sim/sim_1/behav/xsim'
"xelab -wto 0f22894980fc4550b61bdf291a60eabc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Decodificador_behav xil_defaultlib.tb_Decodificador -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 0f22894980fc4550b61bdf291a60eabc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Decodificador_behav xil_defaultlib.tb_Decodificador -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Decodificador [decodificador_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_decodificador
Built simulation snapshot tb_Decodificador_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Aaron/Desktop/P12/Componentes/Decodificador/Decodificador.sim/sim_1/behav/xsim/xsim.dir/tb_Decodificador_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun May 24 18:00:41 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1105.172 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/Decodificador/Decodificador.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Decodificador_behav -key {Behavioral:sim_1:Functional:tb_Decodificador} -tclbatch {tb_Decodificador.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_Decodificador.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1105.172 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Decodificador_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1105.172 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1105.172 ; gain = 0.000
close_project
open_project C:/Users/Aaron/Desktop/P12/Componentes/Multiplexor/Multiplexor.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Aaron/Desktop/P12/Multiplexor' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1105.172 ; gain = 0.000
update_compile_order -fileset sources_1
file mkdir C:/Users/Aaron/Desktop/P12/Componentes/Multiplexor/Multiplexor.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Aaron/Desktop/P12/Componentes/Multiplexor/Multiplexor.srcs/sim_1/new/tb_Multiplexor.vhd w ]
add_files -fileset sim_1 C:/Users/Aaron/Desktop/P12/Componentes/Multiplexor/Multiplexor.srcs/sim_1/new/tb_Multiplexor.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aaron/Desktop/P12/Componentes/Multiplexor/Multiplexor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Multiplexor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/Multiplexor/Multiplexor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Multiplexor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aaron/Desktop/P12/Componentes/Multiplexor/Multiplexor.srcs/sources_1/new/Multiplexor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Multiplexor'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aaron/Desktop/P12/Componentes/Multiplexor/Multiplexor.srcs/sim_1/new/tb_Multiplexor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Multiplexor'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/Multiplexor/Multiplexor.sim/sim_1/behav/xsim'
"xelab -wto e9e021e39b954eb686440e7aebcfbf8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Multiplexor_behav xil_defaultlib.tb_Multiplexor -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e9e021e39b954eb686440e7aebcfbf8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Multiplexor_behav xil_defaultlib.tb_Multiplexor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Multiplexor [multiplexor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_multiplexor
Built simulation snapshot tb_Multiplexor_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Aaron/Desktop/P12/Componentes/Multiplexor/Multiplexor.sim/sim_1/behav/xsim/xsim.dir/tb_Multiplexor_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun May 24 19:12:14 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1105.172 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/Multiplexor/Multiplexor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Multiplexor_behav -key {Behavioral:sim_1:Functional:tb_Multiplexor} -tclbatch {tb_Multiplexor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_Multiplexor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1105.172 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Multiplexor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1105.172 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1105.172 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aaron/Desktop/P12/Componentes/Multiplexor/Multiplexor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Multiplexor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/Multiplexor/Multiplexor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Multiplexor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aaron/Desktop/P12/Componentes/Multiplexor/Multiplexor.srcs/sim_1/new/tb_Multiplexor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Multiplexor'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/Multiplexor/Multiplexor.sim/sim_1/behav/xsim'
"xelab -wto e9e021e39b954eb686440e7aebcfbf8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Multiplexor_behav xil_defaultlib.tb_Multiplexor -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e9e021e39b954eb686440e7aebcfbf8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Multiplexor_behav xil_defaultlib.tb_Multiplexor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Multiplexor [multiplexor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_multiplexor
Built simulation snapshot tb_Multiplexor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/Multiplexor/Multiplexor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Multiplexor_behav -key {Behavioral:sim_1:Functional:tb_Multiplexor} -tclbatch {tb_Multiplexor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_Multiplexor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Multiplexor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1105.172 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aaron/Desktop/P12/Componentes/Multiplexor/Multiplexor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Multiplexor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/Multiplexor/Multiplexor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Multiplexor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aaron/Desktop/P12/Componentes/Multiplexor/Multiplexor.srcs/sim_1/new/tb_Multiplexor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Multiplexor'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/Multiplexor/Multiplexor.sim/sim_1/behav/xsim'
"xelab -wto e9e021e39b954eb686440e7aebcfbf8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Multiplexor_behav xil_defaultlib.tb_Multiplexor -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e9e021e39b954eb686440e7aebcfbf8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Multiplexor_behav xil_defaultlib.tb_Multiplexor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Multiplexor [multiplexor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_multiplexor
Built simulation snapshot tb_Multiplexor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/Multiplexor/Multiplexor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Multiplexor_behav -key {Behavioral:sim_1:Functional:tb_Multiplexor} -tclbatch {tb_Multiplexor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_Multiplexor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Multiplexor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1105.172 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aaron/Desktop/P12/Componentes/Multiplexor/Multiplexor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Multiplexor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/Multiplexor/Multiplexor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Multiplexor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aaron/Desktop/P12/Componentes/Multiplexor/Multiplexor.srcs/sim_1/new/tb_Multiplexor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Multiplexor'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/Multiplexor/Multiplexor.sim/sim_1/behav/xsim'
"xelab -wto e9e021e39b954eb686440e7aebcfbf8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Multiplexor_behav xil_defaultlib.tb_Multiplexor -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e9e021e39b954eb686440e7aebcfbf8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Multiplexor_behav xil_defaultlib.tb_Multiplexor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Multiplexor [multiplexor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_multiplexor
Built simulation snapshot tb_Multiplexor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/Multiplexor/Multiplexor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Multiplexor_behav -key {Behavioral:sim_1:Functional:tb_Multiplexor} -tclbatch {tb_Multiplexor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_Multiplexor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1105.172 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Multiplexor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1105.172 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aaron/Desktop/P12/Componentes/Multiplexor/Multiplexor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Multiplexor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/Multiplexor/Multiplexor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Multiplexor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Aaron/Desktop/P12/Componentes/Multiplexor/Multiplexor.srcs/sim_1/new/tb_Multiplexor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Multiplexor'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/Multiplexor/Multiplexor.sim/sim_1/behav/xsim'
"xelab -wto e9e021e39b954eb686440e7aebcfbf8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Multiplexor_behav xil_defaultlib.tb_Multiplexor -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e9e021e39b954eb686440e7aebcfbf8e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Multiplexor_behav xil_defaultlib.tb_Multiplexor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Multiplexor [multiplexor_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_multiplexor
Built simulation snapshot tb_Multiplexor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aaron/Desktop/P12/Componentes/Multiplexor/Multiplexor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Multiplexor_behav -key {Behavioral:sim_1:Functional:tb_Multiplexor} -tclbatch {tb_Multiplexor.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_Multiplexor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1105.172 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Multiplexor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1105.172 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 24 19:20:35 2020...
