{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708519832893 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708519832893 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 21 12:50:32 2024 " "Processing started: Wed Feb 21 12:50:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708519832893 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708519832893 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uartt -c uartt " "Command: quartus_map --read_settings_files=on --write_settings_files=off uartt -c uartt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708519832893 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708519833188 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708519833188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/instructionram.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/instructionram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionRAM " "Found entity 1: instructionRAM" {  } { { "sv files/instructionRAM.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/UART/sv files/instructionRAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708519837651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708519837651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/d_ffn.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/d_ffn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_ffN " "Found entity 1: d_ffN" {  } { { "sv files/d_ffN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/UART/sv files/d_ffN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708519837652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708519837652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/debug_address_countern.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/debug_address_countern.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debug_address_counterN " "Found entity 1: debug_address_counterN" {  } { { "sv files/debug_address_counterN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/UART/sv files/debug_address_counterN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708519837653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708519837653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/fine_clk_divn.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/fine_clk_divn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fine_clk_divN " "Found entity 1: fine_clk_divN" {  } { { "sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/UART/sv files/fine_clk_divN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708519837654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708519837654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/pulse_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/pulse_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pulse_gen " "Found entity 1: pulse_gen" {  } { { "sv files/pulse_gen.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/UART/sv files/pulse_gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708519837656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708519837656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/debouncer.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/debouncer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "sv files/debouncer.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/UART/sv files/debouncer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708519837657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708519837657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/seven_seg_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/seven_seg_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_controller " "Found entity 1: seven_seg_controller" {  } { { "sv files/seven_seg_controller.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/UART/sv files/seven_seg_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708519837658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708519837658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/bsy_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/bsy_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bsy_detector " "Found entity 1: bsy_detector" {  } { { "sv files/bsy_detector.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/UART/sv files/bsy_detector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708519837660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708519837660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/uart_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/uart_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_controller " "Found entity 1: uart_controller" {  } { { "sv files/uart_controller.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/UART/sv files/uart_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708519837661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708519837661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/uart_clk_divn.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/uart_clk_divn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_clk_divN " "Found entity 1: uart_clk_divN" {  } { { "sv files/uart_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/UART/sv files/uart_clk_divN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708519837662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708519837662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uart.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/UART/UART.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708519837663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708519837663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "output_files/TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/UART/output_files/TopLevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708519837664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708519837664 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "fine_clk_divN fine_clk_divN.sv(18) " "Verilog HDL Parameter Declaration warning at fine_clk_divN.sv(18): Parameter Declaration in module \"fine_clk_divN\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "sv files/fine_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/UART/sv files/fine_clk_divN.sv" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1708519837665 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_clk_divN uart_clk_divN.sv(18) " "Verilog HDL Parameter Declaration warning at uart_clk_divN.sv(18): Parameter Declaration in module \"uart_clk_divN\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "sv files/uart_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/UART/sv files/uart_clk_divN.sv" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1708519837665 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708519837686 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "data " "Found inconsistent dimensions for element \"data\"" {  } { { "output_files/TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/UART/output_files/TopLevel.bdf" { { 600 688 742 617 "data\[7..0\]" "" } { 1016 112 200 1033 "data\[7..0\]" "" } { 368 1136 1192 385 "data\[7..0\]" "" } { 200 464 504 217 "data" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708519837687 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "data " "Found inconsistent dimensions for element \"data\"" {  } { { "output_files/TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/UART/output_files/TopLevel.bdf" { { 600 688 742 617 "data\[7..0\]" "" } { 1016 112 200 1033 "data\[7..0\]" "" } { 368 1136 1192 385 "data\[7..0\]" "" } { 400 400 448 417 "data" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708519837687 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data " "Converted elements in bus name \"data\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data\[7..0\] data7..0 " "Converted element name(s) from \"data\[7..0\]\" to \"data7..0\"" {  } { { "output_files/TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/UART/output_files/TopLevel.bdf" { { 600 688 742 617 "data\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1708519837687 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data\[7..0\] data7..0 " "Converted element name(s) from \"data\[7..0\]\" to \"data7..0\"" {  } { { "output_files/TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/UART/output_files/TopLevel.bdf" { { 1016 112 200 1033 "data\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1708519837687 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data\[7..0\] data7..0 " "Converted element name(s) from \"data\[7..0\]\" to \"data7..0\"" {  } { { "output_files/TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/UART/output_files/TopLevel.bdf" { { 368 1136 1192 385 "data\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1708519837687 ""}  } { { "output_files/TopLevel.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/UART/output_files/TopLevel.bdf" { { 600 688 742 617 "data\[7..0\]" "" } { 1016 112 200 1033 "data\[7..0\]" "" } { 368 1136 1192 385 "data\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1708519837687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:inst8 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:inst8\"" {  } { { "output_files/TopLevel.bdf" "inst8" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/UART/output_files/TopLevel.bdf" { { 664 504 624 776 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708519837687 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 debouncer.sv(48) " "Verilog HDL assignment warning at debouncer.sv(48): truncated value with size 32 to match size of target (25)" {  } { { "sv files/debouncer.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/UART/sv files/debouncer.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708519837688 "|TopLevel|debouncer:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 debouncer.sv(75) " "Verilog HDL assignment warning at debouncer.sv(75): truncated value with size 32 to match size of target (25)" {  } { { "sv files/debouncer.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/UART/sv files/debouncer.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708519837688 "|TopLevel|debouncer:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_controller seven_seg_controller:inst3 " "Elaborating entity \"seven_seg_controller\" for hierarchy \"seven_seg_controller:inst3\"" {  } { { "output_files/TopLevel.bdf" "inst3" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/UART/output_files/TopLevel.bdf" { { 1000 200 376 1080 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708519837688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ffN d_ffN:inst13 " "Elaborating entity \"d_ffN\" for hierarchy \"d_ffN:inst13\"" {  } { { "output_files/TopLevel.bdf" "inst13" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/UART/output_files/TopLevel.bdf" { { 352 968 1136 464 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708519837689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:inst " "Elaborating entity \"UART\" for hierarchy \"UART:inst\"" {  } { { "output_files/TopLevel.bdf" "inst" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/UART/output_files/TopLevel.bdf" { { 352 448 648 448 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708519837690 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "data " "Found inconsistent dimensions for element \"data\"" {  } { { "UART.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/UART/UART.bdf" { { 368 848 912 385 "data\[7..0\]" "" } { 504 616 670 521 "data\[7..0\]" "" } { 400 616 664 417 "data" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708519837690 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "data " "Found inconsistent dimensions for element \"data\"" {  } { { "UART.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/UART/UART.bdf" { { 368 848 912 385 "data\[7..0\]" "" } { 504 616 670 521 "data\[7..0\]" "" } { 208 336 376 225 "data" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708519837690 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "data " "Found inconsistent dimensions for element \"data\"" {  } { { "UART.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/UART/UART.bdf" { { 368 848 912 385 "data\[7..0\]" "" } { 504 616 670 521 "data\[7..0\]" "" } { 400 280 328 417 "data" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708519837690 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data " "Converted elements in bus name \"data\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data\[7..0\] data7..0 " "Converted element name(s) from \"data\[7..0\]\" to \"data7..0\"" {  } { { "UART.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/UART/UART.bdf" { { 368 848 912 385 "data\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1708519837690 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data\[7..0\] data7..0 " "Converted element name(s) from \"data\[7..0\]\" to \"data7..0\"" {  } { { "UART.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/UART/UART.bdf" { { 504 616 670 521 "data\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1708519837690 ""}  } { { "UART.bdf" "" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/UART/UART.bdf" { { 368 848 912 385 "data\[7..0\]" "" } { 504 616 670 521 "data\[7..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1708519837690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bsy_detector UART:inst\|bsy_detector:inst2 " "Elaborating entity \"bsy_detector\" for hierarchy \"UART:inst\|bsy_detector:inst2\"" {  } { { "UART.bdf" "inst2" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/UART/UART.bdf" { { 488 664 872 600 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708519837691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_controller UART:inst\|uart_controller:inst1 " "Elaborating entity \"uart_controller\" for hierarchy \"UART:inst\|uart_controller:inst1\"" {  } { { "UART.bdf" "inst1" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/UART/UART.bdf" { { 352 664 848 464 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708519837691 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_controller.sv(35) " "Verilog HDL assignment warning at uart_controller.sv(35): truncated value with size 32 to match size of target (4)" {  } { { "sv files/uart_controller.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/UART/sv files/uart_controller.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708519837692 "|UART|uart_controller:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_clk_divN UART:inst\|uart_clk_divN:inst " "Elaborating entity \"uart_clk_divN\" for hierarchy \"UART:inst\|uart_clk_divN:inst\"" {  } { { "UART.bdf" "inst" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/UART/UART.bdf" { { 352 328 480 464 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708519837692 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 uart_clk_divN.sv(19) " "Verilog HDL assignment warning at uart_clk_divN.sv(19): truncated value with size 32 to match size of target (25)" {  } { { "sv files/uart_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/UART/sv files/uart_clk_divN.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708519837693 "|UART|uart_clk_divN:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 uart_clk_divN.sv(29) " "Verilog HDL assignment warning at uart_clk_divN.sv(29): truncated value with size 32 to match size of target (25)" {  } { { "sv files/uart_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/UART/sv files/uart_clk_divN.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708519837693 "|UART|uart_clk_divN:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 uart_clk_divN.sv(68) " "Verilog HDL assignment warning at uart_clk_divN.sv(68): truncated value with size 32 to match size of target (25)" {  } { { "sv files/uart_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/UART/sv files/uart_clk_divN.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708519837693 "|UART|uart_clk_divN:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 uart_clk_divN.sv(86) " "Verilog HDL assignment warning at uart_clk_divN.sv(86): truncated value with size 32 to match size of target (25)" {  } { { "sv files/uart_clk_divN.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/UART/sv files/uart_clk_divN.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708519837693 "|UART|uart_clk_divN:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionRAM instructionRAM:inst1 " "Elaborating entity \"instructionRAM\" for hierarchy \"instructionRAM:inst1\"" {  } { { "output_files/TopLevel.bdf" "inst1" { Schematic "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/UART/output_files/TopLevel.bdf" { { 584 736 1088 728 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708519837693 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 instructionRAM.sv(100) " "Verilog HDL assignment warning at instructionRAM.sv(100): truncated value with size 32 to match size of target (8)" {  } { { "sv files/instructionRAM.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/UART/sv files/instructionRAM.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708519837707 "|TopLevel|instructionRAM:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 instructionRAM.sv(131) " "Verilog HDL assignment warning at instructionRAM.sv(131): truncated value with size 32 to match size of target (8)" {  } { { "sv files/instructionRAM.sv" "" { Text "C:/Users/minec/Desktop/Work/GitHub Repos/PROJ300/Firmware/UART/sv files/instructionRAM.sv" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708519837711 "|TopLevel|instructionRAM:inst1"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1708519840037 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1708519840580 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708519840580 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3292 " "Implemented 3292 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1708519840711 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1708519840711 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3254 " "Implemented 3254 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1708519840711 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1708519840711 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4929 " "Peak virtual memory: 4929 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708519840722 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 21 12:50:40 2024 " "Processing ended: Wed Feb 21 12:50:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708519840722 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708519840722 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708519840722 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708519840722 ""}
