# riscv-core
RISC-V core (RV32I) based on the design by Steve Hoover used in the edX course "Building a RISC-V CPU Core" using Verilog

Simulation and debuggin with ModelSim Starter Edition 10.5b.
