Initializing gui preferences from file  /home/home2/students/esmailid/.synopsys_dv_prefs.tcl
date
Thu Oct 21 17:45:43 2021
set_host_options -max_cores 8
1
set compile_seqmap_propagate_constants     false
false
set compile_seqmap_propagate_high_effort   false
false
set compile_enable_register_merging        false
false
set write_sdc_output_net_resistance        false
false
set timing_separate_clock_gating_group     true
true
set verilogout_no_tri tru
tru
set html_log_enable true
true
set design       [getenv "DESIGN"]
jscS_Nulla
set clkname      [getenv "CLKNAME"]
clk
set clkperiod    [getenv "CLK_PERIOD"]
6
set target_lib   [getenv "SYNTH_LIBRARY"]
/home/home2/students/esmailid/NCSU-FreePDK45-1.4/FreePDK45/osu_soc/lib/files/gscl45nm.db
set tech         [getenv "TECH"]
45nm
set work_dir     ${design}_synth_${tech}_${clkperiod}ns
jscS_Nulla_synth_45nm_6ns
#if {[file exist $work_dir]} {
#sh rm -rf $work_dir
#}
sh mkdir -p $work_dir/reports
sh mkdir -p $work_dir/netlist
set search_path [concat * $search_path]
* . /opt/synopsys/syn/P-2019.03-SP1-1/libraries/syn /opt/synopsys/syn/P-2019.03-SP1-1/dw/syn_ver /opt/synopsys/syn/P-2019.03-SP1-1/dw/sim_ver
sh rm -rf ./work
define_design_lib WORK -path ./work
1
set_svf $design.svf
1
set target_library $target_lib
/home/home2/students/esmailid/NCSU-FreePDK45-1.4/FreePDK45/osu_soc/lib/files/gscl45nm.db
set link_library $target_lib
/home/home2/students/esmailid/NCSU-FreePDK45-1.4/FreePDK45/osu_soc/lib/files/gscl45nm.db
#source -echo -verbose ../../../../../memlib/link_mem.tcl
if {[file exist ./set_design.tcl]} {
  source ./set_design.tcl
} else {
  source -echo -verbose ./analyze.tcl
}
analyze -library WORK -format verilog ../rtl/kernel_1.v;
Warning: HTML log file will be overwritten: '/home/home2/students/esmailid/template_9_DC/synth/default.html'
        If this is not desired then please use the following variable to rename the HTML file: html_log_filename (DCSH-019)
Running PRESTO HDLC
Compiling source file ../rtl/kernel_1.v
Presto compilation completed successfully.
Loading db file '/home/home2/students/esmailid/NCSU-FreePDK45-1.4/FreePDK45/osu_soc/lib/files/gscl45nm.db'
1
analyze -library WORK -format verilog ../rtl/kernel_2.v;
Running PRESTO HDLC
Compiling source file ../rtl/kernel_2.v
Presto compilation completed successfully.
1
analyze -library WORK -format verilog ../rtl/kernel_3.v;
Running PRESTO HDLC
Compiling source file ../rtl/kernel_3.v
Presto compilation completed successfully.
1
analyze -library WORK -format verilog ../rtl/kernel_4.v;
Running PRESTO HDLC
Compiling source file ../rtl/kernel_4.v
Presto compilation completed successfully.
1
analyze -library WORK -format verilog ../rtl/kernel_5.v;
Running PRESTO HDLC
Compiling source file ../rtl/kernel_5.v
Presto compilation completed successfully.
1
analyze -library WORK -format verilog ../rtl/kernel_6.v;
Running PRESTO HDLC
Compiling source file ../rtl/kernel_6.v
Error:  Unable to open file `../rtl/kernel_6.v': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
0
analyze -library WORK -format verilog ../rtl/jscS_Nulla.v;
Running PRESTO HDLC
Compiling source file ../rtl/jscS_Nulla.v
Presto compilation completed successfully.
1
1
elaborate $design
Loading db file '/opt/synopsys/syn/P-2019.03-SP1-1/libraries/syn/gtech.db'
Loading db file '/opt/synopsys/syn/P-2019.03-SP1-1/libraries/syn/standard.sldb'
  Loading link library 'gscl45nm'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
        in routine jscS_Nulla line 32 in file
                '../rtl/jscS_Nulla.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| reg1_mem_read_data_reg | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
| reg2_mem_read_data_reg | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
| reg3_mem_read_data_reg | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
| reg4_mem_read_data_reg | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
| reg5_mem_read_data_reg | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
| reg0_mem_read_data_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully. (jscS_Nulla)
Elaborated 1 design.
Current design is now 'jscS_Nulla'.
Information: Building the design 'kernel_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1)
Information: Building the design 'kernel_2'. (HDL-193)
Presto compilation completed successfully. (kernel_2)
Information: Building the design 'kernel_3'. (HDL-193)
Presto compilation completed successfully. (kernel_3)
Information: Building the design 'kernel_4'. (HDL-193)
Presto compilation completed successfully. (kernel_4)
Information: Building the design 'kernel_5'. (HDL-193)
Presto compilation completed successfully. (kernel_5)
Information: Building the design 'kernel_1_0_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_0_1)
Information: Building the design 'kernel_1_0_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_0_0)
Information: Building the design 'kernel_1_1_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_1_1)
Information: Building the design 'kernel_1_1_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_1_0)
Information: Building the design 'kernel_1_2_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_2_1)
Information: Building the design 'kernel_1_2_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_2_0)
Information: Building the design 'kernel_1_3_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_3_1)
Information: Building the design 'kernel_1_3_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_3_0)
Information: Building the design 'kernel_1_4_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_4_1)
Information: Building the design 'kernel_1_4_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_4_0)
Information: Building the design 'kernel_1_5_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_5_1)
Information: Building the design 'kernel_1_5_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_5_0)
Information: Building the design 'kernel_1_6_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_6_1)
Information: Building the design 'kernel_1_6_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_6_0)
Information: Building the design 'kernel_1_7_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_7_1)
Information: Building the design 'kernel_1_7_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_7_0)
Information: Building the design 'kernel_1_8_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_8_1)
Information: Building the design 'kernel_1_8_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_8_0)
Information: Building the design 'kernel_1_9_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_9_1)
Information: Building the design 'kernel_1_9_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_9_0)
Information: Building the design 'kernel_1_10_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_10_1)
Information: Building the design 'kernel_1_10_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_10_0)
Information: Building the design 'kernel_1_11_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_11_1)
Information: Building the design 'kernel_1_11_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_11_0)
Information: Building the design 'kernel_1_12_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_12_1)
Information: Building the design 'kernel_1_12_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_12_0)
Information: Building the design 'kernel_1_13_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_13_1)
Information: Building the design 'kernel_1_13_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_13_0)
Information: Building the design 'kernel_1_14_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_14_1)
Information: Building the design 'kernel_1_14_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_14_0)
Information: Building the design 'kernel_1_15_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_15_1)
Information: Building the design 'kernel_1_15_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_15_0)
Information: Building the design 'kernel_1_16_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_16_1)
Information: Building the design 'kernel_1_16_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_16_0)
Information: Building the design 'kernel_1_17_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_17_1)
Information: Building the design 'kernel_1_17_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_17_0)
Information: Building the design 'kernel_1_18_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_18_1)
Information: Building the design 'kernel_1_18_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_18_0)
Information: Building the design 'kernel_1_19_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_19_1)
Information: Building the design 'kernel_1_19_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_19_0)
Information: Building the design 'kernel_1_20_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_20_1)
Information: Building the design 'kernel_1_20_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_20_0)
Information: Building the design 'kernel_1_21_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_21_1)
Information: Building the design 'kernel_1_21_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_21_0)
Information: Building the design 'kernel_1_22_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_22_1)
Information: Building the design 'kernel_1_22_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_22_0)
Information: Building the design 'kernel_1_23_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_23_1)
Information: Building the design 'kernel_1_23_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_23_0)
Information: Building the design 'kernel_1_24_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_24_1)
Information: Building the design 'kernel_1_24_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_24_0)
Information: Building the design 'kernel_1_25_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_25_1)
Information: Building the design 'kernel_1_25_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_25_0)
Information: Building the design 'kernel_1_26_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_26_1)
Information: Building the design 'kernel_1_26_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_26_0)
Information: Building the design 'kernel_1_27_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_27_1)
Information: Building the design 'kernel_1_27_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_27_0)
Information: Building the design 'kernel_1_28_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_28_1)
Information: Building the design 'kernel_1_28_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_28_0)
Information: Building the design 'kernel_1_29_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_29_1)
Information: Building the design 'kernel_1_29_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_29_0)
Information: Building the design 'kernel_1_30_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_30_1)
Information: Building the design 'kernel_1_30_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_30_0)
Information: Building the design 'kernel_1_31_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_31_1)
Information: Building the design 'kernel_1_31_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_31_0)
Information: Building the design 'kernel_1_32_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_32_1)
Information: Building the design 'kernel_1_32_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_32_0)
Information: Building the design 'kernel_1_33_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_33_1)
Information: Building the design 'kernel_1_33_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_33_0)
Information: Building the design 'kernel_1_34_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_34_1)
Information: Building the design 'kernel_1_34_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_34_0)
Information: Building the design 'kernel_1_35_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_35_1)
Information: Building the design 'kernel_1_35_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_35_0)
Information: Building the design 'kernel_1_36_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_36_1)
Information: Building the design 'kernel_1_36_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_36_0)
Information: Building the design 'kernel_1_37_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_37_1)
Information: Building the design 'kernel_1_37_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_37_0)
Information: Building the design 'kernel_1_38_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_38_1)
Information: Building the design 'kernel_1_38_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_38_0)
Information: Building the design 'kernel_1_39_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_39_1)
Information: Building the design 'kernel_1_39_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_39_0)
Information: Building the design 'kernel_1_40_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_40_1)
Information: Building the design 'kernel_1_40_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_40_0)
Information: Building the design 'kernel_1_41_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_41_1)
Information: Building the design 'kernel_1_41_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_41_0)
Information: Building the design 'kernel_1_42_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_42_1)
Information: Building the design 'kernel_1_42_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_42_0)
Information: Building the design 'kernel_1_43_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_43_1)
Information: Building the design 'kernel_1_43_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_43_0)
Information: Building the design 'kernel_1_44_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_44_1)
Information: Building the design 'kernel_1_44_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_44_0)
Information: Building the design 'kernel_1_45_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_45_1)
Information: Building the design 'kernel_1_45_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_45_0)
Information: Building the design 'kernel_1_46_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_46_1)
Information: Building the design 'kernel_1_46_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_46_0)
Information: Building the design 'kernel_1_47_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_47_1)
Information: Building the design 'kernel_1_47_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_47_0)
Information: Building the design 'kernel_1_48_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_48_1)
Information: Building the design 'kernel_1_48_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_48_0)
Information: Building the design 'kernel_1_49_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_49_1)
Information: Building the design 'kernel_1_49_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_49_0)
Information: Building the design 'kernel_1_50_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_50_1)
Information: Building the design 'kernel_1_50_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_50_0)
Information: Building the design 'kernel_1_51_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_51_1)
Information: Building the design 'kernel_1_51_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_51_0)
Information: Building the design 'kernel_1_52_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_52_1)
Information: Building the design 'kernel_1_52_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_52_0)
Information: Building the design 'kernel_1_53_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_53_1)
Information: Building the design 'kernel_1_53_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_53_0)
Information: Building the design 'kernel_1_54_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_54_1)
Information: Building the design 'kernel_1_54_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_54_0)
Information: Building the design 'kernel_1_55_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_55_1)
Information: Building the design 'kernel_1_55_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_55_0)
Information: Building the design 'kernel_1_56_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_56_1)
Information: Building the design 'kernel_1_56_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_56_0)
Information: Building the design 'kernel_1_57_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_57_1)
Information: Building the design 'kernel_1_57_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_57_0)
Information: Building the design 'kernel_1_58_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_58_1)
Information: Building the design 'kernel_1_58_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_58_0)
Information: Building the design 'kernel_1_59_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_59_1)
Information: Building the design 'kernel_1_59_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_59_0)
Information: Building the design 'kernel_1_60_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_60_1)
Information: Building the design 'kernel_1_60_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_60_0)
Information: Building the design 'kernel_1_61_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_61_1)
Information: Building the design 'kernel_1_61_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_61_0)
Information: Building the design 'kernel_1_62_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_62_1)
Information: Building the design 'kernel_1_62_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_62_0)
Information: Building the design 'kernel_1_63_1'. (HDL-193)
Presto compilation completed successfully. (kernel_1_63_1)
Information: Building the design 'kernel_1_63_0'. (HDL-193)
Presto compilation completed successfully. (kernel_1_63_0)
Information: Building the design 'kernel_2_0_1'. (HDL-193)
Presto compilation completed successfully. (kernel_2_0_1)
Information: Building the design 'kernel_2_0_0'. (HDL-193)
Presto compilation completed successfully. (kernel_2_0_0)
Information: Building the design 'kernel_2_1_1'. (HDL-193)
Presto compilation completed successfully. (kernel_2_1_1)
Information: Building the design 'kernel_2_1_0'. (HDL-193)
Presto compilation completed successfully. (kernel_2_1_0)
Information: Building the design 'kernel_2_2_1'. (HDL-193)
Presto compilation completed successfully. (kernel_2_2_1)
Information: Building the design 'kernel_2_2_0'. (HDL-193)
Presto compilation completed successfully. (kernel_2_2_0)
Information: Building the design 'kernel_2_3_1'. (HDL-193)
Presto compilation completed successfully. (kernel_2_3_1)
Information: Building the design 'kernel_2_3_0'. (HDL-193)
Presto compilation completed successfully. (kernel_2_3_0)
Information: Building the design 'kernel_2_4_1'. (HDL-193)
Presto compilation completed successfully. (kernel_2_4_1)
Information: Building the design 'kernel_2_4_0'. (HDL-193)
Presto compilation completed successfully. (kernel_2_4_0)
Information: Building the design 'kernel_2_5_1'. (HDL-193)
Presto compilation completed successfully. (kernel_2_5_1)
Information: Building the design 'kernel_2_5_0'. (HDL-193)
Presto compilation completed successfully. (kernel_2_5_0)
Information: Building the design 'kernel_2_6_1'. (HDL-193)
Presto compilation completed successfully. (kernel_2_6_1)
Information: Building the design 'kernel_2_6_0'. (HDL-193)
Presto compilation completed successfully. (kernel_2_6_0)
Information: Building the design 'kernel_2_7_1'. (HDL-193)
Presto compilation completed successfully. (kernel_2_7_1)
Information: Building the design 'kernel_2_7_0'. (HDL-193)
Presto compilation completed successfully. (kernel_2_7_0)
Information: Building the design 'kernel_2_8_1'. (HDL-193)
Presto compilation completed successfully. (kernel_2_8_1)
Information: Building the design 'kernel_2_8_0'. (HDL-193)
Presto compilation completed successfully. (kernel_2_8_0)
Information: Building the design 'kernel_2_9_1'. (HDL-193)
Presto compilation completed successfully. (kernel_2_9_1)
Information: Building the design 'kernel_2_9_0'. (HDL-193)
Presto compilation completed successfully. (kernel_2_9_0)
Information: Building the design 'kernel_2_10_1'. (HDL-193)
Presto compilation completed successfully. (kernel_2_10_1)
Information: Building the design 'kernel_2_10_0'. (HDL-193)
Presto compilation completed successfully. (kernel_2_10_0)
Information: Building the design 'kernel_2_11_1'. (HDL-193)
Presto compilation completed successfully. (kernel_2_11_1)
Information: Building the design 'kernel_2_11_0'. (HDL-193)
Presto compilation completed successfully. (kernel_2_11_0)
Information: Building the design 'kernel_2_12_1'. (HDL-193)
Presto compilation completed successfully. (kernel_2_12_1)
Information: Building the design 'kernel_2_12_0'. (HDL-193)
Presto compilation completed successfully. (kernel_2_12_0)
Information: Building the design 'kernel_2_13_1'. (HDL-193)
Presto compilation completed successfully. (kernel_2_13_1)
Information: Building the design 'kernel_2_13_0'. (HDL-193)
Presto compilation completed successfully. (kernel_2_13_0)
Information: Building the design 'kernel_2_14_1'. (HDL-193)
Presto compilation completed successfully. (kernel_2_14_1)
Information: Building the design 'kernel_2_14_0'. (HDL-193)
Presto compilation completed successfully. (kernel_2_14_0)
Information: Building the design 'kernel_2_15_1'. (HDL-193)
Presto compilation completed successfully. (kernel_2_15_1)
Information: Building the design 'kernel_2_15_0'. (HDL-193)
Presto compilation completed successfully. (kernel_2_15_0)
Information: Building the design 'kernel_2_16_1'. (HDL-193)
Presto compilation completed successfully. (kernel_2_16_1)
Information: Building the design 'kernel_2_16_0'. (HDL-193)
Presto compilation completed successfully. (kernel_2_16_0)
Information: Building the design 'kernel_2_17_1'. (HDL-193)
Presto compilation completed successfully. (kernel_2_17_1)
Information: Building the design 'kernel_2_17_0'. (HDL-193)
Presto compilation completed successfully. (kernel_2_17_0)
Information: Building the design 'kernel_2_18_1'. (HDL-193)
Presto compilation completed successfully. (kernel_2_18_1)
Information: Building the design 'kernel_2_18_0'. (HDL-193)
Presto compilation completed successfully. (kernel_2_18_0)
Information: Building the design 'kernel_2_19_1'. (HDL-193)
Presto compilation completed successfully. (kernel_2_19_1)
Information: Building the design 'kernel_2_19_0'. (HDL-193)
Presto compilation completed successfully. (kernel_2_19_0)
Information: Building the design 'kernel_2_20_1'. (HDL-193)
Presto compilation completed successfully. (kernel_2_20_1)
Information: Building the design 'kernel_2_20_0'. (HDL-193)
Presto compilation completed successfully. (kernel_2_20_0)
Information: Building the design 'kernel_2_21_1'. (HDL-193)
Presto compilation completed successfully. (kernel_2_21_1)
Information: Building the design 'kernel_2_21_0'. (HDL-193)
Presto compilation completed successfully. (kernel_2_21_0)
Information: Building the design 'kernel_2_22_1'. (HDL-193)
Presto compilation completed successfully. (kernel_2_22_1)
Information: Building the design 'kernel_2_22_0'. (HDL-193)
Presto compilation completed successfully. (kernel_2_22_0)
Information: Building the design 'kernel_2_23_1'. (HDL-193)
Presto compilation completed successfully. (kernel_2_23_1)
Information: Building the design 'kernel_2_23_0'. (HDL-193)
Presto compilation completed successfully. (kernel_2_23_0)
Information: Building the design 'kernel_2_24_1'. (HDL-193)
Presto compilation completed successfully. (kernel_2_24_1)
Information: Building the design 'kernel_2_24_0'. (HDL-193)
Presto compilation completed successfully. (kernel_2_24_0)
Information: Building the design 'kernel_2_25_1'. (HDL-193)
Presto compilation completed successfully. (kernel_2_25_1)
Information: Building the design 'kernel_2_25_0'. (HDL-193)
Presto compilation completed successfully. (kernel_2_25_0)
Information: Building the design 'kernel_2_26_1'. (HDL-193)
Presto compilation completed successfully. (kernel_2_26_1)
Information: Building the design 'kernel_2_26_0'. (HDL-193)
Presto compilation completed successfully. (kernel_2_26_0)
Information: Building the design 'kernel_2_27_1'. (HDL-193)
Presto compilation completed successfully. (kernel_2_27_1)
Information: Building the design 'kernel_2_27_0'. (HDL-193)
Presto compilation completed successfully. (kernel_2_27_0)
Information: Building the design 'kernel_2_28_1'. (HDL-193)
Presto compilation completed successfully. (kernel_2_28_1)
Information: Building the design 'kernel_2_28_0'. (HDL-193)
Presto compilation completed successfully. (kernel_2_28_0)
Information: Building the design 'kernel_2_29_1'. (HDL-193)
Presto compilation completed successfully. (kernel_2_29_1)
Information: Building the design 'kernel_2_29_0'. (HDL-193)
Presto compilation completed successfully. (kernel_2_29_0)
Information: Building the design 'kernel_2_30_1'. (HDL-193)
Presto compilation completed successfully. (kernel_2_30_1)
Information: Building the design 'kernel_2_30_0'. (HDL-193)
Presto compilation completed successfully. (kernel_2_30_0)
Information: Building the design 'kernel_2_31_1'. (HDL-193)
Presto compilation completed successfully. (kernel_2_31_1)
Information: Building the design 'kernel_2_31_0'. (HDL-193)
Presto compilation completed successfully. (kernel_2_31_0)
Information: Building the design 'kernel_3_0_1'. (HDL-193)
Presto compilation completed successfully. (kernel_3_0_1)
Information: Building the design 'kernel_3_0_0'. (HDL-193)
Presto compilation completed successfully. (kernel_3_0_0)
Information: Building the design 'kernel_3_1_1'. (HDL-193)
Presto compilation completed successfully. (kernel_3_1_1)
Information: Building the design 'kernel_3_1_0'. (HDL-193)
Presto compilation completed successfully. (kernel_3_1_0)
Information: Building the design 'kernel_3_2_1'. (HDL-193)
Presto compilation completed successfully. (kernel_3_2_1)
Information: Building the design 'kernel_3_2_0'. (HDL-193)
Presto compilation completed successfully. (kernel_3_2_0)
Information: Building the design 'kernel_3_3_1'. (HDL-193)
Presto compilation completed successfully. (kernel_3_3_1)
Information: Building the design 'kernel_3_3_0'. (HDL-193)
Presto compilation completed successfully. (kernel_3_3_0)
Information: Building the design 'kernel_3_4_1'. (HDL-193)
Presto compilation completed successfully. (kernel_3_4_1)
Information: Building the design 'kernel_3_4_0'. (HDL-193)
Presto compilation completed successfully. (kernel_3_4_0)
Information: Building the design 'kernel_3_5_1'. (HDL-193)
Presto compilation completed successfully. (kernel_3_5_1)
Information: Building the design 'kernel_3_5_0'. (HDL-193)
Presto compilation completed successfully. (kernel_3_5_0)
Information: Building the design 'kernel_3_6_1'. (HDL-193)
Presto compilation completed successfully. (kernel_3_6_1)
Information: Building the design 'kernel_3_6_0'. (HDL-193)
Presto compilation completed successfully. (kernel_3_6_0)
Information: Building the design 'kernel_3_7_1'. (HDL-193)
Presto compilation completed successfully. (kernel_3_7_1)
Information: Building the design 'kernel_3_7_0'. (HDL-193)
Presto compilation completed successfully. (kernel_3_7_0)
Information: Building the design 'kernel_3_8_1'. (HDL-193)
Presto compilation completed successfully. (kernel_3_8_1)
Information: Building the design 'kernel_3_8_0'. (HDL-193)
Presto compilation completed successfully. (kernel_3_8_0)
Information: Building the design 'kernel_3_9_1'. (HDL-193)
Presto compilation completed successfully. (kernel_3_9_1)
Information: Building the design 'kernel_3_9_0'. (HDL-193)
Presto compilation completed successfully. (kernel_3_9_0)
Information: Building the design 'kernel_3_10_1'. (HDL-193)
Presto compilation completed successfully. (kernel_3_10_1)
Information: Building the design 'kernel_3_10_0'. (HDL-193)
Presto compilation completed successfully. (kernel_3_10_0)
Information: Building the design 'kernel_3_11_1'. (HDL-193)
Presto compilation completed successfully. (kernel_3_11_1)
Information: Building the design 'kernel_3_11_0'. (HDL-193)
Presto compilation completed successfully. (kernel_3_11_0)
Information: Building the design 'kernel_3_12_1'. (HDL-193)
Presto compilation completed successfully. (kernel_3_12_1)
Information: Building the design 'kernel_3_12_0'. (HDL-193)
Presto compilation completed successfully. (kernel_3_12_0)
Information: Building the design 'kernel_3_13_1'. (HDL-193)
Presto compilation completed successfully. (kernel_3_13_1)
Information: Building the design 'kernel_3_13_0'. (HDL-193)
Presto compilation completed successfully. (kernel_3_13_0)
Information: Building the design 'kernel_3_14_1'. (HDL-193)
Presto compilation completed successfully. (kernel_3_14_1)
Information: Building the design 'kernel_3_14_0'. (HDL-193)
Presto compilation completed successfully. (kernel_3_14_0)
Information: Building the design 'kernel_3_15_1'. (HDL-193)
Presto compilation completed successfully. (kernel_3_15_1)
Information: Building the design 'kernel_3_15_0'. (HDL-193)
Presto compilation completed successfully. (kernel_3_15_0)
Information: Building the design 'kernel_3_16_1'. (HDL-193)
Presto compilation completed successfully. (kernel_3_16_1)
Information: Building the design 'kernel_3_16_0'. (HDL-193)
Presto compilation completed successfully. (kernel_3_16_0)
Information: Building the design 'kernel_3_17_1'. (HDL-193)
Presto compilation completed successfully. (kernel_3_17_1)
Information: Building the design 'kernel_3_17_0'. (HDL-193)
Presto compilation completed successfully. (kernel_3_17_0)
Information: Building the design 'kernel_3_18_1'. (HDL-193)
Presto compilation completed successfully. (kernel_3_18_1)
Information: Building the design 'kernel_3_18_0'. (HDL-193)
Presto compilation completed successfully. (kernel_3_18_0)
Information: Building the design 'kernel_3_19_1'. (HDL-193)
Presto compilation completed successfully. (kernel_3_19_1)
Information: Building the design 'kernel_3_19_0'. (HDL-193)
Presto compilation completed successfully. (kernel_3_19_0)
Information: Building the design 'kernel_3_20_1'. (HDL-193)
Presto compilation completed successfully. (kernel_3_20_1)
Information: Building the design 'kernel_3_20_0'. (HDL-193)
Presto compilation completed successfully. (kernel_3_20_0)
Information: Building the design 'kernel_3_21_1'. (HDL-193)
Presto compilation completed successfully. (kernel_3_21_1)
Information: Building the design 'kernel_3_21_0'. (HDL-193)
Presto compilation completed successfully. (kernel_3_21_0)
Information: Building the design 'kernel_3_22_1'. (HDL-193)
Presto compilation completed successfully. (kernel_3_22_1)
Information: Building the design 'kernel_3_22_0'. (HDL-193)
Presto compilation completed successfully. (kernel_3_22_0)
Information: Building the design 'kernel_3_23_1'. (HDL-193)
Presto compilation completed successfully. (kernel_3_23_1)
Information: Building the design 'kernel_3_23_0'. (HDL-193)
Presto compilation completed successfully. (kernel_3_23_0)
Information: Building the design 'kernel_3_24_1'. (HDL-193)
Presto compilation completed successfully. (kernel_3_24_1)
Information: Building the design 'kernel_3_24_0'. (HDL-193)
Presto compilation completed successfully. (kernel_3_24_0)
Information: Building the design 'kernel_3_25_1'. (HDL-193)
Presto compilation completed successfully. (kernel_3_25_1)
Information: Building the design 'kernel_3_25_0'. (HDL-193)
Presto compilation completed successfully. (kernel_3_25_0)
Information: Building the design 'kernel_3_26_1'. (HDL-193)
Presto compilation completed successfully. (kernel_3_26_1)
Information: Building the design 'kernel_3_26_0'. (HDL-193)
Presto compilation completed successfully. (kernel_3_26_0)
Information: Building the design 'kernel_3_27_1'. (HDL-193)
Presto compilation completed successfully. (kernel_3_27_1)
Information: Building the design 'kernel_3_27_0'. (HDL-193)
Presto compilation completed successfully. (kernel_3_27_0)
Information: Building the design 'kernel_3_28_1'. (HDL-193)
Presto compilation completed successfully. (kernel_3_28_1)
Information: Building the design 'kernel_3_28_0'. (HDL-193)
Presto compilation completed successfully. (kernel_3_28_0)
Information: Building the design 'kernel_3_29_1'. (HDL-193)
Presto compilation completed successfully. (kernel_3_29_1)
Information: Building the design 'kernel_3_29_0'. (HDL-193)
Presto compilation completed successfully. (kernel_3_29_0)
Information: Building the design 'kernel_3_30_1'. (HDL-193)
Presto compilation completed successfully. (kernel_3_30_1)
Information: Building the design 'kernel_3_30_0'. (HDL-193)
Presto compilation completed successfully. (kernel_3_30_0)
Information: Building the design 'kernel_3_31_1'. (HDL-193)
Presto compilation completed successfully. (kernel_3_31_1)
Information: Building the design 'kernel_3_31_0'. (HDL-193)
Presto compilation completed successfully. (kernel_3_31_0)
Information: Building the design 'kernel_4_0_1'. (HDL-193)
Presto compilation completed successfully. (kernel_4_0_1)
Information: Building the design 'kernel_4_0_0'. (HDL-193)
Presto compilation completed successfully. (kernel_4_0_0)
Information: Building the design 'kernel_4_1_1'. (HDL-193)
Presto compilation completed successfully. (kernel_4_1_1)
Information: Building the design 'kernel_4_1_0'. (HDL-193)
Presto compilation completed successfully. (kernel_4_1_0)
Information: Building the design 'kernel_4_2_1'. (HDL-193)
Presto compilation completed successfully. (kernel_4_2_1)
Information: Building the design 'kernel_4_2_0'. (HDL-193)
Presto compilation completed successfully. (kernel_4_2_0)
Information: Building the design 'kernel_4_3_1'. (HDL-193)
Presto compilation completed successfully. (kernel_4_3_1)
Information: Building the design 'kernel_4_3_0'. (HDL-193)
Presto compilation completed successfully. (kernel_4_3_0)
Information: Building the design 'kernel_4_4_1'. (HDL-193)
Presto compilation completed successfully. (kernel_4_4_1)
Information: Building the design 'kernel_4_4_0'. (HDL-193)
Presto compilation completed successfully. (kernel_4_4_0)
Information: Building the design 'kernel_4_5_1'. (HDL-193)
Presto compilation completed successfully. (kernel_4_5_1)
Information: Building the design 'kernel_4_5_0'. (HDL-193)
Presto compilation completed successfully. (kernel_4_5_0)
Information: Building the design 'kernel_4_6_1'. (HDL-193)
Presto compilation completed successfully. (kernel_4_6_1)
Information: Building the design 'kernel_4_6_0'. (HDL-193)
Presto compilation completed successfully. (kernel_4_6_0)
Information: Building the design 'kernel_4_7_1'. (HDL-193)
Presto compilation completed successfully. (kernel_4_7_1)
Information: Building the design 'kernel_4_7_0'. (HDL-193)
Presto compilation completed successfully. (kernel_4_7_0)
Information: Building the design 'kernel_4_8_1'. (HDL-193)
Presto compilation completed successfully. (kernel_4_8_1)
Information: Building the design 'kernel_4_8_0'. (HDL-193)
Presto compilation completed successfully. (kernel_4_8_0)
Information: Building the design 'kernel_4_9_1'. (HDL-193)
Presto compilation completed successfully. (kernel_4_9_1)
Information: Building the design 'kernel_4_9_0'. (HDL-193)
Presto compilation completed successfully. (kernel_4_9_0)
Information: Building the design 'kernel_4_10_1'. (HDL-193)
Presto compilation completed successfully. (kernel_4_10_1)
Information: Building the design 'kernel_4_10_0'. (HDL-193)
Presto compilation completed successfully. (kernel_4_10_0)
Information: Building the design 'kernel_4_11_1'. (HDL-193)
Presto compilation completed successfully. (kernel_4_11_1)
Information: Building the design 'kernel_4_11_0'. (HDL-193)
Presto compilation completed successfully. (kernel_4_11_0)
Information: Building the design 'kernel_4_12_1'. (HDL-193)
Presto compilation completed successfully. (kernel_4_12_1)
Information: Building the design 'kernel_4_12_0'. (HDL-193)
Presto compilation completed successfully. (kernel_4_12_0)
Information: Building the design 'kernel_4_13_1'. (HDL-193)
Presto compilation completed successfully. (kernel_4_13_1)
Information: Building the design 'kernel_4_13_0'. (HDL-193)
Presto compilation completed successfully. (kernel_4_13_0)
Information: Building the design 'kernel_4_14_1'. (HDL-193)
Presto compilation completed successfully. (kernel_4_14_1)
Information: Building the design 'kernel_4_14_0'. (HDL-193)
Presto compilation completed successfully. (kernel_4_14_0)
Information: Building the design 'kernel_4_15_1'. (HDL-193)
Presto compilation completed successfully. (kernel_4_15_1)
Information: Building the design 'kernel_4_15_0'. (HDL-193)
Presto compilation completed successfully. (kernel_4_15_0)
Information: Building the design 'kernel_4_16_1'. (HDL-193)
Presto compilation completed successfully. (kernel_4_16_1)
Information: Building the design 'kernel_4_16_0'. (HDL-193)
Presto compilation completed successfully. (kernel_4_16_0)
Information: Building the design 'kernel_4_17_1'. (HDL-193)
Presto compilation completed successfully. (kernel_4_17_1)
Information: Building the design 'kernel_4_17_0'. (HDL-193)
Presto compilation completed successfully. (kernel_4_17_0)
Information: Building the design 'kernel_4_18_1'. (HDL-193)
Presto compilation completed successfully. (kernel_4_18_1)
Information: Building the design 'kernel_4_18_0'. (HDL-193)
Presto compilation completed successfully. (kernel_4_18_0)
Information: Building the design 'kernel_4_19_1'. (HDL-193)
Presto compilation completed successfully. (kernel_4_19_1)
Information: Building the design 'kernel_4_19_0'. (HDL-193)
Presto compilation completed successfully. (kernel_4_19_0)
Information: Building the design 'kernel_4_20_1'. (HDL-193)
Presto compilation completed successfully. (kernel_4_20_1)
Information: Building the design 'kernel_4_20_0'. (HDL-193)
Presto compilation completed successfully. (kernel_4_20_0)
Information: Building the design 'kernel_4_21_1'. (HDL-193)
Presto compilation completed successfully. (kernel_4_21_1)
Information: Building the design 'kernel_4_21_0'. (HDL-193)
Presto compilation completed successfully. (kernel_4_21_0)
Information: Building the design 'kernel_4_22_1'. (HDL-193)
Presto compilation completed successfully. (kernel_4_22_1)
Information: Building the design 'kernel_4_22_0'. (HDL-193)
Presto compilation completed successfully. (kernel_4_22_0)
Information: Building the design 'kernel_4_23_1'. (HDL-193)
Presto compilation completed successfully. (kernel_4_23_1)
Information: Building the design 'kernel_4_23_0'. (HDL-193)
Presto compilation completed successfully. (kernel_4_23_0)
Information: Building the design 'kernel_4_24_1'. (HDL-193)
Presto compilation completed successfully. (kernel_4_24_1)
Information: Building the design 'kernel_4_24_0'. (HDL-193)
Presto compilation completed successfully. (kernel_4_24_0)
Information: Building the design 'kernel_4_25_1'. (HDL-193)
Presto compilation completed successfully. (kernel_4_25_1)
Information: Building the design 'kernel_4_25_0'. (HDL-193)
Presto compilation completed successfully. (kernel_4_25_0)
Information: Building the design 'kernel_4_26_1'. (HDL-193)
Presto compilation completed successfully. (kernel_4_26_1)
Information: Building the design 'kernel_4_26_0'. (HDL-193)
Presto compilation completed successfully. (kernel_4_26_0)
Information: Building the design 'kernel_4_27_1'. (HDL-193)
Presto compilation completed successfully. (kernel_4_27_1)
Information: Building the design 'kernel_4_27_0'. (HDL-193)
Presto compilation completed successfully. (kernel_4_27_0)
Information: Building the design 'kernel_4_28_1'. (HDL-193)
Presto compilation completed successfully. (kernel_4_28_1)
Information: Building the design 'kernel_4_28_0'. (HDL-193)
Presto compilation completed successfully. (kernel_4_28_0)
Information: Building the design 'kernel_4_29_1'. (HDL-193)
Presto compilation completed successfully. (kernel_4_29_1)
Information: Building the design 'kernel_4_29_0'. (HDL-193)
Presto compilation completed successfully. (kernel_4_29_0)
Information: Building the design 'kernel_4_30_1'. (HDL-193)
Presto compilation completed successfully. (kernel_4_30_1)
Information: Building the design 'kernel_4_30_0'. (HDL-193)
Presto compilation completed successfully. (kernel_4_30_0)
Information: Building the design 'kernel_4_31_1'. (HDL-193)
Presto compilation completed successfully. (kernel_4_31_1)
Information: Building the design 'kernel_4_31_0'. (HDL-193)
Presto compilation completed successfully. (kernel_4_31_0)
Information: Building the design 'kernel_5_0_1'. (HDL-193)
Presto compilation completed successfully. (kernel_5_0_1)
Information: Building the design 'kernel_5_0_0'. (HDL-193)
Presto compilation completed successfully. (kernel_5_0_0)
Information: Building the design 'kernel_5_1_1'. (HDL-193)
Presto compilation completed successfully. (kernel_5_1_1)
Information: Building the design 'kernel_5_1_0'. (HDL-193)
Presto compilation completed successfully. (kernel_5_1_0)
Information: Building the design 'kernel_5_2_1'. (HDL-193)
Presto compilation completed successfully. (kernel_5_2_1)
Information: Building the design 'kernel_5_2_0'. (HDL-193)
Presto compilation completed successfully. (kernel_5_2_0)
Information: Building the design 'kernel_5_3_1'. (HDL-193)
Presto compilation completed successfully. (kernel_5_3_1)
Information: Building the design 'kernel_5_3_0'. (HDL-193)
Presto compilation completed successfully. (kernel_5_3_0)
Information: Building the design 'kernel_5_4_1'. (HDL-193)
Presto compilation completed successfully. (kernel_5_4_1)
Information: Building the design 'kernel_5_4_0'. (HDL-193)
Presto compilation completed successfully. (kernel_5_4_0)
1
date
Thu Oct 21 17:45:46 2021
link

  Linking design 'jscS_Nulla'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  gscl45nm (library)          /home/home2/students/esmailid/NCSU-FreePDK45-1.4/FreePDK45/osu_soc/lib/files/gscl45nm.db

1
#set_max_area 0
set_clock_gating_style -sequential_cell latch -positive_edge_logic {nand} -negative_edge_logic {nor} -minimum_bitwidth 5 -max_fanout 64

Current clock gating style....
Sequential cell: latch
Minimum bank bitwidth: 5
Minimum bank bitwidth for enhanced clock gating: 10
Maximum fanout: 64
Setup time for clock gate: 0.000000
Hold time for clock gate: 0.000000
Clock gating circuitry (positive edge): nand
 Note: inverter between clock gating circuitry 
       and (positive edge) register clock pin.
Clock gating circuitry (negative edge): nor
Control point insertion: none
Control signal for control point: scan_enable
Observation point insertion: false
Observation logic depth: 5
1
source -echo -verbose ./constraints.tcl
create_clock $clkname  -name CLK  -period $clkperiod
1
#set_multicycle_path -setup 2 -from I2/Z_S_reg* -to I2/Z_S_reg*
#set_multicycle_path -hold  1 -from I2/Z_S_reg* -to I2/Z_S_reg*
#set_multicycle_path -setup 2 -from I1/Z_S_reg* -to I2/Z_S_reg*
#set_multicycle_path -hold  1 -from I1/Z_S_reg* -to I2/Z_S_reg*
#set_multicycle_path -setup 2 -from I1/Z_C_reg* -to I2/Z_S_reg*
#set_multicycle_path -hold  1 -from I1/Z_C_reg* -to I2/Z_S_reg*
#set_multicycle_path -setup 2 -from I1/C_reg*   -to I2/Z_S_reg*
#set_multicycle_path -hold  1 -from I1/C_reg*   -to I2/Z_S_reg*
#set_multicycle_path -setup 2 -from M_reg* -to I2/Z_S_reg*
#set_multicycle_path -hold  1 -from M_reg* -to I2/Z_S_reg*
set input_ports  [remove_from_collection [all_inputs] $clkname]
{in[31] in[30] in[29] in[28] in[27] in[26] in[25] in[24] in[23] in[22] in[21] in[20] in[19] in[18] in[17] in[16] in[15] in[14] in[13] in[12] in[11] in[10] in[9] in[8] in[7] in[6] in[5] in[4] in[3] in[2] in[1] in[0]}
set output_ports [all_outputs]
{out[9] out[8] out[7] out[6] out[5] out[4] out[3] out[2] out[1] out[0]}
#############################################################################################
#set_input_delay  -max [expr $clkperiod/4]   [get_ports $input_ports ]  -clock CLK
#set_input_delay  -min 0   [get_ports $input_ports ]  -clock CLK
#set_output_delay -max [expr $clkperiod/4]   [get_ports $output_ports ] -clock CLK
#set_output_delay -min 0.5            [get_ports $output_ports ] -clock CLK
#############################################################################################
##  set_input_transition -max 0.5 [get_ports $input_ports]
##  set_input_transition -min 0   [get_ports $input_ports]
##  set_load -max .001   [get_ports $output_ports]
##  set_load -min .0005  [get_ports $output_ports]
group_path -name output_group -to   [all_outputs]
1
group_path -name input_group  -from [all_inputs]
1
#set_max_delay [expr $clkperiod/2] -from [all_inputs] -to [all_outputs] -group_path "io_group"
infer_switching_activity -apply
Information: Updating design information... (UID-85)
Warning: Design 'jscS_Nulla' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
--------------------------------------------------------------------------------
Applying switching-activity annotation.
1
set_switching_activity [get_ports $input_ports]  -static_probability 0.5 -toggle_rate .1 -base_clock CLK
1
1
group_path -name output_group -to   [all_outputs]
1
group_path -name input_group  -from [all_inputs]
1
date
Thu Oct 21 17:45:47 2021
mem -all -verbose
Main process mem-peak:     85 Mb
No child process

87520
#compile_ultra -no_autoungroup -no_seq_output_inversion -no_boundary_optimization -gate_clock -area_high_effort_script
compile -exact_map -area_effort high -power_effort none -no_design_rule
Warning: Ignoring -power_effort option since there is no power constraint. (PWR-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | P-2019.03-DWBB_201903.1 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 387 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'kernel_5_4_0'
  Processing 'kernel_5_4_1'
  Processing 'kernel_5_3_0'
  Processing 'kernel_5_3_1'
  Processing 'kernel_5_2_0'
  Processing 'kernel_5_2_1'
  Processing 'kernel_5_1_0'
  Processing 'kernel_5_1_1'
  Processing 'kernel_5_0_0'
  Processing 'kernel_5_0_1'
  Processing 'kernel_5'
  Processing 'kernel_4_31_0'
  Processing 'kernel_4_31_1'
  Processing 'kernel_4_30_0'
  Processing 'kernel_4_30_1'
  Processing 'kernel_4_29_0'
  Processing 'kernel_4_29_1'
  Processing 'kernel_4_28_0'
  Processing 'kernel_4_28_1'
  Processing 'kernel_4_27_0'
  Processing 'kernel_4_27_1'
  Processing 'kernel_4_26_0'
  Processing 'kernel_4_26_1'
  Processing 'kernel_4_25_0'
  Processing 'kernel_4_25_1'
  Processing 'kernel_4_24_0'
  Processing 'kernel_4_24_1'
  Processing 'kernel_4_23_0'
  Processing 'kernel_4_23_1'
  Processing 'kernel_4_22_0'
  Processing 'kernel_4_22_1'
  Processing 'kernel_4_21_0'
  Processing 'kernel_4_21_1'
  Processing 'kernel_4_20_0'
  Processing 'kernel_4_20_1'
  Processing 'kernel_4_19_0'
  Processing 'kernel_4_19_1'
  Processing 'kernel_4_18_0'
  Processing 'kernel_4_18_1'
  Processing 'kernel_4_17_0'
  Processing 'kernel_4_17_1'
  Processing 'kernel_4_16_0'
  Processing 'kernel_4_16_1'
  Processing 'kernel_4_15_0'
  Processing 'kernel_4_15_1'
  Processing 'kernel_4_14_0'
  Processing 'kernel_4_14_1'
  Processing 'kernel_4_13_0'
  Processing 'kernel_4_13_1'
  Processing 'kernel_4_12_0'
  Processing 'kernel_4_12_1'
  Processing 'kernel_4_11_0'
  Processing 'kernel_4_11_1'
  Processing 'kernel_4_10_0'
  Processing 'kernel_4_10_1'
  Processing 'kernel_4_9_0'
  Processing 'kernel_4_9_1'
  Processing 'kernel_4_8_0'
  Processing 'kernel_4_8_1'
  Processing 'kernel_4_7_0'
  Processing 'kernel_4_7_1'
  Processing 'kernel_4_6_0'
  Processing 'kernel_4_6_1'
  Processing 'kernel_4_5_0'
  Processing 'kernel_4_5_1'
  Processing 'kernel_4_4_0'
  Processing 'kernel_4_4_1'
  Processing 'kernel_4_3_0'
  Processing 'kernel_4_3_1'
  Processing 'kernel_4_2_0'
  Processing 'kernel_4_2_1'
  Processing 'kernel_4_1_0'
  Processing 'kernel_4_1_1'
  Processing 'kernel_4_0_0'
  Processing 'kernel_4_0_1'
  Processing 'kernel_4'
  Processing 'kernel_3_31_0'
  Processing 'kernel_3_31_1'
  Processing 'kernel_3_30_0'
  Processing 'kernel_3_30_1'
  Processing 'kernel_3_29_0'
  Processing 'kernel_3_29_1'
  Processing 'kernel_3_28_0'
  Processing 'kernel_3_28_1'
  Processing 'kernel_3_27_0'
  Processing 'kernel_3_27_1'
  Processing 'kernel_3_26_0'
  Processing 'kernel_3_26_1'
  Processing 'kernel_3_25_0'
  Processing 'kernel_3_25_1'
  Processing 'kernel_3_24_0'
  Processing 'kernel_3_24_1'
  Processing 'kernel_3_23_0'
  Processing 'kernel_3_23_1'
  Processing 'kernel_3_22_0'
  Processing 'kernel_3_22_1'
  Processing 'kernel_3_21_0'
  Processing 'kernel_3_21_1'
  Processing 'kernel_3_20_0'
  Processing 'kernel_3_20_1'
  Processing 'kernel_3_19_0'
  Processing 'kernel_3_19_1'
  Processing 'kernel_3_18_0'
  Processing 'kernel_3_18_1'
  Processing 'kernel_3_17_0'
  Processing 'kernel_3_17_1'
  Processing 'kernel_3_16_0'
  Processing 'kernel_3_16_1'
  Processing 'kernel_3_15_0'
  Processing 'kernel_3_15_1'
  Processing 'kernel_3_14_0'
  Processing 'kernel_3_14_1'
  Processing 'kernel_3_13_0'
  Processing 'kernel_3_13_1'
  Processing 'kernel_3_12_0'
  Processing 'kernel_3_12_1'
  Processing 'kernel_3_11_0'
  Processing 'kernel_3_11_1'
  Processing 'kernel_3_10_0'
  Processing 'kernel_3_10_1'
  Processing 'kernel_3_9_0'
  Processing 'kernel_3_9_1'
  Processing 'kernel_3_8_0'
  Processing 'kernel_3_8_1'
  Processing 'kernel_3_7_0'
  Processing 'kernel_3_7_1'
  Processing 'kernel_3_6_0'
  Processing 'kernel_3_6_1'
  Processing 'kernel_3_5_0'
  Processing 'kernel_3_5_1'
  Processing 'kernel_3_4_0'
  Processing 'kernel_3_4_1'
  Processing 'kernel_3_3_0'
  Processing 'kernel_3_3_1'
  Processing 'kernel_3_2_0'
  Processing 'kernel_3_2_1'
  Processing 'kernel_3_1_0'
  Processing 'kernel_3_1_1'
  Processing 'kernel_3_0_0'
  Processing 'kernel_3_0_1'
  Processing 'kernel_3'
  Processing 'kernel_2_31_0'
  Processing 'kernel_2_31_1'
  Processing 'kernel_2_30_0'
  Processing 'kernel_2_30_1'
  Processing 'kernel_2_29_0'
  Processing 'kernel_2_29_1'
  Processing 'kernel_2_28_0'
  Processing 'kernel_2_28_1'
  Processing 'kernel_2_27_0'
  Processing 'kernel_2_27_1'
  Processing 'kernel_2_26_0'
  Processing 'kernel_2_26_1'
  Processing 'kernel_2_25_0'
  Processing 'kernel_2_25_1'
  Processing 'kernel_2_24_0'
  Processing 'kernel_2_24_1'
  Processing 'kernel_2_23_0'
  Processing 'kernel_2_23_1'
  Processing 'kernel_2_22_0'
  Processing 'kernel_2_22_1'
  Processing 'kernel_2_21_0'
  Processing 'kernel_2_21_1'
  Processing 'kernel_2_20_0'
  Processing 'kernel_2_20_1'
  Processing 'kernel_2_19_0'
  Processing 'kernel_2_19_1'
  Processing 'kernel_2_18_0'
  Processing 'kernel_2_18_1'
  Processing 'kernel_2_17_0'
  Processing 'kernel_2_17_1'
  Processing 'kernel_2_16_0'
  Processing 'kernel_2_16_1'
  Processing 'kernel_2_15_0'
  Processing 'kernel_2_15_1'
  Processing 'kernel_2_14_0'
  Processing 'kernel_2_14_1'
  Processing 'kernel_2_13_0'
  Processing 'kernel_2_13_1'
  Processing 'kernel_2_12_0'
  Processing 'kernel_2_12_1'
  Processing 'kernel_2_11_0'
  Processing 'kernel_2_11_1'
  Processing 'kernel_2_10_0'
  Processing 'kernel_2_10_1'
  Processing 'kernel_2_9_0'
  Processing 'kernel_2_9_1'
  Processing 'kernel_2_8_0'
  Processing 'kernel_2_8_1'
  Processing 'kernel_2_7_0'
  Processing 'kernel_2_7_1'
  Processing 'kernel_2_6_0'
  Processing 'kernel_2_6_1'
  Processing 'kernel_2_5_0'
  Processing 'kernel_2_5_1'
  Processing 'kernel_2_4_0'
  Processing 'kernel_2_4_1'
  Processing 'kernel_2_3_0'
  Processing 'kernel_2_3_1'
  Processing 'kernel_2_2_0'
  Processing 'kernel_2_2_1'
  Processing 'kernel_2_1_0'
  Processing 'kernel_2_1_1'
  Processing 'kernel_2_0_0'
  Processing 'kernel_2_0_1'
  Processing 'kernel_2'
  Processing 'kernel_1_63_0'
  Processing 'kernel_1_63_1'
  Processing 'kernel_1_62_0'
  Processing 'kernel_1_62_1'
  Processing 'kernel_1_61_0'
  Processing 'kernel_1_61_1'
  Processing 'kernel_1_60_0'
  Processing 'kernel_1_60_1'
  Processing 'kernel_1_59_0'
  Processing 'kernel_1_59_1'
  Processing 'kernel_1_58_0'
  Processing 'kernel_1_58_1'
  Processing 'kernel_1_57_0'
  Processing 'kernel_1_57_1'
  Processing 'kernel_1_56_0'
  Processing 'kernel_1_56_1'
  Processing 'kernel_1_55_0'
  Processing 'kernel_1_55_1'
  Processing 'kernel_1_54_0'
  Processing 'kernel_1_54_1'
  Processing 'kernel_1_53_0'
  Processing 'kernel_1_53_1'
  Processing 'kernel_1_52_0'
  Processing 'kernel_1_52_1'
  Processing 'kernel_1_51_0'
  Processing 'kernel_1_51_1'
  Processing 'kernel_1_50_0'
  Processing 'kernel_1_50_1'
  Processing 'kernel_1_49_0'
  Processing 'kernel_1_49_1'
  Processing 'kernel_1_48_0'
  Processing 'kernel_1_48_1'
  Processing 'kernel_1_47_0'
  Processing 'kernel_1_47_1'
  Processing 'kernel_1_46_0'
  Processing 'kernel_1_46_1'
  Processing 'kernel_1_45_0'
  Processing 'kernel_1_45_1'
  Processing 'kernel_1_44_0'
  Processing 'kernel_1_44_1'
  Processing 'kernel_1_43_0'
  Processing 'kernel_1_43_1'
  Processing 'kernel_1_42_0'
  Processing 'kernel_1_42_1'
  Processing 'kernel_1_41_0'
  Processing 'kernel_1_41_1'
  Processing 'kernel_1_40_0'
  Processing 'kernel_1_40_1'
  Processing 'kernel_1_39_0'
  Processing 'kernel_1_39_1'
  Processing 'kernel_1_38_0'
  Processing 'kernel_1_38_1'
  Processing 'kernel_1_37_0'
  Processing 'kernel_1_37_1'
  Processing 'kernel_1_36_0'
  Processing 'kernel_1_36_1'
  Processing 'kernel_1_35_0'
  Processing 'kernel_1_35_1'
  Processing 'kernel_1_34_0'
  Processing 'kernel_1_34_1'
  Processing 'kernel_1_33_0'
  Processing 'kernel_1_33_1'
  Processing 'kernel_1_32_0'
  Processing 'kernel_1_32_1'
  Processing 'kernel_1_31_0'
  Processing 'kernel_1_31_1'
  Processing 'kernel_1_30_0'
  Processing 'kernel_1_30_1'
  Processing 'kernel_1_29_0'
  Processing 'kernel_1_29_1'
  Processing 'kernel_1_28_0'
  Processing 'kernel_1_28_1'
  Processing 'kernel_1_27_0'
  Processing 'kernel_1_27_1'
  Processing 'kernel_1_26_0'
  Processing 'kernel_1_26_1'
  Processing 'kernel_1_25_0'
  Processing 'kernel_1_25_1'
  Processing 'kernel_1_24_0'
  Processing 'kernel_1_24_1'
  Processing 'kernel_1_23_0'
  Processing 'kernel_1_23_1'
  Processing 'kernel_1_22_0'
  Processing 'kernel_1_22_1'
  Processing 'kernel_1_21_0'
  Processing 'kernel_1_21_1'
  Processing 'kernel_1_20_0'
  Processing 'kernel_1_20_1'
  Processing 'kernel_1_19_0'
  Processing 'kernel_1_19_1'
  Processing 'kernel_1_18_0'
  Processing 'kernel_1_18_1'
  Processing 'kernel_1_17_0'
  Processing 'kernel_1_17_1'
  Processing 'kernel_1_16_0'
  Processing 'kernel_1_16_1'
  Processing 'kernel_1_15_0'
  Processing 'kernel_1_15_1'
  Processing 'kernel_1_14_0'
  Processing 'kernel_1_14_1'
  Processing 'kernel_1_13_0'
  Processing 'kernel_1_13_1'
  Processing 'kernel_1_12_0'
  Processing 'kernel_1_12_1'
  Processing 'kernel_1_11_0'
  Processing 'kernel_1_11_1'
  Processing 'kernel_1_10_0'
  Processing 'kernel_1_10_1'
  Processing 'kernel_1_9_0'
  Processing 'kernel_1_9_1'
  Processing 'kernel_1_8_0'
  Processing 'kernel_1_8_1'
  Processing 'kernel_1_7_0'
  Processing 'kernel_1_7_1'
  Processing 'kernel_1_6_0'
  Processing 'kernel_1_6_1'
  Processing 'kernel_1_5_0'
  Processing 'kernel_1_5_1'
  Processing 'kernel_1_4_0'
  Processing 'kernel_1_4_1'
  Processing 'kernel_1_3_0'
  Processing 'kernel_1_3_1'
  Processing 'kernel_1_2_0'
  Processing 'kernel_1_2_1'
  Processing 'kernel_1_1_0'
  Processing 'kernel_1_1_1'
  Processing 'kernel_1_0_0'
  Processing 'kernel_1_0_1'
  Processing 'kernel_1'
  Processing 'jscS_Nulla'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05   10937.5      0.00       0.0       3.8                          
    0:00:05   10937.5      0.00       0.0       3.8                          
    0:00:05   11212.5      0.00       0.0       3.8                          
    0:00:05   11388.0      0.00       0.0       3.8                          
    0:00:05   11388.0      0.00       0.0       3.8                          
    0:00:05   11388.0      0.00       0.0       3.8                          
    0:00:05   11388.0      0.00       0.0       3.8                          
    0:00:05   11388.0      0.00       0.0       3.8                          
    0:00:06   10362.1      0.00       0.0       3.6                          
    0:00:06   10362.1      0.00       0.0       3.6                          
    0:00:06   10362.1      0.00       0.0       3.6                          
    0:00:06   10362.1      0.00       0.0       3.6                          
    0:00:06   10362.1      0.00       0.0       3.6                          
    0:00:06   10362.1      0.00       0.0       3.6                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06   10362.1      0.00       0.0       3.6                          
    0:00:06   10362.1      0.00       0.0       3.6                          
    0:00:06   10362.1      0.00       0.0       3.6                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06   10362.1      0.00       0.0       3.6                          
    0:00:06   10362.1      0.00       0.0       3.6                          
    0:00:07   10307.2      0.00       0.0       3.6                          
    0:00:07   10269.2      0.00       0.0       3.6                          
    0:00:07   10236.8      0.00       0.0       3.6                          
    0:00:07   10210.1      0.00       0.0       3.6                          
    0:00:07   10200.2      0.00       0.0       3.6                          
    0:00:07   10200.2      0.00       0.0       3.6                          
    0:00:07   10197.4      0.00       0.0       3.6                          
    0:00:07   10197.4      0.00       0.0       3.6                          
    0:00:07   10197.4      0.00       0.0       3.6                          
    0:00:07   10197.4      0.00       0.0       3.6                          
    0:00:07   10197.4      0.00       0.0       3.6                          
    0:00:07   10197.4      0.00       0.0       3.6                          
    0:00:07   10197.4      0.00       0.0       3.6                          
Loading db file '/home/home2/students/esmailid/NCSU-FreePDK45-1.4/FreePDK45/osu_soc/lib/files/gscl45nm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
report_area
 
****************************************
Report : area
Design : jscS_Nulla
Version: P-2019.03-SP1-1
Date   : Thu Oct 21 17:45:54 2021
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    gscl45nm (File: /home/home2/students/esmailid/NCSU-FreePDK45-1.4/FreePDK45/osu_soc/lib/files/gscl45nm.db)

Number of ports:                         3035
Number of nets:                          6146
Number of cells:                         3893
Number of combinational cells:           3153
Number of sequential cells:               362
Number of macros/black boxes:               0
Number of buf/inv:                        897
Number of references:                       6

Combinational area:               7309.347358
Buf/Inv area:                     1262.886278
Noncombinational area:            2888.072136
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 10197.419494
Total area:                 undefined
1
date
Thu Oct 21 17:45:54 2021
mem -all -verbose
Main process mem-peak:     94 Mb
No child process

96584
optimize_netlist -area
Loading db file '/opt/synopsys/syn/P-2019.03-SP1-1/libraries/syn/dw_foundation.sldb'
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 8 cores. (OPT-1500)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | P-2019.03-DWBB_201903.1 |     *     |
| Licensed DW Building Blocks        | P-2019.03-DWBB_201903.1 |     *     |
============================================================================


Information: There are 554 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loading db file '/home/home2/students/esmailid/NCSU-FreePDK45-1.4/FreePDK45/osu_soc/lib/files/gscl45nm.db'
Loaded alib file './alib-52/gscl45nm.db.alib'

  Updating timing information


  Beginning Area Optimization
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01   10197.4      0.00       0.0       3.6                           39119.0781

ICE Engine: Summary of move applications in gpower_eff1 
ICE Engine: gpower_eff1: iterations 1 first_accept 0 (0.00%) rerun 1 (100.00%) elapsed_time 0.00 mins (0.00 hrs)
ICE Engine: gpower_eff1: moves_created 1 moves_accept 0 (0.00%) moves_reject 1 (100.00%) 
ICE Engine: gpower_eff1: applications 1 accept 0 (0.00%) reject 1 (100.00%) degraded_accept 0 (0.00%)
ICE Engine: gpower_eff1: bucket_apply 0 (0.00%) bucket_accept 0 (0.00%) bucket_reject 0 (100.00%) 
ICE Engine: gpower_eff1: single_apply 1 (100.00%) single_accept 0 (0.00%) single_reject 1 (100.00%) 

ICE Engine: gpower_eff1 start-qor: wns      0.00 tns       0.0 area   10197.4 lkg   39119.1 tot_pwr      -1.0
ICE Engine: gpower_eff1 close-qor: wns      0.00 tns       0.0 area   10197.4 lkg   39119.1 tot_pwr      -1.0
ICE Engine: gpower_eff1 *diff-qor: wns      0.00 tns       0.0 area       0.0 lkg       0.0 tot_pwr       0.0
ICE Engine: gpower_eff1 *perc-qor: wns      0.00% tns      0.00% area      0.00% lkg      0.00% tot_pwr      0.00%

--------------------------------------------------------------------------
|      Loop |                         Cost |       Accept |       Reject |
--------------------------------------------------------------------------
|gpower_eff1 |              max_capacitance |            0 |            1 |
--------------------------------------------------------------------------

ICE Engine: Summary of move applications in gpower_eff2 
ICE Engine: gpower_eff2: iterations 7 first_accept 0 (0.00%) rerun 7 (100.00%) elapsed_time 0.03 mins (0.00 hrs)
ICE Engine: gpower_eff2: moves_created 11 moves_accept 11 (100.00%) moves_reject 0 (0.00%) 
ICE Engine: gpower_eff2: applications 11 accept 11 (100.00%) reject 0 (0.00%) degraded_accept 0 (0.00%)
ICE Engine: gpower_eff2: bucket_apply 0 (0.00%) bucket_accept 0 (0.00%) bucket_reject 0 (100.00%) 
ICE Engine: gpower_eff2: single_apply 11 (100.00%) single_accept 11 (100.00%) single_reject 0 (0.00%) 

ICE Engine: gpower_eff2 start-qor: wns      0.00 tns       0.0 area   10197.4 lkg   39119.1 tot_pwr      -1.0
ICE Engine: gpower_eff2 close-qor: wns      0.00 tns       0.0 area   10183.8 lkg   39062.0 tot_pwr      -1.0
ICE Engine: gpower_eff2 *diff-qor: wns      0.00 tns       0.0 area     -13.6 lkg     -57.1 tot_pwr       0.0
ICE Engine: gpower_eff2 *perc-qor: wns      0.00% tns      0.00% area     -0.13% lkg     -0.15% tot_pwr      0.00%

--------------------------------------------------------------------------
|      Loop |                         Cost |       Accept |       Reject |
--------------------------------------------------------------------------
|gpower_eff2 |            design_leak_power |           11 |            0 |
--------------------------------------------------------------------------
    0:00:03   10183.8      0.00       0.0       3.6                           39061.9688
Loading db file '/home/home2/students/esmailid/NCSU-FreePDK45-1.4/FreePDK45/osu_soc/lib/files/gscl45nm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: The register 'reg4_mem_read_data_reg[0]' will be removed. (OPT-1207)
Information: The register 'reg4_mem_read_data_reg[1]' will be removed. (OPT-1207)
Information: The register 'reg4_mem_read_data_reg[6]' will be removed. (OPT-1207)
Information: The register 'reg4_mem_read_data_reg[7]' will be removed. (OPT-1207)
Information: The register 'reg4_mem_read_data_reg[8]' will be removed. (OPT-1207)
Information: The register 'reg4_mem_read_data_reg[9]' will be removed. (OPT-1207)
Information: The register 'reg4_mem_read_data_reg[10]' will be removed. (OPT-1207)
Information: The register 'reg4_mem_read_data_reg[11]' will be removed. (OPT-1207)
Information: The register 'reg4_mem_read_data_reg[14]' will be removed. (OPT-1207)
Information: The register 'reg4_mem_read_data_reg[15]' will be removed. (OPT-1207)
Information: The register 'reg4_mem_read_data_reg[22]' will be removed. (OPT-1207)
Information: The register 'reg4_mem_read_data_reg[23]' will be removed. (OPT-1207)
Information: The register 'reg4_mem_read_data_reg[24]' will be removed. (OPT-1207)
Information: The register 'reg4_mem_read_data_reg[25]' will be removed. (OPT-1207)
Information: The register 'reg4_mem_read_data_reg[32]' will be removed. (OPT-1207)
Information: The register 'reg4_mem_read_data_reg[33]' will be removed. (OPT-1207)
Information: The register 'reg4_mem_read_data_reg[36]' will be removed. (OPT-1207)
Information: The register 'reg4_mem_read_data_reg[37]' will be removed. (OPT-1207)
Information: The register 'reg4_mem_read_data_reg[44]' will be removed. (OPT-1207)
Information: The register 'reg4_mem_read_data_reg[45]' will be removed. (OPT-1207)
Information: The register 'reg4_mem_read_data_reg[46]' will be removed. (OPT-1207)
Information: The register 'reg4_mem_read_data_reg[47]' will be removed. (OPT-1207)
Information: The register 'reg4_mem_read_data_reg[48]' will be removed. (OPT-1207)
Information: The register 'reg4_mem_read_data_reg[49]' will be removed. (OPT-1207)
Information: The register 'reg4_mem_read_data_reg[50]' will be removed. (OPT-1207)
Information: The register 'reg4_mem_read_data_reg[51]' will be removed. (OPT-1207)
Information: The register 'reg4_mem_read_data_reg[52]' will be removed. (OPT-1207)
Information: The register 'reg4_mem_read_data_reg[53]' will be removed. (OPT-1207)
Information: The register 'reg4_mem_read_data_reg[54]' will be removed. (OPT-1207)
Information: The register 'reg4_mem_read_data_reg[55]' will be removed. (OPT-1207)
Information: The register 'reg4_mem_read_data_reg[56]' will be removed. (OPT-1207)
Information: The register 'reg4_mem_read_data_reg[57]' will be removed. (OPT-1207)
Information: The register 'reg4_mem_read_data_reg[58]' will be removed. (OPT-1207)
Information: The register 'reg4_mem_read_data_reg[59]' will be removed. (OPT-1207)
Information: The register 'reg4_mem_read_data_reg[60]' will be removed. (OPT-1207)
Information: The register 'reg4_mem_read_data_reg[61]' will be removed. (OPT-1207)
Information: The register 'reg4_mem_read_data_reg[62]' will be removed. (OPT-1207)
Information: The register 'reg4_mem_read_data_reg[63]' will be removed. (OPT-1207)
Information: The register 'reg3_mem_read_data_reg[20]' will be removed. (OPT-1207)
Information: The register 'reg3_mem_read_data_reg[21]' will be removed. (OPT-1207)
Information: The register 'reg3_mem_read_data_reg[26]' will be removed. (OPT-1207)
Information: The register 'reg3_mem_read_data_reg[27]' will be removed. (OPT-1207)
Information: The register 'reg3_mem_read_data_reg[34]' will be removed. (OPT-1207)
Information: The register 'reg3_mem_read_data_reg[35]' will be removed. (OPT-1207)
Information: The register 'reg3_mem_read_data_reg[40]' will be removed. (OPT-1207)
Information: The register 'reg3_mem_read_data_reg[41]' will be removed. (OPT-1207)
Information: The register 'reg3_mem_read_data_reg[42]' will be removed. (OPT-1207)
Information: The register 'reg3_mem_read_data_reg[43]' will be removed. (OPT-1207)
Information: The register 'reg3_mem_read_data_reg[52]' will be removed. (OPT-1207)
Information: The register 'reg3_mem_read_data_reg[53]' will be removed. (OPT-1207)
Information: The register 'reg3_mem_read_data_reg[54]' will be removed. (OPT-1207)
Information: The register 'reg3_mem_read_data_reg[55]' will be removed. (OPT-1207)
Information: The register 'reg3_mem_read_data_reg[56]' will be removed. (OPT-1207)
Information: The register 'reg3_mem_read_data_reg[57]' will be removed. (OPT-1207)
Information: The register 'reg3_mem_read_data_reg[60]' will be removed. (OPT-1207)
Information: The register 'reg3_mem_read_data_reg[61]' will be removed. (OPT-1207)
Information: The register 'reg3_mem_read_data_reg[62]' will be removed. (OPT-1207)
Information: The register 'reg3_mem_read_data_reg[63]' will be removed. (OPT-1207)
Information: The register 'reg2_mem_read_data_reg[20]' will be removed. (OPT-1207)
Information: The register 'reg2_mem_read_data_reg[21]' will be removed. (OPT-1207)
Information: The register 'reg1_mem_read_data_reg[4]' will be removed. (OPT-1207)
Information: The register 'reg1_mem_read_data_reg[5]' will be removed. (OPT-1207)
Information: The register 'reg1_mem_read_data_reg[16]' will be removed. (OPT-1207)
Information: The register 'reg1_mem_read_data_reg[17]' will be removed. (OPT-1207)
Information: The register 'reg1_mem_read_data_reg[30]' will be removed. (OPT-1207)
Information: The register 'reg1_mem_read_data_reg[31]' will be removed. (OPT-1207)
Information: The register 'reg1_mem_read_data_reg[36]' will be removed. (OPT-1207)
Information: The register 'reg1_mem_read_data_reg[37]' will be removed. (OPT-1207)
Information: The register 'reg1_mem_read_data_reg[40]' will be removed. (OPT-1207)
Information: The register 'reg1_mem_read_data_reg[41]' will be removed. (OPT-1207)
Information: The register 'reg1_mem_read_data_reg[44]' will be removed. (OPT-1207)
Information: The register 'reg1_mem_read_data_reg[45]' will be removed. (OPT-1207)
Information: The register 'reg1_mem_read_data_reg[58]' will be removed. (OPT-1207)
Information: The register 'reg1_mem_read_data_reg[59]' will be removed. (OPT-1207)
Information: The register 'reg1_mem_read_data_reg[64]' will be removed. (OPT-1207)
Information: The register 'reg1_mem_read_data_reg[65]' will be removed. (OPT-1207)
Information: The register 'reg1_mem_read_data_reg[74]' will be removed. (OPT-1207)
Information: The register 'reg1_mem_read_data_reg[75]' will be removed. (OPT-1207)
Information: The register 'reg1_mem_read_data_reg[80]' will be removed. (OPT-1207)
Information: The register 'reg1_mem_read_data_reg[81]' will be removed. (OPT-1207)
Information: The register 'reg1_mem_read_data_reg[101]' will be removed. (OPT-1207)
Information: The register 'reg1_mem_read_data_reg[106]' will be removed. (OPT-1207)
Information: The register 'reg1_mem_read_data_reg[107]' will be removed. (OPT-1207)
Information: The register 'reg1_mem_read_data_reg[110]' will be removed. (OPT-1207)
Information: The register 'reg1_mem_read_data_reg[111]' will be removed. (OPT-1207)
Information: The register 'reg1_mem_read_data_reg[124]' will be removed. (OPT-1207)
Information: The register 'reg1_mem_read_data_reg[125]' will be removed. (OPT-1207)
Information: Removing unused design 'kernel_4_0_1'. (OPT-1055)
Information: Removing unused design 'kernel_4_0_0'. (OPT-1055)
Information: Removing unused design 'kernel_4_3_1'. (OPT-1055)
Information: Removing unused design 'kernel_4_3_0'. (OPT-1055)
Information: Removing unused design 'kernel_4_4_1'. (OPT-1055)
Information: Removing unused design 'kernel_4_4_0'. (OPT-1055)
Information: Removing unused design 'kernel_4_5_1'. (OPT-1055)
Information: Removing unused design 'kernel_4_5_0'. (OPT-1055)
Information: Removing unused design 'kernel_4_7_1'. (OPT-1055)
Information: Removing unused design 'kernel_4_7_0'. (OPT-1055)
Information: Removing unused design 'kernel_4_11_1'. (OPT-1055)
Information: Removing unused design 'kernel_4_11_0'. (OPT-1055)
Information: Removing unused design 'kernel_4_12_1'. (OPT-1055)
Information: Removing unused design 'kernel_4_12_0'. (OPT-1055)
Information: Removing unused design 'kernel_4_16_1'. (OPT-1055)
Information: Removing unused design 'kernel_4_16_0'. (OPT-1055)
Information: Removing unused design 'kernel_4_18_1'. (OPT-1055)
Information: Removing unused design 'kernel_4_18_0'. (OPT-1055)
Information: Removing unused design 'kernel_4_22_1'. (OPT-1055)
Information: Removing unused design 'kernel_4_22_0'. (OPT-1055)
Information: Removing unused design 'kernel_4_23_1'. (OPT-1055)
Information: Removing unused design 'kernel_4_23_0'. (OPT-1055)
Information: Removing unused design 'kernel_4_24_1'. (OPT-1055)
Information: Removing unused design 'kernel_4_24_0'. (OPT-1055)
Information: Removing unused design 'kernel_4_25_1'. (OPT-1055)
Information: Removing unused design 'kernel_4_25_0'. (OPT-1055)
Information: Removing unused design 'kernel_4_26_1'. (OPT-1055)
Information: Removing unused design 'kernel_4_26_0'. (OPT-1055)
Information: Removing unused design 'kernel_4_27_1'. (OPT-1055)
Information: Removing unused design 'kernel_4_27_0'. (OPT-1055)
Information: Removing unused design 'kernel_4_28_1'. (OPT-1055)
Information: Removing unused design 'kernel_4_28_0'. (OPT-1055)
Information: Removing unused design 'kernel_4_29_1'. (OPT-1055)
Information: Removing unused design 'kernel_4_29_0'. (OPT-1055)
Information: Removing unused design 'kernel_4_30_1'. (OPT-1055)
Information: Removing unused design 'kernel_4_30_0'. (OPT-1055)
Information: Removing unused design 'kernel_4_31_1'. (OPT-1055)
Information: Removing unused design 'kernel_4_31_0'. (OPT-1055)
Information: Removing unused design 'kernel_3_10_1'. (OPT-1055)
Information: Removing unused design 'kernel_3_10_0'. (OPT-1055)
Information: Removing unused design 'kernel_3_13_1'. (OPT-1055)
Information: Removing unused design 'kernel_3_13_0'. (OPT-1055)
Information: Removing unused design 'kernel_3_17_1'. (OPT-1055)
Information: Removing unused design 'kernel_3_17_0'. (OPT-1055)
Information: Removing unused design 'kernel_3_20_1'. (OPT-1055)
Information: Removing unused design 'kernel_3_20_0'. (OPT-1055)
Information: Removing unused design 'kernel_3_21_1'. (OPT-1055)
Information: Removing unused design 'kernel_3_21_0'. (OPT-1055)
Information: Removing unused design 'kernel_3_26_1'. (OPT-1055)
Information: Removing unused design 'kernel_3_26_0'. (OPT-1055)
Information: Removing unused design 'kernel_3_27_1'. (OPT-1055)
Information: Removing unused design 'kernel_3_27_0'. (OPT-1055)
Information: Removing unused design 'kernel_3_28_1'. (OPT-1055)
Information: Removing unused design 'kernel_3_28_0'. (OPT-1055)
Information: Removing unused design 'kernel_3_30_1'. (OPT-1055)
Information: Removing unused design 'kernel_3_30_0'. (OPT-1055)
Information: Removing unused design 'kernel_3_31_1'. (OPT-1055)
Information: Removing unused design 'kernel_3_31_0'. (OPT-1055)
Information: Removing unused design 'kernel_2_3_1'. (OPT-1055)
Information: Removing unused design 'kernel_2_3_0'. (OPT-1055)
Information: Removing unused design 'kernel_2_10_1'. (OPT-1055)
Information: Removing unused design 'kernel_2_10_0'. (OPT-1055)
Information: Removing unused design 'kernel_1_0_0'. (OPT-1055)
Information: Removing unused design 'kernel_1_2_1'. (OPT-1055)
Information: Removing unused design 'kernel_1_2_0'. (OPT-1055)
Information: Removing unused design 'kernel_1_8_1'. (OPT-1055)
Information: Removing unused design 'kernel_1_8_0'. (OPT-1055)
Information: Removing unused design 'kernel_1_15_1'. (OPT-1055)
Information: Removing unused design 'kernel_1_15_0'. (OPT-1055)
Information: Removing unused design 'kernel_1_18_1'. (OPT-1055)
Information: Removing unused design 'kernel_1_18_0'. (OPT-1055)
Information: Removing unused design 'kernel_1_20_1'. (OPT-1055)
Information: Removing unused design 'kernel_1_20_0'. (OPT-1055)
Information: Removing unused design 'kernel_1_22_1'. (OPT-1055)
Information: Removing unused design 'kernel_1_22_0'. (OPT-1055)
Information: Removing unused design 'kernel_1_29_1'. (OPT-1055)
Information: Removing unused design 'kernel_1_29_0'. (OPT-1055)
Information: Removing unused design 'kernel_1_32_1'. (OPT-1055)
Information: Removing unused design 'kernel_1_32_0'. (OPT-1055)
Information: Removing unused design 'kernel_1_37_1'. (OPT-1055)
Information: Removing unused design 'kernel_1_37_0'. (OPT-1055)
Information: Removing unused design 'kernel_1_39_1'. (OPT-1055)
Information: Removing unused design 'kernel_1_39_0'. (OPT-1055)
Information: Removing unused design 'kernel_1_40_1'. (OPT-1055)
Information: Removing unused design 'kernel_1_40_0'. (OPT-1055)
Information: Removing unused design 'kernel_1_50_0'. (OPT-1055)
Information: Removing unused design 'kernel_1_53_1'. (OPT-1055)
Information: Removing unused design 'kernel_1_53_0'. (OPT-1055)
Information: Removing unused design 'kernel_1_55_1'. (OPT-1055)
Information: Removing unused design 'kernel_1_55_0'. (OPT-1055)
Information: Removing unused design 'kernel_1_62_1'. (OPT-1055)
Information: Removing unused design 'kernel_1_62_0'. (OPT-1055)
1
report_area
 
****************************************
Report : area
Design : jscS_Nulla
Version: P-2019.03-SP1-1
Date   : Thu Oct 21 17:45:59 2021
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    gscl45nm (File: /home/home2/students/esmailid/NCSU-FreePDK45-1.4/FreePDK45/osu_soc/lib/files/gscl45nm.db)

Number of ports:                         2391
Number of nets:                          4944
Number of cells:                         3065
Number of combinational cells:           2379
Number of sequential cells:               275
Number of macros/black boxes:               0
Number of buf/inv:                        674
Number of references:                       6

Combinational area:               5530.700393
Buf/Inv area:                      948.924584
Noncombinational area:            2193.977451
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  7724.677844
Total area:                 undefined
1
date
Thu Oct 21 17:45:59 2021
#mem -all -verbose
#compile_ultra -no_autoungroup -no_seq_output_inversion -no_boundary_optimization -incremental
#compile -exact_map -area_effort high -power_effort none -no_design_rule
date
Thu Oct 21 17:45:59 2021
mem -all -verbose
Main process mem-peak:    175 Mb
No child process

179984
change_names -hier -rule verilog
Warning: In the design kernel_1_11_1, net 'i_1_11_14_1' is connecting multiple ports. (UCN-1)
Warning: In the design kernel_4_20_1, net 'i_4_20_11_1' is connecting multiple ports. (UCN-1)
1
write_file -hierarchy -format verilog -output "$work_dir/netlist/$design.v"
Writing verilog file '/home/home2/students/esmailid/template_9_DC/synth/jscS_Nulla_synth_45nm_6ns/netlist/jscS_Nulla.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_sdc "$work_dir/netlist/$design.sdc"
1
report_timing -delay max  -nosplit -input -nets -cap -max_path 10 -nworst 10    > ./$work_dir/reports/report_timing_max.rpt
report_timing -delay min  -nosplit -input -nets -cap -max_path 10 -nworst 10    > ./$work_dir/reports/report_timing_min.rpt
report_constraint -all_violators -verbose  -nosplit                             > ./$work_dir/reports/report_constraint.rpt
check_design -nosplit                                                           > ./$work_dir/reports/check_design.rpt
report_design                                                                   > ./$work_dir/reports/report_design.rpt
report_area                                                                     > ./$work_dir/reports/report_area.rpt
report_timing -loop                                                             > ./$work_dir/reports/timing_loop.rpt
report_power -hierarchy -analysis_effort high                                   > ./$work_dir/reports/report_power.rpt
report_qor                                                                      > ./$work_dir/reports/report_qor.rpt
report_area -hierarchy -nosplit                                                 > ./$work_dir/reports/report_area_hier.rpt
ungroup -all -flatten
1
write_file -hierarchy -format verilog -output "$work_dir/netlist/${design}_flat.v"
Writing verilog file '/home/home2/students/esmailid/template_9_DC/synth/jscS_Nulla_synth_45nm_6ns/netlist/jscS_Nulla_flat.v'.
1
date
Thu Oct 21 17:46:00 2021
exit

Thank you...

