
---------- Begin Simulation Statistics ----------
final_tick                               2541820546500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 204511                       # Simulator instruction rate (inst/s)
host_mem_usage                                 744064                       # Number of bytes of host memory used
host_op_rate                                   204510                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    20.51                       # Real time elapsed on the host
host_tick_rate                              575835706                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4194600                       # Number of instructions simulated
sim_ops                                       4194600                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011811                       # Number of seconds simulated
sim_ticks                                 11810701500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.644870                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  377413                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               845367                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2422                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             74347                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            801402                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53356                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278298                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           224942                       # Number of indirect misses.
system.cpu.branchPred.lookups                  972760                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   63803                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26572                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4194600                       # Number of instructions committed
system.cpu.committedOps                       4194600                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.628101                       # CPI: cycles per instruction
system.cpu.discardedOps                        187609                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   606300                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1450728                       # DTB hits
system.cpu.dtb.data_misses                       7696                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405002                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       848236                       # DTB read hits
system.cpu.dtb.read_misses                       6904                       # DTB read misses
system.cpu.dtb.write_accesses                  201298                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602492                       # DTB write hits
system.cpu.dtb.write_misses                       792                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18033                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3369723                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1025243                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           657779                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16720302                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177680                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  953149                       # ITB accesses
system.cpu.itb.fetch_acv                          809                       # ITB acv
system.cpu.itb.fetch_hits                      946531                       # ITB hits
system.cpu.itb.fetch_misses                      6618                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.45%      9.45% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.86% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4212     69.33%     79.19% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.98% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.05% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.10% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.75%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6075                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14418                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2431     47.43%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2677     52.23%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5125                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2418     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2418     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4853                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10906901000     92.31%     92.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9161500      0.08%     92.39% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17606000      0.15%     92.54% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               881385500      7.46%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11815054000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994652                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903250                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946927                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7980139500     67.54%     67.54% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3834914500     32.46%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23607631                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85396      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540671     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838995     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592391     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104819      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4194600                       # Class of committed instruction
system.cpu.quiesceCycles                        13772                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6887329                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          436                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155542                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312688                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541820546500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541820546500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22794458                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22794458                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22794458                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22794458                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116894.656410                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116894.656410                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116894.656410                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116894.656410                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13033490                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13033490                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13033490                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13033490                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66838.410256                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66838.410256                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66838.410256                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66838.410256                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22444961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22444961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116900.838542                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116900.838542                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12833993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12833993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66843.713542                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66843.713542                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541820546500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.266363                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539408341000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.266363                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204148                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204148                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541820546500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128058                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34847                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86501                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34172                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29008                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29008                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87091                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40861                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260621                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260621                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208584                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209002                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 469997                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11105920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11105920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6690240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6690673                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17807857                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157375                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002783                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052682                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156937     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     438      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157375                       # Request fanout histogram
system.membus.reqLayer0.occupancy              350000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820305035                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375830750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541820546500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          461727250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541820546500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541820546500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541820546500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541820546500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541820546500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541820546500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541820546500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541820546500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541820546500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541820546500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541820546500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541820546500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541820546500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541820546500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541820546500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541820546500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541820546500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541820546500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541820546500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541820546500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541820546500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541820546500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541820546500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541820546500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541820546500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541820546500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541820546500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541820546500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5569856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4471296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10041152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5569856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5569856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87029                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69864                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156893                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34847                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34847                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471594003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         378580053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             850174056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471594003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471594003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188829427                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188829427                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188829427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471594003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        378580053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1039003483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118918.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77127.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69337.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000168010750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7316                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7316                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406318                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111686                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156893                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121132                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156893                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121132                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10429                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2214                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5727                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2000759500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  732320000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4746959500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13660.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32410.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103779                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80190                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.43                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156893                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121132                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81374                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.662620                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.220025                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.444405                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34495     42.39%     42.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24197     29.74%     72.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9884     12.15%     84.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4670      5.74%     90.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2353      2.89%     92.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1460      1.79%     94.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          914      1.12%     95.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          582      0.72%     96.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2819      3.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81374                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7316                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.018589                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.406961                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.588419                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1321     18.06%     18.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5507     75.27%     93.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           300      4.10%     97.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            81      1.11%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            48      0.66%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            23      0.31%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            9      0.12%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            5      0.07%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           14      0.19%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7316                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7316                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.251093                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.234966                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.756809                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6501     88.86%     88.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              109      1.49%     90.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              458      6.26%     96.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              181      2.47%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               66      0.90%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7316                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9373696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  667456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7609152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10041152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7752448                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       793.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       644.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    850.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    656.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11810696500                       # Total gap between requests
system.mem_ctrls.avgGap                      42480.70                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4936128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4437568                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7609152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417936902.393139004707                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 375724337.796531379223                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 644259106.878621935844                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87029                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69864                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121132                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2505527750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2241431750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290301332500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28789.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32082.79                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2396570.13                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            314152860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166949640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           558926340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308757780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     931794240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5171931480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        179999040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7632511380                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.236922                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    416391500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11000150000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            266957460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141864690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           486826620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          311863680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     931794240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5108214600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        233655360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7481176650                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.423565                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    554632750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10861908750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541820546500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              998458                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              136500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11803501500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541820546500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1626136                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1626136                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1626136                       # number of overall hits
system.cpu.icache.overall_hits::total         1626136                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87092                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87092                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87092                       # number of overall misses
system.cpu.icache.overall_misses::total         87092                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5354561500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5354561500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5354561500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5354561500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1713228                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1713228                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1713228                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1713228                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050835                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050835                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050835                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050835                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61481.668810                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61481.668810                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61481.668810                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61481.668810                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86501                       # number of writebacks
system.cpu.icache.writebacks::total             86501                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87092                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87092                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87092                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87092                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5267470500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5267470500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5267470500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5267470500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050835                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050835                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050835                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050835                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60481.680292                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60481.680292                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60481.680292                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60481.680292                       # average overall mshr miss latency
system.cpu.icache.replacements                  86501                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1626136                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1626136                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87092                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87092                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5354561500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5354561500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1713228                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1713228                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050835                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050835                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61481.668810                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61481.668810                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87092                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87092                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5267470500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5267470500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050835                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050835                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60481.680292                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60481.680292                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541820546500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.800867                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1649487                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86579                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.051814                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.800867                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995705                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995705                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          385                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3513547                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3513547                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541820546500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1311579                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1311579                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1311579                       # number of overall hits
system.cpu.dcache.overall_hits::total         1311579                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105664                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105664                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105664                       # number of overall misses
system.cpu.dcache.overall_misses::total        105664                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6769710000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6769710000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6769710000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6769710000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1417243                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1417243                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1417243                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1417243                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074556                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074556                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074556                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074556                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64068.273016                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64068.273016                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64068.273016                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64068.273016                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34671                       # number of writebacks
system.cpu.dcache.writebacks::total             34671                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36683                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36683                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36683                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36683                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68981                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68981                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68981                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68981                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4388180500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4388180500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4388180500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4388180500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048673                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048673                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048673                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048673                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63614.335832                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63614.335832                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63614.335832                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63614.335832                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104355.072464                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104355.072464                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68840                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       780910                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          780910                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49172                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49172                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3292271000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3292271000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       830082                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       830082                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059238                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059238                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66954.181241                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66954.181241                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9213                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9213                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39959                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39959                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2667524500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2667524500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048139                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048139                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66756.537951                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66756.537951                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530669                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530669                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56492                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56492                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3477439000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3477439000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587161                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587161                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096212                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096212                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61556.308858                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61556.308858                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27470                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27470                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29022                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29022                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1720656000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1720656000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049428                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049428                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59287.988423                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59287.988423                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10283                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10283                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          901                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          901                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64435000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64435000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080562                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080562                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71514.983352                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71514.983352                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          901                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          901                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63534000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63534000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080562                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080562                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70514.983352                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70514.983352                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11118                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11118                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11118                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11118                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541820546500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.426885                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1373172                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68840                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.947298                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.426885                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978933                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978933                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          742                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2948954                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2948954                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2601191634500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 261086                       # Simulator instruction rate (inst/s)
host_mem_usage                                 753280                       # Number of bytes of host memory used
host_op_rate                                   261086                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   146.26                       # Real time elapsed on the host
host_tick_rate                              390541321                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38186873                       # Number of instructions simulated
sim_ops                                      38186873                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057121                       # Number of seconds simulated
sim_ticks                                 57121235000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             56.929507                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2742045                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4816562                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             111079                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            345586                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4428373                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             212083                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1015427                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           803344                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6243948                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1068721                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        65817                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    33250931                       # Number of instructions committed
system.cpu.committedOps                      33250931                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.416461                       # CPI: cycles per instruction
system.cpu.discardedOps                       2607142                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  6408662                       # DTB accesses
system.cpu.dtb.data_acv                            46                       # DTB access violations
system.cpu.dtb.data_hits                      9607715                       # DTB hits
system.cpu.dtb.data_misses                      14235                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3608580                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      5404532                       # DTB read hits
system.cpu.dtb.read_misses                      12912                       # DTB read misses
system.cpu.dtb.write_accesses                 2800082                       # DTB write accesses
system.cpu.dtb.write_acv                           33                       # DTB write access violations
system.cpu.dtb.write_hits                     4203183                       # DTB write hits
system.cpu.dtb.write_misses                      1323                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             4613392                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           25881655                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           7542239                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4391422                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        61475947                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.292701                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                10246932                       # ITB accesses
system.cpu.itb.fetch_acv                         1354                       # ITB acv
system.cpu.itb.fetch_hits                    10243045                       # ITB hits
system.cpu.itb.fetch_misses                      3887                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   323      0.57%      0.57% # number of callpals executed
system.cpu.kern.callpal::tbi                       12      0.02%      0.60% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15675     27.90%     28.49% # number of callpals executed
system.cpu.kern.callpal::rdps                     718      1.28%     29.77% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     29.77% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     29.78% # number of callpals executed
system.cpu.kern.callpal::rti                     1599      2.85%     32.62% # number of callpals executed
system.cpu.kern.callpal::callsys                  486      0.86%     33.49% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     33.49% # number of callpals executed
system.cpu.kern.callpal::rdunique               37367     66.50%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  56187                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      63439                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      361                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     6953     39.83%     39.83% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     125      0.72%     40.55% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      58      0.33%     40.88% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10321     59.12%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                17457                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6582     49.31%     49.31% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      125      0.94%     50.25% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       58      0.43%     50.69% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6582     49.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 13347                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              48291543500     84.54%     84.54% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               229316000      0.40%     84.94% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                69080000      0.12%     85.06% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8533834000     14.94%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          57123773500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.946642                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.637729                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.764564                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1097                      
system.cpu.kern.mode_good::user                  1074                      
system.cpu.kern.mode_good::idle                    23                      
system.cpu.kern.mode_switch::kernel              1873                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1074                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  49                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.585691                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.469388                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.732310                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32267513000     56.49%     56.49% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          23884355500     41.81%     98.30% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            971905000      1.70%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      323                       # number of times the context was actually changed
system.cpu.numCycles                        113600499                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       361                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2327975      7.00%      7.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                18472535     55.55%     62.56% # Class of committed instruction
system.cpu.op_class_0::IntMult                 533640      1.60%     64.16% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.16% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1282156      3.86%     68.02% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    48      0.00%     68.02% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                767567      2.31%     70.33% # Class of committed instruction
system.cpu.op_class_0::FloatMult                   51      0.00%     70.33% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.33% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                255853      0.77%     71.10% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::MemRead                4455102     13.40%     84.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite               3428296     10.31%     94.80% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            771585      2.32%     97.12% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           771874      2.32%     99.45% # Class of committed instruction
system.cpu.op_class_0::IprAccess               184249      0.55%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 33250931                       # Class of committed instruction
system.cpu.quiesceCycles                       641971                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        52124552                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  8372224                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1014                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1030                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          763                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       746618                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1492706                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  59371088000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  59371088000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       131113                       # number of demand (read+write) misses
system.iocache.demand_misses::total            131113                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       131113                       # number of overall misses
system.iocache.overall_misses::total           131113                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  15481489972                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  15481489972                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  15481489972                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  15481489972                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       131113                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          131113                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       131113                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         131113                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118077.459687                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118077.459687                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118077.459687                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118077.459687                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1084                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   25                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    43.360000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         130816                       # number of writebacks
system.iocache.writebacks::total               130816                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       131113                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       131113                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       131113                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       131113                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   8918425061                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   8918425061                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   8918425061                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   8918425061                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68020.906096                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68020.906096                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68020.906096                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68020.906096                       # average overall mshr miss latency
system.iocache.replacements                    131113                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          297                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              297                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     35069379                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     35069379                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 118078.717172                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118078.717172                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     20219379                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     20219379                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 68078.717172                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68078.717172                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  15446420593                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  15446420593                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118077.456832                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118077.456832                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   8898205682                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   8898205682                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68020.774844                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68020.774844                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  59371088000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 131113                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               131113                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1180017                       # Number of tag accesses
system.iocache.tags.data_accesses             1180017                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  59371088000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1522                       # Transaction distribution
system.membus.trans_dist::ReadResp             506103                       # Transaction distribution
system.membus.trans_dist::WriteReq               2241                       # Transaction distribution
system.membus.trans_dist::WriteResp              2241                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       267221                       # Transaction distribution
system.membus.trans_dist::WritebackClean       354344                       # Transaction distribution
system.membus.trans_dist::CleanEvict           124520                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               52                       # Transaction distribution
system.membus.trans_dist::ReadExReq            110755                       # Transaction distribution
system.membus.trans_dist::ReadExResp           110755                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         354345                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        150236                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        130816                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           50                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       262232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       262232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1063018                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1063018                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7526                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       782065                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       789591                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2114841                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      8372608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      8372608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     45355072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     45355072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         7641                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     25414144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     25421785                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                79149465                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              360                       # Total snoops (count)
system.membus.snoopTraffic                      19840                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            749967                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001079                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032826                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  749158     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                     809      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              749967                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7057500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4045188950                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1661627                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1400351250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.5                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  59371088000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1859674000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.3                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  59371088000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  59371088000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  59371088000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  59371088000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  59371088000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  59371088000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  59371088000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  59371088000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  59371088000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  59371088000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  59371088000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  59371088000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  59371088000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  59371088000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  59371088000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  59371088000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  59371088000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  59371088000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  59371088000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  59371088000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  59371088000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  59371088000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  59371088000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  59371088000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  59371088000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  59371088000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  59371088000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  59371088000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       22677056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16684224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39361664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     22677056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      22677056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17102144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17102144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          354329                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          260691                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              615026                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       267221                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             267221                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         396998699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         292084441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           6723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             689089863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    396998699                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        396998699                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      299400810                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            299400810                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      299400810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        396998699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        292084441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          6723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            988490673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    552418.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    260519.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    258456.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000237388500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        33823                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        33824                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1508610                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             521744                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      615026                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     621215                       # Number of write requests accepted
system.mem_ctrls.readBursts                    615026                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   621215                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  96045                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 68797                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             31229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             23696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             35607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             34076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             39901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             32203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            34529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            40835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            45921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            40069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             31632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             39047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             40421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             31016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             31613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             36403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            34964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            36908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            50178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            41681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            31395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30176                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.39                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7273951750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2594905000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17004845500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14015.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32765.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       417                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   375662                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  408020                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                615026                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               621215                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  482778                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   35231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  26074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  26058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  26858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  28665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  30548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  31976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  32540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  32897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  34215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  34883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1402                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       287708                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    238.326748                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.491093                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   272.100840                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       119704     41.61%     41.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        81556     28.35%     69.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        32974     11.46%     81.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14265      4.96%     86.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8639      3.00%     89.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4612      1.60%     90.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2842      0.99%     91.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2360      0.82%     92.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20756      7.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       287708                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        33824                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      15.343720                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.114277                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            8364     24.73%     24.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           4248     12.56%     37.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         17936     53.03%     90.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          1527      4.51%     94.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           619      1.83%     96.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           371      1.10%     97.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           215      0.64%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           129      0.38%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           110      0.33%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            69      0.20%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            63      0.19%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            26      0.08%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           38      0.11%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           19      0.06%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           10      0.03%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           15      0.04%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           32      0.09%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           22      0.07%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            6      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         33824                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        33823                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.332289                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.297631                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.648476                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         33389     98.72%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           370      1.09%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            44      0.13%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             7      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             4      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::184-187            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         33823                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               33214784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6146880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                35354432                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                39361664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             39757760                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       581.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       618.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    689.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    696.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   57121235000                       # Total gap between requests
system.mem_ctrls.avgGap                      46205.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     16673216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16541184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     35354432                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 291891728.181297183037                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 289580293.563330709934                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 6722.543726514316                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 618936757.932492136955                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       354329                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       260691                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            6                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       621215                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   8853842500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8150287500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       715500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1452130480500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24987.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31264.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    119250.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2337565.06                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1112733300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            591401415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1958816160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1487449440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4508999040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      23469415980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2173162080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        35301977415                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        618.018455                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5421665500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1907360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  49798268500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            941937360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            500621220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1747279380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1396537920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4508999040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      23549794530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2105448480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        34750617930                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        608.366012                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5239112000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1907360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  49980753500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  59371088000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1819                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1819                       # Transaction distribution
system.iobus.trans_dist::WriteReq              133057                       # Transaction distribution
system.iobus.trans_dist::WriteResp             133057                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          842                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7526                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  269752                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3368                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7641                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8382241                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               788000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               133000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           131410000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5285000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           683345972                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5563000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              526000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 722                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           361                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     934868.421053                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2322500.046346                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          361    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     44519000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             361                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     59033600500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    337487500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  59371088000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     13707048                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13707048                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     13707048                       # number of overall hits
system.cpu.icache.overall_hits::total        13707048                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       354345                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         354345                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       354345                       # number of overall misses
system.cpu.icache.overall_misses::total        354345                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  19911701500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  19911701500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  19911701500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  19911701500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14061393                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14061393                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14061393                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14061393                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.025200                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025200                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.025200                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025200                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56192.980005                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56192.980005                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56192.980005                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56192.980005                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       354344                       # number of writebacks
system.cpu.icache.writebacks::total            354344                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       354345                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       354345                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       354345                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       354345                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  19557356500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  19557356500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  19557356500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  19557356500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.025200                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.025200                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.025200                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.025200                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55192.980005                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55192.980005                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55192.980005                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55192.980005                       # average overall mshr miss latency
system.cpu.icache.replacements                 354344                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     13707048                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13707048                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       354345                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        354345                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  19911701500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  19911701500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14061393                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14061393                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.025200                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025200                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56192.980005                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56192.980005                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       354345                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       354345                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  19557356500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  19557356500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.025200                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.025200                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55192.980005                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55192.980005                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  59371088000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999802                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14077602                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            354344                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             39.728631                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999802                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          312                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28477131                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28477131                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  59371088000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      9001278                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9001278                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      9001278                       # number of overall hits
system.cpu.dcache.overall_hits::total         9001278                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       366764                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         366764                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       366764                       # number of overall misses
system.cpu.dcache.overall_misses::total        366764                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23258205000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23258205000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23258205000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23258205000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      9368042                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9368042                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      9368042                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9368042                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039151                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039151                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039151                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039151                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63414.634479                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63414.634479                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63414.634479                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63414.634479                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       136405                       # number of writebacks
system.cpu.dcache.writebacks::total            136405                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       107914                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       107914                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       107914                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       107914                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       258850                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       258850                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       258850                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       258850                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3763                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3763                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16231486500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16231486500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  16231486500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16231486500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    256130500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    256130500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027631                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027631                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027631                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027631                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62706.148348                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62706.148348                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62706.148348                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62706.148348                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 68065.506245                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 68065.506245                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 260628                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5133261                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5133261                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       151508                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        151508                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10049050500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10049050500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5284769                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5284769                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.028669                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028669                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66326.863928                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66326.863928                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3463                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3463                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       148045                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       148045                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9676085000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9676085000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    256130500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    256130500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.028014                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.028014                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65359.080009                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65359.080009                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168285.479632                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168285.479632                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3868017                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3868017                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       215256                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       215256                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13209154500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13209154500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4083273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4083273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.052717                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.052717                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61364.860910                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61364.860910                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       104451                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       104451                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       110805                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       110805                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2241                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2241                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6555401500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6555401500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027136                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027136                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59161.603718                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59161.603718                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       106787                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       106787                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1903                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1903                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    146256500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    146256500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108690                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108690                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.017509                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.017509                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76855.754073                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76855.754073                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1896                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1896                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    143994000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    143994000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.017444                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.017444                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75946.202532                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75946.202532                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108553                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108553                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108553                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108553                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  59371088000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.605303                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9244517                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            260694                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.461181                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.605303                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999615                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999615                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          168                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          505                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          317                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19431264                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19431264                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3076417357000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 311558                       # Simulator instruction rate (inst/s)
host_mem_usage                                 761472                       # Number of bytes of host memory used
host_op_rate                                   311558                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1627.46                       # Real time elapsed on the host
host_tick_rate                              292003996                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   507048385                       # Number of instructions simulated
sim_ops                                     507048385                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.475226                       # Number of seconds simulated
sim_ticks                                475225722500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             69.625438                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                28519355                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             40961114                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              15761                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           3553145                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          47306802                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             781581                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         3209517                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2427936                       # Number of indirect misses.
system.cpu.branchPred.lookups                54646306                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 2488159                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       114612                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   468861512                       # Number of instructions committed
system.cpu.committedOps                     468861512                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.995418                       # CPI: cycles per instruction
system.cpu.discardedOps                       9755019                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                129216348                       # DTB accesses
system.cpu.dtb.data_acv                           105                       # DTB access violations
system.cpu.dtb.data_hits                    131815588                       # DTB hits
system.cpu.dtb.data_misses                     343863                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 91758495                       # DTB read accesses
system.cpu.dtb.read_acv                           104                       # DTB read access violations
system.cpu.dtb.read_hits                     92480299                       # DTB read hits
system.cpu.dtb.read_misses                     300105                       # DTB read misses
system.cpu.dtb.write_accesses                37457853                       # DTB write accesses
system.cpu.dtb.write_acv                            1                       # DTB write access violations
system.cpu.dtb.write_hits                    39335289                       # DTB write hits
system.cpu.dtb.write_misses                     43758                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            76560302                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          257915912                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         101279752                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         41793861                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       331372416                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.501148                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               114122508                       # ITB accesses
system.cpu.itb.fetch_acv                          664                       # ITB acv
system.cpu.itb.fetch_hits                   114100835                       # ITB hits
system.cpu.itb.fetch_misses                     21673                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   310      0.29%      0.29% # number of callpals executed
system.cpu.kern.callpal::tbi                        2      0.00%      0.29% # number of callpals executed
system.cpu.kern.callpal::swpipl                 19769     18.65%     18.94% # number of callpals executed
system.cpu.kern.callpal::rdps                    1191      1.12%     20.06% # number of callpals executed
system.cpu.kern.callpal::rti                     2411      2.27%     22.34% # number of callpals executed
system.cpu.kern.callpal::callsys                  524      0.49%     22.83% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     22.83% # number of callpals executed
system.cpu.kern.callpal::rdunique               81811     77.17%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 106019                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                     224133                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       63                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8470     37.33%     37.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      24      0.11%     37.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     487      2.15%     39.58% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   13710     60.42%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                22691                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8469     48.54%     48.54% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       24      0.14%     48.67% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      487      2.79%     51.46% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8469     48.54%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 17449                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             465729310000     98.05%     98.05% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                45897500      0.01%     98.06% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               605234000      0.13%     98.19% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8617772000      1.81%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         474998213500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999882                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.617724                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.768983                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2365                      
system.cpu.kern.mode_good::user                  2357                      
system.cpu.kern.mode_good::idle                     8                      
system.cpu.kern.mode_switch::kernel              2697                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2357                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  24                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.876900                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.333333                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.931469                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        27842883000      5.86%      5.86% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         439419160500     92.51%     98.37% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           7736118000      1.63%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      310                       # number of times the context was actually changed
system.cpu.numCycles                        935574651                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        63                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            33199179      7.08%      7.08% # Class of committed instruction
system.cpu.op_class_0::IntAlu               231903979     49.46%     56.54% # Class of committed instruction
system.cpu.op_class_0::IntMult                1670439      0.36%     56.90% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.90% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              46676166      9.96%     66.85% # Class of committed instruction
system.cpu.op_class_0::FloatCmp              10574055      2.26%     69.11% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               1847988      0.39%     69.50% # Class of committed instruction
system.cpu.op_class_0::FloatMult             10604125      2.26%     71.76% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.76% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                981596      0.21%     71.97% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.97% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               254545      0.05%     72.03% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.03% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.03% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.03% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.03% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.03% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.03% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.03% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.03% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.03% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.03% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.03% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.03% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.03% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.03% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.03% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.03% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.03% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.03% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.03% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.03% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.03% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.03% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.03% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.03% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.03% # Class of committed instruction
system.cpu.op_class_0::MemRead               60302016     12.86%     84.89% # Class of committed instruction
system.cpu.op_class_0::MemWrite              33758326      7.20%     92.09% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          30367494      6.48%     98.57% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          5367180      1.14%     99.71% # Class of committed instruction
system.cpu.op_class_0::IprAccess              1354424      0.29%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                468861512                       # Class of committed instruction
system.cpu.quiesceCycles                     14876767                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       604202235                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   790528                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                  93                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        100                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          181                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3399865                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6799703                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 475225722500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 475225722500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        12386                       # number of demand (read+write) misses
system.iocache.demand_misses::total             12386                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        12386                       # number of overall misses
system.iocache.overall_misses::total            12386                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1458680611                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1458680611                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1458680611                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1458680611                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        12386                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           12386                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        12386                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          12386                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117768.497578                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117768.497578                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117768.497578                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117768.497578                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          12352                       # number of writebacks
system.iocache.writebacks::total                12352                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        12386                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        12386                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        12386                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        12386                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide    838686276                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    838686276                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide    838686276                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    838686276                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67712.439528                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67712.439528                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67712.439528                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67712.439528                       # average overall mshr miss latency
system.iocache.replacements                     12386                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           34                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               34                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      3933482                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3933482                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           34                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             34                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115690.647059                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115690.647059                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           34                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2233482                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2233482                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65690.647059                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65690.647059                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        12352                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        12352                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1454747129                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1454747129                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        12352                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        12352                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117774.217050                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117774.217050                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        12352                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        12352                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide    836452794                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    836452794                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67718.004696                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67718.004696                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 475225722500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  12402                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                12402                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               111474                       # Number of tag accesses
system.iocache.tags.data_accesses              111474                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 475225722500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 272                       # Transaction distribution
system.membus.trans_dist::ReadResp            2162849                       # Transaction distribution
system.membus.trans_dist::WriteReq                855                       # Transaction distribution
system.membus.trans_dist::WriteResp               855                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1724746                       # Transaction distribution
system.membus.trans_dist::WritebackClean       492541                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1182550                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1224909                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1224908                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         492541                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1670036                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         12352                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        24772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        24772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1477565                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1477565                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2254                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      8684706                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      8686960                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10189297                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       790528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       790528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     63041536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     63041536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5206                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    294865856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    294871062                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               358703126                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              117                       # Total snoops (count)
system.membus.snoopTraffic                       7488                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3400965                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000053                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007295                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3400784     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     181      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3400965                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2385500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         16498378433                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy             187982                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        15365889000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 475225722500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2596752000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 475225722500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 475225722500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 475225722500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 475225722500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 475225722500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 475225722500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 475225722500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 475225722500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 475225722500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 475225722500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 475225722500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 475225722500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 475225722500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 475225722500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 475225722500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 475225722500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 475225722500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 475225722500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 475225722500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 475225722500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 475225722500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 475225722500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 475225722500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 475225722500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 475225722500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 475225722500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 475225722500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 475225722500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       31518912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      185272704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          216791616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     31518912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      31518912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    110383744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       110383744                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          492483                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2894886                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3387369                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1724746                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1724746                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          66324087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         389862533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             456186620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     66324087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         66324087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      232276450                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            232276450                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      232276450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         66324087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        389862533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            688463070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2072821.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    387378.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2638332.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.011717906000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       126786                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       126785                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8219430                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1948411                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3387369                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2217194                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3387369                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2217194                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 361659                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                144373                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            213475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            129515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            177742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            236355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            272814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            149955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            158660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            189873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            193262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            146957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           198588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           164851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           264086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           155377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           170273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           203927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            169627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             96545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            139700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            191306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            176455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             92230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            100804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            139093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            109008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             87098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           145658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            77193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           176809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            99770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           117727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           153794                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.33                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  35612783500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                15128550000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             92344846000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11770.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30520.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        28                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2259635                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1599928                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.19                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3387369                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2217194                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2910541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  110902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  18417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  20037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 113979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 127014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 129862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 128052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 127934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 128376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 127213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 127404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 127576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 127845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 127403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 127384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 127297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 126925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 127027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 126989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     71                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1238974                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    263.368213                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   161.870396                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   291.319297                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       480891     38.81%     38.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       342441     27.64%     66.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       131021     10.57%     77.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        68723      5.55%     82.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        57967      4.68%     87.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        23242      1.88%     89.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15767      1.27%     90.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12548      1.01%     91.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       106374      8.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1238974                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       126785                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.864771                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     37.121024                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        126509     99.78%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          199      0.16%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           52      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           11      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            6      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        126785                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       126786                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.348990                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.328417                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.898761                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        107860     85.07%     85.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         17925     14.14%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           964      0.76%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            24      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             7      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-113            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        126786                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              193645440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                23146176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               132660288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               216791616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            141900416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       407.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       279.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    456.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    298.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  475225704500                       # Total gap between requests
system.mem_ctrls.avgGap                      84792.64                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     24792192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    168853248                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    132660288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 52169297.296402134001                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 355311676.126706302166                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 279152162.265374839306                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       492483                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2894886                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2217194                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  12864095000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  79480751000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 11562659884000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26120.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27455.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5214996.92                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4654851600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2474135070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         10690871940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5048047980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     37513937760.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     164983781670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      43552966560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       268918592580                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        565.875498                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 111371750250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  15868840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 347985132250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4191351360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2227775055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         10912697460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         5772082860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     37513937760.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     166012419060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      42686745600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       269317009155                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        566.713872                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 109091182750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  15868840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 350265699750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 475225722500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  306                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 306                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13207                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13207                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1094                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           44                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          204                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2254                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        24772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        24772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   27026                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4376                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          102                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5206                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       790800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       790800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   796006                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1321000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                38500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            12420000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1399000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            64536611                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              832000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              146500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 126                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            63                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     118100857.142857                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    313315182.156540                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           63    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    974399500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              63                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    467785368500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   7440354000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 475225722500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    115567172                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        115567172                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    115567172                       # number of overall hits
system.cpu.icache.overall_hits::total       115567172                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       492540                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         492540                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       492540                       # number of overall misses
system.cpu.icache.overall_misses::total        492540                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  28431573000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  28431573000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  28431573000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  28431573000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    116059712                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    116059712                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    116059712                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    116059712                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004244                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004244                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004244                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004244                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57724.393958                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57724.393958                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57724.393958                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57724.393958                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       492541                       # number of writebacks
system.cpu.icache.writebacks::total            492541                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       492540                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       492540                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       492540                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       492540                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  27939032000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  27939032000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  27939032000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  27939032000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004244                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004244                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004244                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004244                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56724.391928                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56724.391928                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56724.391928                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56724.391928                       # average overall mshr miss latency
system.cpu.icache.replacements                 492541                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    115567172                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       115567172                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       492540                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        492540                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  28431573000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  28431573000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    116059712                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    116059712                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004244                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004244                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57724.393958                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57724.393958                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       492540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       492540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  27939032000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  27939032000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004244                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004244                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56724.391928                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56724.391928                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 475225722500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           116071672                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            493053                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            235.414189                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          350                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          140                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         232611965                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        232611965                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 475225722500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    118552462                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        118552462                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    118552462                       # number of overall hits
system.cpu.dcache.overall_hits::total       118552462                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4013988                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4013988                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4013988                       # number of overall misses
system.cpu.dcache.overall_misses::total       4013988                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 241483345000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 241483345000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 241483345000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 241483345000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    122566450                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    122566450                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    122566450                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    122566450                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.032749                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.032749                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.032749                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.032749                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60160.455138                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60160.455138                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60160.455138                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60160.455138                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1712394                       # number of writebacks
system.cpu.dcache.writebacks::total           1712394                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1122490                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1122490                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1122490                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1122490                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2891498                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2891498                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2891498                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2891498                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1127                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1127                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 168478362500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 168478362500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 168478362500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 168478362500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     47856500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     47856500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.023591                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.023591                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.023591                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023591                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58266.809280                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58266.809280                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58266.809280                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58266.809280                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 42463.620231                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 42463.620231                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2894910                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     81795956                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        81795956                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1773441                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1773441                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 102506124500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 102506124500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     83569397                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     83569397                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.021221                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.021221                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57800.696217                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57800.696217                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       106738                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       106738                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1666703                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1666703                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          272                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          272                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  94605819500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  94605819500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     47856500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     47856500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019944                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019944                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 56762.254283                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56762.254283                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 175943.014706                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 175943.014706                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     36756506                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       36756506                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2240547                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2240547                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 138977220500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 138977220500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     38997053                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     38997053                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.057454                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.057454                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62028.254931                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62028.254931                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1015752                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1015752                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1224795                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1224795                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          855                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          855                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  73872543000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  73872543000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031407                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031407                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60314.210133                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60314.210133                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        77698                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        77698                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         3416                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         3416                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    261992000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    261992000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        81114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        81114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.042114                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.042114                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76695.550351                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76695.550351                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         3413                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         3413                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    258382000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    258382000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.042077                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.042077                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75705.244653                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75705.244653                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        80997                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        80997                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        80997                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        80997                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 475225722500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           121867630                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2895934                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             42.082323                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          149                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          437                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          311                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          127                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         248352032                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        248352032                       # Number of data accesses

---------- End Simulation Statistics   ----------
