

================================================================
== Vitis HLS Report for 'standard'
================================================================
* Date:           Fri Oct 16 09:49:57 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        FIRs
* Solution:       original (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 1.50 ns | 0.996 ns |   0.41 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        7|        7| 10.500 ns | 10.500 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     2|        -|        -|    -|
|Expression           |        -|     -|        0|      213|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     1|        0|        0|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       18|    -|
|Register             |        -|     -|      356|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|      356|      263|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+---+----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+---------------------+---------+----+---+----+-----+
    |mul_16ns_4ns_19_4_1_U1  |mul_16ns_4ns_19_4_1  |        0|   0|  0|   0|    0|
    |mul_16ns_5ns_20_4_1_U2  |mul_16ns_5ns_20_4_1  |        0|   1|  0|   0|    0|
    +------------------------+---------------------+---------+----+---+----+-----+
    |Total                   |                     |        0|   1|  0|   0|    0|
    +------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    +------------------------------------+---------------------------------+--------------+
    |              Instance              |              Module             |  Expression  |
    +------------------------------------+---------------------------------+--------------+
    |mac_muladd_16ns_7ns_21ns_22_4_1_U4  |mac_muladd_16ns_7ns_21ns_22_4_1  | i0 * i1 + i2 |
    |mul_mul_16ns_6ns_21_4_1_U3          |mul_mul_16ns_6ns_21_4_1          |    i0 * i1   |
    +------------------------------------+---------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln695_2_fu_161_p2             |     +    |   0|  0|  30|          23|          23|
    |add_ln695_3_fu_187_p2             |     +    |   0|  0|  23|          23|          23|
    |add_ln695_4_fu_132_p2             |     +    |   0|  0|  28|          21|          21|
    |add_ln695_5_fu_170_p2             |     +    |   0|  0|  23|          22|          22|
    |add_ln695_6_fu_149_p2             |     +    |   0|  0|  26|          19|          19|
    |add_ln695_7_fu_178_p2             |     +    |   0|  0|  23|          22|          22|
    |add_ln695_8_fu_195_p2             |     +    |   0|  0|  23|          23|          23|
    |add_ln695_fu_126_p2               |     +    |   0|  0|  27|          20|          20|
    |ap_block_pp0_stage0_01001         |    and   |   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |    or    |   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_subdone       |    or    |   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 213|         178|         179|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |dst_V_TDATA_blk_n  |   9|          2|    1|          2|
    |src_V_TDATA_blk_n  |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  18|          4|    2|          4|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln695_1_reg_282                 |  22|   0|   22|          0|
    |add_ln695_2_reg_297                 |  23|   0|   23|          0|
    |add_ln695_4_reg_287                 |  21|   0|   21|          0|
    |add_ln695_6_reg_292                 |  18|   0|   19|          1|
    |add_ln695_7_reg_302                 |  22|   0|   22|          0|
    |add_ln695_reg_277                   |  20|   0|   20|          0|
    |add_ln695_reg_277_pp0_iter6_reg     |  20|   0|   20|          0|
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7             |   1|   0|    1|          0|
    |mul_ln1349_1_reg_265                |  20|   0|   20|          0|
    |mul_ln1349_1_reg_265_pp0_iter5_reg  |  20|   0|   20|          0|
    |mul_ln1349_2_reg_254                |  21|   0|   21|          0|
    |mul_ln1349_reg_259                  |  19|   0|   19|          0|
    |src_V_read_reg_225                  |  16|   0|   16|          0|
    |zext_ln18_4_reg_271                 |  21|   0|   22|          1|
    |zext_ln18_4_reg_271_pp0_iter5_reg   |  21|   0|   22|          1|
    |src_V_read_reg_225                  |  64|  32|   16|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 356|  32|  311|          3|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+---------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-------------------+-----+-----+---------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_chain |   standard   | return value |
|ap_rst             |  in |    1| ap_ctrl_chain |   standard   | return value |
|ap_start           |  in |    1| ap_ctrl_chain |   standard   | return value |
|ap_done            | out |    1| ap_ctrl_chain |   standard   | return value |
|ap_idle            | out |    1| ap_ctrl_chain |   standard   | return value |
|ap_ready           | out |    1| ap_ctrl_chain |   standard   | return value |
|ap_ce              |  in |    1| ap_ctrl_chain |   standard   | return value |
|src_V_TDATA_blk_n  | out |    1| ap_ctrl_chain |   standard   | return value |
|dst_V_TDATA_blk_n  | out |    1| ap_ctrl_chain |   standard   | return value |
|src_V_TVALID       |  in |    1|      axis     |     src_V    |    pointer   |
|src_V_TDATA        |  in |   16|      axis     |     src_V    |    pointer   |
|src_V_TREADY       | out |    1|      axis     |     src_V    |    pointer   |
|dst_V_TREADY       |  in |    1|      axis     |     dst_V    |    pointer   |
|dst_V_TDATA        | out |   64|      axis     |     dst_V    |    pointer   |
|dst_V_TVALID       | out |    1|      axis     |     dst_V    |    pointer   |
+-------------------+-----+-----+---------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.53>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty = alloca i64"   --->   Operation 9 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%src_V_read = read i16 @_ssdm_op_Read.axis.volatile.i16P, i16 %src_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 10 'read' 'src_V_read' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 57 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%store_ln145 = store i16 %src_V_read, i16 %empty" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 11 'store' 'store_ln145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln695_1 = zext i16 %src_V_read"   --->   Operation 12 'zext' 'zext_ln695_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1349_2 = mul i21 %zext_ln695_1, i21"   --->   Operation 13 'mul' 'mul_ln1349_2' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 0.93>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln695_2 = zext i16 %src_V_read"   --->   Operation 14 'zext' 'zext_ln695_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln695_3 = zext i16 %src_V_read"   --->   Operation 15 'zext' 'zext_ln695_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [4/4] (0.93ns)   --->   "%mul_ln1349 = mul i19 %zext_ln695_3, i19"   --->   Operation 16 'mul' 'mul_ln1349' <Predicate = true> <Delay = 0.93> <CoreInst = "Mul_DSP">   --->   Core 6 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [4/4] (0.93ns)   --->   "%mul_ln1349_1 = mul i20 %zext_ln695_2, i20"   --->   Operation 17 'mul' 'mul_ln1349_1' <Predicate = true> <Delay = 0.93> <CoreInst = "Mul_DSP">   --->   Core 6 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1349_2 = mul i21 %zext_ln695_1, i21"   --->   Operation 18 'mul' 'mul_ln1349_2' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln695 = zext i16 %src_V_read"   --->   Operation 19 'zext' 'zext_ln695' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [3/4] (0.93ns)   --->   "%mul_ln1349 = mul i19 %zext_ln695_3, i19"   --->   Operation 20 'mul' 'mul_ln1349' <Predicate = true> <Delay = 0.93> <CoreInst = "Mul_DSP">   --->   Core 6 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [3/4] (0.93ns)   --->   "%mul_ln1349_1 = mul i20 %zext_ln695_2, i20"   --->   Operation 21 'mul' 'mul_ln1349_1' <Predicate = true> <Delay = 0.93> <CoreInst = "Mul_DSP">   --->   Core 6 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1349_2 = mul i21 %zext_ln695_1, i21"   --->   Operation 22 'mul' 'mul_ln1349_2' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 23 [3/3] (0.99ns) (grouped into DSP with root node add_ln695_1)   --->   "%mul_ln1349_3 = mul i22 %zext_ln695, i22"   --->   Operation 23 'mul' 'mul_ln1349_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.99>
ST_4 : Operation 24 [2/4] (0.93ns)   --->   "%mul_ln1349 = mul i19 %zext_ln695_3, i19"   --->   Operation 24 'mul' 'mul_ln1349' <Predicate = true> <Delay = 0.93> <CoreInst = "Mul_DSP">   --->   Core 6 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 25 [2/4] (0.93ns)   --->   "%mul_ln1349_1 = mul i20 %zext_ln695_2, i20"   --->   Operation 25 'mul' 'mul_ln1349_1' <Predicate = true> <Delay = 0.93> <CoreInst = "Mul_DSP">   --->   Core 6 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 26 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1349_2 = mul i21 %zext_ln695_1, i21"   --->   Operation 26 'mul' 'mul_ln1349_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%specfucore_ln695 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln1349_2, i64, i64, i64"   --->   Operation 27 'specfucore' 'specfucore_ln695' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [2/3] (0.99ns) (grouped into DSP with root node add_ln695_1)   --->   "%mul_ln1349_3 = mul i22 %zext_ln695, i22"   --->   Operation 28 'mul' 'mul_ln1349_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specfucore_ln695 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln1349_2, i64, i64, i64"   --->   Operation 29 'specfucore' 'specfucore_ln695' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.93>
ST_5 : Operation 30 [1/4] (0.93ns)   --->   "%mul_ln1349 = mul i19 %zext_ln695_3, i19"   --->   Operation 30 'mul' 'mul_ln1349' <Predicate = true> <Delay = 0.93> <CoreInst = "Mul_DSP">   --->   Core 6 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%specfucore_ln695 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln1349, i64, i64, i64"   --->   Operation 31 'specfucore' 'specfucore_ln695' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/4] (0.93ns)   --->   "%mul_ln1349_1 = mul i20 %zext_ln695_2, i20"   --->   Operation 32 'mul' 'mul_ln1349_1' <Predicate = true> <Delay = 0.93> <CoreInst = "Mul_DSP">   --->   Core 6 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%specfucore_ln695 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln1349_1, i64, i64, i64"   --->   Operation 33 'specfucore' 'specfucore_ln695' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln18_4 = zext i21 %mul_ln1349_2" [../srcs/FIRs.cpp:18]   --->   Operation 34 'zext' 'zext_ln18_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/3] (0.00ns) (grouped into DSP with root node add_ln695_1)   --->   "%mul_ln1349_3 = mul i22 %zext_ln695, i22"   --->   Operation 35 'mul' 'mul_ln1349_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%specfucore_ln695 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln1349_3, i64, i64, i64"   --->   Operation 36 'specfucore' 'specfucore_ln695' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%specfucore_ln695 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln1349_1, i64, i64, i64"   --->   Operation 37 'specfucore' 'specfucore_ln695' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%specfucore_ln695 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln1349, i64, i64, i64"   --->   Operation 38 'specfucore' 'specfucore_ln695' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln695_1 = add i22 %mul_ln1349_3, i22 %zext_ln18_4"   --->   Operation 39 'add' 'add_ln695_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.80>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %src_V_read, i2"   --->   Operation 40 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i18 %shl_ln" [../srcs/FIRs.cpp:17]   --->   Operation 41 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i18 %shl_ln" [../srcs/FIRs.cpp:17]   --->   Operation 42 'zext' 'zext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i19 %mul_ln1349" [../srcs/FIRs.cpp:18]   --->   Operation 43 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i19 %mul_ln1349" [../srcs/FIRs.cpp:18]   --->   Operation 44 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i20 %mul_ln1349_1" [../srcs/FIRs.cpp:18]   --->   Operation 45 'zext' 'zext_ln18_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.80ns)   --->   "%add_ln695 = add i20 %zext_ln18_1, i20 %zext_ln17_1"   --->   Operation 46 'add' 'add_ln695' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln695_1 = add i22 %mul_ln1349_3, i22 %zext_ln18_4"   --->   Operation 47 'add' 'add_ln695_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 48 [1/1] (0.80ns)   --->   "%add_ln695_4 = add i21 %zext_ln18, i21 %zext_ln18_2"   --->   Operation 48 'add' 'add_ln695_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %src_V_read, i1"   --->   Operation 49 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln695_7 = zext i17 %shl_ln1"   --->   Operation 50 'zext' 'zext_ln695_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.79ns)   --->   "%add_ln695_6 = add i19 %zext_ln17, i19 %zext_ln695_7"   --->   Operation 51 'add' 'add_ln695_6' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 0.82>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln18_3 = zext i20 %mul_ln1349_1" [../srcs/FIRs.cpp:18]   --->   Operation 52 'zext' 'zext_ln18_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln695_5 = zext i22 %add_ln695_1"   --->   Operation 53 'zext' 'zext_ln695_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.82ns)   --->   "%add_ln695_2 = add i23 %zext_ln18_3, i23 %zext_ln695_5"   --->   Operation 54 'add' 'add_ln695_2' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln695_6 = zext i21 %add_ln695_4"   --->   Operation 55 'zext' 'zext_ln695_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln695_5 = add i22 %zext_ln18_4, i22 %zext_ln695_6"   --->   Operation 56 'add' 'add_ln695_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln695_8 = zext i19 %add_ln695_6"   --->   Operation 57 'zext' 'zext_ln695_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln695_7 = add i22 %add_ln695_5, i22 %zext_ln695_8"   --->   Operation 58 'add' 'add_ln695_7' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 8 <SV = 7> <Delay = 0.69>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dst_V, void @empty_0, i32, i32, void @empty_1, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %src_V, void @empty_0, i32, i32, void @empty_1, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_6, i32, i32, void @empty_2, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [../srcs/FIRs.cpp:17]   --->   Operation 62 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%specfucore_ln695 = specfucore void @_ssdm_op_SpecFUCore, i16 %empty, i64, i64, i64"   --->   Operation 63 'specfucore' 'specfucore_ln695' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%rend_0 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin" [../srcs/FIRs.cpp:18]   --->   Operation 64 'specregionend' 'rend_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%rbegin_2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [../srcs/FIRs.cpp:17]   --->   Operation 65 'specregionbegin' 'rbegin_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%rend_2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin_2" [../srcs/FIRs.cpp:18]   --->   Operation 66 'specregionend' 'rend_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%rbegin_3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [../srcs/FIRs.cpp:17]   --->   Operation 67 'specregionbegin' 'rbegin_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%rend_3 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin_3" [../srcs/FIRs.cpp:18]   --->   Operation 68 'specregionend' 'rend_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%rbegin_4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [../srcs/FIRs.cpp:17]   --->   Operation 69 'specregionbegin' 'rbegin_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%rend_4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin_4" [../srcs/FIRs.cpp:18]   --->   Operation 70 'specregionend' 'rend_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%rbegin_5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [../srcs/FIRs.cpp:17]   --->   Operation 71 'specregionbegin' 'rbegin_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%rend_5 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin_5" [../srcs/FIRs.cpp:18]   --->   Operation 72 'specregionend' 'rend_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%rbegin_6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [../srcs/FIRs.cpp:17]   --->   Operation 73 'specregionbegin' 'rbegin_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%rend_6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin_6" [../srcs/FIRs.cpp:18]   --->   Operation 74 'specregionend' 'rend_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%rbegin_7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [../srcs/FIRs.cpp:17]   --->   Operation 75 'specregionbegin' 'rbegin_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%rend_7 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin_7" [../srcs/FIRs.cpp:18]   --->   Operation 76 'specregionend' 'rend_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%rbegin_8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [../srcs/FIRs.cpp:17]   --->   Operation 77 'specregionbegin' 'rbegin_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%rend_8 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin_8" [../srcs/FIRs.cpp:18]   --->   Operation 78 'specregionend' 'rend_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%rbegin_s = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [../srcs/FIRs.cpp:17]   --->   Operation 79 'specregionbegin' 'rbegin_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%specfucore_ln695 = specfucore void @_ssdm_op_SpecFUCore, i16 %empty, i64, i64, i64"   --->   Operation 80 'specfucore' 'specfucore_ln695' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln695_4 = zext i20 %add_ln695"   --->   Operation 81 'zext' 'zext_ln695_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln695_3 = add i23 %zext_ln695_4, i23 %add_ln695_2"   --->   Operation 82 'add' 'add_ln695_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln695_9 = zext i22 %add_ln695_7"   --->   Operation 83 'zext' 'zext_ln695_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln695_8 = add i23 %add_ln695_3, i23 %zext_ln695_9"   --->   Operation 84 'add' 'add_ln695_8' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%rend_10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin_s" [../srcs/FIRs.cpp:18]   --->   Operation 85 'specregionend' 'rend_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln167 = zext i23 %add_ln695_8" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 86 'zext' 'zext_ln167' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.axis.volatile.i64P, i64 %dst_V, i64 %zext_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 87 'write' 'write_ln167' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 57 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%ret_ln21 = ret" [../srcs/FIRs.cpp:21]   --->   Operation 88 'ret' 'ret_ln21' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ src_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty             (alloca         ) [ 011111111]
src_V_read        (read           ) [ 011111100]
store_ln145       (store          ) [ 000000000]
zext_ln695_1      (zext           ) [ 011110000]
zext_ln695_2      (zext           ) [ 010111000]
zext_ln695_3      (zext           ) [ 010111000]
zext_ln695        (zext           ) [ 010011000]
mul_ln1349_2      (mul            ) [ 010001000]
specfucore_ln695  (specfucore     ) [ 000000000]
specfucore_ln695  (specfucore     ) [ 000000000]
mul_ln1349        (mul            ) [ 010000100]
specfucore_ln695  (specfucore     ) [ 000000000]
mul_ln1349_1      (mul            ) [ 010000110]
specfucore_ln695  (specfucore     ) [ 000000000]
zext_ln18_4       (zext           ) [ 010000110]
mul_ln1349_3      (mul            ) [ 010000100]
specfucore_ln695  (specfucore     ) [ 000000000]
specfucore_ln695  (specfucore     ) [ 000000000]
specfucore_ln695  (specfucore     ) [ 000000000]
shl_ln            (bitconcatenate ) [ 000000000]
zext_ln17         (zext           ) [ 000000000]
zext_ln17_1       (zext           ) [ 000000000]
zext_ln18         (zext           ) [ 000000000]
zext_ln18_1       (zext           ) [ 000000000]
zext_ln18_2       (zext           ) [ 000000000]
add_ln695         (add            ) [ 010000011]
add_ln695_1       (add            ) [ 010000010]
add_ln695_4       (add            ) [ 010000010]
shl_ln1           (bitconcatenate ) [ 000000000]
zext_ln695_7      (zext           ) [ 000000000]
add_ln695_6       (add            ) [ 010000010]
zext_ln18_3       (zext           ) [ 000000000]
zext_ln695_5      (zext           ) [ 000000000]
add_ln695_2       (add            ) [ 010000001]
zext_ln695_6      (zext           ) [ 000000000]
add_ln695_5       (add            ) [ 000000000]
zext_ln695_8      (zext           ) [ 000000000]
add_ln695_7       (add            ) [ 010000001]
specinterface_ln0 (specinterface  ) [ 000000000]
specinterface_ln0 (specinterface  ) [ 000000000]
specinterface_ln0 (specinterface  ) [ 000000000]
rbegin            (specregionbegin) [ 000000000]
specfucore_ln695  (specfucore     ) [ 000000000]
rend_0            (specregionend  ) [ 000000000]
rbegin_2          (specregionbegin) [ 000000000]
rend_2            (specregionend  ) [ 000000000]
rbegin_3          (specregionbegin) [ 000000000]
rend_3            (specregionend  ) [ 000000000]
rbegin_4          (specregionbegin) [ 000000000]
rend_4            (specregionend  ) [ 000000000]
rbegin_5          (specregionbegin) [ 000000000]
rend_5            (specregionend  ) [ 000000000]
rbegin_6          (specregionbegin) [ 000000000]
rend_6            (specregionend  ) [ 000000000]
rbegin_7          (specregionbegin) [ 000000000]
rend_7            (specregionend  ) [ 000000000]
rbegin_8          (specregionbegin) [ 000000000]
rend_8            (specregionend  ) [ 000000000]
rbegin_s          (specregionbegin) [ 000000000]
specfucore_ln695  (specfucore     ) [ 000000000]
zext_ln695_4      (zext           ) [ 000000000]
add_ln695_3       (add            ) [ 000000000]
zext_ln695_9      (zext           ) [ 000000000]
add_ln695_8       (add            ) [ 000000000]
rend_10           (specregionend  ) [ 000000000]
zext_ln167        (zext           ) [ 000000000]
write_ln167       (write          ) [ 000000000]
ret_ln21          (ret            ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dst_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i16.i2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i16.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="empty_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="src_V_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="0"/>
<pin id="58" dir="0" index="1" bw="16" slack="0"/>
<pin id="59" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_V_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="write_ln167_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="64" slack="0"/>
<pin id="65" dir="0" index="2" bw="23" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/8 "/>
</bind>
</comp>

<comp id="69" class="1004" name="store_ln145_store_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="16" slack="0"/>
<pin id="71" dir="0" index="1" bw="16" slack="0"/>
<pin id="72" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="zext_ln695_1_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln695_1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="zext_ln695_2_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="1"/>
<pin id="80" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln695_2/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="zext_ln695_3_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="16" slack="1"/>
<pin id="83" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln695_3/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="4" slack="0"/>
<pin id="87" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1349/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="5" slack="0"/>
<pin id="93" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1349_1/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="zext_ln695_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="2"/>
<pin id="98" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln695/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="zext_ln18_4_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="21" slack="1"/>
<pin id="101" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_4/5 "/>
</bind>
</comp>

<comp id="102" class="1004" name="shl_ln_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="18" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="5"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/6 "/>
</bind>
</comp>

<comp id="109" class="1004" name="zext_ln17_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="18" slack="0"/>
<pin id="111" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/6 "/>
</bind>
</comp>

<comp id="113" class="1004" name="zext_ln17_1_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="18" slack="0"/>
<pin id="115" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_1/6 "/>
</bind>
</comp>

<comp id="117" class="1004" name="zext_ln18_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="19" slack="1"/>
<pin id="119" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/6 "/>
</bind>
</comp>

<comp id="120" class="1004" name="zext_ln18_1_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="19" slack="1"/>
<pin id="122" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_1/6 "/>
</bind>
</comp>

<comp id="123" class="1004" name="zext_ln18_2_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="20" slack="1"/>
<pin id="125" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_2/6 "/>
</bind>
</comp>

<comp id="126" class="1004" name="add_ln695_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="19" slack="0"/>
<pin id="128" dir="0" index="1" bw="18" slack="0"/>
<pin id="129" dir="1" index="2" bw="20" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695/6 "/>
</bind>
</comp>

<comp id="132" class="1004" name="add_ln695_4_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="19" slack="0"/>
<pin id="134" dir="0" index="1" bw="20" slack="0"/>
<pin id="135" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695_4/6 "/>
</bind>
</comp>

<comp id="138" class="1004" name="shl_ln1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="17" slack="0"/>
<pin id="140" dir="0" index="1" bw="16" slack="5"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/6 "/>
</bind>
</comp>

<comp id="145" class="1004" name="zext_ln695_7_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="17" slack="0"/>
<pin id="147" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln695_7/6 "/>
</bind>
</comp>

<comp id="149" class="1004" name="add_ln695_6_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="18" slack="0"/>
<pin id="151" dir="0" index="1" bw="17" slack="0"/>
<pin id="152" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695_6/6 "/>
</bind>
</comp>

<comp id="155" class="1004" name="zext_ln18_3_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="20" slack="2"/>
<pin id="157" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_3/7 "/>
</bind>
</comp>

<comp id="158" class="1004" name="zext_ln695_5_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="22" slack="1"/>
<pin id="160" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln695_5/7 "/>
</bind>
</comp>

<comp id="161" class="1004" name="add_ln695_2_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="20" slack="0"/>
<pin id="163" dir="0" index="1" bw="22" slack="0"/>
<pin id="164" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695_2/7 "/>
</bind>
</comp>

<comp id="167" class="1004" name="zext_ln695_6_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="21" slack="1"/>
<pin id="169" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln695_6/7 "/>
</bind>
</comp>

<comp id="170" class="1004" name="add_ln695_5_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="21" slack="2"/>
<pin id="172" dir="0" index="1" bw="21" slack="0"/>
<pin id="173" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695_5/7 "/>
</bind>
</comp>

<comp id="175" class="1004" name="zext_ln695_8_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="19" slack="1"/>
<pin id="177" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln695_8/7 "/>
</bind>
</comp>

<comp id="178" class="1004" name="add_ln695_7_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="22" slack="0"/>
<pin id="180" dir="0" index="1" bw="19" slack="0"/>
<pin id="181" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695_7/7 "/>
</bind>
</comp>

<comp id="184" class="1004" name="zext_ln695_4_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="20" slack="2"/>
<pin id="186" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln695_4/8 "/>
</bind>
</comp>

<comp id="187" class="1004" name="add_ln695_3_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="20" slack="0"/>
<pin id="189" dir="0" index="1" bw="23" slack="1"/>
<pin id="190" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695_3/8 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln695_9_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="22" slack="1"/>
<pin id="194" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln695_9/8 "/>
</bind>
</comp>

<comp id="195" class="1004" name="add_ln695_8_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="23" slack="0"/>
<pin id="197" dir="0" index="1" bw="22" slack="0"/>
<pin id="198" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695_8/8 "/>
</bind>
</comp>

<comp id="201" class="1004" name="zext_ln167_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="23" slack="0"/>
<pin id="203" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln167/8 "/>
</bind>
</comp>

<comp id="206" class="1007" name="grp_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="0"/>
<pin id="208" dir="0" index="1" bw="21" slack="0"/>
<pin id="209" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1349_2/1 "/>
</bind>
</comp>

<comp id="212" class="1007" name="grp_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="0"/>
<pin id="214" dir="0" index="1" bw="22" slack="0"/>
<pin id="215" dir="0" index="2" bw="21" slack="0"/>
<pin id="216" dir="1" index="3" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1349_3/3 add_ln695_1/5 "/>
</bind>
</comp>

<comp id="220" class="1005" name="empty_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="0"/>
<pin id="222" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="225" class="1005" name="src_V_read_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="16" slack="1"/>
<pin id="227" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="src_V_read "/>
</bind>
</comp>

<comp id="234" class="1005" name="zext_ln695_1_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="21" slack="1"/>
<pin id="236" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln695_1 "/>
</bind>
</comp>

<comp id="239" class="1005" name="zext_ln695_2_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="20" slack="1"/>
<pin id="241" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln695_2 "/>
</bind>
</comp>

<comp id="244" class="1005" name="zext_ln695_3_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="19" slack="1"/>
<pin id="246" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln695_3 "/>
</bind>
</comp>

<comp id="249" class="1005" name="zext_ln695_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="22" slack="1"/>
<pin id="251" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln695 "/>
</bind>
</comp>

<comp id="254" class="1005" name="mul_ln1349_2_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="21" slack="1"/>
<pin id="256" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1349_2 "/>
</bind>
</comp>

<comp id="259" class="1005" name="mul_ln1349_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="19" slack="1"/>
<pin id="261" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1349 "/>
</bind>
</comp>

<comp id="265" class="1005" name="mul_ln1349_1_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="20" slack="1"/>
<pin id="267" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1349_1 "/>
</bind>
</comp>

<comp id="271" class="1005" name="zext_ln18_4_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="22" slack="1"/>
<pin id="273" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18_4 "/>
</bind>
</comp>

<comp id="277" class="1005" name="add_ln695_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="20" slack="2"/>
<pin id="279" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opset="add_ln695 "/>
</bind>
</comp>

<comp id="282" class="1005" name="add_ln695_1_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="22" slack="1"/>
<pin id="284" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="add_ln695_1 "/>
</bind>
</comp>

<comp id="287" class="1005" name="add_ln695_4_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="21" slack="1"/>
<pin id="289" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="add_ln695_4 "/>
</bind>
</comp>

<comp id="292" class="1005" name="add_ln695_6_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="19" slack="1"/>
<pin id="294" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="add_ln695_6 "/>
</bind>
</comp>

<comp id="297" class="1005" name="add_ln695_2_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="23" slack="1"/>
<pin id="299" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="add_ln695_2 "/>
</bind>
</comp>

<comp id="302" class="1005" name="add_ln695_7_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="22" slack="1"/>
<pin id="304" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="add_ln695_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="50" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="56" pin="2"/><net_sink comp="69" pin=0"/></net>

<net id="77"><net_src comp="56" pin="2"/><net_sink comp="74" pin=0"/></net>

<net id="88"><net_src comp="81" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="78" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="107"><net_src comp="24" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="26" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="112"><net_src comp="102" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="116"><net_src comp="102" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="113" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="117" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="123" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="28" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="30" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="148"><net_src comp="138" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="153"><net_src comp="109" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="145" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="158" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="174"><net_src comp="167" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="170" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="175" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="191"><net_src comp="184" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="199"><net_src comp="187" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="192" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="195" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="210"><net_src comp="74" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="8" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="96" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="14" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="99" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="223"><net_src comp="52" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="69" pin=1"/></net>

<net id="228"><net_src comp="56" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="230"><net_src comp="225" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="231"><net_src comp="225" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="232"><net_src comp="225" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="233"><net_src comp="225" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="237"><net_src comp="74" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="242"><net_src comp="78" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="247"><net_src comp="81" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="252"><net_src comp="96" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="257"><net_src comp="206" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="262"><net_src comp="84" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="264"><net_src comp="259" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="268"><net_src comp="90" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="270"><net_src comp="265" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="274"><net_src comp="99" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="276"><net_src comp="271" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="280"><net_src comp="126" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="285"><net_src comp="212" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="290"><net_src comp="132" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="295"><net_src comp="149" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="300"><net_src comp="161" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="305"><net_src comp="178" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="192" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: src_V | {}
	Port: dst_V | {8 }
 - Input state : 
	Port: standard : src_V | {1 }
	Port: standard : dst_V | {}
  - Chain level:
	State 1
		mul_ln1349_2 : 1
	State 2
		mul_ln1349 : 1
		mul_ln1349_1 : 1
	State 3
		mul_ln1349_3 : 1
	State 4
		specfucore_ln695 : 1
		specfucore_ln695 : 1
	State 5
		specfucore_ln695 : 1
		specfucore_ln695 : 1
		specfucore_ln695 : 1
		specfucore_ln695 : 1
		specfucore_ln695 : 1
		add_ln695_1 : 1
	State 6
		zext_ln17 : 1
		zext_ln17_1 : 1
		add_ln695 : 2
		add_ln695_4 : 1
		zext_ln695_7 : 1
		add_ln695_6 : 2
	State 7
		add_ln695_2 : 1
		add_ln695_5 : 1
		add_ln695_7 : 2
	State 8
		rend_0 : 1
		rend_2 : 1
		rend_3 : 1
		rend_4 : 1
		rend_5 : 1
		rend_6 : 1
		rend_7 : 1
		rend_8 : 1
		add_ln695_3 : 1
		add_ln695_8 : 2
		rend_10 : 1
		zext_ln167 : 3
		write_ln167 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |     add_ln695_fu_126    |    0    |    0    |    26   |
|          |    add_ln695_4_fu_132   |    0    |    0    |    27   |
|          |    add_ln695_6_fu_149   |    0    |    0    |    25   |
|    add   |    add_ln695_2_fu_161   |    0    |    0    |    29   |
|          |    add_ln695_5_fu_170   |    0    |    0    |    23   |
|          |    add_ln695_7_fu_178   |    0    |    0    |    23   |
|          |    add_ln695_3_fu_187   |    0    |    0    |    23   |
|          |    add_ln695_8_fu_195   |    0    |    0    |    23   |
|----------|-------------------------|---------|---------|---------|
|          |        grp_fu_84        |    0    |    0    |    0    |
|    mul   |        grp_fu_90        |    1    |    0    |    0    |
|          |        grp_fu_206       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|  muladd  |        grp_fu_212       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |  src_V_read_read_fu_56  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln167_write_fu_62 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    zext_ln695_1_fu_74   |    0    |    0    |    0    |
|          |    zext_ln695_2_fu_78   |    0    |    0    |    0    |
|          |    zext_ln695_3_fu_81   |    0    |    0    |    0    |
|          |     zext_ln695_fu_96    |    0    |    0    |    0    |
|          |    zext_ln18_4_fu_99    |    0    |    0    |    0    |
|          |     zext_ln17_fu_109    |    0    |    0    |    0    |
|          |    zext_ln17_1_fu_113   |    0    |    0    |    0    |
|          |     zext_ln18_fu_117    |    0    |    0    |    0    |
|   zext   |    zext_ln18_1_fu_120   |    0    |    0    |    0    |
|          |    zext_ln18_2_fu_123   |    0    |    0    |    0    |
|          |   zext_ln695_7_fu_145   |    0    |    0    |    0    |
|          |    zext_ln18_3_fu_155   |    0    |    0    |    0    |
|          |   zext_ln695_5_fu_158   |    0    |    0    |    0    |
|          |   zext_ln695_6_fu_167   |    0    |    0    |    0    |
|          |   zext_ln695_8_fu_175   |    0    |    0    |    0    |
|          |   zext_ln695_4_fu_184   |    0    |    0    |    0    |
|          |   zext_ln695_9_fu_192   |    0    |    0    |    0    |
|          |    zext_ln167_fu_201    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|      shl_ln_fu_102      |    0    |    0    |    0    |
|          |      shl_ln1_fu_138     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    3    |    0    |   199   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| add_ln695_1_reg_282|   22   |
| add_ln695_2_reg_297|   23   |
| add_ln695_4_reg_287|   21   |
| add_ln695_6_reg_292|   19   |
| add_ln695_7_reg_302|   22   |
|  add_ln695_reg_277 |   20   |
|    empty_reg_220   |   16   |
|mul_ln1349_1_reg_265|   20   |
|mul_ln1349_2_reg_254|   21   |
| mul_ln1349_reg_259 |   19   |
| src_V_read_reg_225 |   16   |
| zext_ln18_4_reg_271|   22   |
|zext_ln695_1_reg_234|   21   |
|zext_ln695_2_reg_239|   20   |
|zext_ln695_3_reg_244|   19   |
| zext_ln695_reg_249 |   22   |
+--------------------+--------+
|        Total       |   323  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
|  grp_fu_84 |  p0  |   2  |  16  |   32   ||    9    |
|  grp_fu_90 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_206 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_212 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_212 |  p1  |   2  |  22  |   44   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   172  ||  3.015  ||    45   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   199  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   45   |
|  Register |    -   |    -   |   323  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    3   |   323  |   244  |
+-----------+--------+--------+--------+--------+
