/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_sds_eq.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 4/4/11 2:14p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Apr  1 16:31:07 2011
 *                 MD5 Checksum         d03d08c4839c3311c9d35c4cd5e10373
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7344/rdb/b0/bchp_sds_eq.h $
 * 
 * Hydra_Software_Devel/1   4/4/11 2:14p albertl
 * SW7344-40: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_SDS_EQ_H__
#define BCHP_SDS_EQ_H__

/***************************************************************************
 *SDS_EQ - SDS Equalizer Register Set
 ***************************************************************************/
#define BCHP_SDS_EQ_EQMISCCTL                    0x01100200 /* Equalizer Misc Control Register (Formerly,EQMISC,EQBLND,EQMODE) */
#define BCHP_SDS_EQ_EQFFECTL                     0x01100204 /* Equalizer FFE Control Register (Formerly,EQMU,EQFFE3,EQFFE2,EQFFE1) */
#define BCHP_SDS_EQ_EQCFAD                       0x01100208 /* Equalizer FFE Coefficients Control Register */
#define BCHP_SDS_EQ_EQFRZCTL                     0x0110020c /* Equalizer FFE Freeze Control Register (Formerly,EQFRZ3,EQFRZ2,EQFRZ1) */
#define BCHP_SDS_EQ_F0B                          0x01100210 /* FFE Coefficient Read/Write */
#define BCHP_SDS_EQ_HD8PSK1                      0x01100214 /* 8psk hard decision level 1 and cos(22.5deg) values */
#define BCHP_SDS_EQ_HD8PSK2                      0x01100218 /* 8psk hard decision level 2 and sin(22.5deg) values */
#define BCHP_SDS_EQ_HDQPSK                       0x0110021c /* QPSK hard decision level */
#define BCHP_SDS_EQ_HD16QAM                      0x01100220 /* 16QAM hard decision levels */
#define BCHP_SDS_EQ_CMA                          0x01100224 /* CMA modulus values */
#define BCHP_SDS_EQ_CMATH                        0x01100228 /* CMA Threshold */
#define BCHP_SDS_EQ_VLCTL                        0x01100230 /* Viterbi Loading Control Register (Formerly,VLCTL3,VLCTL2,VLCTL1) */
#define BCHP_SDS_EQ_VLCI                         0x01100234 /* VLC I-rail Gain */
#define BCHP_SDS_EQ_VLCQ                         0x01100238 /* VLC Q-rail Gain */
#define BCHP_SDS_EQ_VCOS                         0x0110023c /* VLC 8PSK and QPSK levels */
#define BCHP_SDS_EQ_TSFT                         0x01100240 /* VLC Advanced FEC Soft Decisions */
#define BCHP_SDS_EQ_EQSFT                        0x01100244 /* EQ Soft Decisions */
#define BCHP_SDS_EQ_PILOTCTL                     0x0110024c /* Pilot Control */
#define BCHP_SDS_EQ_PLDCTL                       0x01100250 /* PLDCTL */
#define BCHP_SDS_EQ_HDRD                         0x01100260 /* HP Header Symbol I,Q */
#define BCHP_SDS_EQ_HDRA                         0x01100264 /* HP Header Symbol Memory Address */
#define BCHP_SDS_EQ_XSEED                        0x0110026c /* Physical Layer Descrambler Seed */
#define BCHP_SDS_EQ_XTAP1                        0x01100270 /* Physical Layer Descrambler x1 */
#define BCHP_SDS_EQ_XTAP2                        0x01100274 /* Physical Layer Descrambler x2 */
#define BCHP_SDS_EQ_LUPD                         0x01100278 /* Carrier loop PD loop-up-table memory read/write data */
#define BCHP_SDS_EQ_LUPA                         0x0110027c /* Carrier loop PD loop-up-table memory read/write address */
#define BCHP_SDS_EQ_SDSLEN                       0x01100280 /* Soft Decision Signature Analyzer Symbol Length */
#define BCHP_SDS_EQ_SDSIG                        0x01100284 /* Soft Decision Signature Analyzer Output */
#define BCHP_SDS_EQ_MGAIND                       0x01100288 /* MODCOD Gain Table read/write data */
#define BCHP_SDS_EQ_MGAINA                       0x0110028c /* MODCOD Gain Table read/write address */

/***************************************************************************
 *EQMISCCTL - Equalizer Misc Control Register (Formerly,EQMISC,EQBLND,EQMODE)
 ***************************************************************************/
/* SDS_EQ :: EQMISCCTL :: reserved0 [31:24] */
#define BCHP_SDS_EQ_EQMISCCTL_reserved0_MASK                       0xff000000
#define BCHP_SDS_EQ_EQMISCCTL_reserved0_SHIFT                      24

/* SDS_EQ :: EQMISCCTL :: eq_pd [23:23] */
#define BCHP_SDS_EQ_EQMISCCTL_eq_pd_MASK                           0x00800000
#define BCHP_SDS_EQ_EQMISCCTL_eq_pd_SHIFT                          23
#define BCHP_SDS_EQ_EQMISCCTL_eq_pd_DEFAULT                        0

/* SDS_EQ :: EQMISCCTL :: off_baud_dlysel [22:22] */
#define BCHP_SDS_EQ_EQMISCCTL_off_baud_dlysel_MASK                 0x00400000
#define BCHP_SDS_EQ_EQMISCCTL_off_baud_dlysel_SHIFT                22
#define BCHP_SDS_EQ_EQMISCCTL_off_baud_dlysel_DEFAULT              0

/* SDS_EQ :: EQMISCCTL :: ffe_mu_delta [21:19] */
#define BCHP_SDS_EQ_EQMISCCTL_ffe_mu_delta_MASK                    0x00380000
#define BCHP_SDS_EQ_EQMISCCTL_ffe_mu_delta_SHIFT                   19
#define BCHP_SDS_EQ_EQMISCCTL_ffe_mu_delta_DEFAULT                 0

/* SDS_EQ :: EQMISCCTL :: hdr_auto_save [18:18] */
#define BCHP_SDS_EQ_EQMISCCTL_hdr_auto_save_MASK                   0x00040000
#define BCHP_SDS_EQ_EQMISCCTL_hdr_auto_save_SHIFT                  18
#define BCHP_SDS_EQ_EQMISCCTL_hdr_auto_save_DEFAULT                0

/* SDS_EQ :: EQMISCCTL :: eq_indly_i [17:17] */
#define BCHP_SDS_EQ_EQMISCCTL_eq_indly_i_MASK                      0x00020000
#define BCHP_SDS_EQ_EQMISCCTL_eq_indly_i_SHIFT                     17
#define BCHP_SDS_EQ_EQMISCCTL_eq_indly_i_DEFAULT                   0

/* SDS_EQ :: EQMISCCTL :: eq_in_dly_q [16:16] */
#define BCHP_SDS_EQ_EQMISCCTL_eq_in_dly_q_MASK                     0x00010000
#define BCHP_SDS_EQ_EQMISCCTL_eq_in_dly_q_SHIFT                    16
#define BCHP_SDS_EQ_EQMISCCTL_eq_in_dly_q_DEFAULT                  0

/* SDS_EQ :: EQMISCCTL :: reserved_for_eco1 [15:15] */
#define BCHP_SDS_EQ_EQMISCCTL_reserved_for_eco1_MASK               0x00008000
#define BCHP_SDS_EQ_EQMISCCTL_reserved_for_eco1_SHIFT              15
#define BCHP_SDS_EQ_EQMISCCTL_reserved_for_eco1_DEFAULT            0

/* SDS_EQ :: EQMISCCTL :: ext_en [14:14] */
#define BCHP_SDS_EQ_EQMISCCTL_ext_en_MASK                          0x00004000
#define BCHP_SDS_EQ_EQMISCCTL_ext_en_SHIFT                         14
#define BCHP_SDS_EQ_EQMISCCTL_ext_en_DEFAULT                       0

/* SDS_EQ :: EQMISCCTL :: reserved_for_eco2 [13:12] */
#define BCHP_SDS_EQ_EQMISCCTL_reserved_for_eco2_MASK               0x00003000
#define BCHP_SDS_EQ_EQMISCCTL_reserved_for_eco2_SHIFT              12
#define BCHP_SDS_EQ_EQMISCCTL_reserved_for_eco2_DEFAULT            0

/* SDS_EQ :: EQMISCCTL :: cma_do [11:11] */
#define BCHP_SDS_EQ_EQMISCCTL_cma_do_MASK                          0x00000800
#define BCHP_SDS_EQ_EQMISCCTL_cma_do_SHIFT                         11
#define BCHP_SDS_EQ_EQMISCCTL_cma_do_DEFAULT                       0

/* SDS_EQ :: EQMISCCTL :: cma_en [10:10] */
#define BCHP_SDS_EQ_EQMISCCTL_cma_en_MASK                          0x00000400
#define BCHP_SDS_EQ_EQMISCCTL_cma_en_SHIFT                         10
#define BCHP_SDS_EQ_EQMISCCTL_cma_en_DEFAULT                       0

/* SDS_EQ :: EQMISCCTL :: reserved_for_eco3 [09:07] */
#define BCHP_SDS_EQ_EQMISCCTL_reserved_for_eco3_MASK               0x00000380
#define BCHP_SDS_EQ_EQMISCCTL_reserved_for_eco3_SHIFT              7
#define BCHP_SDS_EQ_EQMISCCTL_reserved_for_eco3_DEFAULT            0

/* SDS_EQ :: EQMISCCTL :: cl_cci_pd_sel [06:06] */
#define BCHP_SDS_EQ_EQMISCCTL_cl_cci_pd_sel_MASK                   0x00000040
#define BCHP_SDS_EQ_EQMISCCTL_cl_cci_pd_sel_SHIFT                  6
#define BCHP_SDS_EQ_EQMISCCTL_cl_cci_pd_sel_DEFAULT                0

/* SDS_EQ :: EQMISCCTL :: cl_soft_slice_sel [05:05] */
#define BCHP_SDS_EQ_EQMISCCTL_cl_soft_slice_sel_MASK               0x00000020
#define BCHP_SDS_EQ_EQMISCCTL_cl_soft_slice_sel_SHIFT              5
#define BCHP_SDS_EQ_EQMISCCTL_cl_soft_slice_sel_DEFAULT            0

/* SDS_EQ :: EQMISCCTL :: dvbs2_8psk_mapping [04:04] */
#define BCHP_SDS_EQ_EQMISCCTL_dvbs2_8psk_mapping_MASK              0x00000010
#define BCHP_SDS_EQ_EQMISCCTL_dvbs2_8psk_mapping_SHIFT             4
#define BCHP_SDS_EQ_EQMISCCTL_dvbs2_8psk_mapping_DEFAULT           0

/* SDS_EQ :: EQMISCCTL :: err_mode [03:02] */
#define BCHP_SDS_EQ_EQMISCCTL_err_mode_MASK                        0x0000000c
#define BCHP_SDS_EQ_EQMISCCTL_err_mode_SHIFT                       2
#define BCHP_SDS_EQ_EQMISCCTL_err_mode_DEFAULT                     0

/* SDS_EQ :: EQMISCCTL :: sym_mode [01:00] */
#define BCHP_SDS_EQ_EQMISCCTL_sym_mode_MASK                        0x00000003
#define BCHP_SDS_EQ_EQMISCCTL_sym_mode_SHIFT                       0
#define BCHP_SDS_EQ_EQMISCCTL_sym_mode_DEFAULT                     0

/***************************************************************************
 *EQFFECTL - Equalizer FFE Control Register (Formerly,EQMU,EQFFE3,EQFFE2,EQFFE1)
 ***************************************************************************/
/* SDS_EQ :: EQFFECTL :: ffe_main_mu [31:28] */
#define BCHP_SDS_EQ_EQFFECTL_ffe_main_mu_MASK                      0xf0000000
#define BCHP_SDS_EQ_EQFFECTL_ffe_main_mu_SHIFT                     28
#define BCHP_SDS_EQ_EQFFECTL_ffe_main_mu_DEFAULT                   0

/* SDS_EQ :: EQFFECTL :: ffe_mu [27:24] */
#define BCHP_SDS_EQ_EQFFECTL_ffe_mu_MASK                           0x0f000000
#define BCHP_SDS_EQ_EQFFECTL_ffe_mu_SHIFT                          24
#define BCHP_SDS_EQ_EQFFECTL_ffe_mu_DEFAULT                        0

/* SDS_EQ :: EQFFECTL :: reserved_for_eco0 [23:21] */
#define BCHP_SDS_EQ_EQFFECTL_reserved_for_eco0_MASK                0x00e00000
#define BCHP_SDS_EQ_EQFFECTL_reserved_for_eco0_SHIFT               21
#define BCHP_SDS_EQ_EQFFECTL_reserved_for_eco0_DEFAULT             0

/* SDS_EQ :: EQFFECTL :: ffe_main_tap [20:16] */
#define BCHP_SDS_EQ_EQFFECTL_ffe_main_tap_MASK                     0x001f0000
#define BCHP_SDS_EQ_EQFFECTL_ffe_main_tap_SHIFT                    16
#define BCHP_SDS_EQ_EQFFECTL_ffe_main_tap_DEFAULT                  12

/* SDS_EQ :: EQFFECTL :: ffe_mu_delta_en [15:15] */
#define BCHP_SDS_EQ_EQFFECTL_ffe_mu_delta_en_MASK                  0x00008000
#define BCHP_SDS_EQ_EQFFECTL_ffe_mu_delta_en_SHIFT                 15
#define BCHP_SDS_EQ_EQFFECTL_ffe_mu_delta_en_DEFAULT               0

/* SDS_EQ :: EQFFECTL :: reserved_for_eco1 [14:11] */
#define BCHP_SDS_EQ_EQFFECTL_reserved_for_eco1_MASK                0x00007800
#define BCHP_SDS_EQ_EQFFECTL_reserved_for_eco1_SHIFT               11
#define BCHP_SDS_EQ_EQFFECTL_reserved_for_eco1_DEFAULT             0

/* SDS_EQ :: EQFFECTL :: ffe_frz [10:10] */
#define BCHP_SDS_EQ_EQFFECTL_ffe_frz_MASK                          0x00000400
#define BCHP_SDS_EQ_EQFFECTL_ffe_frz_SHIFT                         10
#define BCHP_SDS_EQ_EQFFECTL_ffe_frz_DEFAULT                       1

/* SDS_EQ :: EQFFECTL :: ffe_mainq_frz [09:09] */
#define BCHP_SDS_EQ_EQFFECTL_ffe_mainq_frz_MASK                    0x00000200
#define BCHP_SDS_EQ_EQFFECTL_ffe_mainq_frz_SHIFT                   9
#define BCHP_SDS_EQ_EQFFECTL_ffe_mainq_frz_DEFAULT                 1

/* SDS_EQ :: EQFFECTL :: ffe_maini_frz [08:08] */
#define BCHP_SDS_EQ_EQFFECTL_ffe_maini_frz_MASK                    0x00000100
#define BCHP_SDS_EQ_EQFFECTL_ffe_maini_frz_SHIFT                   8
#define BCHP_SDS_EQ_EQFFECTL_ffe_maini_frz_DEFAULT                 1

/* SDS_EQ :: EQFFECTL :: ffe_update_rate [07:05] */
#define BCHP_SDS_EQ_EQFFECTL_ffe_update_rate_MASK                  0x000000e0
#define BCHP_SDS_EQ_EQFFECTL_ffe_update_rate_SHIFT                 5
#define BCHP_SDS_EQ_EQFFECTL_ffe_update_rate_DEFAULT               2

/* SDS_EQ :: EQFFECTL :: ffe_update_mode [04:03] */
#define BCHP_SDS_EQ_EQFFECTL_ffe_update_mode_MASK                  0x00000018
#define BCHP_SDS_EQ_EQFFECTL_ffe_update_mode_SHIFT                 3
#define BCHP_SDS_EQ_EQFFECTL_ffe_update_mode_DEFAULT               0

/* SDS_EQ :: EQFFECTL :: ffe_signed_lms [02:02] */
#define BCHP_SDS_EQ_EQFFECTL_ffe_signed_lms_MASK                   0x00000004
#define BCHP_SDS_EQ_EQFFECTL_ffe_signed_lms_SHIFT                  2
#define BCHP_SDS_EQ_EQFFECTL_ffe_signed_lms_DEFAULT                0

/* SDS_EQ :: EQFFECTL :: ffe_bypass [01:01] */
#define BCHP_SDS_EQ_EQFFECTL_ffe_bypass_MASK                       0x00000002
#define BCHP_SDS_EQ_EQFFECTL_ffe_bypass_SHIFT                      1
#define BCHP_SDS_EQ_EQFFECTL_ffe_bypass_DEFAULT                    0

/* SDS_EQ :: EQFFECTL :: ffe_reset [00:00] */
#define BCHP_SDS_EQ_EQFFECTL_ffe_reset_MASK                        0x00000001
#define BCHP_SDS_EQ_EQFFECTL_ffe_reset_SHIFT                       0
#define BCHP_SDS_EQ_EQFFECTL_ffe_reset_DEFAULT                     0

/***************************************************************************
 *EQCFAD - Equalizer FFE Coefficients Control Register
 ***************************************************************************/
/* SDS_EQ :: EQCFAD :: reserved0 [31:08] */
#define BCHP_SDS_EQ_EQCFAD_reserved0_MASK                          0xffffff00
#define BCHP_SDS_EQ_EQCFAD_reserved0_SHIFT                         8

/* SDS_EQ :: EQCFAD :: reserved_for_eco1 [07:07] */
#define BCHP_SDS_EQ_EQCFAD_reserved_for_eco1_MASK                  0x00000080
#define BCHP_SDS_EQ_EQCFAD_reserved_for_eco1_SHIFT                 7
#define BCHP_SDS_EQ_EQCFAD_reserved_for_eco1_DEFAULT               0

/* SDS_EQ :: EQCFAD :: coeff_rw_en [06:06] */
#define BCHP_SDS_EQ_EQCFAD_coeff_rw_en_MASK                        0x00000040
#define BCHP_SDS_EQ_EQCFAD_coeff_rw_en_SHIFT                       6
#define BCHP_SDS_EQ_EQCFAD_coeff_rw_en_DEFAULT                     0

/* SDS_EQ :: EQCFAD :: coeff_bytesel [05:05] */
#define BCHP_SDS_EQ_EQCFAD_coeff_bytesel_MASK                      0x00000020
#define BCHP_SDS_EQ_EQCFAD_coeff_bytesel_SHIFT                     5
#define BCHP_SDS_EQ_EQCFAD_coeff_bytesel_DEFAULT                   0

/* SDS_EQ :: EQCFAD :: coeff_addr [04:00] */
#define BCHP_SDS_EQ_EQCFAD_coeff_addr_MASK                         0x0000001f
#define BCHP_SDS_EQ_EQCFAD_coeff_addr_SHIFT                        0
#define BCHP_SDS_EQ_EQCFAD_coeff_addr_DEFAULT                      0

/***************************************************************************
 *EQFRZCTL - Equalizer FFE Freeze Control Register (Formerly,EQFRZ3,EQFRZ2,EQFRZ1)
 ***************************************************************************/
/* SDS_EQ :: EQFRZCTL :: reserved0 [31:24] */
#define BCHP_SDS_EQ_EQFRZCTL_reserved0_MASK                        0xff000000
#define BCHP_SDS_EQ_EQFRZCTL_reserved0_SHIFT                       24

/* SDS_EQ :: EQFRZCTL :: frz_tap23 [23:23] */
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap23_MASK                        0x00800000
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap23_SHIFT                       23
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap23_DEFAULT                     0

/* SDS_EQ :: EQFRZCTL :: frz_tap22 [22:22] */
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap22_MASK                        0x00400000
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap22_SHIFT                       22
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap22_DEFAULT                     0

/* SDS_EQ :: EQFRZCTL :: frz_tap21 [21:21] */
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap21_MASK                        0x00200000
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap21_SHIFT                       21
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap21_DEFAULT                     0

/* SDS_EQ :: EQFRZCTL :: frz_tap20 [20:20] */
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap20_MASK                        0x00100000
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap20_SHIFT                       20
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap20_DEFAULT                     0

/* SDS_EQ :: EQFRZCTL :: frz_tap19 [19:19] */
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap19_MASK                        0x00080000
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap19_SHIFT                       19
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap19_DEFAULT                     0

/* SDS_EQ :: EQFRZCTL :: frz_tap18 [18:18] */
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap18_MASK                        0x00040000
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap18_SHIFT                       18
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap18_DEFAULT                     0

/* SDS_EQ :: EQFRZCTL :: frz_tap17 [17:17] */
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap17_MASK                        0x00020000
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap17_SHIFT                       17
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap17_DEFAULT                     0

/* SDS_EQ :: EQFRZCTL :: frz_tap16 [16:16] */
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap16_MASK                        0x00010000
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap16_SHIFT                       16
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap16_DEFAULT                     0

/* SDS_EQ :: EQFRZCTL :: frz_tap15 [15:15] */
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap15_MASK                        0x00008000
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap15_SHIFT                       15
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap15_DEFAULT                     0

/* SDS_EQ :: EQFRZCTL :: frz_tap14 [14:14] */
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap14_MASK                        0x00004000
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap14_SHIFT                       14
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap14_DEFAULT                     0

/* SDS_EQ :: EQFRZCTL :: frz_tap13 [13:13] */
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap13_MASK                        0x00002000
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap13_SHIFT                       13
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap13_DEFAULT                     0

/* SDS_EQ :: EQFRZCTL :: frz_tap12 [12:12] */
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap12_MASK                        0x00001000
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap12_SHIFT                       12
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap12_DEFAULT                     0

/* SDS_EQ :: EQFRZCTL :: frz_tap11 [11:11] */
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap11_MASK                        0x00000800
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap11_SHIFT                       11
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap11_DEFAULT                     0

/* SDS_EQ :: EQFRZCTL :: frz_tap10 [10:10] */
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap10_MASK                        0x00000400
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap10_SHIFT                       10
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap10_DEFAULT                     0

/* SDS_EQ :: EQFRZCTL :: frz_tap9 [09:09] */
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap9_MASK                         0x00000200
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap9_SHIFT                        9
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap9_DEFAULT                      0

/* SDS_EQ :: EQFRZCTL :: frz_tap8 [08:08] */
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap8_MASK                         0x00000100
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap8_SHIFT                        8
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap8_DEFAULT                      0

/* SDS_EQ :: EQFRZCTL :: frz_tap7 [07:07] */
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap7_MASK                         0x00000080
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap7_SHIFT                        7
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap7_DEFAULT                      0

/* SDS_EQ :: EQFRZCTL :: frz_tap6 [06:06] */
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap6_MASK                         0x00000040
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap6_SHIFT                        6
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap6_DEFAULT                      0

/* SDS_EQ :: EQFRZCTL :: frz_tap5 [05:05] */
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap5_MASK                         0x00000020
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap5_SHIFT                        5
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap5_DEFAULT                      0

/* SDS_EQ :: EQFRZCTL :: frz_tap4 [04:04] */
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap4_MASK                         0x00000010
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap4_SHIFT                        4
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap4_DEFAULT                      0

/* SDS_EQ :: EQFRZCTL :: frz_tap3 [03:03] */
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap3_MASK                         0x00000008
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap3_SHIFT                        3
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap3_DEFAULT                      0

/* SDS_EQ :: EQFRZCTL :: frz_tap2 [02:02] */
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap2_MASK                         0x00000004
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap2_SHIFT                        2
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap2_DEFAULT                      0

/* SDS_EQ :: EQFRZCTL :: frz_tap1 [01:01] */
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap1_MASK                         0x00000002
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap1_SHIFT                        1
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap1_DEFAULT                      0

/* SDS_EQ :: EQFRZCTL :: frz_tap0 [00:00] */
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap0_MASK                         0x00000001
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap0_SHIFT                        0
#define BCHP_SDS_EQ_EQFRZCTL_frz_tap0_DEFAULT                      0

/***************************************************************************
 *F0B - FFE Coefficient Read/Write
 ***************************************************************************/
/* SDS_EQ :: F0B :: coeff_i [31:16] */
#define BCHP_SDS_EQ_F0B_coeff_i_MASK                               0xffff0000
#define BCHP_SDS_EQ_F0B_coeff_i_SHIFT                              16
#define BCHP_SDS_EQ_F0B_coeff_i_DEFAULT                            0

/* SDS_EQ :: F0B :: coeff_q [15:00] */
#define BCHP_SDS_EQ_F0B_coeff_q_MASK                               0x0000ffff
#define BCHP_SDS_EQ_F0B_coeff_q_SHIFT                              0
#define BCHP_SDS_EQ_F0B_coeff_q_DEFAULT                            0

/***************************************************************************
 *HD8PSK1 - 8psk hard decision level 1 and cos(22.5deg) values
 ***************************************************************************/
/* SDS_EQ :: HD8PSK1 :: reserved0 [31:26] */
#define BCHP_SDS_EQ_HD8PSK1_reserved0_MASK                         0xfc000000
#define BCHP_SDS_EQ_HD8PSK1_reserved0_SHIFT                        26

/* SDS_EQ :: HD8PSK1 :: p_cos22_5 [25:16] */
#define BCHP_SDS_EQ_HD8PSK1_p_cos22_5_MASK                         0x03ff0000
#define BCHP_SDS_EQ_HD8PSK1_p_cos22_5_SHIFT                        16
#define BCHP_SDS_EQ_HD8PSK1_p_cos22_5_DEFAULT                      335

/* SDS_EQ :: HD8PSK1 :: reserved1 [15:10] */
#define BCHP_SDS_EQ_HD8PSK1_reserved1_MASK                         0x0000fc00
#define BCHP_SDS_EQ_HD8PSK1_reserved1_SHIFT                        10

/* SDS_EQ :: HD8PSK1 :: cos22_5 [09:00] */
#define BCHP_SDS_EQ_HD8PSK1_cos22_5_MASK                           0x000003ff
#define BCHP_SDS_EQ_HD8PSK1_cos22_5_SHIFT                          0
#define BCHP_SDS_EQ_HD8PSK1_cos22_5_DEFAULT                        473

/***************************************************************************
 *HD8PSK2 - 8psk hard decision level 2 and sin(22.5deg) values
 ***************************************************************************/
/* SDS_EQ :: HD8PSK2 :: reserved0 [31:26] */
#define BCHP_SDS_EQ_HD8PSK2_reserved0_MASK                         0xfc000000
#define BCHP_SDS_EQ_HD8PSK2_reserved0_SHIFT                        26

/* SDS_EQ :: HD8PSK2 :: p_sin22_5 [25:16] */
#define BCHP_SDS_EQ_HD8PSK2_p_sin22_5_MASK                         0x03ff0000
#define BCHP_SDS_EQ_HD8PSK2_p_sin22_5_SHIFT                        16
#define BCHP_SDS_EQ_HD8PSK2_p_sin22_5_DEFAULT                      139

/* SDS_EQ :: HD8PSK2 :: reserved1 [15:10] */
#define BCHP_SDS_EQ_HD8PSK2_reserved1_MASK                         0x0000fc00
#define BCHP_SDS_EQ_HD8PSK2_reserved1_SHIFT                        10

/* SDS_EQ :: HD8PSK2 :: sin22_5 [09:00] */
#define BCHP_SDS_EQ_HD8PSK2_sin22_5_MASK                           0x000003ff
#define BCHP_SDS_EQ_HD8PSK2_sin22_5_SHIFT                          0
#define BCHP_SDS_EQ_HD8PSK2_sin22_5_DEFAULT                        196

/***************************************************************************
 *HDQPSK - QPSK hard decision level
 ***************************************************************************/
/* SDS_EQ :: HDQPSK :: reserved0 [31:26] */
#define BCHP_SDS_EQ_HDQPSK_reserved0_MASK                          0xfc000000
#define BCHP_SDS_EQ_HDQPSK_reserved0_SHIFT                         26

/* SDS_EQ :: HDQPSK :: qpsk_lvl [25:16] */
#define BCHP_SDS_EQ_HDQPSK_qpsk_lvl_MASK                           0x03ff0000
#define BCHP_SDS_EQ_HDQPSK_qpsk_lvl_SHIFT                          16
#define BCHP_SDS_EQ_HDQPSK_qpsk_lvl_DEFAULT                        256

/* SDS_EQ :: HDQPSK :: reserved1 [15:00] */
#define BCHP_SDS_EQ_HDQPSK_reserved1_MASK                          0x0000ffff
#define BCHP_SDS_EQ_HDQPSK_reserved1_SHIFT                         0

/***************************************************************************
 *HD16QAM - 16QAM hard decision levels
 ***************************************************************************/
/* SDS_EQ :: HD16QAM :: reserved0 [31:26] */
#define BCHP_SDS_EQ_HD16QAM_reserved0_MASK                         0xfc000000
#define BCHP_SDS_EQ_HD16QAM_reserved0_SHIFT                        26

/* SDS_EQ :: HD16QAM :: q16_lvl [25:16] */
#define BCHP_SDS_EQ_HD16QAM_q16_lvl_MASK                           0x03ff0000
#define BCHP_SDS_EQ_HD16QAM_q16_lvl_SHIFT                          16
#define BCHP_SDS_EQ_HD16QAM_q16_lvl_DEFAULT                        128

/* SDS_EQ :: HD16QAM :: reserved1 [15:10] */
#define BCHP_SDS_EQ_HD16QAM_reserved1_MASK                         0x0000fc00
#define BCHP_SDS_EQ_HD16QAM_reserved1_SHIFT                        10

/* SDS_EQ :: HD16QAM :: q16_lvl2 [09:00] */
#define BCHP_SDS_EQ_HD16QAM_q16_lvl2_MASK                          0x000003ff
#define BCHP_SDS_EQ_HD16QAM_q16_lvl2_SHIFT                         0
#define BCHP_SDS_EQ_HD16QAM_q16_lvl2_DEFAULT                       384

/***************************************************************************
 *CMA - CMA modulus values
 ***************************************************************************/
/* SDS_EQ :: CMA :: cma_mod_r1 [31:16] */
#define BCHP_SDS_EQ_CMA_cma_mod_r1_MASK                            0xffff0000
#define BCHP_SDS_EQ_CMA_cma_mod_r1_SHIFT                           16
#define BCHP_SDS_EQ_CMA_cma_mod_r1_DEFAULT                         0

/* SDS_EQ :: CMA :: cma_mod_r2 [15:00] */
#define BCHP_SDS_EQ_CMA_cma_mod_r2_MASK                            0x0000ffff
#define BCHP_SDS_EQ_CMA_cma_mod_r2_SHIFT                           0
#define BCHP_SDS_EQ_CMA_cma_mod_r2_DEFAULT                         0

/***************************************************************************
 *CMATH - CMA Threshold
 ***************************************************************************/
/* SDS_EQ :: CMATH :: reserved0 [31:26] */
#define BCHP_SDS_EQ_CMATH_reserved0_MASK                           0xfc000000
#define BCHP_SDS_EQ_CMATH_reserved0_SHIFT                          26

/* SDS_EQ :: CMATH :: cma_thresh [25:08] */
#define BCHP_SDS_EQ_CMATH_cma_thresh_MASK                          0x03ffff00
#define BCHP_SDS_EQ_CMATH_cma_thresh_SHIFT                         8
#define BCHP_SDS_EQ_CMATH_cma_thresh_DEFAULT                       0

/* SDS_EQ :: CMATH :: reserved1 [07:00] */
#define BCHP_SDS_EQ_CMATH_reserved1_MASK                           0x000000ff
#define BCHP_SDS_EQ_CMATH_reserved1_SHIFT                          0

/***************************************************************************
 *VLCTL - Viterbi Loading Control Register (Formerly,VLCTL3,VLCTL2,VLCTL1)
 ***************************************************************************/
/* SDS_EQ :: VLCTL :: reserved0 [31:20] */
#define BCHP_SDS_EQ_VLCTL_reserved0_MASK                           0xfff00000
#define BCHP_SDS_EQ_VLCTL_reserved0_SHIFT                          20

/* SDS_EQ :: VLCTL :: tfecsa [19:19] */
#define BCHP_SDS_EQ_VLCTL_tfecsa_MASK                              0x00080000
#define BCHP_SDS_EQ_VLCTL_tfecsa_SHIFT                             19
#define BCHP_SDS_EQ_VLCTL_tfecsa_DEFAULT                           0

/* SDS_EQ :: VLCTL :: fecphs [18:18] */
#define BCHP_SDS_EQ_VLCTL_fecphs_MASK                              0x00040000
#define BCHP_SDS_EQ_VLCTL_fecphs_SHIFT                             18
#define BCHP_SDS_EQ_VLCTL_fecphs_DEFAULT                           0

/* SDS_EQ :: VLCTL :: vlc_soft_insel [17:17] */
#define BCHP_SDS_EQ_VLCTL_vlc_soft_insel_MASK                      0x00020000
#define BCHP_SDS_EQ_VLCTL_vlc_soft_insel_SHIFT                     17
#define BCHP_SDS_EQ_VLCTL_vlc_soft_insel_DEFAULT                   0

/* SDS_EQ :: VLCTL :: insel [16:16] */
#define BCHP_SDS_EQ_VLCTL_insel_MASK                               0x00010000
#define BCHP_SDS_EQ_VLCTL_insel_SHIFT                              16
#define BCHP_SDS_EQ_VLCTL_insel_DEFAULT                            0

/* SDS_EQ :: VLCTL :: zerout [15:12] */
#define BCHP_SDS_EQ_VLCTL_zerout_MASK                              0x0000f000
#define BCHP_SDS_EQ_VLCTL_zerout_SHIFT                             12
#define BCHP_SDS_EQ_VLCTL_zerout_DEFAULT                           15

/* SDS_EQ :: VLCTL :: ldpc_valid_gateoff [11:11] */
#define BCHP_SDS_EQ_VLCTL_ldpc_valid_gateoff_MASK                  0x00000800
#define BCHP_SDS_EQ_VLCTL_ldpc_valid_gateoff_SHIFT                 11
#define BCHP_SDS_EQ_VLCTL_ldpc_valid_gateoff_DEFAULT               0

/* SDS_EQ :: VLCTL :: vlctl [10:09] */
#define BCHP_SDS_EQ_VLCTL_vlctl_MASK                               0x00000600
#define BCHP_SDS_EQ_VLCTL_vlctl_SHIFT                              9
#define BCHP_SDS_EQ_VLCTL_vlctl_DEFAULT                            0

/* SDS_EQ :: VLCTL :: vlcmod [08:08] */
#define BCHP_SDS_EQ_VLCTL_vlcmod_MASK                              0x00000100
#define BCHP_SDS_EQ_VLCTL_vlcmod_SHIFT                             8
#define BCHP_SDS_EQ_VLCTL_vlcmod_DEFAULT                           1

/* SDS_EQ :: VLCTL :: tfecfm [07:07] */
#define BCHP_SDS_EQ_VLCTL_tfecfm_MASK                              0x00000080
#define BCHP_SDS_EQ_VLCTL_tfecfm_SHIFT                             7
#define BCHP_SDS_EQ_VLCTL_tfecfm_DEFAULT                           0

/* SDS_EQ :: VLCTL :: vlc_tr_oon [06:06] */
#define BCHP_SDS_EQ_VLCTL_vlc_tr_oon_MASK                          0x00000040
#define BCHP_SDS_EQ_VLCTL_vlc_tr_oon_SHIFT                         6
#define BCHP_SDS_EQ_VLCTL_vlc_tr_oon_DEFAULT                       0

/* SDS_EQ :: VLCTL :: use_qpsk_lvl [05:05] */
#define BCHP_SDS_EQ_VLCTL_use_qpsk_lvl_MASK                        0x00000020
#define BCHP_SDS_EQ_VLCTL_use_qpsk_lvl_SHIFT                       5
#define BCHP_SDS_EQ_VLCTL_use_qpsk_lvl_DEFAULT                     0

/* SDS_EQ :: VLCTL :: mowfp [04:04] */
#define BCHP_SDS_EQ_VLCTL_mowfp_MASK                               0x00000010
#define BCHP_SDS_EQ_VLCTL_mowfp_SHIFT                              4
#define BCHP_SDS_EQ_VLCTL_mowfp_DEFAULT                            0

/* SDS_EQ :: VLCTL :: vgain_sel [03:03] */
#define BCHP_SDS_EQ_VLCTL_vgain_sel_MASK                           0x00000008
#define BCHP_SDS_EQ_VLCTL_vgain_sel_SHIFT                          3
#define BCHP_SDS_EQ_VLCTL_vgain_sel_DEFAULT                        0

/* SDS_EQ :: VLCTL :: vlcfrz [02:02] */
#define BCHP_SDS_EQ_VLCTL_vlcfrz_MASK                              0x00000004
#define BCHP_SDS_EQ_VLCTL_vlcfrz_SHIFT                             2
#define BCHP_SDS_EQ_VLCTL_vlcfrz_DEFAULT                           1

/* SDS_EQ :: VLCTL :: vlcbyp [01:01] */
#define BCHP_SDS_EQ_VLCTL_vlcbyp_MASK                              0x00000002
#define BCHP_SDS_EQ_VLCTL_vlcbyp_SHIFT                             1
#define BCHP_SDS_EQ_VLCTL_vlcbyp_DEFAULT                           0

/* SDS_EQ :: VLCTL :: vlcrst [00:00] */
#define BCHP_SDS_EQ_VLCTL_vlcrst_MASK                              0x00000001
#define BCHP_SDS_EQ_VLCTL_vlcrst_SHIFT                             0
#define BCHP_SDS_EQ_VLCTL_vlcrst_DEFAULT                           1

/***************************************************************************
 *VLCI - VLC I-rail Gain
 ***************************************************************************/
/* SDS_EQ :: VLCI :: vlci [31:16] */
#define BCHP_SDS_EQ_VLCI_vlci_MASK                                 0xffff0000
#define BCHP_SDS_EQ_VLCI_vlci_SHIFT                                16
#define BCHP_SDS_EQ_VLCI_vlci_DEFAULT                              2568

/* SDS_EQ :: VLCI :: reserved_for_eco0 [15:09] */
#define BCHP_SDS_EQ_VLCI_reserved_for_eco0_MASK                    0x0000fe00
#define BCHP_SDS_EQ_VLCI_reserved_for_eco0_SHIFT                   9
#define BCHP_SDS_EQ_VLCI_reserved_for_eco0_DEFAULT                 0

/* SDS_EQ :: VLCI :: vlci_wait [08:08] */
#define BCHP_SDS_EQ_VLCI_vlci_wait_MASK                            0x00000100
#define BCHP_SDS_EQ_VLCI_vlci_wait_SHIFT                           8
#define BCHP_SDS_EQ_VLCI_vlci_wait_DEFAULT                         0

/* SDS_EQ :: VLCI :: reserved_for_eco1 [07:00] */
#define BCHP_SDS_EQ_VLCI_reserved_for_eco1_MASK                    0x000000ff
#define BCHP_SDS_EQ_VLCI_reserved_for_eco1_SHIFT                   0
#define BCHP_SDS_EQ_VLCI_reserved_for_eco1_DEFAULT                 0

/***************************************************************************
 *VLCQ - VLC Q-rail Gain
 ***************************************************************************/
/* SDS_EQ :: VLCQ :: vlcq [31:16] */
#define BCHP_SDS_EQ_VLCQ_vlcq_MASK                                 0xffff0000
#define BCHP_SDS_EQ_VLCQ_vlcq_SHIFT                                16
#define BCHP_SDS_EQ_VLCQ_vlcq_DEFAULT                              2568

/* SDS_EQ :: VLCQ :: reserved_for_eco0 [15:09] */
#define BCHP_SDS_EQ_VLCQ_reserved_for_eco0_MASK                    0x0000fe00
#define BCHP_SDS_EQ_VLCQ_reserved_for_eco0_SHIFT                   9
#define BCHP_SDS_EQ_VLCQ_reserved_for_eco0_DEFAULT                 0

/* SDS_EQ :: VLCQ :: vlcq_wait [08:08] */
#define BCHP_SDS_EQ_VLCQ_vlcq_wait_MASK                            0x00000100
#define BCHP_SDS_EQ_VLCQ_vlcq_wait_SHIFT                           8
#define BCHP_SDS_EQ_VLCQ_vlcq_wait_DEFAULT                         0

/* SDS_EQ :: VLCQ :: reserved_for_eco1 [07:00] */
#define BCHP_SDS_EQ_VLCQ_reserved_for_eco1_MASK                    0x000000ff
#define BCHP_SDS_EQ_VLCQ_reserved_for_eco1_SHIFT                   0
#define BCHP_SDS_EQ_VLCQ_reserved_for_eco1_DEFAULT                 0

/***************************************************************************
 *VCOS - VLC 8PSK and QPSK levels
 ***************************************************************************/
/* SDS_EQ :: VCOS :: vlc_cos22_5 [31:24] */
#define BCHP_SDS_EQ_VCOS_vlc_cos22_5_MASK                          0xff000000
#define BCHP_SDS_EQ_VCOS_vlc_cos22_5_SHIFT                         24
#define BCHP_SDS_EQ_VCOS_vlc_cos22_5_DEFAULT                       83

/* SDS_EQ :: VCOS :: vlc_sin22_5 [23:16] */
#define BCHP_SDS_EQ_VCOS_vlc_sin22_5_MASK                          0x00ff0000
#define BCHP_SDS_EQ_VCOS_vlc_sin22_5_SHIFT                         16
#define BCHP_SDS_EQ_VCOS_vlc_sin22_5_DEFAULT                       34

/* SDS_EQ :: VCOS :: vlc_qpsk_lvl [15:08] */
#define BCHP_SDS_EQ_VCOS_vlc_qpsk_lvl_MASK                         0x0000ff00
#define BCHP_SDS_EQ_VCOS_vlc_qpsk_lvl_SHIFT                        8
#define BCHP_SDS_EQ_VCOS_vlc_qpsk_lvl_DEFAULT                      64

/* SDS_EQ :: VCOS :: reserved0 [07:03] */
#define BCHP_SDS_EQ_VCOS_reserved0_MASK                            0x000000f8
#define BCHP_SDS_EQ_VCOS_reserved0_SHIFT                           3

/* SDS_EQ :: VCOS :: vlc_fec_phase [02:00] */
#define BCHP_SDS_EQ_VCOS_vlc_fec_phase_MASK                        0x00000007
#define BCHP_SDS_EQ_VCOS_vlc_fec_phase_SHIFT                       0
#define BCHP_SDS_EQ_VCOS_vlc_fec_phase_DEFAULT                     0

/***************************************************************************
 *TSFT - VLC Advanced FEC Soft Decisions
 ***************************************************************************/
/* SDS_EQ :: TSFT :: i_vlc_tfec [31:24] */
#define BCHP_SDS_EQ_TSFT_i_vlc_tfec_MASK                           0xff000000
#define BCHP_SDS_EQ_TSFT_i_vlc_tfec_SHIFT                          24
#define BCHP_SDS_EQ_TSFT_i_vlc_tfec_DEFAULT                        224

/* SDS_EQ :: TSFT :: q_vlc_tfec [23:16] */
#define BCHP_SDS_EQ_TSFT_q_vlc_tfec_MASK                           0x00ff0000
#define BCHP_SDS_EQ_TSFT_q_vlc_tfec_SHIFT                          16
#define BCHP_SDS_EQ_TSFT_q_vlc_tfec_DEFAULT                        224

/* SDS_EQ :: TSFT :: reserved0 [15:00] */
#define BCHP_SDS_EQ_TSFT_reserved0_MASK                            0x0000ffff
#define BCHP_SDS_EQ_TSFT_reserved0_SHIFT                           0

/***************************************************************************
 *EQSFT - EQ Soft Decisions
 ***************************************************************************/
/* SDS_EQ :: EQSFT :: soft_i [31:24] */
#define BCHP_SDS_EQ_EQSFT_soft_i_MASK                              0xff000000
#define BCHP_SDS_EQ_EQSFT_soft_i_SHIFT                             24
#define BCHP_SDS_EQ_EQSFT_soft_i_DEFAULT                           153

/* SDS_EQ :: EQSFT :: soft_q [23:16] */
#define BCHP_SDS_EQ_EQSFT_soft_q_MASK                              0x00ff0000
#define BCHP_SDS_EQ_EQSFT_soft_q_SHIFT                             16
#define BCHP_SDS_EQ_EQSFT_soft_q_DEFAULT                           153

/* SDS_EQ :: EQSFT :: reserved0 [15:00] */
#define BCHP_SDS_EQ_EQSFT_reserved0_MASK                           0x0000ffff
#define BCHP_SDS_EQ_EQSFT_reserved0_SHIFT                          0

/***************************************************************************
 *PILOTCTL - Pilot Control
 ***************************************************************************/
/* SDS_EQ :: PILOTCTL :: reserved0 [31:08] */
#define BCHP_SDS_EQ_PILOTCTL_reserved0_MASK                        0xffffff00
#define BCHP_SDS_EQ_PILOTCTL_reserved0_SHIFT                       8

/* SDS_EQ :: PILOTCTL :: reserved_for_eco1 [07:06] */
#define BCHP_SDS_EQ_PILOTCTL_reserved_for_eco1_MASK                0x000000c0
#define BCHP_SDS_EQ_PILOTCTL_reserved_for_eco1_SHIFT               6
#define BCHP_SDS_EQ_PILOTCTL_reserved_for_eco1_DEFAULT             0

/* SDS_EQ :: PILOTCTL :: pilot_loop [05:05] */
#define BCHP_SDS_EQ_PILOTCTL_pilot_loop_MASK                       0x00000020
#define BCHP_SDS_EQ_PILOTCTL_pilot_loop_SHIFT                      5
#define BCHP_SDS_EQ_PILOTCTL_pilot_loop_DEFAULT                    0

/* SDS_EQ :: PILOTCTL :: reserved_for_eco2 [04:03] */
#define BCHP_SDS_EQ_PILOTCTL_reserved_for_eco2_MASK                0x00000018
#define BCHP_SDS_EQ_PILOTCTL_reserved_for_eco2_SHIFT               3
#define BCHP_SDS_EQ_PILOTCTL_reserved_for_eco2_DEFAULT             0

/* SDS_EQ :: PILOTCTL :: phase_adj_en [02:02] */
#define BCHP_SDS_EQ_PILOTCTL_phase_adj_en_MASK                     0x00000004
#define BCHP_SDS_EQ_PILOTCTL_phase_adj_en_SHIFT                    2
#define BCHP_SDS_EQ_PILOTCTL_phase_adj_en_DEFAULT                  0

/* SDS_EQ :: PILOTCTL :: pilot_update_mode [01:01] */
#define BCHP_SDS_EQ_PILOTCTL_pilot_update_mode_MASK                0x00000002
#define BCHP_SDS_EQ_PILOTCTL_pilot_update_mode_SHIFT               1
#define BCHP_SDS_EQ_PILOTCTL_pilot_update_mode_DEFAULT             0

/* SDS_EQ :: PILOTCTL :: pilot_mode [00:00] */
#define BCHP_SDS_EQ_PILOTCTL_pilot_mode_MASK                       0x00000001
#define BCHP_SDS_EQ_PILOTCTL_pilot_mode_SHIFT                      0
#define BCHP_SDS_EQ_PILOTCTL_pilot_mode_DEFAULT                    0

/***************************************************************************
 *PLDCTL - PLDCTL
 ***************************************************************************/
/* SDS_EQ :: PLDCTL :: reserved0 [31:16] */
#define BCHP_SDS_EQ_PLDCTL_reserved0_MASK                          0xffff0000
#define BCHP_SDS_EQ_PLDCTL_reserved0_SHIFT                         16

/* SDS_EQ :: PLDCTL :: hp_in_scale [15:08] */
#define BCHP_SDS_EQ_PLDCTL_hp_in_scale_MASK                        0x0000ff00
#define BCHP_SDS_EQ_PLDCTL_hp_in_scale_SHIFT                       8
#define BCHP_SDS_EQ_PLDCTL_hp_in_scale_DEFAULT                     128

/* SDS_EQ :: PLDCTL :: reserved_for_eco1 [07:05] */
#define BCHP_SDS_EQ_PLDCTL_reserved_for_eco1_MASK                  0x000000e0
#define BCHP_SDS_EQ_PLDCTL_reserved_for_eco1_SHIFT                 5
#define BCHP_SDS_EQ_PLDCTL_reserved_for_eco1_DEFAULT               0

/* SDS_EQ :: PLDCTL :: pl_res_en [04:04] */
#define BCHP_SDS_EQ_PLDCTL_pl_res_en_MASK                          0x00000010
#define BCHP_SDS_EQ_PLDCTL_pl_res_en_SHIFT                         4
#define BCHP_SDS_EQ_PLDCTL_pl_res_en_DEFAULT                       0

/* SDS_EQ :: PLDCTL :: pl_res_byp [03:03] */
#define BCHP_SDS_EQ_PLDCTL_pl_res_byp_MASK                         0x00000008
#define BCHP_SDS_EQ_PLDCTL_pl_res_byp_SHIFT                        3
#define BCHP_SDS_EQ_PLDCTL_pl_res_byp_DEFAULT                      0

/* SDS_EQ :: PLDCTL :: pl_des_en [02:02] */
#define BCHP_SDS_EQ_PLDCTL_pl_des_en_MASK                          0x00000004
#define BCHP_SDS_EQ_PLDCTL_pl_des_en_SHIFT                         2
#define BCHP_SDS_EQ_PLDCTL_pl_des_en_DEFAULT                       0

/* SDS_EQ :: PLDCTL :: pl_des_byp [01:01] */
#define BCHP_SDS_EQ_PLDCTL_pl_des_byp_MASK                         0x00000002
#define BCHP_SDS_EQ_PLDCTL_pl_des_byp_SHIFT                        1
#define BCHP_SDS_EQ_PLDCTL_pl_des_byp_DEFAULT                      0

/* SDS_EQ :: PLDCTL :: reserved_for_eco2 [00:00] */
#define BCHP_SDS_EQ_PLDCTL_reserved_for_eco2_MASK                  0x00000001
#define BCHP_SDS_EQ_PLDCTL_reserved_for_eco2_SHIFT                 0
#define BCHP_SDS_EQ_PLDCTL_reserved_for_eco2_DEFAULT               0

/***************************************************************************
 *HDRD - HP Header Symbol I,Q
 ***************************************************************************/
/* SDS_EQ :: HDRD :: i_hdrd [31:24] */
#define BCHP_SDS_EQ_HDRD_i_hdrd_MASK                               0xff000000
#define BCHP_SDS_EQ_HDRD_i_hdrd_SHIFT                              24
#define BCHP_SDS_EQ_HDRD_i_hdrd_DEFAULT                            0

/* SDS_EQ :: HDRD :: q_hdrd [23:16] */
#define BCHP_SDS_EQ_HDRD_q_hdrd_MASK                               0x00ff0000
#define BCHP_SDS_EQ_HDRD_q_hdrd_SHIFT                              16
#define BCHP_SDS_EQ_HDRD_q_hdrd_DEFAULT                            0

/* SDS_EQ :: HDRD :: reserved0 [15:12] */
#define BCHP_SDS_EQ_HDRD_reserved0_MASK                            0x0000f000
#define BCHP_SDS_EQ_HDRD_reserved0_SHIFT                           12

/* SDS_EQ :: HDRD :: hdr_capture_rcv_lock [11:11] */
#define BCHP_SDS_EQ_HDRD_hdr_capture_rcv_lock_MASK                 0x00000800
#define BCHP_SDS_EQ_HDRD_hdr_capture_rcv_lock_SHIFT                11

/* SDS_EQ :: HDRD :: hdr_capture_req [10:10] */
#define BCHP_SDS_EQ_HDRD_hdr_capture_req_MASK                      0x00000400
#define BCHP_SDS_EQ_HDRD_hdr_capture_req_SHIFT                     10

/* SDS_EQ :: HDRD :: rcv_lock [09:09] */
#define BCHP_SDS_EQ_HDRD_rcv_lock_MASK                             0x00000200
#define BCHP_SDS_EQ_HDRD_rcv_lock_SHIFT                            9
#define BCHP_SDS_EQ_HDRD_rcv_lock_DEFAULT                          0

/* SDS_EQ :: HDRD :: header_ready [08:08] */
#define BCHP_SDS_EQ_HDRD_header_ready_MASK                         0x00000100
#define BCHP_SDS_EQ_HDRD_header_ready_SHIFT                        8

/* SDS_EQ :: HDRD :: reserved1 [07:00] */
#define BCHP_SDS_EQ_HDRD_reserved1_MASK                            0x000000ff
#define BCHP_SDS_EQ_HDRD_reserved1_SHIFT                           0

/***************************************************************************
 *HDRA - HP Header Symbol Memory Address
 ***************************************************************************/
/* SDS_EQ :: HDRA :: reserved0 [31:31] */
#define BCHP_SDS_EQ_HDRA_reserved0_MASK                            0x80000000
#define BCHP_SDS_EQ_HDRA_reserved0_SHIFT                           31

/* SDS_EQ :: HDRA :: hdra [30:24] */
#define BCHP_SDS_EQ_HDRA_hdra_MASK                                 0x7f000000
#define BCHP_SDS_EQ_HDRA_hdra_SHIFT                                24
#define BCHP_SDS_EQ_HDRA_hdra_DEFAULT                              0

/* SDS_EQ :: HDRA :: reserved1 [23:17] */
#define BCHP_SDS_EQ_HDRA_reserved1_MASK                            0x00fe0000
#define BCHP_SDS_EQ_HDRA_reserved1_SHIFT                           17

/* SDS_EQ :: HDRA :: hdr_capture_req [16:16] */
#define BCHP_SDS_EQ_HDRA_hdr_capture_req_MASK                      0x00010000
#define BCHP_SDS_EQ_HDRA_hdr_capture_req_SHIFT                     16
#define BCHP_SDS_EQ_HDRA_hdr_capture_req_DEFAULT                   0

/* SDS_EQ :: HDRA :: reserved2 [15:00] */
#define BCHP_SDS_EQ_HDRA_reserved2_MASK                            0x0000ffff
#define BCHP_SDS_EQ_HDRA_reserved2_SHIFT                           0

/***************************************************************************
 *XSEED - Physical Layer Descrambler Seed
 ***************************************************************************/
/* SDS_EQ :: XSEED :: reserved0 [31:26] */
#define BCHP_SDS_EQ_XSEED_reserved0_MASK                           0xfc000000
#define BCHP_SDS_EQ_XSEED_reserved0_SHIFT                          26

/* SDS_EQ :: XSEED :: x_init [25:08] */
#define BCHP_SDS_EQ_XSEED_x_init_MASK                              0x03ffff00
#define BCHP_SDS_EQ_XSEED_x_init_SHIFT                             8
#define BCHP_SDS_EQ_XSEED_x_init_DEFAULT                           1

/* SDS_EQ :: XSEED :: reserved1 [07:00] */
#define BCHP_SDS_EQ_XSEED_reserved1_MASK                           0x000000ff
#define BCHP_SDS_EQ_XSEED_reserved1_SHIFT                          0

/***************************************************************************
 *XTAP1 - Physical Layer Descrambler x1
 ***************************************************************************/
/* SDS_EQ :: XTAP1 :: reserved0 [31:26] */
#define BCHP_SDS_EQ_XTAP1_reserved0_MASK                           0xfc000000
#define BCHP_SDS_EQ_XTAP1_reserved0_SHIFT                          26

/* SDS_EQ :: XTAP1 :: x_tap1 [25:08] */
#define BCHP_SDS_EQ_XTAP1_x_tap1_MASK                              0x03ffff00
#define BCHP_SDS_EQ_XTAP1_x_tap1_SHIFT                             8
#define BCHP_SDS_EQ_XTAP1_x_tap1_DEFAULT                           1

/* SDS_EQ :: XTAP1 :: reserved1 [07:00] */
#define BCHP_SDS_EQ_XTAP1_reserved1_MASK                           0x000000ff
#define BCHP_SDS_EQ_XTAP1_reserved1_SHIFT                          0

/***************************************************************************
 *XTAP2 - Physical Layer Descrambler x2
 ***************************************************************************/
/* SDS_EQ :: XTAP2 :: reserved0 [31:26] */
#define BCHP_SDS_EQ_XTAP2_reserved0_MASK                           0xfc000000
#define BCHP_SDS_EQ_XTAP2_reserved0_SHIFT                          26

/* SDS_EQ :: XTAP2 :: x_tap2 [25:08] */
#define BCHP_SDS_EQ_XTAP2_x_tap2_MASK                              0x03ffff00
#define BCHP_SDS_EQ_XTAP2_x_tap2_SHIFT                             8
#define BCHP_SDS_EQ_XTAP2_x_tap2_DEFAULT                           32848

/* SDS_EQ :: XTAP2 :: reserved1 [07:00] */
#define BCHP_SDS_EQ_XTAP2_reserved1_MASK                           0x000000ff
#define BCHP_SDS_EQ_XTAP2_reserved1_SHIFT                          0

/***************************************************************************
 *LUPD - Carrier loop PD loop-up-table memory read/write data
 ***************************************************************************/
/* SDS_EQ :: LUPD :: reserved0 [31:26] */
#define BCHP_SDS_EQ_LUPD_reserved0_MASK                            0xfc000000
#define BCHP_SDS_EQ_LUPD_reserved0_SHIFT                           26

/* SDS_EQ :: LUPD :: lupd [25:08] */
#define BCHP_SDS_EQ_LUPD_lupd_MASK                                 0x03ffff00
#define BCHP_SDS_EQ_LUPD_lupd_SHIFT                                8
#define BCHP_SDS_EQ_LUPD_lupd_DEFAULT                              0

/* SDS_EQ :: LUPD :: reserved1 [07:00] */
#define BCHP_SDS_EQ_LUPD_reserved1_MASK                            0x000000ff
#define BCHP_SDS_EQ_LUPD_reserved1_SHIFT                           0

/***************************************************************************
 *LUPA - Carrier loop PD loop-up-table memory read/write address
 ***************************************************************************/
/* SDS_EQ :: LUPA :: micro_acc_en [31:31] */
#define BCHP_SDS_EQ_LUPA_micro_acc_en_MASK                         0x80000000
#define BCHP_SDS_EQ_LUPA_micro_acc_en_SHIFT                        31
#define BCHP_SDS_EQ_LUPA_micro_acc_en_DEFAULT                      0

/* SDS_EQ :: LUPA :: reserved0 [30:26] */
#define BCHP_SDS_EQ_LUPA_reserved0_MASK                            0x7c000000
#define BCHP_SDS_EQ_LUPA_reserved0_SHIFT                           26

/* SDS_EQ :: LUPA :: lupa [25:16] */
#define BCHP_SDS_EQ_LUPA_lupa_MASK                                 0x03ff0000
#define BCHP_SDS_EQ_LUPA_lupa_SHIFT                                16
#define BCHP_SDS_EQ_LUPA_lupa_DEFAULT                              0

/* SDS_EQ :: LUPA :: reserved1 [15:00] */
#define BCHP_SDS_EQ_LUPA_reserved1_MASK                            0x0000ffff
#define BCHP_SDS_EQ_LUPA_reserved1_SHIFT                           0

/***************************************************************************
 *SDSLEN - Soft Decision Signature Analyzer Symbol Length
 ***************************************************************************/
/* SDS_EQ :: SDSLEN :: softd_sig_len [31:00] */
#define BCHP_SDS_EQ_SDSLEN_softd_sig_len_MASK                      0xffffffff
#define BCHP_SDS_EQ_SDSLEN_softd_sig_len_SHIFT                     0
#define BCHP_SDS_EQ_SDSLEN_softd_sig_len_DEFAULT                   0

/***************************************************************************
 *SDSIG - Soft Decision Signature Analyzer Output
 ***************************************************************************/
/* SDS_EQ :: SDSIG :: softd_sig [31:00] */
#define BCHP_SDS_EQ_SDSIG_softd_sig_MASK                           0xffffffff
#define BCHP_SDS_EQ_SDSIG_softd_sig_SHIFT                          0
#define BCHP_SDS_EQ_SDSIG_softd_sig_DEFAULT                        0

/***************************************************************************
 *MGAIND - MODCOD Gain Table read/write data
 ***************************************************************************/
/* SDS_EQ :: MGAIND :: mgaind [31:00] */
#define BCHP_SDS_EQ_MGAIND_mgaind_MASK                             0xffffffff
#define BCHP_SDS_EQ_MGAIND_mgaind_SHIFT                            0
#define BCHP_SDS_EQ_MGAIND_mgaind_DEFAULT                          0

/***************************************************************************
 *MGAINA - MODCOD Gain Table read/write address
 ***************************************************************************/
/* SDS_EQ :: MGAINA :: mgain_acc_en [31:31] */
#define BCHP_SDS_EQ_MGAINA_mgain_acc_en_MASK                       0x80000000
#define BCHP_SDS_EQ_MGAINA_mgain_acc_en_SHIFT                      31
#define BCHP_SDS_EQ_MGAINA_mgain_acc_en_DEFAULT                    0

/* SDS_EQ :: MGAINA :: reserved0 [30:28] */
#define BCHP_SDS_EQ_MGAINA_reserved0_MASK                          0x70000000
#define BCHP_SDS_EQ_MGAINA_reserved0_SHIFT                         28

/* SDS_EQ :: MGAINA :: mgaina [27:24] */
#define BCHP_SDS_EQ_MGAINA_mgaina_MASK                             0x0f000000
#define BCHP_SDS_EQ_MGAINA_mgaina_SHIFT                            24
#define BCHP_SDS_EQ_MGAINA_mgaina_DEFAULT                          0

/* SDS_EQ :: MGAINA :: reserved1 [23:00] */
#define BCHP_SDS_EQ_MGAINA_reserved1_MASK                          0x00ffffff
#define BCHP_SDS_EQ_MGAINA_reserved1_SHIFT                         0

#endif /* #ifndef BCHP_SDS_EQ_H__ */

/* End of File */
