Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2700185 Thu Oct 24 18:46:05 MDT 2019
| Date         : Tue Feb 18 15:24:13 2020
| Host         : WIN-0JR3P7S3KIR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_display_timing_summary_routed.rpt -pb vga_display_timing_summary_routed.pb -rpx vga_display_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_display
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: clk2/clk_out_reg/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: clk3/clk_out_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dd/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dd/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: dd/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: dd/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: dd/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dd/FSM_onehot_state_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dl/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dl/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dl/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dl/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dl/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dl/FSM_onehot_state_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dr/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dr/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dr/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dr/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dr/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: dr/FSM_onehot_state_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: du/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: du/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: du/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: du/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: du/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: du/FSM_onehot_state_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: x_low_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: x_low_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: x_low_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: x_low_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 180 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 10 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.948        0.000                      0                   86        0.099        0.000                      0                   86        4.500        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.948        0.000                      0                   86        0.099        0.000                      0                   86        4.500        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.948ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.948ns  (required time - arrival time)
  Source:                 clk2/period_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk2/period_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 0.704ns (19.764%)  route 2.858ns (80.236%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.627     5.148    clk2/clk_IBUF_BUFG
    SLICE_X1Y52          FDRE                                         r  clk2/period_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  clk2/period_count_reg[16]/Q
                         net (fo=2, routed)           0.957     6.561    clk2/period_count_reg[16]
    SLICE_X2Y52          LUT6 (Prop_lut6_I3_O)        0.124     6.685 r  clk2/period_count[0]_i_5/O
                         net (fo=1, routed)           0.861     7.546    clk2/period_count[0]_i_5_n_0
    SLICE_X0Y48          LUT6 (Prop_lut6_I2_O)        0.124     7.670 r  clk2/period_count[0]_i_1/O
                         net (fo=22, routed)          1.040     8.710    clk2/period_count[0]_i_1_n_0
    SLICE_X1Y53          FDRE                                         r  clk2/period_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.509    14.850    clk2/clk_IBUF_BUFG
    SLICE_X1Y53          FDRE                                         r  clk2/period_count_reg[20]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X1Y53          FDRE (Setup_fdre_C_R)       -0.429    14.658    clk2/period_count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -8.710    
  -------------------------------------------------------------------
                         slack                                  5.948    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 clk3/period_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk3/period_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.704ns (20.033%)  route 2.810ns (79.967%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.564     5.085    clk3/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clk3/period_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  clk3/period_count_reg[15]/Q
                         net (fo=2, routed)           0.833     6.375    clk3/period_count_reg[15]
    SLICE_X34Y47         LUT6 (Prop_lut6_I2_O)        0.124     6.499 r  clk3/period_count[0]_i_5__0/O
                         net (fo=1, routed)           0.810     7.308    clk3/period_count[0]_i_5__0_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.432 r  clk3/period_count[0]_i_1__0/O
                         net (fo=22, routed)          1.167     8.600    clk3/period_count[0]_i_1__0_n_0
    SLICE_X35Y48         FDRE                                         r  clk3/period_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.445    14.786    clk3/clk_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  clk3/period_count_reg[20]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y48         FDRE (Setup_fdre_C_R)       -0.429    14.597    clk3/period_count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.600    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             6.088ns  (required time - arrival time)
  Source:                 clk2/period_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk2/period_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.423ns  (logic 0.704ns (20.568%)  route 2.719ns (79.432%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.627     5.148    clk2/clk_IBUF_BUFG
    SLICE_X1Y52          FDRE                                         r  clk2/period_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  clk2/period_count_reg[16]/Q
                         net (fo=2, routed)           0.957     6.561    clk2/period_count_reg[16]
    SLICE_X2Y52          LUT6 (Prop_lut6_I3_O)        0.124     6.685 r  clk2/period_count[0]_i_5/O
                         net (fo=1, routed)           0.861     7.546    clk2/period_count[0]_i_5_n_0
    SLICE_X0Y48          LUT6 (Prop_lut6_I2_O)        0.124     7.670 r  clk2/period_count[0]_i_1/O
                         net (fo=22, routed)          0.901     8.571    clk2/period_count[0]_i_1_n_0
    SLICE_X1Y50          FDRE                                         r  clk2/period_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.510    14.851    clk2/clk_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  clk2/period_count_reg[10]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y50          FDRE (Setup_fdre_C_R)       -0.429    14.659    clk2/period_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.571    
  -------------------------------------------------------------------
                         slack                                  6.088    

Slack (MET) :             6.088ns  (required time - arrival time)
  Source:                 clk2/period_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk2/period_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.423ns  (logic 0.704ns (20.568%)  route 2.719ns (79.432%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.627     5.148    clk2/clk_IBUF_BUFG
    SLICE_X1Y52          FDRE                                         r  clk2/period_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  clk2/period_count_reg[16]/Q
                         net (fo=2, routed)           0.957     6.561    clk2/period_count_reg[16]
    SLICE_X2Y52          LUT6 (Prop_lut6_I3_O)        0.124     6.685 r  clk2/period_count[0]_i_5/O
                         net (fo=1, routed)           0.861     7.546    clk2/period_count[0]_i_5_n_0
    SLICE_X0Y48          LUT6 (Prop_lut6_I2_O)        0.124     7.670 r  clk2/period_count[0]_i_1/O
                         net (fo=22, routed)          0.901     8.571    clk2/period_count[0]_i_1_n_0
    SLICE_X1Y50          FDRE                                         r  clk2/period_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.510    14.851    clk2/clk_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  clk2/period_count_reg[11]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y50          FDRE (Setup_fdre_C_R)       -0.429    14.659    clk2/period_count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.571    
  -------------------------------------------------------------------
                         slack                                  6.088    

Slack (MET) :             6.088ns  (required time - arrival time)
  Source:                 clk2/period_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk2/period_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.423ns  (logic 0.704ns (20.568%)  route 2.719ns (79.432%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.627     5.148    clk2/clk_IBUF_BUFG
    SLICE_X1Y52          FDRE                                         r  clk2/period_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  clk2/period_count_reg[16]/Q
                         net (fo=2, routed)           0.957     6.561    clk2/period_count_reg[16]
    SLICE_X2Y52          LUT6 (Prop_lut6_I3_O)        0.124     6.685 r  clk2/period_count[0]_i_5/O
                         net (fo=1, routed)           0.861     7.546    clk2/period_count[0]_i_5_n_0
    SLICE_X0Y48          LUT6 (Prop_lut6_I2_O)        0.124     7.670 r  clk2/period_count[0]_i_1/O
                         net (fo=22, routed)          0.901     8.571    clk2/period_count[0]_i_1_n_0
    SLICE_X1Y50          FDRE                                         r  clk2/period_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.510    14.851    clk2/clk_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  clk2/period_count_reg[8]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y50          FDRE (Setup_fdre_C_R)       -0.429    14.659    clk2/period_count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.571    
  -------------------------------------------------------------------
                         slack                                  6.088    

Slack (MET) :             6.088ns  (required time - arrival time)
  Source:                 clk2/period_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk2/period_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.423ns  (logic 0.704ns (20.568%)  route 2.719ns (79.432%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.627     5.148    clk2/clk_IBUF_BUFG
    SLICE_X1Y52          FDRE                                         r  clk2/period_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  clk2/period_count_reg[16]/Q
                         net (fo=2, routed)           0.957     6.561    clk2/period_count_reg[16]
    SLICE_X2Y52          LUT6 (Prop_lut6_I3_O)        0.124     6.685 r  clk2/period_count[0]_i_5/O
                         net (fo=1, routed)           0.861     7.546    clk2/period_count[0]_i_5_n_0
    SLICE_X0Y48          LUT6 (Prop_lut6_I2_O)        0.124     7.670 r  clk2/period_count[0]_i_1/O
                         net (fo=22, routed)          0.901     8.571    clk2/period_count[0]_i_1_n_0
    SLICE_X1Y50          FDRE                                         r  clk2/period_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.510    14.851    clk2/clk_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  clk2/period_count_reg[9]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y50          FDRE (Setup_fdre_C_R)       -0.429    14.659    clk2/period_count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.571    
  -------------------------------------------------------------------
                         slack                                  6.088    

Slack (MET) :             6.112ns  (required time - arrival time)
  Source:                 clk2/period_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk2/period_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.424ns  (logic 0.704ns (20.563%)  route 2.720ns (79.437%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.627     5.148    clk2/clk_IBUF_BUFG
    SLICE_X1Y52          FDRE                                         r  clk2/period_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  clk2/period_count_reg[16]/Q
                         net (fo=2, routed)           0.957     6.561    clk2/period_count_reg[16]
    SLICE_X2Y52          LUT6 (Prop_lut6_I3_O)        0.124     6.685 r  clk2/period_count[0]_i_5/O
                         net (fo=1, routed)           0.861     7.546    clk2/period_count[0]_i_5_n_0
    SLICE_X0Y48          LUT6 (Prop_lut6_I2_O)        0.124     7.670 r  clk2/period_count[0]_i_1/O
                         net (fo=22, routed)          0.902     8.572    clk2/period_count[0]_i_1_n_0
    SLICE_X1Y52          FDRE                                         r  clk2/period_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.510    14.851    clk2/clk_IBUF_BUFG
    SLICE_X1Y52          FDRE                                         r  clk2/period_count_reg[16]/C
                         clock pessimism              0.297    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X1Y52          FDRE (Setup_fdre_C_R)       -0.429    14.684    clk2/period_count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -8.572    
  -------------------------------------------------------------------
                         slack                                  6.112    

Slack (MET) :             6.112ns  (required time - arrival time)
  Source:                 clk2/period_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk2/period_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.424ns  (logic 0.704ns (20.563%)  route 2.720ns (79.437%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.627     5.148    clk2/clk_IBUF_BUFG
    SLICE_X1Y52          FDRE                                         r  clk2/period_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  clk2/period_count_reg[16]/Q
                         net (fo=2, routed)           0.957     6.561    clk2/period_count_reg[16]
    SLICE_X2Y52          LUT6 (Prop_lut6_I3_O)        0.124     6.685 r  clk2/period_count[0]_i_5/O
                         net (fo=1, routed)           0.861     7.546    clk2/period_count[0]_i_5_n_0
    SLICE_X0Y48          LUT6 (Prop_lut6_I2_O)        0.124     7.670 r  clk2/period_count[0]_i_1/O
                         net (fo=22, routed)          0.902     8.572    clk2/period_count[0]_i_1_n_0
    SLICE_X1Y52          FDRE                                         r  clk2/period_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.510    14.851    clk2/clk_IBUF_BUFG
    SLICE_X1Y52          FDRE                                         r  clk2/period_count_reg[17]/C
                         clock pessimism              0.297    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X1Y52          FDRE (Setup_fdre_C_R)       -0.429    14.684    clk2/period_count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -8.572    
  -------------------------------------------------------------------
                         slack                                  6.112    

Slack (MET) :             6.112ns  (required time - arrival time)
  Source:                 clk2/period_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk2/period_count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.424ns  (logic 0.704ns (20.563%)  route 2.720ns (79.437%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.627     5.148    clk2/clk_IBUF_BUFG
    SLICE_X1Y52          FDRE                                         r  clk2/period_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  clk2/period_count_reg[16]/Q
                         net (fo=2, routed)           0.957     6.561    clk2/period_count_reg[16]
    SLICE_X2Y52          LUT6 (Prop_lut6_I3_O)        0.124     6.685 r  clk2/period_count[0]_i_5/O
                         net (fo=1, routed)           0.861     7.546    clk2/period_count[0]_i_5_n_0
    SLICE_X0Y48          LUT6 (Prop_lut6_I2_O)        0.124     7.670 r  clk2/period_count[0]_i_1/O
                         net (fo=22, routed)          0.902     8.572    clk2/period_count[0]_i_1_n_0
    SLICE_X1Y52          FDRE                                         r  clk2/period_count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.510    14.851    clk2/clk_IBUF_BUFG
    SLICE_X1Y52          FDRE                                         r  clk2/period_count_reg[18]/C
                         clock pessimism              0.297    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X1Y52          FDRE (Setup_fdre_C_R)       -0.429    14.684    clk2/period_count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -8.572    
  -------------------------------------------------------------------
                         slack                                  6.112    

Slack (MET) :             6.112ns  (required time - arrival time)
  Source:                 clk2/period_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk2/period_count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.424ns  (logic 0.704ns (20.563%)  route 2.720ns (79.437%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.627     5.148    clk2/clk_IBUF_BUFG
    SLICE_X1Y52          FDRE                                         r  clk2/period_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  clk2/period_count_reg[16]/Q
                         net (fo=2, routed)           0.957     6.561    clk2/period_count_reg[16]
    SLICE_X2Y52          LUT6 (Prop_lut6_I3_O)        0.124     6.685 r  clk2/period_count[0]_i_5/O
                         net (fo=1, routed)           0.861     7.546    clk2/period_count[0]_i_5_n_0
    SLICE_X0Y48          LUT6 (Prop_lut6_I2_O)        0.124     7.670 r  clk2/period_count[0]_i_1/O
                         net (fo=22, routed)          0.902     8.572    clk2/period_count[0]_i_1_n_0
    SLICE_X1Y52          FDRE                                         r  clk2/period_count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.510    14.851    clk2/clk_IBUF_BUFG
    SLICE_X1Y52          FDRE                                         r  clk2/period_count_reg[19]/C
                         clock pessimism              0.297    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X1Y52          FDRE (Setup_fdre_C_R)       -0.429    14.684    clk2/period_count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -8.572    
  -------------------------------------------------------------------
                         slack                                  6.112    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 clk2/period_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk2/period_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.596     1.479    clk2/clk_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  clk2/period_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  clk2/period_count_reg[7]/Q
                         net (fo=2, routed)           0.117     1.737    clk2/period_count_reg[7]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.897 r  clk2/period_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.898    clk2/period_count_reg[4]_i_1__0_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.952 r  clk2/period_count_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.952    clk2/period_count_reg[8]_i_1__0_n_7
    SLICE_X1Y50          FDRE                                         r  clk2/period_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.864     1.992    clk2/clk_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  clk2/period_count_reg[8]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    clk2/period_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 clk2/period_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk2/period_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.596     1.479    clk2/clk_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  clk2/period_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  clk2/period_count_reg[7]/Q
                         net (fo=2, routed)           0.117     1.737    clk2/period_count_reg[7]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.897 r  clk2/period_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.898    clk2/period_count_reg[4]_i_1__0_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.963 r  clk2/period_count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.963    clk2/period_count_reg[8]_i_1__0_n_5
    SLICE_X1Y50          FDRE                                         r  clk2/period_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.864     1.992    clk2/clk_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  clk2/period_count_reg[10]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    clk2/period_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 clk2/period_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk2/period_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.596     1.479    clk2/clk_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  clk2/period_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  clk2/period_count_reg[7]/Q
                         net (fo=2, routed)           0.117     1.737    clk2/period_count_reg[7]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.897 r  clk2/period_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.898    clk2/period_count_reg[4]_i_1__0_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.988 r  clk2/period_count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.988    clk2/period_count_reg[8]_i_1__0_n_4
    SLICE_X1Y50          FDRE                                         r  clk2/period_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.864     1.992    clk2/clk_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  clk2/period_count_reg[11]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    clk2/period_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 clk2/period_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk2/period_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.596     1.479    clk2/clk_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  clk2/period_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  clk2/period_count_reg[7]/Q
                         net (fo=2, routed)           0.117     1.737    clk2/period_count_reg[7]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.897 r  clk2/period_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.898    clk2/period_count_reg[4]_i_1__0_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.988 r  clk2/period_count_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.988    clk2/period_count_reg[8]_i_1__0_n_6
    SLICE_X1Y50          FDRE                                         r  clk2/period_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.864     1.992    clk2/clk_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  clk2/period_count_reg[9]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    clk2/period_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 clk2/period_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk2/period_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.394ns (76.968%)  route 0.118ns (23.032%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.596     1.479    clk2/clk_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  clk2/period_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  clk2/period_count_reg[7]/Q
                         net (fo=2, routed)           0.117     1.737    clk2/period_count_reg[7]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.897 r  clk2/period_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.898    clk2/period_count_reg[4]_i_1__0_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.937 r  clk2/period_count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.937    clk2/period_count_reg[8]_i_1__0_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.991 r  clk2/period_count_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.991    clk2/period_count_reg[12]_i_1__0_n_7
    SLICE_X1Y51          FDRE                                         r  clk2/period_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.864     1.992    clk2/clk_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  clk2/period_count_reg[12]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.105     1.853    clk2/period_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 clk2/period_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk2/period_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.405ns (77.452%)  route 0.118ns (22.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.596     1.479    clk2/clk_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  clk2/period_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  clk2/period_count_reg[7]/Q
                         net (fo=2, routed)           0.117     1.737    clk2/period_count_reg[7]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.897 r  clk2/period_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.898    clk2/period_count_reg[4]_i_1__0_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.937 r  clk2/period_count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.937    clk2/period_count_reg[8]_i_1__0_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.002 r  clk2/period_count_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.002    clk2/period_count_reg[12]_i_1__0_n_5
    SLICE_X1Y51          FDRE                                         r  clk2/period_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.864     1.992    clk2/clk_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  clk2/period_count_reg[14]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.105     1.853    clk2/period_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 clk2/period_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk2/period_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.430ns (78.481%)  route 0.118ns (21.519%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.596     1.479    clk2/clk_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  clk2/period_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  clk2/period_count_reg[7]/Q
                         net (fo=2, routed)           0.117     1.737    clk2/period_count_reg[7]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.897 r  clk2/period_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.898    clk2/period_count_reg[4]_i_1__0_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.937 r  clk2/period_count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.937    clk2/period_count_reg[8]_i_1__0_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.027 r  clk2/period_count_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.027    clk2/period_count_reg[12]_i_1__0_n_6
    SLICE_X1Y51          FDRE                                         r  clk2/period_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.864     1.992    clk2/clk_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  clk2/period_count_reg[13]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.105     1.853    clk2/period_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 clk2/period_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk2/period_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.430ns (78.481%)  route 0.118ns (21.519%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.596     1.479    clk2/clk_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  clk2/period_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  clk2/period_count_reg[7]/Q
                         net (fo=2, routed)           0.117     1.737    clk2/period_count_reg[7]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.897 r  clk2/period_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.898    clk2/period_count_reg[4]_i_1__0_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.937 r  clk2/period_count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.937    clk2/period_count_reg[8]_i_1__0_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.027 r  clk2/period_count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.027    clk2/period_count_reg[12]_i_1__0_n_4
    SLICE_X1Y51          FDRE                                         r  clk2/period_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.864     1.992    clk2/clk_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  clk2/period_count_reg[15]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.105     1.853    clk2/period_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 clk2/period_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk2/period_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.433ns (78.598%)  route 0.118ns (21.402%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.596     1.479    clk2/clk_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  clk2/period_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  clk2/period_count_reg[7]/Q
                         net (fo=2, routed)           0.117     1.737    clk2/period_count_reg[7]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.897 r  clk2/period_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.898    clk2/period_count_reg[4]_i_1__0_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.937 r  clk2/period_count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.937    clk2/period_count_reg[8]_i_1__0_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.976 r  clk2/period_count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.976    clk2/period_count_reg[12]_i_1__0_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.030 r  clk2/period_count_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.030    clk2/period_count_reg[16]_i_1__0_n_7
    SLICE_X1Y52          FDRE                                         r  clk2/period_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.864     1.992    clk2/clk_IBUF_BUFG
    SLICE_X1Y52          FDRE                                         r  clk2/period_count_reg[16]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X1Y52          FDRE (Hold_fdre_C_D)         0.105     1.853    clk2/period_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 clk2/period_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk2/period_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.444ns (79.017%)  route 0.118ns (20.983%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.596     1.479    clk2/clk_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  clk2/period_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  clk2/period_count_reg[7]/Q
                         net (fo=2, routed)           0.117     1.737    clk2/period_count_reg[7]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.897 r  clk2/period_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.898    clk2/period_count_reg[4]_i_1__0_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.937 r  clk2/period_count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.937    clk2/period_count_reg[8]_i_1__0_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.976 r  clk2/period_count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.976    clk2/period_count_reg[12]_i_1__0_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.041 r  clk2/period_count_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.041    clk2/period_count_reg[16]_i_1__0_n_5
    SLICE_X1Y52          FDRE                                         r  clk2/period_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.864     1.992    clk2/clk_IBUF_BUFG
    SLICE_X1Y52          FDRE                                         r  clk2/period_count_reg[18]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X1Y52          FDRE (Hold_fdre_C_D)         0.105     1.853    clk2/period_count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y52    clk2/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y48    clk2/period_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y50    clk2/period_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y50    clk2/period_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y51    clk2/period_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y52    clk2/period_count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y52    clk2/period_count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y52    clk2/period_count_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y52    clk2/period_count_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   clk3/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   clk3/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y43   clk3/period_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y43   clk3/period_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk3/period_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk3/period_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk3/period_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk3/period_count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk3/period_count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   clk3/period_count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y48    clk2/period_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y48    clk2/period_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y53    clk2/period_count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y48    clk2/period_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y48    clk2/period_count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y49    clk2/period_count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y49    clk2/period_count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y49    clk2/period_count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y49    clk2/period_count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y52    clk2/clk_out_reg/C



