{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1551967270598 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551967270599 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 07 09:01:10 2019 " "Processing started: Thu Mar 07 09:01:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551967270599 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551967270599 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off turbo_encoder -c turbo_encoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off turbo_encoder -c turbo_encoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551967270599 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1551967271341 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1551967271342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eap42/documents/ece559/project/turbo_encoder/trellis/trellshift.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/eap42/documents/ece559/project/turbo_encoder/trellis/trellshift.v" { { "Info" "ISGN_ENTITY_NAME" "1 trellshift " "Found entity 1: trellshift" {  } { { "../trellis/trellshift.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/trellis/trellshift.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551967283520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551967283520 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "trellisterm.v(10) " "Verilog HDL warning at trellisterm.v(10): extended using \"x\" or \"z\"" {  } { { "../trellis/trellisterm.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/trellis/trellisterm.v" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1551967283520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eap42/documents/ece559/project/turbo_encoder/trellis/trellisterm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/eap42/documents/ece559/project/turbo_encoder/trellis/trellisterm.v" { { "Info" "ISGN_ENTITY_NAME" "1 trellisterm " "Found entity 1: trellisterm" {  } { { "../trellis/trellisterm.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/trellis/trellisterm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551967283520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551967283520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eap42/documents/ece559/project/turbo_encoder/fsm/fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/eap42/documents/ece559/project/turbo_encoder/fsm/fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "../fsm/fsm.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/fsm/fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551967283535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551967283535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eap42/documents/ece559/project/turbo_encoder/encoder/encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/eap42/documents/ece559/project/turbo_encoder/encoder/encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "../encoder/encoder.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/encoder/encoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551967283551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551967283551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/eap42/documents/ece559/project/turbo_encoder/encoder/dffe_ref.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/eap42/documents/ece559/project/turbo_encoder/encoder/dffe_ref.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe_ref " "Found entity 1: dffe_ref" {  } { { "../encoder/dffe_ref.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/encoder/dffe_ref.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551967283551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551967283551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turbo_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file turbo_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 turbo_encoder " "Found entity 1: turbo_encoder" {  } { { "turbo_encoder.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551967283551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551967283551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turbo_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file turbo_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 turbo_fifo " "Found entity 1: turbo_fifo" {  } { { "turbo_fifo.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551967283551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551967283551 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_delay turbo_encoder.v(67) " "Verilog HDL Implicit Net warning at turbo_encoder.v(67): created implicit net for \"write_delay\"" {  } { { "turbo_encoder.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551967283551 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "turbo_encoder " "Elaborating entity \"turbo_encoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1551967283645 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 turbo_encoder.v(88) " "Verilog HDL assignment warning at turbo_encoder.v(88): truncated value with size 32 to match size of target (1)" {  } { { "turbo_encoder.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551967283645 "|turbo_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 turbo_encoder.v(93) " "Verilog HDL assignment warning at turbo_encoder.v(93): truncated value with size 32 to match size of target (1)" {  } { { "turbo_encoder.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551967283645 "|turbo_encoder"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "turbo_encoder.v(97) " "Verilog HDL Case Statement warning at turbo_encoder.v(97): case item expression never matches the case expression" {  } { { "turbo_encoder.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 97 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1551967283645 "|turbo_encoder"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "turbo_encoder.v(103) " "Verilog HDL Case Statement warning at turbo_encoder.v(103): case item expression never matches the case expression" {  } { { "turbo_encoder.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 103 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1551967283645 "|turbo_encoder"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "turbo_encoder.v(113) " "Verilog HDL Case Statement warning at turbo_encoder.v(113): case item expression never matches the case expression" {  } { { "turbo_encoder.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 113 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1551967283645 "|turbo_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 turbo_encoder.v(124) " "Verilog HDL assignment warning at turbo_encoder.v(124): truncated value with size 32 to match size of target (14)" {  } { { "turbo_encoder.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551967283660 "|turbo_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 turbo_encoder.v(126) " "Verilog HDL assignment warning at turbo_encoder.v(126): truncated value with size 32 to match size of target (1)" {  } { { "turbo_encoder.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551967283660 "|turbo_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 turbo_encoder.v(134) " "Verilog HDL assignment warning at turbo_encoder.v(134): truncated value with size 32 to match size of target (14)" {  } { { "turbo_encoder.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551967283660 "|turbo_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 turbo_encoder.v(136) " "Verilog HDL assignment warning at turbo_encoder.v(136): truncated value with size 32 to match size of target (1)" {  } { { "turbo_encoder.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551967283660 "|turbo_encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder encoder:encoder1 " "Elaborating entity \"encoder\" for hierarchy \"encoder:encoder1\"" {  } { { "turbo_encoder.v" "encoder1" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551967283692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe_ref encoder:encoder1\|dffe_ref:D2 " "Elaborating entity \"dffe_ref\" for hierarchy \"encoder:encoder1\|dffe_ref:D2\"" {  } { { "../encoder/encoder.v" "D2" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/encoder/encoder.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551967283692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trellisterm trellisterm:termination " "Elaborating entity \"trellisterm\" for hierarchy \"trellisterm:termination\"" {  } { { "turbo_encoder.v" "termination" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551967283707 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alt trellisterm.v(7) " "Verilog HDL or VHDL warning at trellisterm.v(7): object \"alt\" assigned a value but never read" {  } { { "../trellis/trellisterm.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/trellis/trellisterm.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551967283707 "|turbo_encoder|trellisterm:termination"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trellshift trellisterm:termination\|trellshift:shiftd0 " "Elaborating entity \"trellshift\" for hierarchy \"trellisterm:termination\|trellshift:shiftd0\"" {  } { { "../trellis/trellisterm.v" "shiftd0" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/trellis/trellisterm.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551967283707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg trellisterm:termination\|trellshift:shiftd0\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"trellisterm:termination\|trellshift:shiftd0\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "../trellis/trellshift.v" "LPM_SHIFTREG_component" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/trellis/trellshift.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551967283738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "trellisterm:termination\|trellshift:shiftd0\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"trellisterm:termination\|trellshift:shiftd0\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "../trellis/trellshift.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/trellis/trellshift.v" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551967283738 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "trellisterm:termination\|trellshift:shiftd0\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"trellisterm:termination\|trellshift:shiftd0\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551967283738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551967283738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551967283738 ""}  } { { "../trellis/trellshift.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/trellis/trellshift.v" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551967283738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:control " "Elaborating entity \"fsm\" for hierarchy \"fsm:control\"" {  } { { "turbo_encoder.v" "control" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551967283754 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fsm.v(31) " "Verilog HDL assignment warning at fsm.v(31): truncated value with size 32 to match size of target (3)" {  } { { "../fsm/fsm.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/fsm/fsm.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551967283754 "|turbo_encoder|fsm:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fsm.v(40) " "Verilog HDL assignment warning at fsm.v(40): truncated value with size 32 to match size of target (3)" {  } { { "../fsm/fsm.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/fsm/fsm.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551967283754 "|turbo_encoder|fsm:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fsm.v(52) " "Verilog HDL assignment warning at fsm.v(52): truncated value with size 32 to match size of target (3)" {  } { { "../fsm/fsm.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/fsm/fsm.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551967283754 "|turbo_encoder|fsm:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 fsm.v(58) " "Verilog HDL assignment warning at fsm.v(58): truncated value with size 32 to match size of target (14)" {  } { { "../fsm/fsm.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/fsm/fsm.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551967283754 "|turbo_encoder|fsm:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fsm.v(68) " "Verilog HDL assignment warning at fsm.v(68): truncated value with size 32 to match size of target (3)" {  } { { "../fsm/fsm.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/fsm/fsm.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551967283754 "|turbo_encoder|fsm:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fsm.v(75) " "Verilog HDL assignment warning at fsm.v(75): truncated value with size 32 to match size of target (3)" {  } { { "../fsm/fsm.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/fsm/fsm.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551967283754 "|turbo_encoder|fsm:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 fsm.v(83) " "Verilog HDL assignment warning at fsm.v(83): truncated value with size 32 to match size of target (14)" {  } { { "../fsm/fsm.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/fsm/fsm.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551967283754 "|turbo_encoder|fsm:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fsm.v(88) " "Verilog HDL assignment warning at fsm.v(88): truncated value with size 32 to match size of target (3)" {  } { { "../fsm/fsm.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/fsm/fsm.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551967283754 "|turbo_encoder|fsm:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 fsm.v(93) " "Verilog HDL assignment warning at fsm.v(93): truncated value with size 32 to match size of target (14)" {  } { { "../fsm/fsm.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/fsm/fsm.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551967283754 "|turbo_encoder|fsm:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fsm.v(103) " "Verilog HDL assignment warning at fsm.v(103): truncated value with size 32 to match size of target (3)" {  } { { "../fsm/fsm.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/fsm/fsm.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551967283754 "|turbo_encoder|fsm:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fsm.v(110) " "Verilog HDL assignment warning at fsm.v(110): truncated value with size 32 to match size of target (3)" {  } { { "../fsm/fsm.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/fsm/fsm.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551967283754 "|turbo_encoder|fsm:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 fsm.v(117) " "Verilog HDL assignment warning at fsm.v(117): truncated value with size 32 to match size of target (14)" {  } { { "../fsm/fsm.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/fsm/fsm.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551967283754 "|turbo_encoder|fsm:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fsm.v(125) " "Verilog HDL assignment warning at fsm.v(125): truncated value with size 32 to match size of target (3)" {  } { { "../fsm/fsm.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/fsm/fsm.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1551967283754 "|turbo_encoder|fsm:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turbo_fifo turbo_fifo:fifo1_enc " "Elaborating entity \"turbo_fifo\" for hierarchy \"turbo_fifo:fifo1_enc\"" {  } { { "turbo_encoder.v" "fifo1_enc" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551967283770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo turbo_fifo:fifo1_enc\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"turbo_fifo:fifo1_enc\|scfifo:scfifo_component\"" {  } { { "turbo_fifo.v" "scfifo_component" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551967284020 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "turbo_fifo:fifo1_enc\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"turbo_fifo:fifo1_enc\|scfifo:scfifo_component\"" {  } { { "turbo_fifo.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_fifo.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551967284035 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "turbo_fifo:fifo1_enc\|scfifo:scfifo_component " "Instantiated megafunction \"turbo_fifo:fifo1_enc\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551967284035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551967284035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8192 " "Parameter \"lpm_numwords\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551967284035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551967284035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551967284035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551967284035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 13 " "Parameter \"lpm_widthu\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551967284035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551967284035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551967284035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551967284035 ""}  } { { "turbo_fifo.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_fifo.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551967284035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_d6a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_d6a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_d6a1 " "Found entity 1: scfifo_d6a1" {  } { { "db/scfifo_d6a1.tdf" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/db/scfifo_d6a1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551967284098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551967284098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_d6a1 turbo_fifo:fifo1_enc\|scfifo:scfifo_component\|scfifo_d6a1:auto_generated " "Elaborating entity \"scfifo_d6a1\" for hierarchy \"turbo_fifo:fifo1_enc\|scfifo:scfifo_component\|scfifo_d6a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551967284098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_kca1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_kca1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_kca1 " "Found entity 1: a_dpfifo_kca1" {  } { { "db/a_dpfifo_kca1.tdf" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/db/a_dpfifo_kca1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551967284129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551967284129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_kca1 turbo_fifo:fifo1_enc\|scfifo:scfifo_component\|scfifo_d6a1:auto_generated\|a_dpfifo_kca1:dpfifo " "Elaborating entity \"a_dpfifo_kca1\" for hierarchy \"turbo_fifo:fifo1_enc\|scfifo:scfifo_component\|scfifo_d6a1:auto_generated\|a_dpfifo_kca1:dpfifo\"" {  } { { "db/scfifo_d6a1.tdf" "dpfifo" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/db/scfifo_d6a1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551967284129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_3bf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_3bf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_3bf " "Found entity 1: a_fefifo_3bf" {  } { { "db/a_fefifo_3bf.tdf" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/db/a_fefifo_3bf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551967284160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551967284160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_3bf turbo_fifo:fifo1_enc\|scfifo:scfifo_component\|scfifo_d6a1:auto_generated\|a_dpfifo_kca1:dpfifo\|a_fefifo_3bf:fifo_state " "Elaborating entity \"a_fefifo_3bf\" for hierarchy \"turbo_fifo:fifo1_enc\|scfifo:scfifo_component\|scfifo_d6a1:auto_generated\|a_dpfifo_kca1:dpfifo\|a_fefifo_3bf:fifo_state\"" {  } { { "db/a_dpfifo_kca1.tdf" "fifo_state" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/db/a_dpfifo_kca1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551967284160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_di7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_di7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_di7 " "Found entity 1: cntr_di7" {  } { { "db/cntr_di7.tdf" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/db/cntr_di7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551967284223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551967284223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_di7 turbo_fifo:fifo1_enc\|scfifo:scfifo_component\|scfifo_d6a1:auto_generated\|a_dpfifo_kca1:dpfifo\|a_fefifo_3bf:fifo_state\|cntr_di7:count_usedw " "Elaborating entity \"cntr_di7\" for hierarchy \"turbo_fifo:fifo1_enc\|scfifo:scfifo_component\|scfifo_d6a1:auto_generated\|a_dpfifo_kca1:dpfifo\|a_fefifo_3bf:fifo_state\|cntr_di7:count_usedw\"" {  } { { "db/a_fefifo_3bf.tdf" "count_usedw" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/db/a_fefifo_3bf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551967284223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_41t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_41t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_41t1 " "Found entity 1: altsyncram_41t1" {  } { { "db/altsyncram_41t1.tdf" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/db/altsyncram_41t1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551967284301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551967284301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_41t1 turbo_fifo:fifo1_enc\|scfifo:scfifo_component\|scfifo_d6a1:auto_generated\|a_dpfifo_kca1:dpfifo\|altsyncram_41t1:FIFOram " "Elaborating entity \"altsyncram_41t1\" for hierarchy \"turbo_fifo:fifo1_enc\|scfifo:scfifo_component\|scfifo_d6a1:auto_generated\|a_dpfifo_kca1:dpfifo\|altsyncram_41t1:FIFOram\"" {  } { { "db/a_dpfifo_kca1.tdf" "FIFOram" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/db/a_dpfifo_kca1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551967284301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ib " "Found entity 1: cntr_1ib" {  } { { "db/cntr_1ib.tdf" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/db/cntr_1ib.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551967284363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551967284363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ib turbo_fifo:fifo1_enc\|scfifo:scfifo_component\|scfifo_d6a1:auto_generated\|a_dpfifo_kca1:dpfifo\|cntr_1ib:rd_ptr_count " "Elaborating entity \"cntr_1ib\" for hierarchy \"turbo_fifo:fifo1_enc\|scfifo:scfifo_component\|scfifo_d6a1:auto_generated\|a_dpfifo_kca1:dpfifo\|cntr_1ib:rd_ptr_count\"" {  } { { "db/a_dpfifo_kca1.tdf" "rd_ptr_count" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/db/a_dpfifo_kca1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551967284363 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_trl_1 " "Net \"read_trl_1\" is missing source, defaulting to GND" {  } { { "turbo_encoder.v" "read_trl_1" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1551967287207 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1551967287207 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_trl_1 " "Net \"read_trl_1\" is missing source, defaulting to GND" {  } { { "turbo_encoder.v" "read_trl_1" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1551967287207 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1551967287207 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_trl_1 " "Net \"read_trl_1\" is missing source, defaulting to GND" {  } { { "turbo_encoder.v" "read_trl_1" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1551967287207 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1551967287207 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_trl_1 " "Net \"read_trl_1\" is missing source, defaulting to GND" {  } { { "turbo_encoder.v" "read_trl_1" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1551967287207 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1551967287207 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_trl_1 " "Net \"read_trl_1\" is missing source, defaulting to GND" {  } { { "turbo_encoder.v" "read_trl_1" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1551967287207 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1551967287207 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_trl_1 " "Net \"read_trl_1\" is missing source, defaulting to GND" {  } { { "turbo_encoder.v" "read_trl_1" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1551967287207 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1551967287207 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_trl_1 " "Net \"read_trl_1\" is missing source, defaulting to GND" {  } { { "turbo_encoder.v" "read_trl_1" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1551967287207 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1551967287207 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_trl_1 " "Net \"read_trl_1\" is missing source, defaulting to GND" {  } { { "turbo_encoder.v" "read_trl_1" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1551967287207 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1551967287207 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_trl_1 " "Net \"read_trl_1\" is missing source, defaulting to GND" {  } { { "turbo_encoder.v" "read_trl_1" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1551967287207 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1551967287207 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_trl_1 " "Net \"read_trl_1\" is missing source, defaulting to GND" {  } { { "turbo_encoder.v" "read_trl_1" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1551967287207 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1551967287207 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_trl_1 " "Net \"read_trl_1\" is missing source, defaulting to GND" {  } { { "turbo_encoder.v" "read_trl_1" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1551967287207 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1551967287207 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_trl_1 " "Net \"read_trl_1\" is missing source, defaulting to GND" {  } { { "turbo_encoder.v" "read_trl_1" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1551967287207 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1551967287207 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_trl_1 " "Net \"read_trl_1\" is missing source, defaulting to GND" {  } { { "turbo_encoder.v" "read_trl_1" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1551967287207 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1551967287207 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_trl_1 " "Net \"read_trl_1\" is missing source, defaulting to GND" {  } { { "turbo_encoder.v" "read_trl_1" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1551967287223 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1551967287223 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_trl_1 " "Net \"read_trl_1\" is missing source, defaulting to GND" {  } { { "turbo_encoder.v" "read_trl_1" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1551967287223 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1551967287223 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "read_trl_1 " "Net \"read_trl_1\" is missing source, defaulting to GND" {  } { { "turbo_encoder.v" "read_trl_1" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 35 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1551967287223 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1551967287223 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "turbo_fifo:fifo3_trl_alt\|scfifo:scfifo_component\|scfifo_d6a1:auto_generated\|a_dpfifo_kca1:dpfifo\|altsyncram_41t1:FIFOram\|q_b\[0\] " "Synthesized away node \"turbo_fifo:fifo3_trl_alt\|scfifo:scfifo_component\|scfifo_d6a1:auto_generated\|a_dpfifo_kca1:dpfifo\|altsyncram_41t1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_41t1.tdf" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/db/altsyncram_41t1.tdf" 39 2 0 } } { "db/a_dpfifo_kca1.tdf" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/db/a_dpfifo_kca1.tdf" 43 2 0 } } { "db/scfifo_d6a1.tdf" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/db/scfifo_d6a1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "turbo_fifo.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_fifo.v" 82 0 0 } } { "turbo_encoder.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551967287395 "|turbo_encoder|turbo_fifo:fifo3_trl_alt|scfifo:scfifo_component|scfifo_d6a1:auto_generated|a_dpfifo_kca1:dpfifo|altsyncram_41t1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "turbo_fifo:fifo2_trl_alt\|scfifo:scfifo_component\|scfifo_d6a1:auto_generated\|a_dpfifo_kca1:dpfifo\|altsyncram_41t1:FIFOram\|q_b\[0\] " "Synthesized away node \"turbo_fifo:fifo2_trl_alt\|scfifo:scfifo_component\|scfifo_d6a1:auto_generated\|a_dpfifo_kca1:dpfifo\|altsyncram_41t1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_41t1.tdf" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/db/altsyncram_41t1.tdf" 39 2 0 } } { "db/a_dpfifo_kca1.tdf" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/db/a_dpfifo_kca1.tdf" 43 2 0 } } { "db/scfifo_d6a1.tdf" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/db/scfifo_d6a1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "turbo_fifo.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_fifo.v" 82 0 0 } } { "turbo_encoder.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 158 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551967287395 "|turbo_encoder|turbo_fifo:fifo2_trl_alt|scfifo:scfifo_component|scfifo_d6a1:auto_generated|a_dpfifo_kca1:dpfifo|altsyncram_41t1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "turbo_fifo:fifo1_trl_alt\|scfifo:scfifo_component\|scfifo_d6a1:auto_generated\|a_dpfifo_kca1:dpfifo\|altsyncram_41t1:FIFOram\|q_b\[0\] " "Synthesized away node \"turbo_fifo:fifo1_trl_alt\|scfifo:scfifo_component\|scfifo_d6a1:auto_generated\|a_dpfifo_kca1:dpfifo\|altsyncram_41t1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_41t1.tdf" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/db/altsyncram_41t1.tdf" 39 2 0 } } { "db/a_dpfifo_kca1.tdf" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/db/a_dpfifo_kca1.tdf" 43 2 0 } } { "db/scfifo_d6a1.tdf" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/db/scfifo_d6a1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "turbo_fifo.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_fifo.v" 82 0 0 } } { "turbo_encoder.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1551967287395 "|turbo_encoder|turbo_fifo:fifo1_trl_alt|scfifo:scfifo_component|scfifo_d6a1:auto_generated|a_dpfifo_kca1:dpfifo|altsyncram_41t1:FIFOram|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1551967287395 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1551967287395 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1551967288332 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "88 " "88 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1551967288661 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "turbo_fifo:fifo1_enc\|scfifo:scfifo_component\|scfifo_d6a1:auto_generated\|a_dpfifo_kca1:dpfifo\|altsyncram_41t1:FIFOram\|ALTSYNCRAM 12 " "Removed 12 MSB VCC or GND address nodes from RAM block \"turbo_fifo:fifo1_enc\|scfifo:scfifo_component\|scfifo_d6a1:auto_generated\|a_dpfifo_kca1:dpfifo\|altsyncram_41t1:FIFOram\|ALTSYNCRAM\"" {  } { { "db/altsyncram_41t1.tdf" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/db/altsyncram_41t1.tdf" 35 2 0 } } { "db/a_dpfifo_kca1.tdf" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/db/a_dpfifo_kca1.tdf" 43 2 0 } } { "db/scfifo_d6a1.tdf" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/db/scfifo_d6a1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "turbo_fifo.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_fifo.v" 82 0 0 } } { "turbo_encoder.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 147 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551967288676 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "turbo_fifo:fifo2_enc\|scfifo:scfifo_component\|scfifo_d6a1:auto_generated\|a_dpfifo_kca1:dpfifo\|altsyncram_41t1:FIFOram\|ALTSYNCRAM 12 " "Removed 12 MSB VCC or GND address nodes from RAM block \"turbo_fifo:fifo2_enc\|scfifo:scfifo_component\|scfifo_d6a1:auto_generated\|a_dpfifo_kca1:dpfifo\|altsyncram_41t1:FIFOram\|ALTSYNCRAM\"" {  } { { "db/altsyncram_41t1.tdf" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/db/altsyncram_41t1.tdf" 35 2 0 } } { "db/a_dpfifo_kca1.tdf" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/db/a_dpfifo_kca1.tdf" 43 2 0 } } { "db/scfifo_d6a1.tdf" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/db/scfifo_d6a1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "turbo_fifo.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_fifo.v" 82 0 0 } } { "turbo_encoder.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 148 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551967288676 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "turbo_fifo:fifo3_enc\|scfifo:scfifo_component\|scfifo_d6a1:auto_generated\|a_dpfifo_kca1:dpfifo\|altsyncram_41t1:FIFOram\|ALTSYNCRAM 12 " "Removed 12 MSB VCC or GND address nodes from RAM block \"turbo_fifo:fifo3_enc\|scfifo:scfifo_component\|scfifo_d6a1:auto_generated\|a_dpfifo_kca1:dpfifo\|altsyncram_41t1:FIFOram\|ALTSYNCRAM\"" {  } { { "db/altsyncram_41t1.tdf" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/db/altsyncram_41t1.tdf" 35 2 0 } } { "db/a_dpfifo_kca1.tdf" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/db/a_dpfifo_kca1.tdf" 43 2 0 } } { "db/scfifo_d6a1.tdf" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/db/scfifo_d6a1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "turbo_fifo.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_fifo.v" 82 0 0 } } { "turbo_encoder.v" "" { Text "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/turbo_encoder.v" 149 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551967288676 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/output_files/turbo_encoder.map.smsg " "Generated suppressed messages file C:/Users/eap42/Documents/ECE559/Project/turbo_encoder/turbo_encoder/output_files/turbo_encoder.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551967288832 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1551967289067 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551967289067 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "422 " "Implemented 422 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1551967289223 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1551967289223 ""} { "Info" "ICUT_CUT_TM_LCELLS" "402 " "Implemented 402 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1551967289223 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1551967289223 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1551967289223 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "734 " "Peak virtual memory: 734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551967289301 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 07 09:01:29 2019 " "Processing ended: Thu Mar 07 09:01:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551967289301 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551967289301 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551967289301 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1551967289301 ""}
