// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="tancalc_tancalc,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-fsgd2104-2L-e,HLS_INPUT_CLOCK=3.333000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.433000,HLS_SYN_LAT=769,HLS_SYN_TPT=none,HLS_SYN_MEM=60,HLS_SYN_DSP=0,HLS_SYN_FF=26038,HLS_SYN_LUT=96451,HLS_VERSION=2019_1}" *)

module tancalc_tancalc (
        ap_clk,
        ap_rst_n,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 19'd1;
parameter    ap_ST_fsm_state2 = 19'd2;
parameter    ap_ST_fsm_state3 = 19'd4;
parameter    ap_ST_fsm_state4 = 19'd8;
parameter    ap_ST_fsm_state5 = 19'd16;
parameter    ap_ST_fsm_state6 = 19'd32;
parameter    ap_ST_fsm_state7 = 19'd64;
parameter    ap_ST_fsm_state8 = 19'd128;
parameter    ap_ST_fsm_state9 = 19'd256;
parameter    ap_ST_fsm_pp0_stage0 = 19'd512;
parameter    ap_ST_fsm_state15 = 19'd1024;
parameter    ap_ST_fsm_state16 = 19'd2048;
parameter    ap_ST_fsm_state17 = 19'd4096;
parameter    ap_ST_fsm_state18 = 19'd8192;
parameter    ap_ST_fsm_state19 = 19'd16384;
parameter    ap_ST_fsm_state20 = 19'd32768;
parameter    ap_ST_fsm_state21 = 19'd65536;
parameter    ap_ST_fsm_pp1_stage0 = 19'd131072;
parameter    ap_ST_fsm_state35 = 19'd262144;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM0_DATA_WIDTH = 512;
parameter    C_M_AXI_GMEM0_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_USER_VALUE = 0;
parameter    C_M_AXI_GMEM0_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM0_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM1_DATA_WIDTH = 512;
parameter    C_M_AXI_GMEM1_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_USER_VALUE = 0;
parameter    C_M_AXI_GMEM1_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM1_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM0_WSTRB_WIDTH = (512 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM1_WSTRB_WIDTH = (512 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_AWADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_AWID;
output  [7:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [C_M_AXI_GMEM0_AWUSER_WIDTH - 1:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_WDATA;
output  [C_M_AXI_GMEM0_WSTRB_WIDTH - 1:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_WID;
output  [C_M_AXI_GMEM0_WUSER_WIDTH - 1:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_ARADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_ARID;
output  [7:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [C_M_AXI_GMEM0_ARUSER_WIDTH - 1:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_RID;
input  [C_M_AXI_GMEM0_RUSER_WIDTH - 1:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_BID;
input  [C_M_AXI_GMEM0_BUSER_WIDTH - 1:0] m_axi_gmem0_BUSER;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_AWADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_AWID;
output  [7:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [C_M_AXI_GMEM1_AWUSER_WIDTH - 1:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_WDATA;
output  [C_M_AXI_GMEM1_WSTRB_WIDTH - 1:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_WID;
output  [C_M_AXI_GMEM1_WUSER_WIDTH - 1:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_ARADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_ARID;
output  [7:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [C_M_AXI_GMEM1_ARUSER_WIDTH - 1:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_RID;
input  [C_M_AXI_GMEM1_RUSER_WIDTH - 1:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_BID;
input  [C_M_AXI_GMEM1_BUSER_WIDTH - 1:0] m_axi_gmem1_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

(* shreg_extract = "no" *) reg    ap_rst_reg_2;
(* shreg_extract = "no" *) reg    ap_rst_reg_1;
(* shreg_extract = "no" *) reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [18:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] input_V;
wire   [63:0] output_V;
reg    gmem0_blk_n_AR;
wire    ap_CS_fsm_state15;
reg    gmem0_blk_n_R;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg    gmem1_blk_n_AW;
reg    ap_enable_reg_pp1_iter6;
reg   [0:0] icmp_ln88_reg_2933;
reg   [0:0] icmp_ln88_reg_2933_pp1_iter5_reg;
reg    gmem1_blk_n_W;
reg    ap_enable_reg_pp1_iter7;
reg   [0:0] icmp_ln88_reg_2933_pp1_iter6_reg;
reg    gmem1_blk_n_B;
reg    ap_enable_reg_pp1_iter12;
reg   [0:0] icmp_ln88_reg_2933_pp1_iter11_reg;
wire    gmem0_AWREADY;
wire    gmem0_WREADY;
reg    gmem0_ARVALID;
wire    gmem0_ARREADY;
reg   [63:0] gmem0_ARADDR;
reg   [31:0] gmem0_ARLEN;
wire    gmem0_RVALID;
reg    gmem0_RREADY;
wire   [511:0] gmem0_RDATA;
wire    gmem0_RLAST;
wire   [0:0] gmem0_RID;
wire   [0:0] gmem0_RUSER;
wire   [1:0] gmem0_RRESP;
wire    gmem0_BVALID;
wire   [1:0] gmem0_BRESP;
wire   [0:0] gmem0_BID;
wire   [0:0] gmem0_BUSER;
reg    gmem1_AWVALID;
wire    gmem1_AWREADY;
reg    gmem1_WVALID;
wire    gmem1_WREADY;
wire   [511:0] gmem1_WDATA;
wire    gmem1_ARREADY;
wire    gmem1_RVALID;
wire   [511:0] gmem1_RDATA;
wire    gmem1_RLAST;
wire   [0:0] gmem1_RID;
wire   [0:0] gmem1_RUSER;
wire   [1:0] gmem1_RRESP;
wire    gmem1_BVALID;
reg    gmem1_BREADY;
wire   [1:0] gmem1_BRESP;
wire   [0:0] gmem1_BID;
wire   [0:0] gmem1_BUSER;
reg   [5:0] data_part_num_0_i_reg_409;
reg   [7:0] data_part_num_0_reg_420;
wire   [59:0] p_cast7_fu_574_p1;
reg   [59:0] p_cast7_reg_2733;
wire   [58:0] p_cast_fu_592_p1;
reg   [58:0] p_cast_reg_2738;
reg   [63:0] gmem0_addr_reg_2743;
wire   [2:0] cmpr_chunk_num_fu_608_p2;
reg   [2:0] cmpr_chunk_num_reg_2752;
wire    ap_CS_fsm_state2;
wire   [1:0] trunc_ln69_fu_614_p1;
reg   [1:0] trunc_ln69_reg_2757;
wire   [0:0] icmp_ln68_fu_602_p2;
wire   [58:0] add_ln219_fu_632_p2;
reg   [58:0] add_ln219_reg_2762;
wire   [0:0] icmp_ln27_fu_647_p2;
reg   [0:0] icmp_ln27_reg_2773;
wire    ap_block_state10_pp0_stage0_iter0;
reg    ap_block_state11_pp0_stage0_iter1;
wire    ap_block_state12_pp0_stage0_iter2;
wire    ap_block_state13_pp0_stage0_iter3;
wire    ap_block_state14_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln27_reg_2773_pp0_iter1_reg;
reg   [0:0] icmp_ln27_reg_2773_pp0_iter2_reg;
reg   [0:0] icmp_ln27_reg_2773_pp0_iter3_reg;
wire   [5:0] data_part_num_fu_653_p2;
reg    ap_enable_reg_pp0_iter0;
reg   [3:0] trunc_ln29_2_reg_2782;
reg   [3:0] trunc_ln29_2_reg_2782_pp0_iter1_reg;
reg   [3:0] trunc_ln29_2_reg_2782_pp0_iter2_reg;
reg   [3:0] trunc_ln29_2_reg_2782_pp0_iter3_reg;
wire   [0:0] trunc_ln30_fu_669_p1;
reg   [0:0] trunc_ln30_reg_2802;
reg   [0:0] trunc_ln30_reg_2802_pp0_iter1_reg;
reg   [511:0] temp_input_V_reg_2807;
wire   [511:0] trunc_ln364_1_fu_799_p1;
reg   [511:0] trunc_ln364_1_reg_2812;
wire   [8:0] zext_ln105_fu_1486_p1;
reg   [8:0] zext_ln105_reg_2817;
wire    ap_CS_fsm_state21;
wire   [11:0] zext_ln215_1_fu_1490_p1;
reg   [11:0] zext_ln215_1_reg_2822;
wire   [11:0] zext_ln215_4_fu_1494_p1;
reg   [11:0] zext_ln215_4_reg_2827;
wire   [11:0] zext_ln215_5_fu_1498_p1;
reg   [11:0] zext_ln215_5_reg_2832;
wire   [11:0] zext_ln215_8_fu_1502_p1;
reg   [11:0] zext_ln215_8_reg_2837;
wire   [11:0] zext_ln215_9_fu_1506_p1;
reg   [11:0] zext_ln215_9_reg_2842;
wire   [11:0] zext_ln215_12_fu_1510_p1;
reg   [11:0] zext_ln215_12_reg_2847;
wire   [11:0] zext_ln215_13_fu_1514_p1;
reg   [11:0] zext_ln215_13_reg_2852;
wire   [11:0] zext_ln215_16_fu_1518_p1;
reg   [11:0] zext_ln215_16_reg_2857;
wire   [11:0] zext_ln215_17_fu_1522_p1;
reg   [11:0] zext_ln215_17_reg_2862;
wire   [11:0] zext_ln215_20_fu_1526_p1;
reg   [11:0] zext_ln215_20_reg_2867;
wire   [11:0] zext_ln215_21_fu_1530_p1;
reg   [11:0] zext_ln215_21_reg_2872;
wire   [11:0] zext_ln215_24_fu_1534_p1;
reg   [11:0] zext_ln215_24_reg_2877;
wire   [11:0] zext_ln215_25_fu_1538_p1;
reg   [11:0] zext_ln215_25_reg_2882;
wire   [11:0] zext_ln215_28_fu_1542_p1;
reg   [11:0] zext_ln215_28_reg_2887;
wire   [11:0] zext_ln215_29_fu_1546_p1;
reg   [11:0] zext_ln215_29_reg_2892;
wire   [11:0] zext_ln215_32_fu_1550_p1;
reg   [11:0] zext_ln215_32_reg_2897;
wire   [0:0] icmp_ln71_fu_1554_p2;
reg   [0:0] icmp_ln71_reg_2902;
wire    ap_block_state22_pp1_stage0_iter0;
reg    ap_block_state23_pp1_stage0_iter1;
wire    ap_block_state24_pp1_stage0_iter2;
wire    ap_block_state25_pp1_stage0_iter3;
wire    ap_block_state26_pp1_stage0_iter4;
wire    ap_block_state27_pp1_stage0_iter5;
wire    ap_block_state28_pp1_stage0_iter6;
reg    ap_block_state28_io;
wire    ap_block_state29_pp1_stage0_iter7;
reg    ap_block_state29_io;
wire    ap_block_state30_pp1_stage0_iter8;
wire    ap_block_state31_pp1_stage0_iter9;
wire    ap_block_state32_pp1_stage0_iter10;
wire    ap_block_state33_pp1_stage0_iter11;
reg    ap_block_state34_pp1_stage0_iter12;
reg    ap_block_pp1_stage0_11001;
wire   [7:0] data_part_num_1_fu_1560_p2;
reg   [7:0] data_part_num_1_reg_2906;
reg    ap_enable_reg_pp1_iter0;
reg   [7:0] data_part_num_1_reg_2906_pp1_iter1_reg;
reg   [1:0] trunc_ln73_1_reg_2912;
reg   [1:0] trunc_ln73_1_reg_2912_pp1_iter1_reg;
reg   [1:0] trunc_ln73_1_reg_2912_pp1_iter2_reg;
reg   [1:0] trunc_ln73_1_reg_2912_pp1_iter3_reg;
reg   [1:0] trunc_ln73_1_reg_2912_pp1_iter4_reg;
wire   [0:0] trunc_ln74_fu_1576_p1;
reg   [0:0] trunc_ln74_reg_2918;
reg   [0:0] trunc_ln74_reg_2918_pp1_iter1_reg;
reg   [511:0] temp_input_V_1_reg_2923;
wire   [511:0] trunc_ln364_fu_1626_p1;
reg   [511:0] trunc_ln364_reg_2928;
wire   [0:0] icmp_ln88_fu_1650_p2;
reg   [0:0] icmp_ln88_reg_2933_pp1_iter3_reg;
reg   [0:0] icmp_ln88_reg_2933_pp1_iter4_reg;
reg   [0:0] icmp_ln88_reg_2933_pp1_iter7_reg;
reg   [0:0] icmp_ln88_reg_2933_pp1_iter8_reg;
reg   [0:0] icmp_ln88_reg_2933_pp1_iter9_reg;
reg   [0:0] icmp_ln88_reg_2933_pp1_iter10_reg;
reg   [6:0] trunc_ln1_reg_2937;
reg   [6:0] trunc_ln1_reg_2937_pp1_iter3_reg;
reg   [6:0] trunc_ln1_reg_2937_pp1_iter4_reg;
wire   [1023:0] and_ln1355_fu_1738_p2;
reg   [1023:0] and_ln1355_reg_2942;
wire   [1023:0] and_ln1355_1_fu_1744_p2;
reg   [1023:0] and_ln1355_1_reg_2947;
wire   [1023:0] and_ln1355_2_fu_1750_p2;
reg   [1023:0] and_ln1355_2_reg_2952;
wire   [1023:0] and_ln1355_3_fu_1756_p2;
reg   [1023:0] and_ln1355_3_reg_2957;
wire   [1023:0] and_ln1355_4_fu_1762_p2;
reg   [1023:0] and_ln1355_4_reg_2962;
wire   [1023:0] and_ln1355_5_fu_1768_p2;
reg   [1023:0] and_ln1355_5_reg_2967;
wire   [1023:0] and_ln1355_6_fu_1774_p2;
reg   [1023:0] and_ln1355_6_reg_2972;
wire   [1023:0] and_ln1355_7_fu_1780_p2;
reg   [1023:0] and_ln1355_7_reg_2977;
wire   [1023:0] and_ln1355_8_fu_1786_p2;
reg   [1023:0] and_ln1355_8_reg_2982;
wire   [1023:0] and_ln1355_9_fu_1792_p2;
reg   [1023:0] and_ln1355_9_reg_2987;
wire   [1023:0] and_ln1355_10_fu_1798_p2;
reg   [1023:0] and_ln1355_10_reg_2992;
wire   [1023:0] and_ln1355_11_fu_1804_p2;
reg   [1023:0] and_ln1355_11_reg_2997;
wire   [1023:0] and_ln1355_12_fu_1810_p2;
reg   [1023:0] and_ln1355_12_reg_3002;
wire   [1023:0] and_ln1355_13_fu_1816_p2;
reg   [1023:0] and_ln1355_13_reg_3007;
wire   [1023:0] and_ln1355_14_fu_1822_p2;
reg   [1023:0] and_ln1355_14_reg_3012;
wire   [1023:0] and_ln1355_15_fu_1828_p2;
reg   [1023:0] and_ln1355_15_reg_3017;
wire   [10:0] grp_popcntdata_fu_431_ap_return;
reg   [10:0] op2_V_assign_2_reg_3022;
wire   [10:0] tmp_4_fu_1870_p6;
reg   [10:0] tmp_4_reg_3027;
wire   [10:0] grp_popcntdata_fu_436_ap_return;
reg   [10:0] op2_V_assign_2_0_1_reg_3032;
wire   [10:0] grp_popcntdata_fu_441_ap_return;
reg   [10:0] op2_V_assign_2_0_2_reg_3037;
wire   [10:0] grp_popcntdata_fu_446_ap_return;
reg   [10:0] op2_V_assign_2_0_3_reg_3042;
wire   [10:0] grp_popcntdata_fu_451_ap_return;
reg   [10:0] op2_V_assign_2_0_4_reg_3047;
wire   [10:0] grp_popcntdata_fu_456_ap_return;
reg   [10:0] op2_V_assign_2_0_5_reg_3052;
wire   [10:0] grp_popcntdata_fu_461_ap_return;
reg   [10:0] op2_V_assign_2_0_6_reg_3057;
wire   [10:0] grp_popcntdata_fu_466_ap_return;
reg   [10:0] op2_V_assign_2_0_7_reg_3062;
wire   [10:0] grp_popcntdata_fu_471_ap_return;
reg   [10:0] op2_V_assign_2_0_8_reg_3067;
wire   [10:0] grp_popcntdata_fu_476_ap_return;
reg   [10:0] op2_V_assign_2_0_9_reg_3072;
wire   [10:0] grp_popcntdata_fu_481_ap_return;
reg   [10:0] op2_V_assign_2_0_s_reg_3077;
wire   [10:0] grp_popcntdata_fu_486_ap_return;
reg   [10:0] op2_V_assign_2_0_10_reg_3082;
wire   [10:0] grp_popcntdata_fu_491_ap_return;
reg   [10:0] op2_V_assign_2_0_11_reg_3087;
wire   [10:0] grp_popcntdata_fu_496_ap_return;
reg   [10:0] op2_V_assign_2_0_12_reg_3092;
wire   [10:0] grp_popcntdata_fu_501_ap_return;
reg   [10:0] op2_V_assign_2_0_13_reg_3097;
wire   [10:0] grp_popcntdata_fu_506_ap_return;
reg   [10:0] op2_V_assign_2_0_14_reg_3102;
wire   [59:0] add_ln332_fu_1901_p2;
reg   [59:0] add_ln332_reg_3107;
wire   [0:0] or_ln103_14_fu_2473_p2;
reg   [0:0] or_ln103_14_reg_3112;
wire    ap_CS_fsm_state9;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state10;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state22;
reg    ap_enable_reg_pp1_iter2;
reg    ap_enable_reg_pp1_iter3;
reg    ap_enable_reg_pp1_iter4;
reg    ap_enable_reg_pp1_iter5;
reg    ap_enable_reg_pp1_iter8;
reg    ap_enable_reg_pp1_iter9;
reg    ap_enable_reg_pp1_iter10;
reg    ap_enable_reg_pp1_iter11;
reg    grp_popcntdata_fu_431_ap_ce;
wire    ap_block_state22_pp1_stage0_iter0_ignore_call26;
reg    ap_block_state23_pp1_stage0_iter1_ignore_call26;
wire    ap_block_state24_pp1_stage0_iter2_ignore_call26;
wire    ap_block_state25_pp1_stage0_iter3_ignore_call26;
wire    ap_block_state26_pp1_stage0_iter4_ignore_call26;
wire    ap_block_state27_pp1_stage0_iter5_ignore_call26;
wire    ap_block_state28_pp1_stage0_iter6_ignore_call26;
wire    ap_block_state29_pp1_stage0_iter7_ignore_call26;
wire    ap_block_state30_pp1_stage0_iter8_ignore_call26;
wire    ap_block_state31_pp1_stage0_iter9_ignore_call26;
wire    ap_block_state32_pp1_stage0_iter10_ignore_call26;
wire    ap_block_state33_pp1_stage0_iter11_ignore_call26;
reg    ap_block_state34_pp1_stage0_iter12_ignore_call26;
reg    ap_block_pp1_stage0_11001_ignoreCallOp341;
reg    grp_popcntdata_fu_436_ap_ce;
wire    ap_block_state22_pp1_stage0_iter0_ignore_call34;
reg    ap_block_state23_pp1_stage0_iter1_ignore_call34;
wire    ap_block_state24_pp1_stage0_iter2_ignore_call34;
wire    ap_block_state25_pp1_stage0_iter3_ignore_call34;
wire    ap_block_state26_pp1_stage0_iter4_ignore_call34;
wire    ap_block_state27_pp1_stage0_iter5_ignore_call34;
wire    ap_block_state28_pp1_stage0_iter6_ignore_call34;
wire    ap_block_state29_pp1_stage0_iter7_ignore_call34;
wire    ap_block_state30_pp1_stage0_iter8_ignore_call34;
wire    ap_block_state31_pp1_stage0_iter9_ignore_call34;
wire    ap_block_state32_pp1_stage0_iter10_ignore_call34;
wire    ap_block_state33_pp1_stage0_iter11_ignore_call34;
reg    ap_block_state34_pp1_stage0_iter12_ignore_call34;
reg    ap_block_pp1_stage0_11001_ignoreCallOp342;
reg    grp_popcntdata_fu_441_ap_ce;
wire    ap_block_state22_pp1_stage0_iter0_ignore_call40;
reg    ap_block_state23_pp1_stage0_iter1_ignore_call40;
wire    ap_block_state24_pp1_stage0_iter2_ignore_call40;
wire    ap_block_state25_pp1_stage0_iter3_ignore_call40;
wire    ap_block_state26_pp1_stage0_iter4_ignore_call40;
wire    ap_block_state27_pp1_stage0_iter5_ignore_call40;
wire    ap_block_state28_pp1_stage0_iter6_ignore_call40;
wire    ap_block_state29_pp1_stage0_iter7_ignore_call40;
wire    ap_block_state30_pp1_stage0_iter8_ignore_call40;
wire    ap_block_state31_pp1_stage0_iter9_ignore_call40;
wire    ap_block_state32_pp1_stage0_iter10_ignore_call40;
wire    ap_block_state33_pp1_stage0_iter11_ignore_call40;
reg    ap_block_state34_pp1_stage0_iter12_ignore_call40;
reg    ap_block_pp1_stage0_11001_ignoreCallOp343;
reg    grp_popcntdata_fu_446_ap_ce;
wire    ap_block_state22_pp1_stage0_iter0_ignore_call48;
reg    ap_block_state23_pp1_stage0_iter1_ignore_call48;
wire    ap_block_state24_pp1_stage0_iter2_ignore_call48;
wire    ap_block_state25_pp1_stage0_iter3_ignore_call48;
wire    ap_block_state26_pp1_stage0_iter4_ignore_call48;
wire    ap_block_state27_pp1_stage0_iter5_ignore_call48;
wire    ap_block_state28_pp1_stage0_iter6_ignore_call48;
wire    ap_block_state29_pp1_stage0_iter7_ignore_call48;
wire    ap_block_state30_pp1_stage0_iter8_ignore_call48;
wire    ap_block_state31_pp1_stage0_iter9_ignore_call48;
wire    ap_block_state32_pp1_stage0_iter10_ignore_call48;
wire    ap_block_state33_pp1_stage0_iter11_ignore_call48;
reg    ap_block_state34_pp1_stage0_iter12_ignore_call48;
reg    ap_block_pp1_stage0_11001_ignoreCallOp344;
reg    grp_popcntdata_fu_451_ap_ce;
wire    ap_block_state22_pp1_stage0_iter0_ignore_call56;
reg    ap_block_state23_pp1_stage0_iter1_ignore_call56;
wire    ap_block_state24_pp1_stage0_iter2_ignore_call56;
wire    ap_block_state25_pp1_stage0_iter3_ignore_call56;
wire    ap_block_state26_pp1_stage0_iter4_ignore_call56;
wire    ap_block_state27_pp1_stage0_iter5_ignore_call56;
wire    ap_block_state28_pp1_stage0_iter6_ignore_call56;
wire    ap_block_state29_pp1_stage0_iter7_ignore_call56;
wire    ap_block_state30_pp1_stage0_iter8_ignore_call56;
wire    ap_block_state31_pp1_stage0_iter9_ignore_call56;
wire    ap_block_state32_pp1_stage0_iter10_ignore_call56;
wire    ap_block_state33_pp1_stage0_iter11_ignore_call56;
reg    ap_block_state34_pp1_stage0_iter12_ignore_call56;
reg    ap_block_pp1_stage0_11001_ignoreCallOp345;
reg    grp_popcntdata_fu_456_ap_ce;
wire    ap_block_state22_pp1_stage0_iter0_ignore_call64;
reg    ap_block_state23_pp1_stage0_iter1_ignore_call64;
wire    ap_block_state24_pp1_stage0_iter2_ignore_call64;
wire    ap_block_state25_pp1_stage0_iter3_ignore_call64;
wire    ap_block_state26_pp1_stage0_iter4_ignore_call64;
wire    ap_block_state27_pp1_stage0_iter5_ignore_call64;
wire    ap_block_state28_pp1_stage0_iter6_ignore_call64;
wire    ap_block_state29_pp1_stage0_iter7_ignore_call64;
wire    ap_block_state30_pp1_stage0_iter8_ignore_call64;
wire    ap_block_state31_pp1_stage0_iter9_ignore_call64;
wire    ap_block_state32_pp1_stage0_iter10_ignore_call64;
wire    ap_block_state33_pp1_stage0_iter11_ignore_call64;
reg    ap_block_state34_pp1_stage0_iter12_ignore_call64;
reg    ap_block_pp1_stage0_11001_ignoreCallOp346;
reg    grp_popcntdata_fu_461_ap_ce;
wire    ap_block_state22_pp1_stage0_iter0_ignore_call72;
reg    ap_block_state23_pp1_stage0_iter1_ignore_call72;
wire    ap_block_state24_pp1_stage0_iter2_ignore_call72;
wire    ap_block_state25_pp1_stage0_iter3_ignore_call72;
wire    ap_block_state26_pp1_stage0_iter4_ignore_call72;
wire    ap_block_state27_pp1_stage0_iter5_ignore_call72;
wire    ap_block_state28_pp1_stage0_iter6_ignore_call72;
wire    ap_block_state29_pp1_stage0_iter7_ignore_call72;
wire    ap_block_state30_pp1_stage0_iter8_ignore_call72;
wire    ap_block_state31_pp1_stage0_iter9_ignore_call72;
wire    ap_block_state32_pp1_stage0_iter10_ignore_call72;
wire    ap_block_state33_pp1_stage0_iter11_ignore_call72;
reg    ap_block_state34_pp1_stage0_iter12_ignore_call72;
reg    ap_block_pp1_stage0_11001_ignoreCallOp347;
reg    grp_popcntdata_fu_466_ap_ce;
wire    ap_block_state22_pp1_stage0_iter0_ignore_call80;
reg    ap_block_state23_pp1_stage0_iter1_ignore_call80;
wire    ap_block_state24_pp1_stage0_iter2_ignore_call80;
wire    ap_block_state25_pp1_stage0_iter3_ignore_call80;
wire    ap_block_state26_pp1_stage0_iter4_ignore_call80;
wire    ap_block_state27_pp1_stage0_iter5_ignore_call80;
wire    ap_block_state28_pp1_stage0_iter6_ignore_call80;
wire    ap_block_state29_pp1_stage0_iter7_ignore_call80;
wire    ap_block_state30_pp1_stage0_iter8_ignore_call80;
wire    ap_block_state31_pp1_stage0_iter9_ignore_call80;
wire    ap_block_state32_pp1_stage0_iter10_ignore_call80;
wire    ap_block_state33_pp1_stage0_iter11_ignore_call80;
reg    ap_block_state34_pp1_stage0_iter12_ignore_call80;
reg    ap_block_pp1_stage0_11001_ignoreCallOp348;
reg    grp_popcntdata_fu_471_ap_ce;
wire    ap_block_state22_pp1_stage0_iter0_ignore_call88;
reg    ap_block_state23_pp1_stage0_iter1_ignore_call88;
wire    ap_block_state24_pp1_stage0_iter2_ignore_call88;
wire    ap_block_state25_pp1_stage0_iter3_ignore_call88;
wire    ap_block_state26_pp1_stage0_iter4_ignore_call88;
wire    ap_block_state27_pp1_stage0_iter5_ignore_call88;
wire    ap_block_state28_pp1_stage0_iter6_ignore_call88;
wire    ap_block_state29_pp1_stage0_iter7_ignore_call88;
wire    ap_block_state30_pp1_stage0_iter8_ignore_call88;
wire    ap_block_state31_pp1_stage0_iter9_ignore_call88;
wire    ap_block_state32_pp1_stage0_iter10_ignore_call88;
wire    ap_block_state33_pp1_stage0_iter11_ignore_call88;
reg    ap_block_state34_pp1_stage0_iter12_ignore_call88;
reg    ap_block_pp1_stage0_11001_ignoreCallOp349;
reg    grp_popcntdata_fu_476_ap_ce;
wire    ap_block_state22_pp1_stage0_iter0_ignore_call96;
reg    ap_block_state23_pp1_stage0_iter1_ignore_call96;
wire    ap_block_state24_pp1_stage0_iter2_ignore_call96;
wire    ap_block_state25_pp1_stage0_iter3_ignore_call96;
wire    ap_block_state26_pp1_stage0_iter4_ignore_call96;
wire    ap_block_state27_pp1_stage0_iter5_ignore_call96;
wire    ap_block_state28_pp1_stage0_iter6_ignore_call96;
wire    ap_block_state29_pp1_stage0_iter7_ignore_call96;
wire    ap_block_state30_pp1_stage0_iter8_ignore_call96;
wire    ap_block_state31_pp1_stage0_iter9_ignore_call96;
wire    ap_block_state32_pp1_stage0_iter10_ignore_call96;
wire    ap_block_state33_pp1_stage0_iter11_ignore_call96;
reg    ap_block_state34_pp1_stage0_iter12_ignore_call96;
reg    ap_block_pp1_stage0_11001_ignoreCallOp350;
reg    grp_popcntdata_fu_481_ap_ce;
wire    ap_block_state22_pp1_stage0_iter0_ignore_call104;
reg    ap_block_state23_pp1_stage0_iter1_ignore_call104;
wire    ap_block_state24_pp1_stage0_iter2_ignore_call104;
wire    ap_block_state25_pp1_stage0_iter3_ignore_call104;
wire    ap_block_state26_pp1_stage0_iter4_ignore_call104;
wire    ap_block_state27_pp1_stage0_iter5_ignore_call104;
wire    ap_block_state28_pp1_stage0_iter6_ignore_call104;
wire    ap_block_state29_pp1_stage0_iter7_ignore_call104;
wire    ap_block_state30_pp1_stage0_iter8_ignore_call104;
wire    ap_block_state31_pp1_stage0_iter9_ignore_call104;
wire    ap_block_state32_pp1_stage0_iter10_ignore_call104;
wire    ap_block_state33_pp1_stage0_iter11_ignore_call104;
reg    ap_block_state34_pp1_stage0_iter12_ignore_call104;
reg    ap_block_pp1_stage0_11001_ignoreCallOp351;
reg    grp_popcntdata_fu_486_ap_ce;
wire    ap_block_state22_pp1_stage0_iter0_ignore_call112;
reg    ap_block_state23_pp1_stage0_iter1_ignore_call112;
wire    ap_block_state24_pp1_stage0_iter2_ignore_call112;
wire    ap_block_state25_pp1_stage0_iter3_ignore_call112;
wire    ap_block_state26_pp1_stage0_iter4_ignore_call112;
wire    ap_block_state27_pp1_stage0_iter5_ignore_call112;
wire    ap_block_state28_pp1_stage0_iter6_ignore_call112;
wire    ap_block_state29_pp1_stage0_iter7_ignore_call112;
wire    ap_block_state30_pp1_stage0_iter8_ignore_call112;
wire    ap_block_state31_pp1_stage0_iter9_ignore_call112;
wire    ap_block_state32_pp1_stage0_iter10_ignore_call112;
wire    ap_block_state33_pp1_stage0_iter11_ignore_call112;
reg    ap_block_state34_pp1_stage0_iter12_ignore_call112;
reg    ap_block_pp1_stage0_11001_ignoreCallOp352;
reg    grp_popcntdata_fu_491_ap_ce;
wire    ap_block_state22_pp1_stage0_iter0_ignore_call120;
reg    ap_block_state23_pp1_stage0_iter1_ignore_call120;
wire    ap_block_state24_pp1_stage0_iter2_ignore_call120;
wire    ap_block_state25_pp1_stage0_iter3_ignore_call120;
wire    ap_block_state26_pp1_stage0_iter4_ignore_call120;
wire    ap_block_state27_pp1_stage0_iter5_ignore_call120;
wire    ap_block_state28_pp1_stage0_iter6_ignore_call120;
wire    ap_block_state29_pp1_stage0_iter7_ignore_call120;
wire    ap_block_state30_pp1_stage0_iter8_ignore_call120;
wire    ap_block_state31_pp1_stage0_iter9_ignore_call120;
wire    ap_block_state32_pp1_stage0_iter10_ignore_call120;
wire    ap_block_state33_pp1_stage0_iter11_ignore_call120;
reg    ap_block_state34_pp1_stage0_iter12_ignore_call120;
reg    ap_block_pp1_stage0_11001_ignoreCallOp353;
reg    grp_popcntdata_fu_496_ap_ce;
wire    ap_block_state22_pp1_stage0_iter0_ignore_call128;
reg    ap_block_state23_pp1_stage0_iter1_ignore_call128;
wire    ap_block_state24_pp1_stage0_iter2_ignore_call128;
wire    ap_block_state25_pp1_stage0_iter3_ignore_call128;
wire    ap_block_state26_pp1_stage0_iter4_ignore_call128;
wire    ap_block_state27_pp1_stage0_iter5_ignore_call128;
wire    ap_block_state28_pp1_stage0_iter6_ignore_call128;
wire    ap_block_state29_pp1_stage0_iter7_ignore_call128;
wire    ap_block_state30_pp1_stage0_iter8_ignore_call128;
wire    ap_block_state31_pp1_stage0_iter9_ignore_call128;
wire    ap_block_state32_pp1_stage0_iter10_ignore_call128;
wire    ap_block_state33_pp1_stage0_iter11_ignore_call128;
reg    ap_block_state34_pp1_stage0_iter12_ignore_call128;
reg    ap_block_pp1_stage0_11001_ignoreCallOp354;
reg    grp_popcntdata_fu_501_ap_ce;
wire    ap_block_state22_pp1_stage0_iter0_ignore_call136;
reg    ap_block_state23_pp1_stage0_iter1_ignore_call136;
wire    ap_block_state24_pp1_stage0_iter2_ignore_call136;
wire    ap_block_state25_pp1_stage0_iter3_ignore_call136;
wire    ap_block_state26_pp1_stage0_iter4_ignore_call136;
wire    ap_block_state27_pp1_stage0_iter5_ignore_call136;
wire    ap_block_state28_pp1_stage0_iter6_ignore_call136;
wire    ap_block_state29_pp1_stage0_iter7_ignore_call136;
wire    ap_block_state30_pp1_stage0_iter8_ignore_call136;
wire    ap_block_state31_pp1_stage0_iter9_ignore_call136;
wire    ap_block_state32_pp1_stage0_iter10_ignore_call136;
wire    ap_block_state33_pp1_stage0_iter11_ignore_call136;
reg    ap_block_state34_pp1_stage0_iter12_ignore_call136;
reg    ap_block_pp1_stage0_11001_ignoreCallOp355;
reg    grp_popcntdata_fu_506_ap_ce;
wire    ap_block_state22_pp1_stage0_iter0_ignore_call144;
reg    ap_block_state23_pp1_stage0_iter1_ignore_call144;
wire    ap_block_state24_pp1_stage0_iter2_ignore_call144;
wire    ap_block_state25_pp1_stage0_iter3_ignore_call144;
wire    ap_block_state26_pp1_stage0_iter4_ignore_call144;
wire    ap_block_state27_pp1_stage0_iter5_ignore_call144;
wire    ap_block_state28_pp1_stage0_iter6_ignore_call144;
wire    ap_block_state29_pp1_stage0_iter7_ignore_call144;
wire    ap_block_state30_pp1_stage0_iter8_ignore_call144;
wire    ap_block_state31_pp1_stage0_iter9_ignore_call144;
wire    ap_block_state32_pp1_stage0_iter10_ignore_call144;
wire    ap_block_state33_pp1_stage0_iter11_ignore_call144;
reg    ap_block_state34_pp1_stage0_iter12_ignore_call144;
reg    ap_block_pp1_stage0_11001_ignoreCallOp356;
reg   [511:0] grp_popcnt_fu_511_x_V;
wire   [9:0] grp_popcnt_fu_511_ap_return;
reg    grp_popcnt_fu_511_ap_ce;
wire    ap_block_state22_pp1_stage0_iter0_ignore_call15;
reg    ap_block_state23_pp1_stage0_iter1_ignore_call15;
wire    ap_block_state24_pp1_stage0_iter2_ignore_call15;
wire    ap_block_state25_pp1_stage0_iter3_ignore_call15;
wire    ap_block_state26_pp1_stage0_iter4_ignore_call15;
wire    ap_block_state27_pp1_stage0_iter5_ignore_call15;
wire    ap_block_state28_pp1_stage0_iter6_ignore_call15;
wire    ap_block_state29_pp1_stage0_iter7_ignore_call15;
wire    ap_block_state30_pp1_stage0_iter8_ignore_call15;
wire    ap_block_state31_pp1_stage0_iter9_ignore_call15;
wire    ap_block_state32_pp1_stage0_iter10_ignore_call15;
wire    ap_block_state33_pp1_stage0_iter11_ignore_call15;
reg    ap_block_state34_pp1_stage0_iter12_ignore_call15;
reg    ap_block_pp1_stage0_11001_ignoreCallOp290;
wire    ap_block_state10_pp0_stage0_iter0_ignore_call22;
reg    ap_block_state11_pp0_stage0_iter1_ignore_call22;
wire    ap_block_state12_pp0_stage0_iter2_ignore_call22;
wire    ap_block_state13_pp0_stage0_iter3_ignore_call22;
wire    ap_block_state14_pp0_stage0_iter4_ignore_call22;
reg    ap_block_pp0_stage0_11001_ignoreCallOp168;
reg   [2:0] cmpr_chunk_num_0_reg_398;
wire    ap_CS_fsm_state35;
reg   [7:0] ap_phi_mux_data_part_num_0_phi_fu_424_p4;
wire   [63:0] empty_fu_588_p1;
wire   [63:0] zext_ln219_1_fu_637_p1;
wire   [63:0] sext_ln332_1_fu_2479_p1;
reg    ap_block_pp1_stage0_01001;
reg   [1023:0] p_Val2_s_fu_186;
wire   [1023:0] p_Result_s_fu_686_p3;
reg   [1023:0] p_Val2_1_fu_190;
reg   [1023:0] p_Val2_2_fu_194;
reg   [1023:0] p_Val2_3_fu_198;
reg   [1023:0] p_Val2_4_fu_202;
reg   [1023:0] p_Val2_5_fu_206;
reg   [1023:0] p_Val2_6_fu_210;
reg   [1023:0] p_Val2_7_fu_214;
reg   [1023:0] p_Val2_8_fu_218;
reg   [1023:0] p_Val2_9_fu_222;
reg   [1023:0] p_Val2_10_fu_226;
reg   [1023:0] p_Val2_11_fu_230;
reg   [1023:0] p_Val2_12_fu_234;
reg   [1023:0] p_Val2_13_fu_238;
reg   [1023:0] p_Val2_14_fu_242;
reg   [1023:0] p_Val2_15_fu_246;
reg   [10:0] cmprpop_local_0_0992_fu_250;
wire   [10:0] cmprpop_local_0_2_fu_807_p18;
reg   [10:0] cmprpop_local_1_0993_fu_254;
wire   [10:0] cmprpop_local_1_2_fu_844_p18;
reg   [10:0] cmprpop_local_2_0994_fu_258;
wire   [10:0] cmprpop_local_2_2_fu_881_p18;
reg   [10:0] cmprpop_local_3_0995_fu_262;
wire   [10:0] cmprpop_local_3_2_fu_918_p18;
reg   [10:0] cmprpop_local_4_0996_fu_266;
wire   [10:0] cmprpop_local_4_2_fu_955_p18;
reg   [10:0] cmprpop_local_5_0997_fu_270;
wire   [10:0] cmprpop_local_5_2_fu_992_p18;
reg   [10:0] cmprpop_local_6_0998_fu_274;
wire   [10:0] cmprpop_local_6_2_fu_1029_p18;
reg   [10:0] cmprpop_local_7_0999_fu_278;
wire   [10:0] cmprpop_local_7_2_fu_1066_p18;
reg   [10:0] cmprpop_local_8_01000_fu_282;
wire   [10:0] cmprpop_local_8_2_fu_1103_p18;
reg   [10:0] cmprpop_local_9_01001_fu_286;
wire   [10:0] cmprpop_local_9_2_fu_1140_p18;
reg   [10:0] cmprpop_local_10_01002_fu_290;
wire   [10:0] cmprpop_local_10_2_fu_1177_p18;
reg   [10:0] cmprpop_local_11_01003_fu_294;
wire   [10:0] cmprpop_local_11_2_fu_1214_p18;
reg   [10:0] cmprpop_local_12_01004_fu_298;
wire   [10:0] cmprpop_local_12_2_fu_1251_p18;
reg   [10:0] cmprpop_local_13_01005_fu_302;
wire   [10:0] cmprpop_local_13_2_fu_1288_p18;
reg   [10:0] cmprpop_local_14_01006_fu_306;
wire   [10:0] cmprpop_local_14_2_fu_1325_p18;
reg   [10:0] cmprpop_local_15_01007_fu_310;
wire   [10:0] cmprpop_local_15_2_fu_1362_p18;
reg   [1023:0] ref_local_3_V_fu_314;
wire   [1023:0] ref_local_0_V_fu_1593_p3;
reg   [1023:0] ref_local_3_V_1_fu_318;
reg   [1023:0] ref_local_3_V_2_fu_322;
reg   [1023:0] ref_local_3_V_3_fu_326;
reg   [10:0] refpop_local_3_V_1_fu_330;
wire   [10:0] refpop_local_0_V_fu_1834_p1;
reg   [10:0] refpop_local_3_V_2_fu_334;
reg   [10:0] refpop_local_3_V_3_fu_338;
reg   [10:0] refpop_local_3_V_4_fu_342;
wire   [57:0] tmp_5_fu_564_p4;
wire   [57:0] input_V1_fu_578_p4;
wire   [7:0] or_ln_fu_618_p4;
wire   [58:0] zext_ln219_fu_628_p1;
wire   [9:0] shl_ln1_fu_673_p3;
wire   [9:0] num_hi_fu_680_p2;
wire   [10:0] zext_ln647_2_fu_773_p1;
wire   [10:0] xor_ln647_1_fu_777_p2;
wire   [1023:0] zext_ln647_3_fu_783_p1;
wire   [1023:0] lshr_ln647_1_fu_787_p2;
wire   [1023:0] p_Result_1_fu_793_p2;
wire   [10:0] zext_ln35_fu_803_p1;
wire   [7:0] shl_ln_fu_1479_p3;
wire   [9:0] shl_ln2_fu_1580_p3;
wire   [9:0] num_hi_1_fu_1587_p2;
wire   [10:0] zext_ln647_fu_1600_p1;
wire   [10:0] xor_ln647_fu_1604_p2;
wire   [1023:0] zext_ln647_1_fu_1610_p1;
wire   [1023:0] lshr_ln647_fu_1614_p2;
wire   [1023:0] p_Result_2_fu_1620_p2;
wire   [1023:0] tmp_3_fu_1725_p6;
wire   [6:0] add_ln105_fu_1883_p2;
wire  signed [8:0] sext_ln105_fu_1888_p1;
wire   [8:0] add_ln105_1_fu_1892_p2;
wire  signed [59:0] sext_ln332_fu_1897_p1;
wire   [11:0] zext_ln215_fu_1906_p1;
wire   [11:0] add_ln1353_fu_1909_p2;
wire   [12:0] zext_ln215_2_fu_1914_p1;
wire   [12:0] zext_ln215_3_fu_1918_p1;
wire   [11:0] add_ln1353_1_fu_1927_p2;
wire   [12:0] zext_ln215_6_fu_1932_p1;
wire   [12:0] zext_ln215_7_fu_1936_p1;
wire   [11:0] add_ln1353_2_fu_1945_p2;
wire   [12:0] zext_ln215_10_fu_1950_p1;
wire   [12:0] zext_ln215_11_fu_1954_p1;
wire   [12:0] sub_ln1354_2_fu_1957_p2;
wire   [0:0] icmp_ln95_fu_1963_p2;
wire   [11:0] add_ln1353_3_fu_1975_p2;
wire   [12:0] zext_ln215_14_fu_1980_p1;
wire   [12:0] zext_ln215_15_fu_1984_p1;
wire   [12:0] sub_ln1354_3_fu_1987_p2;
wire   [0:0] icmp_ln95_1_fu_1993_p2;
wire   [11:0] add_ln1353_4_fu_2005_p2;
wire   [12:0] zext_ln215_18_fu_2010_p1;
wire   [12:0] zext_ln215_19_fu_2014_p1;
wire   [12:0] sub_ln1354_4_fu_2017_p2;
wire   [0:0] icmp_ln95_2_fu_2023_p2;
wire   [11:0] add_ln1353_5_fu_2035_p2;
wire   [12:0] zext_ln215_22_fu_2040_p1;
wire   [12:0] zext_ln215_23_fu_2044_p1;
wire   [12:0] sub_ln1354_5_fu_2047_p2;
wire   [0:0] icmp_ln95_3_fu_2053_p2;
wire   [11:0] add_ln1353_6_fu_2065_p2;
wire   [12:0] zext_ln215_26_fu_2070_p1;
wire   [12:0] zext_ln215_27_fu_2074_p1;
wire   [12:0] sub_ln1354_6_fu_2077_p2;
wire   [0:0] icmp_ln95_4_fu_2083_p2;
wire   [11:0] add_ln1353_7_fu_2095_p2;
wire   [12:0] zext_ln215_30_fu_2100_p1;
wire   [12:0] zext_ln215_31_fu_2104_p1;
wire   [12:0] sub_ln1354_7_fu_2107_p2;
wire   [0:0] icmp_ln95_5_fu_2113_p2;
wire   [11:0] add_ln1353_8_fu_2125_p2;
wire   [12:0] zext_ln215_33_fu_2130_p1;
wire   [12:0] zext_ln215_34_fu_2134_p1;
wire   [12:0] sub_ln1354_8_fu_2137_p2;
wire   [0:0] icmp_ln95_6_fu_2143_p2;
wire   [11:0] add_ln1353_9_fu_2155_p2;
wire   [12:0] zext_ln215_35_fu_2160_p1;
wire   [12:0] zext_ln215_36_fu_2164_p1;
wire   [12:0] sub_ln1354_9_fu_2167_p2;
wire   [0:0] icmp_ln95_7_fu_2173_p2;
wire   [11:0] add_ln1353_10_fu_2185_p2;
wire   [12:0] zext_ln215_37_fu_2190_p1;
wire   [12:0] zext_ln215_38_fu_2194_p1;
wire   [12:0] sub_ln1354_10_fu_2197_p2;
wire   [0:0] icmp_ln95_8_fu_2203_p2;
wire   [11:0] add_ln1353_11_fu_2215_p2;
wire   [12:0] zext_ln215_39_fu_2220_p1;
wire   [12:0] zext_ln215_40_fu_2224_p1;
wire   [12:0] sub_ln1354_11_fu_2227_p2;
wire   [0:0] icmp_ln95_9_fu_2233_p2;
wire   [11:0] add_ln1353_12_fu_2245_p2;
wire   [12:0] zext_ln215_41_fu_2250_p1;
wire   [12:0] zext_ln215_42_fu_2254_p1;
wire   [12:0] sub_ln1354_12_fu_2257_p2;
wire   [0:0] icmp_ln95_10_fu_2263_p2;
wire   [11:0] add_ln1353_13_fu_2275_p2;
wire   [12:0] zext_ln215_43_fu_2280_p1;
wire   [12:0] zext_ln215_44_fu_2284_p1;
wire   [12:0] sub_ln1354_13_fu_2287_p2;
wire   [0:0] icmp_ln95_11_fu_2293_p2;
wire   [11:0] add_ln1353_14_fu_2305_p2;
wire   [12:0] zext_ln215_45_fu_2310_p1;
wire   [12:0] zext_ln215_46_fu_2314_p1;
wire   [12:0] sub_ln1354_14_fu_2317_p2;
wire   [0:0] icmp_ln95_12_fu_2323_p2;
wire   [11:0] add_ln1353_15_fu_2335_p2;
wire   [12:0] zext_ln215_47_fu_2340_p1;
wire   [12:0] zext_ln215_48_fu_2344_p1;
wire   [12:0] sub_ln1354_fu_1921_p2;
wire   [0:0] icmp_ln95_13_fu_2353_p2;
wire   [12:0] sub_ln1354_1_fu_1939_p2;
wire   [0:0] icmp_ln95_14_fu_2365_p2;
wire   [12:0] sub_ln1354_15_fu_2347_p2;
wire   [0:0] icmp_ln103_fu_2377_p2;
wire   [0:0] xor_ln95_13_fu_2359_p2;
wire   [0:0] xor_ln95_14_fu_2371_p2;
wire   [0:0] xor_ln95_fu_1969_p2;
wire   [0:0] xor_ln95_1_fu_1999_p2;
wire   [0:0] or_ln103_1_fu_2395_p2;
wire   [0:0] or_ln103_fu_2389_p2;
wire   [0:0] xor_ln95_2_fu_2029_p2;
wire   [0:0] xor_ln95_3_fu_2059_p2;
wire   [0:0] xor_ln95_4_fu_2089_p2;
wire   [0:0] xor_ln95_5_fu_2119_p2;
wire   [0:0] or_ln103_4_fu_2413_p2;
wire   [0:0] or_ln103_3_fu_2407_p2;
wire   [0:0] or_ln103_5_fu_2419_p2;
wire   [0:0] or_ln103_2_fu_2401_p2;
wire   [0:0] xor_ln95_6_fu_2149_p2;
wire   [0:0] xor_ln95_7_fu_2179_p2;
wire   [0:0] xor_ln95_8_fu_2209_p2;
wire   [0:0] xor_ln95_9_fu_2239_p2;
wire   [0:0] or_ln103_8_fu_2437_p2;
wire   [0:0] or_ln103_7_fu_2431_p2;
wire   [0:0] xor_ln95_10_fu_2269_p2;
wire   [0:0] xor_ln95_11_fu_2299_p2;
wire   [0:0] xor_ln103_fu_2383_p2;
wire   [0:0] xor_ln95_12_fu_2329_p2;
wire   [0:0] or_ln103_11_fu_2455_p2;
wire   [0:0] or_ln103_10_fu_2449_p2;
wire   [0:0] or_ln103_12_fu_2461_p2;
wire   [0:0] or_ln103_9_fu_2443_p2;
wire   [0:0] or_ln103_13_fu_2467_p2;
wire   [0:0] or_ln103_6_fu_2425_p2;
reg   [18:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;

// power-on initialization
initial begin
#0 ap_rst_reg_2 = 1'b1;
#0 ap_rst_reg_1 = 1'b1;
#0 ap_rst_n_inv = 1'b1;
#0 ap_CS_fsm = 19'd1;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter6 = 1'b0;
#0 ap_enable_reg_pp1_iter7 = 1'b0;
#0 ap_enable_reg_pp1_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp1_iter5 = 1'b0;
#0 ap_enable_reg_pp1_iter8 = 1'b0;
#0 ap_enable_reg_pp1_iter9 = 1'b0;
#0 ap_enable_reg_pp1_iter10 = 1'b0;
#0 ap_enable_reg_pp1_iter11 = 1'b0;
end

tancalc_tancalc_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
tancalc_control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .input_V(input_V),
    .output_V(output_V)
);

tancalc_tancalc_gmem0_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 512 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM0_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM0_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM0_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM0_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM0_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM0_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM0_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM0_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM0_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM0_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM0_CACHE_VALUE ))
tancalc_gmem0_m_axi_U(
    .AWVALID(m_axi_gmem0_AWVALID),
    .AWREADY(m_axi_gmem0_AWREADY),
    .AWADDR(m_axi_gmem0_AWADDR),
    .AWID(m_axi_gmem0_AWID),
    .AWLEN(m_axi_gmem0_AWLEN),
    .AWSIZE(m_axi_gmem0_AWSIZE),
    .AWBURST(m_axi_gmem0_AWBURST),
    .AWLOCK(m_axi_gmem0_AWLOCK),
    .AWCACHE(m_axi_gmem0_AWCACHE),
    .AWPROT(m_axi_gmem0_AWPROT),
    .AWQOS(m_axi_gmem0_AWQOS),
    .AWREGION(m_axi_gmem0_AWREGION),
    .AWUSER(m_axi_gmem0_AWUSER),
    .WVALID(m_axi_gmem0_WVALID),
    .WREADY(m_axi_gmem0_WREADY),
    .WDATA(m_axi_gmem0_WDATA),
    .WSTRB(m_axi_gmem0_WSTRB),
    .WLAST(m_axi_gmem0_WLAST),
    .WID(m_axi_gmem0_WID),
    .WUSER(m_axi_gmem0_WUSER),
    .ARVALID(m_axi_gmem0_ARVALID),
    .ARREADY(m_axi_gmem0_ARREADY),
    .ARADDR(m_axi_gmem0_ARADDR),
    .ARID(m_axi_gmem0_ARID),
    .ARLEN(m_axi_gmem0_ARLEN),
    .ARSIZE(m_axi_gmem0_ARSIZE),
    .ARBURST(m_axi_gmem0_ARBURST),
    .ARLOCK(m_axi_gmem0_ARLOCK),
    .ARCACHE(m_axi_gmem0_ARCACHE),
    .ARPROT(m_axi_gmem0_ARPROT),
    .ARQOS(m_axi_gmem0_ARQOS),
    .ARREGION(m_axi_gmem0_ARREGION),
    .ARUSER(m_axi_gmem0_ARUSER),
    .RVALID(m_axi_gmem0_RVALID),
    .RREADY(m_axi_gmem0_RREADY),
    .RDATA(m_axi_gmem0_RDATA),
    .RLAST(m_axi_gmem0_RLAST),
    .RID(m_axi_gmem0_RID),
    .RUSER(m_axi_gmem0_RUSER),
    .RRESP(m_axi_gmem0_RRESP),
    .BVALID(m_axi_gmem0_BVALID),
    .BREADY(m_axi_gmem0_BREADY),
    .BRESP(m_axi_gmem0_BRESP),
    .BID(m_axi_gmem0_BID),
    .BUSER(m_axi_gmem0_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem0_ARVALID),
    .I_ARREADY(gmem0_ARREADY),
    .I_ARADDR(gmem0_ARADDR),
    .I_ARID(1'd0),
    .I_ARLEN(gmem0_ARLEN),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(gmem0_RVALID),
    .I_RREADY(gmem0_RREADY),
    .I_RDATA(gmem0_RDATA),
    .I_RID(gmem0_RID),
    .I_RUSER(gmem0_RUSER),
    .I_RRESP(gmem0_RRESP),
    .I_RLAST(gmem0_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem0_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem0_WREADY),
    .I_WDATA(512'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(64'd0),
    .I_BVALID(gmem0_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(gmem0_BRESP),
    .I_BID(gmem0_BID),
    .I_BUSER(gmem0_BUSER)
);

tancalc_tancalc_gmem1_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 512 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM1_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM1_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM1_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM1_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM1_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM1_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM1_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM1_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM1_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM1_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM1_CACHE_VALUE ))
tancalc_gmem1_m_axi_U(
    .AWVALID(m_axi_gmem1_AWVALID),
    .AWREADY(m_axi_gmem1_AWREADY),
    .AWADDR(m_axi_gmem1_AWADDR),
    .AWID(m_axi_gmem1_AWID),
    .AWLEN(m_axi_gmem1_AWLEN),
    .AWSIZE(m_axi_gmem1_AWSIZE),
    .AWBURST(m_axi_gmem1_AWBURST),
    .AWLOCK(m_axi_gmem1_AWLOCK),
    .AWCACHE(m_axi_gmem1_AWCACHE),
    .AWPROT(m_axi_gmem1_AWPROT),
    .AWQOS(m_axi_gmem1_AWQOS),
    .AWREGION(m_axi_gmem1_AWREGION),
    .AWUSER(m_axi_gmem1_AWUSER),
    .WVALID(m_axi_gmem1_WVALID),
    .WREADY(m_axi_gmem1_WREADY),
    .WDATA(m_axi_gmem1_WDATA),
    .WSTRB(m_axi_gmem1_WSTRB),
    .WLAST(m_axi_gmem1_WLAST),
    .WID(m_axi_gmem1_WID),
    .WUSER(m_axi_gmem1_WUSER),
    .ARVALID(m_axi_gmem1_ARVALID),
    .ARREADY(m_axi_gmem1_ARREADY),
    .ARADDR(m_axi_gmem1_ARADDR),
    .ARID(m_axi_gmem1_ARID),
    .ARLEN(m_axi_gmem1_ARLEN),
    .ARSIZE(m_axi_gmem1_ARSIZE),
    .ARBURST(m_axi_gmem1_ARBURST),
    .ARLOCK(m_axi_gmem1_ARLOCK),
    .ARCACHE(m_axi_gmem1_ARCACHE),
    .ARPROT(m_axi_gmem1_ARPROT),
    .ARQOS(m_axi_gmem1_ARQOS),
    .ARREGION(m_axi_gmem1_ARREGION),
    .ARUSER(m_axi_gmem1_ARUSER),
    .RVALID(m_axi_gmem1_RVALID),
    .RREADY(m_axi_gmem1_RREADY),
    .RDATA(m_axi_gmem1_RDATA),
    .RLAST(m_axi_gmem1_RLAST),
    .RID(m_axi_gmem1_RID),
    .RUSER(m_axi_gmem1_RUSER),
    .RRESP(m_axi_gmem1_RRESP),
    .BVALID(m_axi_gmem1_BVALID),
    .BREADY(m_axi_gmem1_BREADY),
    .BRESP(m_axi_gmem1_BRESP),
    .BID(m_axi_gmem1_BID),
    .BUSER(m_axi_gmem1_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(1'b0),
    .I_ARREADY(gmem1_ARREADY),
    .I_ARADDR(64'd0),
    .I_ARID(1'd0),
    .I_ARLEN(32'd0),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(gmem1_RVALID),
    .I_RREADY(1'b0),
    .I_RDATA(gmem1_RDATA),
    .I_RID(gmem1_RID),
    .I_RUSER(gmem1_RUSER),
    .I_RRESP(gmem1_RRESP),
    .I_RLAST(gmem1_RLAST),
    .I_AWVALID(gmem1_AWVALID),
    .I_AWREADY(gmem1_AWREADY),
    .I_AWADDR(sext_ln332_1_fu_2479_p1),
    .I_AWID(1'd0),
    .I_AWLEN(32'd1),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(gmem1_WVALID),
    .I_WREADY(gmem1_WREADY),
    .I_WDATA(gmem1_WDATA),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(64'd18446744073709551615),
    .I_BVALID(gmem1_BVALID),
    .I_BREADY(gmem1_BREADY),
    .I_BRESP(gmem1_BRESP),
    .I_BID(gmem1_BID),
    .I_BUSER(gmem1_BUSER)
);

tancalc_popcntdata grp_popcntdata_fu_431(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .x_V(and_ln1355_reg_2942),
    .ap_return(grp_popcntdata_fu_431_ap_return),
    .ap_ce(grp_popcntdata_fu_431_ap_ce)
);

tancalc_popcntdata grp_popcntdata_fu_436(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .x_V(and_ln1355_1_reg_2947),
    .ap_return(grp_popcntdata_fu_436_ap_return),
    .ap_ce(grp_popcntdata_fu_436_ap_ce)
);

tancalc_popcntdata grp_popcntdata_fu_441(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .x_V(and_ln1355_2_reg_2952),
    .ap_return(grp_popcntdata_fu_441_ap_return),
    .ap_ce(grp_popcntdata_fu_441_ap_ce)
);

tancalc_popcntdata grp_popcntdata_fu_446(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .x_V(and_ln1355_3_reg_2957),
    .ap_return(grp_popcntdata_fu_446_ap_return),
    .ap_ce(grp_popcntdata_fu_446_ap_ce)
);

tancalc_popcntdata grp_popcntdata_fu_451(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .x_V(and_ln1355_4_reg_2962),
    .ap_return(grp_popcntdata_fu_451_ap_return),
    .ap_ce(grp_popcntdata_fu_451_ap_ce)
);

tancalc_popcntdata grp_popcntdata_fu_456(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .x_V(and_ln1355_5_reg_2967),
    .ap_return(grp_popcntdata_fu_456_ap_return),
    .ap_ce(grp_popcntdata_fu_456_ap_ce)
);

tancalc_popcntdata grp_popcntdata_fu_461(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .x_V(and_ln1355_6_reg_2972),
    .ap_return(grp_popcntdata_fu_461_ap_return),
    .ap_ce(grp_popcntdata_fu_461_ap_ce)
);

tancalc_popcntdata grp_popcntdata_fu_466(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .x_V(and_ln1355_7_reg_2977),
    .ap_return(grp_popcntdata_fu_466_ap_return),
    .ap_ce(grp_popcntdata_fu_466_ap_ce)
);

tancalc_popcntdata grp_popcntdata_fu_471(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .x_V(and_ln1355_8_reg_2982),
    .ap_return(grp_popcntdata_fu_471_ap_return),
    .ap_ce(grp_popcntdata_fu_471_ap_ce)
);

tancalc_popcntdata grp_popcntdata_fu_476(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .x_V(and_ln1355_9_reg_2987),
    .ap_return(grp_popcntdata_fu_476_ap_return),
    .ap_ce(grp_popcntdata_fu_476_ap_ce)
);

tancalc_popcntdata grp_popcntdata_fu_481(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .x_V(and_ln1355_10_reg_2992),
    .ap_return(grp_popcntdata_fu_481_ap_return),
    .ap_ce(grp_popcntdata_fu_481_ap_ce)
);

tancalc_popcntdata grp_popcntdata_fu_486(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .x_V(and_ln1355_11_reg_2997),
    .ap_return(grp_popcntdata_fu_486_ap_return),
    .ap_ce(grp_popcntdata_fu_486_ap_ce)
);

tancalc_popcntdata grp_popcntdata_fu_491(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .x_V(and_ln1355_12_reg_3002),
    .ap_return(grp_popcntdata_fu_491_ap_return),
    .ap_ce(grp_popcntdata_fu_491_ap_ce)
);

tancalc_popcntdata grp_popcntdata_fu_496(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .x_V(and_ln1355_13_reg_3007),
    .ap_return(grp_popcntdata_fu_496_ap_return),
    .ap_ce(grp_popcntdata_fu_496_ap_ce)
);

tancalc_popcntdata grp_popcntdata_fu_501(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .x_V(and_ln1355_14_reg_3012),
    .ap_return(grp_popcntdata_fu_501_ap_return),
    .ap_ce(grp_popcntdata_fu_501_ap_ce)
);

tancalc_popcntdata grp_popcntdata_fu_506(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .x_V(and_ln1355_15_reg_3017),
    .ap_return(grp_popcntdata_fu_506_ap_return),
    .ap_ce(grp_popcntdata_fu_506_ap_ce)
);

tancalc_popcnt grp_popcnt_fu_511(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .x_V(grp_popcnt_fu_511_x_V),
    .ap_return(grp_popcnt_fu_511_ap_return),
    .ap_ce(grp_popcnt_fu_511_ap_ce)
);

tancalc_tancalc_mux_164_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 11 ),
    .din4_WIDTH( 11 ),
    .din5_WIDTH( 11 ),
    .din6_WIDTH( 11 ),
    .din7_WIDTH( 11 ),
    .din8_WIDTH( 11 ),
    .din9_WIDTH( 11 ),
    .din10_WIDTH( 11 ),
    .din11_WIDTH( 11 ),
    .din12_WIDTH( 11 ),
    .din13_WIDTH( 11 ),
    .din14_WIDTH( 11 ),
    .din15_WIDTH( 11 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 11 ))
tancalc_mux_164_11_1_1_U3(
    .din0(zext_ln35_fu_803_p1),
    .din1(cmprpop_local_0_0992_fu_250),
    .din2(cmprpop_local_0_0992_fu_250),
    .din3(cmprpop_local_0_0992_fu_250),
    .din4(cmprpop_local_0_0992_fu_250),
    .din5(cmprpop_local_0_0992_fu_250),
    .din6(cmprpop_local_0_0992_fu_250),
    .din7(cmprpop_local_0_0992_fu_250),
    .din8(cmprpop_local_0_0992_fu_250),
    .din9(cmprpop_local_0_0992_fu_250),
    .din10(cmprpop_local_0_0992_fu_250),
    .din11(cmprpop_local_0_0992_fu_250),
    .din12(cmprpop_local_0_0992_fu_250),
    .din13(cmprpop_local_0_0992_fu_250),
    .din14(cmprpop_local_0_0992_fu_250),
    .din15(cmprpop_local_0_0992_fu_250),
    .din16(trunc_ln29_2_reg_2782_pp0_iter3_reg),
    .dout(cmprpop_local_0_2_fu_807_p18)
);

tancalc_tancalc_mux_164_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 11 ),
    .din4_WIDTH( 11 ),
    .din5_WIDTH( 11 ),
    .din6_WIDTH( 11 ),
    .din7_WIDTH( 11 ),
    .din8_WIDTH( 11 ),
    .din9_WIDTH( 11 ),
    .din10_WIDTH( 11 ),
    .din11_WIDTH( 11 ),
    .din12_WIDTH( 11 ),
    .din13_WIDTH( 11 ),
    .din14_WIDTH( 11 ),
    .din15_WIDTH( 11 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 11 ))
tancalc_mux_164_11_1_1_U4(
    .din0(cmprpop_local_1_0993_fu_254),
    .din1(zext_ln35_fu_803_p1),
    .din2(cmprpop_local_1_0993_fu_254),
    .din3(cmprpop_local_1_0993_fu_254),
    .din4(cmprpop_local_1_0993_fu_254),
    .din5(cmprpop_local_1_0993_fu_254),
    .din6(cmprpop_local_1_0993_fu_254),
    .din7(cmprpop_local_1_0993_fu_254),
    .din8(cmprpop_local_1_0993_fu_254),
    .din9(cmprpop_local_1_0993_fu_254),
    .din10(cmprpop_local_1_0993_fu_254),
    .din11(cmprpop_local_1_0993_fu_254),
    .din12(cmprpop_local_1_0993_fu_254),
    .din13(cmprpop_local_1_0993_fu_254),
    .din14(cmprpop_local_1_0993_fu_254),
    .din15(cmprpop_local_1_0993_fu_254),
    .din16(trunc_ln29_2_reg_2782_pp0_iter3_reg),
    .dout(cmprpop_local_1_2_fu_844_p18)
);

tancalc_tancalc_mux_164_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 11 ),
    .din4_WIDTH( 11 ),
    .din5_WIDTH( 11 ),
    .din6_WIDTH( 11 ),
    .din7_WIDTH( 11 ),
    .din8_WIDTH( 11 ),
    .din9_WIDTH( 11 ),
    .din10_WIDTH( 11 ),
    .din11_WIDTH( 11 ),
    .din12_WIDTH( 11 ),
    .din13_WIDTH( 11 ),
    .din14_WIDTH( 11 ),
    .din15_WIDTH( 11 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 11 ))
tancalc_mux_164_11_1_1_U5(
    .din0(cmprpop_local_2_0994_fu_258),
    .din1(cmprpop_local_2_0994_fu_258),
    .din2(zext_ln35_fu_803_p1),
    .din3(cmprpop_local_2_0994_fu_258),
    .din4(cmprpop_local_2_0994_fu_258),
    .din5(cmprpop_local_2_0994_fu_258),
    .din6(cmprpop_local_2_0994_fu_258),
    .din7(cmprpop_local_2_0994_fu_258),
    .din8(cmprpop_local_2_0994_fu_258),
    .din9(cmprpop_local_2_0994_fu_258),
    .din10(cmprpop_local_2_0994_fu_258),
    .din11(cmprpop_local_2_0994_fu_258),
    .din12(cmprpop_local_2_0994_fu_258),
    .din13(cmprpop_local_2_0994_fu_258),
    .din14(cmprpop_local_2_0994_fu_258),
    .din15(cmprpop_local_2_0994_fu_258),
    .din16(trunc_ln29_2_reg_2782_pp0_iter3_reg),
    .dout(cmprpop_local_2_2_fu_881_p18)
);

tancalc_tancalc_mux_164_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 11 ),
    .din4_WIDTH( 11 ),
    .din5_WIDTH( 11 ),
    .din6_WIDTH( 11 ),
    .din7_WIDTH( 11 ),
    .din8_WIDTH( 11 ),
    .din9_WIDTH( 11 ),
    .din10_WIDTH( 11 ),
    .din11_WIDTH( 11 ),
    .din12_WIDTH( 11 ),
    .din13_WIDTH( 11 ),
    .din14_WIDTH( 11 ),
    .din15_WIDTH( 11 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 11 ))
tancalc_mux_164_11_1_1_U6(
    .din0(cmprpop_local_3_0995_fu_262),
    .din1(cmprpop_local_3_0995_fu_262),
    .din2(cmprpop_local_3_0995_fu_262),
    .din3(zext_ln35_fu_803_p1),
    .din4(cmprpop_local_3_0995_fu_262),
    .din5(cmprpop_local_3_0995_fu_262),
    .din6(cmprpop_local_3_0995_fu_262),
    .din7(cmprpop_local_3_0995_fu_262),
    .din8(cmprpop_local_3_0995_fu_262),
    .din9(cmprpop_local_3_0995_fu_262),
    .din10(cmprpop_local_3_0995_fu_262),
    .din11(cmprpop_local_3_0995_fu_262),
    .din12(cmprpop_local_3_0995_fu_262),
    .din13(cmprpop_local_3_0995_fu_262),
    .din14(cmprpop_local_3_0995_fu_262),
    .din15(cmprpop_local_3_0995_fu_262),
    .din16(trunc_ln29_2_reg_2782_pp0_iter3_reg),
    .dout(cmprpop_local_3_2_fu_918_p18)
);

tancalc_tancalc_mux_164_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 11 ),
    .din4_WIDTH( 11 ),
    .din5_WIDTH( 11 ),
    .din6_WIDTH( 11 ),
    .din7_WIDTH( 11 ),
    .din8_WIDTH( 11 ),
    .din9_WIDTH( 11 ),
    .din10_WIDTH( 11 ),
    .din11_WIDTH( 11 ),
    .din12_WIDTH( 11 ),
    .din13_WIDTH( 11 ),
    .din14_WIDTH( 11 ),
    .din15_WIDTH( 11 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 11 ))
tancalc_mux_164_11_1_1_U7(
    .din0(cmprpop_local_4_0996_fu_266),
    .din1(cmprpop_local_4_0996_fu_266),
    .din2(cmprpop_local_4_0996_fu_266),
    .din3(cmprpop_local_4_0996_fu_266),
    .din4(zext_ln35_fu_803_p1),
    .din5(cmprpop_local_4_0996_fu_266),
    .din6(cmprpop_local_4_0996_fu_266),
    .din7(cmprpop_local_4_0996_fu_266),
    .din8(cmprpop_local_4_0996_fu_266),
    .din9(cmprpop_local_4_0996_fu_266),
    .din10(cmprpop_local_4_0996_fu_266),
    .din11(cmprpop_local_4_0996_fu_266),
    .din12(cmprpop_local_4_0996_fu_266),
    .din13(cmprpop_local_4_0996_fu_266),
    .din14(cmprpop_local_4_0996_fu_266),
    .din15(cmprpop_local_4_0996_fu_266),
    .din16(trunc_ln29_2_reg_2782_pp0_iter3_reg),
    .dout(cmprpop_local_4_2_fu_955_p18)
);

tancalc_tancalc_mux_164_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 11 ),
    .din4_WIDTH( 11 ),
    .din5_WIDTH( 11 ),
    .din6_WIDTH( 11 ),
    .din7_WIDTH( 11 ),
    .din8_WIDTH( 11 ),
    .din9_WIDTH( 11 ),
    .din10_WIDTH( 11 ),
    .din11_WIDTH( 11 ),
    .din12_WIDTH( 11 ),
    .din13_WIDTH( 11 ),
    .din14_WIDTH( 11 ),
    .din15_WIDTH( 11 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 11 ))
tancalc_mux_164_11_1_1_U8(
    .din0(cmprpop_local_5_0997_fu_270),
    .din1(cmprpop_local_5_0997_fu_270),
    .din2(cmprpop_local_5_0997_fu_270),
    .din3(cmprpop_local_5_0997_fu_270),
    .din4(cmprpop_local_5_0997_fu_270),
    .din5(zext_ln35_fu_803_p1),
    .din6(cmprpop_local_5_0997_fu_270),
    .din7(cmprpop_local_5_0997_fu_270),
    .din8(cmprpop_local_5_0997_fu_270),
    .din9(cmprpop_local_5_0997_fu_270),
    .din10(cmprpop_local_5_0997_fu_270),
    .din11(cmprpop_local_5_0997_fu_270),
    .din12(cmprpop_local_5_0997_fu_270),
    .din13(cmprpop_local_5_0997_fu_270),
    .din14(cmprpop_local_5_0997_fu_270),
    .din15(cmprpop_local_5_0997_fu_270),
    .din16(trunc_ln29_2_reg_2782_pp0_iter3_reg),
    .dout(cmprpop_local_5_2_fu_992_p18)
);

tancalc_tancalc_mux_164_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 11 ),
    .din4_WIDTH( 11 ),
    .din5_WIDTH( 11 ),
    .din6_WIDTH( 11 ),
    .din7_WIDTH( 11 ),
    .din8_WIDTH( 11 ),
    .din9_WIDTH( 11 ),
    .din10_WIDTH( 11 ),
    .din11_WIDTH( 11 ),
    .din12_WIDTH( 11 ),
    .din13_WIDTH( 11 ),
    .din14_WIDTH( 11 ),
    .din15_WIDTH( 11 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 11 ))
tancalc_mux_164_11_1_1_U9(
    .din0(cmprpop_local_6_0998_fu_274),
    .din1(cmprpop_local_6_0998_fu_274),
    .din2(cmprpop_local_6_0998_fu_274),
    .din3(cmprpop_local_6_0998_fu_274),
    .din4(cmprpop_local_6_0998_fu_274),
    .din5(cmprpop_local_6_0998_fu_274),
    .din6(zext_ln35_fu_803_p1),
    .din7(cmprpop_local_6_0998_fu_274),
    .din8(cmprpop_local_6_0998_fu_274),
    .din9(cmprpop_local_6_0998_fu_274),
    .din10(cmprpop_local_6_0998_fu_274),
    .din11(cmprpop_local_6_0998_fu_274),
    .din12(cmprpop_local_6_0998_fu_274),
    .din13(cmprpop_local_6_0998_fu_274),
    .din14(cmprpop_local_6_0998_fu_274),
    .din15(cmprpop_local_6_0998_fu_274),
    .din16(trunc_ln29_2_reg_2782_pp0_iter3_reg),
    .dout(cmprpop_local_6_2_fu_1029_p18)
);

tancalc_tancalc_mux_164_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 11 ),
    .din4_WIDTH( 11 ),
    .din5_WIDTH( 11 ),
    .din6_WIDTH( 11 ),
    .din7_WIDTH( 11 ),
    .din8_WIDTH( 11 ),
    .din9_WIDTH( 11 ),
    .din10_WIDTH( 11 ),
    .din11_WIDTH( 11 ),
    .din12_WIDTH( 11 ),
    .din13_WIDTH( 11 ),
    .din14_WIDTH( 11 ),
    .din15_WIDTH( 11 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 11 ))
tancalc_mux_164_11_1_1_U10(
    .din0(cmprpop_local_7_0999_fu_278),
    .din1(cmprpop_local_7_0999_fu_278),
    .din2(cmprpop_local_7_0999_fu_278),
    .din3(cmprpop_local_7_0999_fu_278),
    .din4(cmprpop_local_7_0999_fu_278),
    .din5(cmprpop_local_7_0999_fu_278),
    .din6(cmprpop_local_7_0999_fu_278),
    .din7(zext_ln35_fu_803_p1),
    .din8(cmprpop_local_7_0999_fu_278),
    .din9(cmprpop_local_7_0999_fu_278),
    .din10(cmprpop_local_7_0999_fu_278),
    .din11(cmprpop_local_7_0999_fu_278),
    .din12(cmprpop_local_7_0999_fu_278),
    .din13(cmprpop_local_7_0999_fu_278),
    .din14(cmprpop_local_7_0999_fu_278),
    .din15(cmprpop_local_7_0999_fu_278),
    .din16(trunc_ln29_2_reg_2782_pp0_iter3_reg),
    .dout(cmprpop_local_7_2_fu_1066_p18)
);

tancalc_tancalc_mux_164_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 11 ),
    .din4_WIDTH( 11 ),
    .din5_WIDTH( 11 ),
    .din6_WIDTH( 11 ),
    .din7_WIDTH( 11 ),
    .din8_WIDTH( 11 ),
    .din9_WIDTH( 11 ),
    .din10_WIDTH( 11 ),
    .din11_WIDTH( 11 ),
    .din12_WIDTH( 11 ),
    .din13_WIDTH( 11 ),
    .din14_WIDTH( 11 ),
    .din15_WIDTH( 11 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 11 ))
tancalc_mux_164_11_1_1_U11(
    .din0(cmprpop_local_8_01000_fu_282),
    .din1(cmprpop_local_8_01000_fu_282),
    .din2(cmprpop_local_8_01000_fu_282),
    .din3(cmprpop_local_8_01000_fu_282),
    .din4(cmprpop_local_8_01000_fu_282),
    .din5(cmprpop_local_8_01000_fu_282),
    .din6(cmprpop_local_8_01000_fu_282),
    .din7(cmprpop_local_8_01000_fu_282),
    .din8(zext_ln35_fu_803_p1),
    .din9(cmprpop_local_8_01000_fu_282),
    .din10(cmprpop_local_8_01000_fu_282),
    .din11(cmprpop_local_8_01000_fu_282),
    .din12(cmprpop_local_8_01000_fu_282),
    .din13(cmprpop_local_8_01000_fu_282),
    .din14(cmprpop_local_8_01000_fu_282),
    .din15(cmprpop_local_8_01000_fu_282),
    .din16(trunc_ln29_2_reg_2782_pp0_iter3_reg),
    .dout(cmprpop_local_8_2_fu_1103_p18)
);

tancalc_tancalc_mux_164_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 11 ),
    .din4_WIDTH( 11 ),
    .din5_WIDTH( 11 ),
    .din6_WIDTH( 11 ),
    .din7_WIDTH( 11 ),
    .din8_WIDTH( 11 ),
    .din9_WIDTH( 11 ),
    .din10_WIDTH( 11 ),
    .din11_WIDTH( 11 ),
    .din12_WIDTH( 11 ),
    .din13_WIDTH( 11 ),
    .din14_WIDTH( 11 ),
    .din15_WIDTH( 11 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 11 ))
tancalc_mux_164_11_1_1_U12(
    .din0(cmprpop_local_9_01001_fu_286),
    .din1(cmprpop_local_9_01001_fu_286),
    .din2(cmprpop_local_9_01001_fu_286),
    .din3(cmprpop_local_9_01001_fu_286),
    .din4(cmprpop_local_9_01001_fu_286),
    .din5(cmprpop_local_9_01001_fu_286),
    .din6(cmprpop_local_9_01001_fu_286),
    .din7(cmprpop_local_9_01001_fu_286),
    .din8(cmprpop_local_9_01001_fu_286),
    .din9(zext_ln35_fu_803_p1),
    .din10(cmprpop_local_9_01001_fu_286),
    .din11(cmprpop_local_9_01001_fu_286),
    .din12(cmprpop_local_9_01001_fu_286),
    .din13(cmprpop_local_9_01001_fu_286),
    .din14(cmprpop_local_9_01001_fu_286),
    .din15(cmprpop_local_9_01001_fu_286),
    .din16(trunc_ln29_2_reg_2782_pp0_iter3_reg),
    .dout(cmprpop_local_9_2_fu_1140_p18)
);

tancalc_tancalc_mux_164_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 11 ),
    .din4_WIDTH( 11 ),
    .din5_WIDTH( 11 ),
    .din6_WIDTH( 11 ),
    .din7_WIDTH( 11 ),
    .din8_WIDTH( 11 ),
    .din9_WIDTH( 11 ),
    .din10_WIDTH( 11 ),
    .din11_WIDTH( 11 ),
    .din12_WIDTH( 11 ),
    .din13_WIDTH( 11 ),
    .din14_WIDTH( 11 ),
    .din15_WIDTH( 11 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 11 ))
tancalc_mux_164_11_1_1_U13(
    .din0(cmprpop_local_10_01002_fu_290),
    .din1(cmprpop_local_10_01002_fu_290),
    .din2(cmprpop_local_10_01002_fu_290),
    .din3(cmprpop_local_10_01002_fu_290),
    .din4(cmprpop_local_10_01002_fu_290),
    .din5(cmprpop_local_10_01002_fu_290),
    .din6(cmprpop_local_10_01002_fu_290),
    .din7(cmprpop_local_10_01002_fu_290),
    .din8(cmprpop_local_10_01002_fu_290),
    .din9(cmprpop_local_10_01002_fu_290),
    .din10(zext_ln35_fu_803_p1),
    .din11(cmprpop_local_10_01002_fu_290),
    .din12(cmprpop_local_10_01002_fu_290),
    .din13(cmprpop_local_10_01002_fu_290),
    .din14(cmprpop_local_10_01002_fu_290),
    .din15(cmprpop_local_10_01002_fu_290),
    .din16(trunc_ln29_2_reg_2782_pp0_iter3_reg),
    .dout(cmprpop_local_10_2_fu_1177_p18)
);

tancalc_tancalc_mux_164_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 11 ),
    .din4_WIDTH( 11 ),
    .din5_WIDTH( 11 ),
    .din6_WIDTH( 11 ),
    .din7_WIDTH( 11 ),
    .din8_WIDTH( 11 ),
    .din9_WIDTH( 11 ),
    .din10_WIDTH( 11 ),
    .din11_WIDTH( 11 ),
    .din12_WIDTH( 11 ),
    .din13_WIDTH( 11 ),
    .din14_WIDTH( 11 ),
    .din15_WIDTH( 11 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 11 ))
tancalc_mux_164_11_1_1_U14(
    .din0(cmprpop_local_11_01003_fu_294),
    .din1(cmprpop_local_11_01003_fu_294),
    .din2(cmprpop_local_11_01003_fu_294),
    .din3(cmprpop_local_11_01003_fu_294),
    .din4(cmprpop_local_11_01003_fu_294),
    .din5(cmprpop_local_11_01003_fu_294),
    .din6(cmprpop_local_11_01003_fu_294),
    .din7(cmprpop_local_11_01003_fu_294),
    .din8(cmprpop_local_11_01003_fu_294),
    .din9(cmprpop_local_11_01003_fu_294),
    .din10(cmprpop_local_11_01003_fu_294),
    .din11(zext_ln35_fu_803_p1),
    .din12(cmprpop_local_11_01003_fu_294),
    .din13(cmprpop_local_11_01003_fu_294),
    .din14(cmprpop_local_11_01003_fu_294),
    .din15(cmprpop_local_11_01003_fu_294),
    .din16(trunc_ln29_2_reg_2782_pp0_iter3_reg),
    .dout(cmprpop_local_11_2_fu_1214_p18)
);

tancalc_tancalc_mux_164_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 11 ),
    .din4_WIDTH( 11 ),
    .din5_WIDTH( 11 ),
    .din6_WIDTH( 11 ),
    .din7_WIDTH( 11 ),
    .din8_WIDTH( 11 ),
    .din9_WIDTH( 11 ),
    .din10_WIDTH( 11 ),
    .din11_WIDTH( 11 ),
    .din12_WIDTH( 11 ),
    .din13_WIDTH( 11 ),
    .din14_WIDTH( 11 ),
    .din15_WIDTH( 11 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 11 ))
tancalc_mux_164_11_1_1_U15(
    .din0(cmprpop_local_12_01004_fu_298),
    .din1(cmprpop_local_12_01004_fu_298),
    .din2(cmprpop_local_12_01004_fu_298),
    .din3(cmprpop_local_12_01004_fu_298),
    .din4(cmprpop_local_12_01004_fu_298),
    .din5(cmprpop_local_12_01004_fu_298),
    .din6(cmprpop_local_12_01004_fu_298),
    .din7(cmprpop_local_12_01004_fu_298),
    .din8(cmprpop_local_12_01004_fu_298),
    .din9(cmprpop_local_12_01004_fu_298),
    .din10(cmprpop_local_12_01004_fu_298),
    .din11(cmprpop_local_12_01004_fu_298),
    .din12(zext_ln35_fu_803_p1),
    .din13(cmprpop_local_12_01004_fu_298),
    .din14(cmprpop_local_12_01004_fu_298),
    .din15(cmprpop_local_12_01004_fu_298),
    .din16(trunc_ln29_2_reg_2782_pp0_iter3_reg),
    .dout(cmprpop_local_12_2_fu_1251_p18)
);

tancalc_tancalc_mux_164_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 11 ),
    .din4_WIDTH( 11 ),
    .din5_WIDTH( 11 ),
    .din6_WIDTH( 11 ),
    .din7_WIDTH( 11 ),
    .din8_WIDTH( 11 ),
    .din9_WIDTH( 11 ),
    .din10_WIDTH( 11 ),
    .din11_WIDTH( 11 ),
    .din12_WIDTH( 11 ),
    .din13_WIDTH( 11 ),
    .din14_WIDTH( 11 ),
    .din15_WIDTH( 11 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 11 ))
tancalc_mux_164_11_1_1_U16(
    .din0(cmprpop_local_13_01005_fu_302),
    .din1(cmprpop_local_13_01005_fu_302),
    .din2(cmprpop_local_13_01005_fu_302),
    .din3(cmprpop_local_13_01005_fu_302),
    .din4(cmprpop_local_13_01005_fu_302),
    .din5(cmprpop_local_13_01005_fu_302),
    .din6(cmprpop_local_13_01005_fu_302),
    .din7(cmprpop_local_13_01005_fu_302),
    .din8(cmprpop_local_13_01005_fu_302),
    .din9(cmprpop_local_13_01005_fu_302),
    .din10(cmprpop_local_13_01005_fu_302),
    .din11(cmprpop_local_13_01005_fu_302),
    .din12(cmprpop_local_13_01005_fu_302),
    .din13(zext_ln35_fu_803_p1),
    .din14(cmprpop_local_13_01005_fu_302),
    .din15(cmprpop_local_13_01005_fu_302),
    .din16(trunc_ln29_2_reg_2782_pp0_iter3_reg),
    .dout(cmprpop_local_13_2_fu_1288_p18)
);

tancalc_tancalc_mux_164_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 11 ),
    .din4_WIDTH( 11 ),
    .din5_WIDTH( 11 ),
    .din6_WIDTH( 11 ),
    .din7_WIDTH( 11 ),
    .din8_WIDTH( 11 ),
    .din9_WIDTH( 11 ),
    .din10_WIDTH( 11 ),
    .din11_WIDTH( 11 ),
    .din12_WIDTH( 11 ),
    .din13_WIDTH( 11 ),
    .din14_WIDTH( 11 ),
    .din15_WIDTH( 11 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 11 ))
tancalc_mux_164_11_1_1_U17(
    .din0(cmprpop_local_14_01006_fu_306),
    .din1(cmprpop_local_14_01006_fu_306),
    .din2(cmprpop_local_14_01006_fu_306),
    .din3(cmprpop_local_14_01006_fu_306),
    .din4(cmprpop_local_14_01006_fu_306),
    .din5(cmprpop_local_14_01006_fu_306),
    .din6(cmprpop_local_14_01006_fu_306),
    .din7(cmprpop_local_14_01006_fu_306),
    .din8(cmprpop_local_14_01006_fu_306),
    .din9(cmprpop_local_14_01006_fu_306),
    .din10(cmprpop_local_14_01006_fu_306),
    .din11(cmprpop_local_14_01006_fu_306),
    .din12(cmprpop_local_14_01006_fu_306),
    .din13(cmprpop_local_14_01006_fu_306),
    .din14(zext_ln35_fu_803_p1),
    .din15(cmprpop_local_14_01006_fu_306),
    .din16(trunc_ln29_2_reg_2782_pp0_iter3_reg),
    .dout(cmprpop_local_14_2_fu_1325_p18)
);

tancalc_tancalc_mux_164_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 11 ),
    .din4_WIDTH( 11 ),
    .din5_WIDTH( 11 ),
    .din6_WIDTH( 11 ),
    .din7_WIDTH( 11 ),
    .din8_WIDTH( 11 ),
    .din9_WIDTH( 11 ),
    .din10_WIDTH( 11 ),
    .din11_WIDTH( 11 ),
    .din12_WIDTH( 11 ),
    .din13_WIDTH( 11 ),
    .din14_WIDTH( 11 ),
    .din15_WIDTH( 11 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 11 ))
tancalc_mux_164_11_1_1_U18(
    .din0(cmprpop_local_15_01007_fu_310),
    .din1(cmprpop_local_15_01007_fu_310),
    .din2(cmprpop_local_15_01007_fu_310),
    .din3(cmprpop_local_15_01007_fu_310),
    .din4(cmprpop_local_15_01007_fu_310),
    .din5(cmprpop_local_15_01007_fu_310),
    .din6(cmprpop_local_15_01007_fu_310),
    .din7(cmprpop_local_15_01007_fu_310),
    .din8(cmprpop_local_15_01007_fu_310),
    .din9(cmprpop_local_15_01007_fu_310),
    .din10(cmprpop_local_15_01007_fu_310),
    .din11(cmprpop_local_15_01007_fu_310),
    .din12(cmprpop_local_15_01007_fu_310),
    .din13(cmprpop_local_15_01007_fu_310),
    .din14(cmprpop_local_15_01007_fu_310),
    .din15(zext_ln35_fu_803_p1),
    .din16(trunc_ln29_2_reg_2782_pp0_iter3_reg),
    .dout(cmprpop_local_15_2_fu_1362_p18)
);

tancalc_tancalc_mux_42_1024_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1024 ),
    .din1_WIDTH( 1024 ),
    .din2_WIDTH( 1024 ),
    .din3_WIDTH( 1024 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1024 ))
tancalc_mux_42_1024_1_1_U19(
    .din0(ref_local_3_V_fu_314),
    .din1(ref_local_3_V_1_fu_318),
    .din2(ref_local_3_V_2_fu_322),
    .din3(ref_local_3_V_3_fu_326),
    .din4(trunc_ln73_1_reg_2912_pp1_iter2_reg),
    .dout(tmp_3_fu_1725_p6)
);

tancalc_tancalc_mux_42_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 11 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 11 ))
tancalc_mux_42_11_1_1_U20(
    .din0(refpop_local_3_V_1_fu_330),
    .din1(refpop_local_3_V_2_fu_334),
    .din2(refpop_local_3_V_3_fu_338),
    .din3(refpop_local_3_V_4_fu_342),
    .din4(trunc_ln73_1_reg_2912_pp1_iter4_reg),
    .dout(tmp_4_fu_1870_p6)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state10) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state10)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state10);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state22) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state21)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state22)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state22);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter10 <= ap_enable_reg_pp1_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter11 <= ap_enable_reg_pp1_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter12 <= ap_enable_reg_pp1_iter11;
        end else if ((1'b1 == ap_CS_fsm_state21)) begin
            ap_enable_reg_pp1_iter12 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter7 <= ap_enable_reg_pp1_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter8 <= ap_enable_reg_pp1_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter9 <= ap_enable_reg_pp1_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    ap_rst_n_inv <= ap_rst_reg_1;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_1 <= ap_rst_reg_2;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_2 <= ~ap_rst_n;
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        cmpr_chunk_num_0_reg_398 <= cmpr_chunk_num_reg_2752;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        cmpr_chunk_num_0_reg_398 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln27_fu_647_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_part_num_0_i_reg_409 <= data_part_num_fu_653_p2;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        data_part_num_0_i_reg_409 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln71_reg_2902 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        data_part_num_0_reg_420 <= data_part_num_1_reg_2906;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        data_part_num_0_reg_420 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln68_fu_602_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        add_ln219_reg_2762 <= add_ln219_fu_632_p2;
        trunc_ln69_reg_2757 <= trunc_ln69_fu_614_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln88_reg_2933_pp1_iter4_reg == 1'd1))) begin
        add_ln332_reg_3107 <= add_ln332_fu_1901_p2;
        op2_V_assign_2_0_10_reg_3082 <= grp_popcntdata_fu_486_ap_return;
        op2_V_assign_2_0_11_reg_3087 <= grp_popcntdata_fu_491_ap_return;
        op2_V_assign_2_0_12_reg_3092 <= grp_popcntdata_fu_496_ap_return;
        op2_V_assign_2_0_13_reg_3097 <= grp_popcntdata_fu_501_ap_return;
        op2_V_assign_2_0_14_reg_3102 <= grp_popcntdata_fu_506_ap_return;
        op2_V_assign_2_0_1_reg_3032 <= grp_popcntdata_fu_436_ap_return;
        op2_V_assign_2_0_2_reg_3037 <= grp_popcntdata_fu_441_ap_return;
        op2_V_assign_2_0_3_reg_3042 <= grp_popcntdata_fu_446_ap_return;
        op2_V_assign_2_0_4_reg_3047 <= grp_popcntdata_fu_451_ap_return;
        op2_V_assign_2_0_5_reg_3052 <= grp_popcntdata_fu_456_ap_return;
        op2_V_assign_2_0_6_reg_3057 <= grp_popcntdata_fu_461_ap_return;
        op2_V_assign_2_0_7_reg_3062 <= grp_popcntdata_fu_466_ap_return;
        op2_V_assign_2_0_8_reg_3067 <= grp_popcntdata_fu_471_ap_return;
        op2_V_assign_2_0_9_reg_3072 <= grp_popcntdata_fu_476_ap_return;
        op2_V_assign_2_0_s_reg_3077 <= grp_popcntdata_fu_481_ap_return;
        op2_V_assign_2_reg_3022 <= grp_popcntdata_fu_431_ap_return;
        tmp_4_reg_3027 <= tmp_4_fu_1870_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln88_reg_2933 == 1'd1))) begin
        and_ln1355_10_reg_2992[511 : 0] <= and_ln1355_10_fu_1798_p2[511 : 0];
        and_ln1355_11_reg_2997[511 : 0] <= and_ln1355_11_fu_1804_p2[511 : 0];
        and_ln1355_12_reg_3002[511 : 0] <= and_ln1355_12_fu_1810_p2[511 : 0];
        and_ln1355_13_reg_3007[511 : 0] <= and_ln1355_13_fu_1816_p2[511 : 0];
        and_ln1355_14_reg_3012[511 : 0] <= and_ln1355_14_fu_1822_p2[511 : 0];
        and_ln1355_15_reg_3017[511 : 0] <= and_ln1355_15_fu_1828_p2[511 : 0];
        and_ln1355_1_reg_2947[511 : 0] <= and_ln1355_1_fu_1744_p2[511 : 0];
        and_ln1355_2_reg_2952[511 : 0] <= and_ln1355_2_fu_1750_p2[511 : 0];
        and_ln1355_3_reg_2957[511 : 0] <= and_ln1355_3_fu_1756_p2[511 : 0];
        and_ln1355_4_reg_2962[511 : 0] <= and_ln1355_4_fu_1762_p2[511 : 0];
        and_ln1355_5_reg_2967[511 : 0] <= and_ln1355_5_fu_1768_p2[511 : 0];
        and_ln1355_6_reg_2972[511 : 0] <= and_ln1355_6_fu_1774_p2[511 : 0];
        and_ln1355_7_reg_2977[511 : 0] <= and_ln1355_7_fu_1780_p2[511 : 0];
        and_ln1355_8_reg_2982[511 : 0] <= and_ln1355_8_fu_1786_p2[511 : 0];
        and_ln1355_9_reg_2987[511 : 0] <= and_ln1355_9_fu_1792_p2[511 : 0];
        and_ln1355_reg_2942[511 : 0] <= and_ln1355_fu_1738_p2[511 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        cmpr_chunk_num_reg_2752 <= cmpr_chunk_num_fu_608_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln27_reg_2773_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        cmprpop_local_0_0992_fu_250 <= cmprpop_local_0_2_fu_807_p18;
        cmprpop_local_10_01002_fu_290 <= cmprpop_local_10_2_fu_1177_p18;
        cmprpop_local_11_01003_fu_294 <= cmprpop_local_11_2_fu_1214_p18;
        cmprpop_local_12_01004_fu_298 <= cmprpop_local_12_2_fu_1251_p18;
        cmprpop_local_13_01005_fu_302 <= cmprpop_local_13_2_fu_1288_p18;
        cmprpop_local_14_01006_fu_306 <= cmprpop_local_14_2_fu_1325_p18;
        cmprpop_local_15_01007_fu_310 <= cmprpop_local_15_2_fu_1362_p18;
        cmprpop_local_1_0993_fu_254 <= cmprpop_local_1_2_fu_844_p18;
        cmprpop_local_2_0994_fu_258 <= cmprpop_local_2_2_fu_881_p18;
        cmprpop_local_3_0995_fu_262 <= cmprpop_local_3_2_fu_918_p18;
        cmprpop_local_4_0996_fu_266 <= cmprpop_local_4_2_fu_955_p18;
        cmprpop_local_5_0997_fu_270 <= cmprpop_local_5_2_fu_992_p18;
        cmprpop_local_6_0998_fu_274 <= cmprpop_local_6_2_fu_1029_p18;
        cmprpop_local_7_0999_fu_278 <= cmprpop_local_7_2_fu_1066_p18;
        cmprpop_local_8_01000_fu_282 <= cmprpop_local_8_2_fu_1103_p18;
        cmprpop_local_9_01001_fu_286 <= cmprpop_local_9_2_fu_1140_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        data_part_num_1_reg_2906 <= data_part_num_1_fu_1560_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        data_part_num_1_reg_2906_pp1_iter1_reg <= data_part_num_1_reg_2906;
        icmp_ln71_reg_2902 <= icmp_ln71_fu_1554_p2;
        temp_input_V_1_reg_2923 <= gmem0_RDATA;
        trunc_ln73_1_reg_2912_pp1_iter1_reg <= trunc_ln73_1_reg_2912;
        trunc_ln74_reg_2918_pp1_iter1_reg <= trunc_ln74_reg_2918;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        gmem0_addr_reg_2743[57 : 0] <= empty_fu_588_p1[57 : 0];
        p_cast7_reg_2733[57 : 0] <= p_cast7_fu_574_p1[57 : 0];
        p_cast_reg_2738[57 : 0] <= p_cast_fu_592_p1[57 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln27_reg_2773 <= icmp_ln27_fu_647_p2;
        icmp_ln27_reg_2773_pp0_iter1_reg <= icmp_ln27_reg_2773;
        temp_input_V_reg_2807 <= gmem0_RDATA;
        trunc_ln29_2_reg_2782_pp0_iter1_reg <= trunc_ln29_2_reg_2782;
        trunc_ln30_reg_2802_pp0_iter1_reg <= trunc_ln30_reg_2802;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln27_reg_2773_pp0_iter2_reg <= icmp_ln27_reg_2773_pp0_iter1_reg;
        icmp_ln27_reg_2773_pp0_iter3_reg <= icmp_ln27_reg_2773_pp0_iter2_reg;
        trunc_ln29_2_reg_2782_pp0_iter2_reg <= trunc_ln29_2_reg_2782_pp0_iter1_reg;
        trunc_ln29_2_reg_2782_pp0_iter3_reg <= trunc_ln29_2_reg_2782_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp1_stage0_11001)) begin
        icmp_ln88_reg_2933 <= icmp_ln88_fu_1650_p2;
        icmp_ln88_reg_2933_pp1_iter10_reg <= icmp_ln88_reg_2933_pp1_iter9_reg;
        icmp_ln88_reg_2933_pp1_iter11_reg <= icmp_ln88_reg_2933_pp1_iter10_reg;
        icmp_ln88_reg_2933_pp1_iter3_reg <= icmp_ln88_reg_2933;
        icmp_ln88_reg_2933_pp1_iter4_reg <= icmp_ln88_reg_2933_pp1_iter3_reg;
        icmp_ln88_reg_2933_pp1_iter5_reg <= icmp_ln88_reg_2933_pp1_iter4_reg;
        icmp_ln88_reg_2933_pp1_iter6_reg <= icmp_ln88_reg_2933_pp1_iter5_reg;
        icmp_ln88_reg_2933_pp1_iter7_reg <= icmp_ln88_reg_2933_pp1_iter6_reg;
        icmp_ln88_reg_2933_pp1_iter8_reg <= icmp_ln88_reg_2933_pp1_iter7_reg;
        icmp_ln88_reg_2933_pp1_iter9_reg <= icmp_ln88_reg_2933_pp1_iter8_reg;
        trunc_ln1_reg_2937_pp1_iter3_reg <= trunc_ln1_reg_2937;
        trunc_ln1_reg_2937_pp1_iter4_reg <= trunc_ln1_reg_2937_pp1_iter3_reg;
        trunc_ln364_reg_2928 <= trunc_ln364_fu_1626_p1;
        trunc_ln73_1_reg_2912_pp1_iter2_reg <= trunc_ln73_1_reg_2912_pp1_iter1_reg;
        trunc_ln73_1_reg_2912_pp1_iter3_reg <= trunc_ln73_1_reg_2912_pp1_iter2_reg;
        trunc_ln73_1_reg_2912_pp1_iter4_reg <= trunc_ln73_1_reg_2912_pp1_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln88_reg_2933_pp1_iter5_reg == 1'd1))) begin
        or_ln103_14_reg_3112 <= or_ln103_14_fu_2473_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln29_2_reg_2782_pp0_iter1_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_10_fu_226[511 : 0] <= p_Result_s_fu_686_p3[511 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln29_2_reg_2782_pp0_iter1_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_11_fu_230[511 : 0] <= p_Result_s_fu_686_p3[511 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln29_2_reg_2782_pp0_iter1_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_12_fu_234[511 : 0] <= p_Result_s_fu_686_p3[511 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln29_2_reg_2782_pp0_iter1_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_13_fu_238[511 : 0] <= p_Result_s_fu_686_p3[511 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln29_2_reg_2782_pp0_iter1_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_14_fu_242[511 : 0] <= p_Result_s_fu_686_p3[511 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln29_2_reg_2782_pp0_iter1_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_15_fu_246[511 : 0] <= p_Result_s_fu_686_p3[511 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln29_2_reg_2782_pp0_iter1_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_1_fu_190[511 : 0] <= p_Result_s_fu_686_p3[511 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln29_2_reg_2782_pp0_iter1_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_2_fu_194[511 : 0] <= p_Result_s_fu_686_p3[511 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln29_2_reg_2782_pp0_iter1_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_3_fu_198[511 : 0] <= p_Result_s_fu_686_p3[511 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln29_2_reg_2782_pp0_iter1_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_4_fu_202[511 : 0] <= p_Result_s_fu_686_p3[511 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln29_2_reg_2782_pp0_iter1_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_5_fu_206[511 : 0] <= p_Result_s_fu_686_p3[511 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln29_2_reg_2782_pp0_iter1_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_6_fu_210[511 : 0] <= p_Result_s_fu_686_p3[511 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln29_2_reg_2782_pp0_iter1_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_7_fu_214[511 : 0] <= p_Result_s_fu_686_p3[511 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln29_2_reg_2782_pp0_iter1_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_8_fu_218[511 : 0] <= p_Result_s_fu_686_p3[511 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln29_2_reg_2782_pp0_iter1_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_9_fu_222[511 : 0] <= p_Result_s_fu_686_p3[511 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln29_2_reg_2782_pp0_iter1_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_Val2_s_fu_186[511 : 0] <= p_Result_s_fu_686_p3[511 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln73_1_reg_2912_pp1_iter1_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ref_local_3_V_1_fu_318[511 : 0] <= ref_local_0_V_fu_1593_p3[511 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln73_1_reg_2912_pp1_iter1_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ref_local_3_V_2_fu_322[511 : 0] <= ref_local_0_V_fu_1593_p3[511 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln73_1_reg_2912_pp1_iter1_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ref_local_3_V_3_fu_326[511 : 0] <= ref_local_0_V_fu_1593_p3[511 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln73_1_reg_2912_pp1_iter1_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        ref_local_3_V_fu_314[511 : 0] <= ref_local_0_V_fu_1593_p3[511 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln73_1_reg_2912_pp1_iter3_reg == 2'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        refpop_local_3_V_1_fu_330[9 : 0] <= refpop_local_0_V_fu_1834_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln73_1_reg_2912_pp1_iter3_reg == 2'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        refpop_local_3_V_2_fu_334[9 : 0] <= refpop_local_0_V_fu_1834_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln73_1_reg_2912_pp1_iter3_reg == 2'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        refpop_local_3_V_3_fu_338[9 : 0] <= refpop_local_0_V_fu_1834_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln73_1_reg_2912_pp1_iter3_reg == 2'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        refpop_local_3_V_4_fu_342[9 : 0] <= refpop_local_0_V_fu_1834_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln88_fu_1650_p2 == 1'd1))) begin
        trunc_ln1_reg_2937 <= {{data_part_num_1_reg_2906_pp1_iter1_reg[7:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln27_fu_647_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln29_2_reg_2782 <= {{data_part_num_0_i_reg_409[4:1]}};
        trunc_ln30_reg_2802 <= trunc_ln30_fu_669_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln27_reg_2773_pp0_iter1_reg == 1'd0))) begin
        trunc_ln364_1_reg_2812 <= trunc_ln364_1_fu_799_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln71_fu_1554_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        trunc_ln73_1_reg_2912 <= {{ap_phi_mux_data_part_num_0_phi_fu_424_p4[2:1]}};
        trunc_ln74_reg_2918 <= trunc_ln74_fu_1576_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        zext_ln105_reg_2817[7 : 6] <= zext_ln105_fu_1486_p1[7 : 6];
        zext_ln215_12_reg_2847[10 : 0] <= zext_ln215_12_fu_1510_p1[10 : 0];
        zext_ln215_13_reg_2852[10 : 0] <= zext_ln215_13_fu_1514_p1[10 : 0];
        zext_ln215_16_reg_2857[10 : 0] <= zext_ln215_16_fu_1518_p1[10 : 0];
        zext_ln215_17_reg_2862[10 : 0] <= zext_ln215_17_fu_1522_p1[10 : 0];
        zext_ln215_1_reg_2822[10 : 0] <= zext_ln215_1_fu_1490_p1[10 : 0];
        zext_ln215_20_reg_2867[10 : 0] <= zext_ln215_20_fu_1526_p1[10 : 0];
        zext_ln215_21_reg_2872[10 : 0] <= zext_ln215_21_fu_1530_p1[10 : 0];
        zext_ln215_24_reg_2877[10 : 0] <= zext_ln215_24_fu_1534_p1[10 : 0];
        zext_ln215_25_reg_2882[10 : 0] <= zext_ln215_25_fu_1538_p1[10 : 0];
        zext_ln215_28_reg_2887[10 : 0] <= zext_ln215_28_fu_1542_p1[10 : 0];
        zext_ln215_29_reg_2892[10 : 0] <= zext_ln215_29_fu_1546_p1[10 : 0];
        zext_ln215_32_reg_2897[10 : 0] <= zext_ln215_32_fu_1550_p1[10 : 0];
        zext_ln215_4_reg_2827[10 : 0] <= zext_ln215_4_fu_1494_p1[10 : 0];
        zext_ln215_5_reg_2832[10 : 0] <= zext_ln215_5_fu_1498_p1[10 : 0];
        zext_ln215_8_reg_2837[10 : 0] <= zext_ln215_8_fu_1502_p1[10 : 0];
        zext_ln215_9_reg_2842[10 : 0] <= zext_ln215_9_fu_1506_p1[10 : 0];
    end
end

always @ (*) begin
    if ((icmp_ln27_fu_647_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state10 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state10 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln71_fu_1554_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state22 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state22 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln68_fu_602_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter11 == 1'b0) & (ap_enable_reg_pp1_iter10 == 1'b0) & (ap_enable_reg_pp1_iter9 == 1'b0) & (ap_enable_reg_pp1_iter8 == 1'b0) & (ap_enable_reg_pp1_iter5 == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter12 == 1'b0) & (ap_enable_reg_pp1_iter7 == 1'b0) & (ap_enable_reg_pp1_iter6 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln71_reg_2902 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_data_part_num_0_phi_fu_424_p4 = data_part_num_1_reg_2906;
    end else begin
        ap_phi_mux_data_part_num_0_phi_fu_424_p4 = data_part_num_0_reg_420;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln68_fu_602_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((gmem0_ARREADY == 1'b1)) begin
        if ((1'b1 == ap_CS_fsm_state15)) begin
            gmem0_ARADDR = gmem0_addr_reg_2743;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            gmem0_ARADDR = zext_ln219_1_fu_637_p1;
        end else begin
            gmem0_ARADDR = 'bx;
        end
    end else begin
        gmem0_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((gmem0_ARREADY == 1'b1)) begin
        if ((1'b1 == ap_CS_fsm_state15)) begin
            gmem0_ARLEN = 32'd128;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            gmem0_ARLEN = 32'd32;
        end else begin
            gmem0_ARLEN = 'bx;
        end
    end else begin
        gmem0_ARLEN = 'bx;
    end
end

always @ (*) begin
    if ((((gmem0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((gmem0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state15)))) begin
        gmem0_ARVALID = 1'b1;
    end else begin
        gmem0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        gmem0_RREADY = 1'b1;
    end else begin
        gmem0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state15))) begin
        gmem0_blk_n_AR = m_axi_gmem0_ARREADY;
    end else begin
        gmem0_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)))) begin
        gmem0_blk_n_R = m_axi_gmem0_RVALID;
    end else begin
        gmem0_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter6 == 1'b1) & (icmp_ln88_reg_2933_pp1_iter5_reg == 1'd1))) begin
        gmem1_AWVALID = 1'b1;
    end else begin
        gmem1_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter12 == 1'b1) & (icmp_ln88_reg_2933_pp1_iter11_reg == 1'd1))) begin
        gmem1_BREADY = 1'b1;
    end else begin
        gmem1_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter7 == 1'b1) & (icmp_ln88_reg_2933_pp1_iter6_reg == 1'd1))) begin
        gmem1_WVALID = 1'b1;
    end else begin
        gmem1_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter6 == 1'b1) & (icmp_ln88_reg_2933_pp1_iter5_reg == 1'd1) & (1'b0 == ap_block_pp1_stage0))) begin
        gmem1_blk_n_AW = m_axi_gmem1_AWREADY;
    end else begin
        gmem1_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter12 == 1'b1) & (icmp_ln88_reg_2933_pp1_iter11_reg == 1'd1) & (1'b0 == ap_block_pp1_stage0))) begin
        gmem1_blk_n_B = m_axi_gmem1_BVALID;
    end else begin
        gmem1_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter7 == 1'b1) & (icmp_ln88_reg_2933_pp1_iter6_reg == 1'd1) & (1'b0 == ap_block_pp1_stage0))) begin
        gmem1_blk_n_W = m_axi_gmem1_WREADY;
    end else begin
        gmem1_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp168)) | ((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001_ignoreCallOp290)))) begin
        grp_popcnt_fu_511_ap_ce = 1'b1;
    end else begin
        grp_popcnt_fu_511_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        grp_popcnt_fu_511_x_V = trunc_ln364_reg_2928;
    end else if (((icmp_ln27_reg_2773_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_popcnt_fu_511_x_V = trunc_ln364_1_reg_2812;
    end else begin
        grp_popcnt_fu_511_x_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001_ignoreCallOp341) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_popcntdata_fu_431_ap_ce = 1'b1;
    end else begin
        grp_popcntdata_fu_431_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001_ignoreCallOp342) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_popcntdata_fu_436_ap_ce = 1'b1;
    end else begin
        grp_popcntdata_fu_436_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001_ignoreCallOp343) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_popcntdata_fu_441_ap_ce = 1'b1;
    end else begin
        grp_popcntdata_fu_441_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001_ignoreCallOp344) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_popcntdata_fu_446_ap_ce = 1'b1;
    end else begin
        grp_popcntdata_fu_446_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001_ignoreCallOp345) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_popcntdata_fu_451_ap_ce = 1'b1;
    end else begin
        grp_popcntdata_fu_451_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001_ignoreCallOp346) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_popcntdata_fu_456_ap_ce = 1'b1;
    end else begin
        grp_popcntdata_fu_456_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001_ignoreCallOp347) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_popcntdata_fu_461_ap_ce = 1'b1;
    end else begin
        grp_popcntdata_fu_461_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001_ignoreCallOp348) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_popcntdata_fu_466_ap_ce = 1'b1;
    end else begin
        grp_popcntdata_fu_466_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001_ignoreCallOp349) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_popcntdata_fu_471_ap_ce = 1'b1;
    end else begin
        grp_popcntdata_fu_471_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001_ignoreCallOp350) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_popcntdata_fu_476_ap_ce = 1'b1;
    end else begin
        grp_popcntdata_fu_476_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001_ignoreCallOp351) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_popcntdata_fu_481_ap_ce = 1'b1;
    end else begin
        grp_popcntdata_fu_481_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001_ignoreCallOp352) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_popcntdata_fu_486_ap_ce = 1'b1;
    end else begin
        grp_popcntdata_fu_486_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001_ignoreCallOp353) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_popcntdata_fu_491_ap_ce = 1'b1;
    end else begin
        grp_popcntdata_fu_491_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001_ignoreCallOp354) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_popcntdata_fu_496_ap_ce = 1'b1;
    end else begin
        grp_popcntdata_fu_496_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001_ignoreCallOp355))) begin
        grp_popcntdata_fu_501_ap_ce = 1'b1;
    end else begin
        grp_popcntdata_fu_501_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001_ignoreCallOp356))) begin
        grp_popcntdata_fu_506_ap_ce = 1'b1;
    end else begin
        grp_popcntdata_fu_506_ap_ce = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln68_fu_602_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((gmem0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_fu_647_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0)) & ~((ap_enable_reg_pp0_iter3 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter3 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln27_fu_647_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((gmem0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln71_fu_1554_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b0)) & ~((ap_enable_reg_pp1_iter11 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter12 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln71_fu_1554_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b0)) | ((ap_enable_reg_pp1_iter11 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter12 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln105_1_fu_1892_p2 = ($signed(sext_ln105_fu_1888_p1) + $signed(zext_ln105_reg_2817));

assign add_ln105_fu_1883_p2 = ($signed(trunc_ln1_reg_2937_pp1_iter4_reg) + $signed(7'd127));

assign add_ln1353_10_fu_2185_p2 = (zext_ln215_fu_1906_p1 + zext_ln215_21_reg_2872);

assign add_ln1353_11_fu_2215_p2 = (zext_ln215_fu_1906_p1 + zext_ln215_24_reg_2877);

assign add_ln1353_12_fu_2245_p2 = (zext_ln215_fu_1906_p1 + zext_ln215_25_reg_2882);

assign add_ln1353_13_fu_2275_p2 = (zext_ln215_fu_1906_p1 + zext_ln215_28_reg_2887);

assign add_ln1353_14_fu_2305_p2 = (zext_ln215_fu_1906_p1 + zext_ln215_29_reg_2892);

assign add_ln1353_15_fu_2335_p2 = (zext_ln215_fu_1906_p1 + zext_ln215_32_reg_2897);

assign add_ln1353_1_fu_1927_p2 = (zext_ln215_fu_1906_p1 + zext_ln215_4_reg_2827);

assign add_ln1353_2_fu_1945_p2 = (zext_ln215_fu_1906_p1 + zext_ln215_5_reg_2832);

assign add_ln1353_3_fu_1975_p2 = (zext_ln215_fu_1906_p1 + zext_ln215_8_reg_2837);

assign add_ln1353_4_fu_2005_p2 = (zext_ln215_fu_1906_p1 + zext_ln215_9_reg_2842);

assign add_ln1353_5_fu_2035_p2 = (zext_ln215_fu_1906_p1 + zext_ln215_12_reg_2847);

assign add_ln1353_6_fu_2065_p2 = (zext_ln215_fu_1906_p1 + zext_ln215_13_reg_2852);

assign add_ln1353_7_fu_2095_p2 = (zext_ln215_fu_1906_p1 + zext_ln215_16_reg_2857);

assign add_ln1353_8_fu_2125_p2 = (zext_ln215_fu_1906_p1 + zext_ln215_17_reg_2862);

assign add_ln1353_9_fu_2155_p2 = (zext_ln215_fu_1906_p1 + zext_ln215_20_reg_2867);

assign add_ln1353_fu_1909_p2 = (zext_ln215_fu_1906_p1 + zext_ln215_1_reg_2822);

assign add_ln219_fu_632_p2 = (p_cast_reg_2738 + zext_ln219_fu_628_p1);

assign add_ln332_fu_1901_p2 = ($signed(sext_ln332_fu_1897_p1) + $signed(p_cast7_reg_2733));

assign and_ln1355_10_fu_1798_p2 = (tmp_3_fu_1725_p6 & p_Val2_10_fu_226);

assign and_ln1355_11_fu_1804_p2 = (tmp_3_fu_1725_p6 & p_Val2_11_fu_230);

assign and_ln1355_12_fu_1810_p2 = (tmp_3_fu_1725_p6 & p_Val2_12_fu_234);

assign and_ln1355_13_fu_1816_p2 = (tmp_3_fu_1725_p6 & p_Val2_13_fu_238);

assign and_ln1355_14_fu_1822_p2 = (tmp_3_fu_1725_p6 & p_Val2_14_fu_242);

assign and_ln1355_15_fu_1828_p2 = (tmp_3_fu_1725_p6 & p_Val2_15_fu_246);

assign and_ln1355_1_fu_1744_p2 = (tmp_3_fu_1725_p6 & p_Val2_1_fu_190);

assign and_ln1355_2_fu_1750_p2 = (tmp_3_fu_1725_p6 & p_Val2_2_fu_194);

assign and_ln1355_3_fu_1756_p2 = (tmp_3_fu_1725_p6 & p_Val2_3_fu_198);

assign and_ln1355_4_fu_1762_p2 = (tmp_3_fu_1725_p6 & p_Val2_4_fu_202);

assign and_ln1355_5_fu_1768_p2 = (tmp_3_fu_1725_p6 & p_Val2_5_fu_206);

assign and_ln1355_6_fu_1774_p2 = (tmp_3_fu_1725_p6 & p_Val2_6_fu_210);

assign and_ln1355_7_fu_1780_p2 = (tmp_3_fu_1725_p6 & p_Val2_7_fu_214);

assign and_ln1355_8_fu_1786_p2 = (tmp_3_fu_1725_p6 & p_Val2_8_fu_218);

assign and_ln1355_9_fu_1792_p2 = (tmp_3_fu_1725_p6 & p_Val2_9_fu_222);

assign and_ln1355_fu_1738_p2 = (tmp_3_fu_1725_p6 & p_Val2_s_fu_186);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((gmem0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp168 = ((gmem0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((gmem0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = (((gmem1_BVALID == 1'b0) & (ap_enable_reg_pp1_iter12 == 1'b1) & (icmp_ln88_reg_2933_pp1_iter11_reg == 1'd1)) | ((gmem0_RVALID == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = (((gmem1_BVALID == 1'b0) & (ap_enable_reg_pp1_iter12 == 1'b1) & (icmp_ln88_reg_2933_pp1_iter11_reg == 1'd1)) | ((1'b1 == ap_block_state29_io) & (ap_enable_reg_pp1_iter7 == 1'b1)) | ((1'b1 == ap_block_state28_io) & (ap_enable_reg_pp1_iter6 == 1'b1)) | ((gmem0_RVALID == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001_ignoreCallOp290 = (((gmem1_BVALID == 1'b0) & (ap_enable_reg_pp1_iter12 == 1'b1) & (icmp_ln88_reg_2933_pp1_iter11_reg == 1'd1)) | ((1'b1 == ap_block_state29_io) & (ap_enable_reg_pp1_iter7 == 1'b1)) | ((1'b1 == ap_block_state28_io) & (ap_enable_reg_pp1_iter6 == 1'b1)) | ((gmem0_RVALID == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001_ignoreCallOp341 = (((gmem1_BVALID == 1'b0) & (ap_enable_reg_pp1_iter12 == 1'b1) & (icmp_ln88_reg_2933_pp1_iter11_reg == 1'd1)) | ((1'b1 == ap_block_state29_io) & (ap_enable_reg_pp1_iter7 == 1'b1)) | ((1'b1 == ap_block_state28_io) & (ap_enable_reg_pp1_iter6 == 1'b1)) | ((gmem0_RVALID == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001_ignoreCallOp342 = (((gmem1_BVALID == 1'b0) & (ap_enable_reg_pp1_iter12 == 1'b1) & (icmp_ln88_reg_2933_pp1_iter11_reg == 1'd1)) | ((1'b1 == ap_block_state29_io) & (ap_enable_reg_pp1_iter7 == 1'b1)) | ((1'b1 == ap_block_state28_io) & (ap_enable_reg_pp1_iter6 == 1'b1)) | ((gmem0_RVALID == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001_ignoreCallOp343 = (((gmem1_BVALID == 1'b0) & (ap_enable_reg_pp1_iter12 == 1'b1) & (icmp_ln88_reg_2933_pp1_iter11_reg == 1'd1)) | ((1'b1 == ap_block_state29_io) & (ap_enable_reg_pp1_iter7 == 1'b1)) | ((1'b1 == ap_block_state28_io) & (ap_enable_reg_pp1_iter6 == 1'b1)) | ((gmem0_RVALID == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001_ignoreCallOp344 = (((gmem1_BVALID == 1'b0) & (ap_enable_reg_pp1_iter12 == 1'b1) & (icmp_ln88_reg_2933_pp1_iter11_reg == 1'd1)) | ((1'b1 == ap_block_state29_io) & (ap_enable_reg_pp1_iter7 == 1'b1)) | ((1'b1 == ap_block_state28_io) & (ap_enable_reg_pp1_iter6 == 1'b1)) | ((gmem0_RVALID == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001_ignoreCallOp345 = (((gmem1_BVALID == 1'b0) & (ap_enable_reg_pp1_iter12 == 1'b1) & (icmp_ln88_reg_2933_pp1_iter11_reg == 1'd1)) | ((1'b1 == ap_block_state29_io) & (ap_enable_reg_pp1_iter7 == 1'b1)) | ((1'b1 == ap_block_state28_io) & (ap_enable_reg_pp1_iter6 == 1'b1)) | ((gmem0_RVALID == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001_ignoreCallOp346 = (((gmem1_BVALID == 1'b0) & (ap_enable_reg_pp1_iter12 == 1'b1) & (icmp_ln88_reg_2933_pp1_iter11_reg == 1'd1)) | ((1'b1 == ap_block_state29_io) & (ap_enable_reg_pp1_iter7 == 1'b1)) | ((1'b1 == ap_block_state28_io) & (ap_enable_reg_pp1_iter6 == 1'b1)) | ((gmem0_RVALID == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001_ignoreCallOp347 = (((gmem1_BVALID == 1'b0) & (ap_enable_reg_pp1_iter12 == 1'b1) & (icmp_ln88_reg_2933_pp1_iter11_reg == 1'd1)) | ((1'b1 == ap_block_state29_io) & (ap_enable_reg_pp1_iter7 == 1'b1)) | ((1'b1 == ap_block_state28_io) & (ap_enable_reg_pp1_iter6 == 1'b1)) | ((gmem0_RVALID == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001_ignoreCallOp348 = (((gmem1_BVALID == 1'b0) & (ap_enable_reg_pp1_iter12 == 1'b1) & (icmp_ln88_reg_2933_pp1_iter11_reg == 1'd1)) | ((1'b1 == ap_block_state29_io) & (ap_enable_reg_pp1_iter7 == 1'b1)) | ((1'b1 == ap_block_state28_io) & (ap_enable_reg_pp1_iter6 == 1'b1)) | ((gmem0_RVALID == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001_ignoreCallOp349 = (((gmem1_BVALID == 1'b0) & (ap_enable_reg_pp1_iter12 == 1'b1) & (icmp_ln88_reg_2933_pp1_iter11_reg == 1'd1)) | ((1'b1 == ap_block_state29_io) & (ap_enable_reg_pp1_iter7 == 1'b1)) | ((1'b1 == ap_block_state28_io) & (ap_enable_reg_pp1_iter6 == 1'b1)) | ((gmem0_RVALID == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001_ignoreCallOp350 = (((gmem1_BVALID == 1'b0) & (ap_enable_reg_pp1_iter12 == 1'b1) & (icmp_ln88_reg_2933_pp1_iter11_reg == 1'd1)) | ((1'b1 == ap_block_state29_io) & (ap_enable_reg_pp1_iter7 == 1'b1)) | ((1'b1 == ap_block_state28_io) & (ap_enable_reg_pp1_iter6 == 1'b1)) | ((gmem0_RVALID == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001_ignoreCallOp351 = (((gmem1_BVALID == 1'b0) & (ap_enable_reg_pp1_iter12 == 1'b1) & (icmp_ln88_reg_2933_pp1_iter11_reg == 1'd1)) | ((1'b1 == ap_block_state29_io) & (ap_enable_reg_pp1_iter7 == 1'b1)) | ((1'b1 == ap_block_state28_io) & (ap_enable_reg_pp1_iter6 == 1'b1)) | ((gmem0_RVALID == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001_ignoreCallOp352 = (((gmem1_BVALID == 1'b0) & (ap_enable_reg_pp1_iter12 == 1'b1) & (icmp_ln88_reg_2933_pp1_iter11_reg == 1'd1)) | ((1'b1 == ap_block_state29_io) & (ap_enable_reg_pp1_iter7 == 1'b1)) | ((1'b1 == ap_block_state28_io) & (ap_enable_reg_pp1_iter6 == 1'b1)) | ((gmem0_RVALID == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001_ignoreCallOp353 = (((gmem1_BVALID == 1'b0) & (ap_enable_reg_pp1_iter12 == 1'b1) & (icmp_ln88_reg_2933_pp1_iter11_reg == 1'd1)) | ((1'b1 == ap_block_state29_io) & (ap_enable_reg_pp1_iter7 == 1'b1)) | ((1'b1 == ap_block_state28_io) & (ap_enable_reg_pp1_iter6 == 1'b1)) | ((gmem0_RVALID == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001_ignoreCallOp354 = (((gmem1_BVALID == 1'b0) & (ap_enable_reg_pp1_iter12 == 1'b1) & (icmp_ln88_reg_2933_pp1_iter11_reg == 1'd1)) | ((1'b1 == ap_block_state29_io) & (ap_enable_reg_pp1_iter7 == 1'b1)) | ((1'b1 == ap_block_state28_io) & (ap_enable_reg_pp1_iter6 == 1'b1)) | ((gmem0_RVALID == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001_ignoreCallOp355 = (((gmem1_BVALID == 1'b0) & (ap_enable_reg_pp1_iter12 == 1'b1) & (icmp_ln88_reg_2933_pp1_iter11_reg == 1'd1)) | ((1'b1 == ap_block_state29_io) & (ap_enable_reg_pp1_iter7 == 1'b1)) | ((1'b1 == ap_block_state28_io) & (ap_enable_reg_pp1_iter6 == 1'b1)) | ((gmem0_RVALID == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001_ignoreCallOp356 = (((gmem1_BVALID == 1'b0) & (ap_enable_reg_pp1_iter12 == 1'b1) & (icmp_ln88_reg_2933_pp1_iter11_reg == 1'd1)) | ((1'b1 == ap_block_state29_io) & (ap_enable_reg_pp1_iter7 == 1'b1)) | ((1'b1 == ap_block_state28_io) & (ap_enable_reg_pp1_iter6 == 1'b1)) | ((gmem0_RVALID == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = (((gmem1_BVALID == 1'b0) & (ap_enable_reg_pp1_iter12 == 1'b1) & (icmp_ln88_reg_2933_pp1_iter11_reg == 1'd1)) | ((1'b1 == ap_block_state29_io) & (ap_enable_reg_pp1_iter7 == 1'b1)) | ((1'b1 == ap_block_state28_io) & (ap_enable_reg_pp1_iter6 == 1'b1)) | ((gmem0_RVALID == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1)));
end

assign ap_block_state10_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter0_ignore_call22 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state11_pp0_stage0_iter1 = (gmem0_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state11_pp0_stage0_iter1_ignore_call22 = (gmem0_RVALID == 1'b0);
end

assign ap_block_state12_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter2_ignore_call22 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter3_ignore_call22 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter4_ignore_call22 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage0_iter0_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage0_iter0_ignore_call112 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage0_iter0_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage0_iter0_ignore_call128 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage0_iter0_ignore_call136 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage0_iter0_ignore_call144 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage0_iter0_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage0_iter0_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage0_iter0_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage0_iter0_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage0_iter0_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage0_iter0_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage0_iter0_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage0_iter0_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage0_iter0_ignore_call80 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage0_iter0_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage0_iter0_ignore_call96 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state23_pp1_stage0_iter1 = (gmem0_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state23_pp1_stage0_iter1_ignore_call104 = (gmem0_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state23_pp1_stage0_iter1_ignore_call112 = (gmem0_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state23_pp1_stage0_iter1_ignore_call120 = (gmem0_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state23_pp1_stage0_iter1_ignore_call128 = (gmem0_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state23_pp1_stage0_iter1_ignore_call136 = (gmem0_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state23_pp1_stage0_iter1_ignore_call144 = (gmem0_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state23_pp1_stage0_iter1_ignore_call15 = (gmem0_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state23_pp1_stage0_iter1_ignore_call26 = (gmem0_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state23_pp1_stage0_iter1_ignore_call34 = (gmem0_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state23_pp1_stage0_iter1_ignore_call40 = (gmem0_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state23_pp1_stage0_iter1_ignore_call48 = (gmem0_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state23_pp1_stage0_iter1_ignore_call56 = (gmem0_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state23_pp1_stage0_iter1_ignore_call64 = (gmem0_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state23_pp1_stage0_iter1_ignore_call72 = (gmem0_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state23_pp1_stage0_iter1_ignore_call80 = (gmem0_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state23_pp1_stage0_iter1_ignore_call88 = (gmem0_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state23_pp1_stage0_iter1_ignore_call96 = (gmem0_RVALID == 1'b0);
end

assign ap_block_state24_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp1_stage0_iter2_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp1_stage0_iter2_ignore_call112 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp1_stage0_iter2_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp1_stage0_iter2_ignore_call128 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp1_stage0_iter2_ignore_call136 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp1_stage0_iter2_ignore_call144 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp1_stage0_iter2_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp1_stage0_iter2_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp1_stage0_iter2_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp1_stage0_iter2_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp1_stage0_iter2_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp1_stage0_iter2_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp1_stage0_iter2_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp1_stage0_iter2_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp1_stage0_iter2_ignore_call80 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp1_stage0_iter2_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp1_stage0_iter2_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp1_stage0_iter3_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp1_stage0_iter3_ignore_call112 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp1_stage0_iter3_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp1_stage0_iter3_ignore_call128 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp1_stage0_iter3_ignore_call136 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp1_stage0_iter3_ignore_call144 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp1_stage0_iter3_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp1_stage0_iter3_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp1_stage0_iter3_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp1_stage0_iter3_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp1_stage0_iter3_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp1_stage0_iter3_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp1_stage0_iter3_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp1_stage0_iter3_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp1_stage0_iter3_ignore_call80 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp1_stage0_iter3_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp1_stage0_iter3_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp1_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp1_stage0_iter4_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp1_stage0_iter4_ignore_call112 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp1_stage0_iter4_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp1_stage0_iter4_ignore_call128 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp1_stage0_iter4_ignore_call136 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp1_stage0_iter4_ignore_call144 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp1_stage0_iter4_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp1_stage0_iter4_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp1_stage0_iter4_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp1_stage0_iter4_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp1_stage0_iter4_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp1_stage0_iter4_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp1_stage0_iter4_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp1_stage0_iter4_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp1_stage0_iter4_ignore_call80 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp1_stage0_iter4_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp1_stage0_iter4_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp1_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp1_stage0_iter5_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp1_stage0_iter5_ignore_call112 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp1_stage0_iter5_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp1_stage0_iter5_ignore_call128 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp1_stage0_iter5_ignore_call136 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp1_stage0_iter5_ignore_call144 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp1_stage0_iter5_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp1_stage0_iter5_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp1_stage0_iter5_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp1_stage0_iter5_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp1_stage0_iter5_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp1_stage0_iter5_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp1_stage0_iter5_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp1_stage0_iter5_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp1_stage0_iter5_ignore_call80 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp1_stage0_iter5_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp1_stage0_iter5_ignore_call96 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state28_io = ((gmem1_AWREADY == 1'b0) & (icmp_ln88_reg_2933_pp1_iter5_reg == 1'd1));
end

assign ap_block_state28_pp1_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp1_stage0_iter6_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp1_stage0_iter6_ignore_call112 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp1_stage0_iter6_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp1_stage0_iter6_ignore_call128 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp1_stage0_iter6_ignore_call136 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp1_stage0_iter6_ignore_call144 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp1_stage0_iter6_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp1_stage0_iter6_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp1_stage0_iter6_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp1_stage0_iter6_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp1_stage0_iter6_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp1_stage0_iter6_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp1_stage0_iter6_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp1_stage0_iter6_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp1_stage0_iter6_ignore_call80 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp1_stage0_iter6_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp1_stage0_iter6_ignore_call96 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state29_io = ((gmem1_WREADY == 1'b0) & (icmp_ln88_reg_2933_pp1_iter6_reg == 1'd1));
end

assign ap_block_state29_pp1_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp1_stage0_iter7_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp1_stage0_iter7_ignore_call112 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp1_stage0_iter7_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp1_stage0_iter7_ignore_call128 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp1_stage0_iter7_ignore_call136 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp1_stage0_iter7_ignore_call144 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp1_stage0_iter7_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp1_stage0_iter7_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp1_stage0_iter7_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp1_stage0_iter7_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp1_stage0_iter7_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp1_stage0_iter7_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp1_stage0_iter7_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp1_stage0_iter7_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp1_stage0_iter7_ignore_call80 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp1_stage0_iter7_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp1_stage0_iter7_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp1_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp1_stage0_iter8_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp1_stage0_iter8_ignore_call112 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp1_stage0_iter8_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp1_stage0_iter8_ignore_call128 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp1_stage0_iter8_ignore_call136 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp1_stage0_iter8_ignore_call144 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp1_stage0_iter8_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp1_stage0_iter8_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp1_stage0_iter8_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp1_stage0_iter8_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp1_stage0_iter8_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp1_stage0_iter8_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp1_stage0_iter8_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp1_stage0_iter8_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp1_stage0_iter8_ignore_call80 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp1_stage0_iter8_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp1_stage0_iter8_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp1_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp1_stage0_iter9_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp1_stage0_iter9_ignore_call112 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp1_stage0_iter9_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp1_stage0_iter9_ignore_call128 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp1_stage0_iter9_ignore_call136 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp1_stage0_iter9_ignore_call144 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp1_stage0_iter9_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp1_stage0_iter9_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp1_stage0_iter9_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp1_stage0_iter9_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp1_stage0_iter9_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp1_stage0_iter9_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp1_stage0_iter9_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp1_stage0_iter9_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp1_stage0_iter9_ignore_call80 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp1_stage0_iter9_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp1_stage0_iter9_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp1_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp1_stage0_iter10_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp1_stage0_iter10_ignore_call112 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp1_stage0_iter10_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp1_stage0_iter10_ignore_call128 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp1_stage0_iter10_ignore_call136 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp1_stage0_iter10_ignore_call144 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp1_stage0_iter10_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp1_stage0_iter10_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp1_stage0_iter10_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp1_stage0_iter10_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp1_stage0_iter10_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp1_stage0_iter10_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp1_stage0_iter10_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp1_stage0_iter10_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp1_stage0_iter10_ignore_call80 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp1_stage0_iter10_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp1_stage0_iter10_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp1_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp1_stage0_iter11_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp1_stage0_iter11_ignore_call112 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp1_stage0_iter11_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp1_stage0_iter11_ignore_call128 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp1_stage0_iter11_ignore_call136 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp1_stage0_iter11_ignore_call144 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp1_stage0_iter11_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp1_stage0_iter11_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp1_stage0_iter11_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp1_stage0_iter11_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp1_stage0_iter11_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp1_stage0_iter11_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp1_stage0_iter11_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp1_stage0_iter11_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp1_stage0_iter11_ignore_call80 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp1_stage0_iter11_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp1_stage0_iter11_ignore_call96 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state34_pp1_stage0_iter12 = ((gmem1_BVALID == 1'b0) & (icmp_ln88_reg_2933_pp1_iter11_reg == 1'd1));
end

always @ (*) begin
    ap_block_state34_pp1_stage0_iter12_ignore_call104 = ((gmem1_BVALID == 1'b0) & (icmp_ln88_reg_2933_pp1_iter11_reg == 1'd1));
end

always @ (*) begin
    ap_block_state34_pp1_stage0_iter12_ignore_call112 = ((gmem1_BVALID == 1'b0) & (icmp_ln88_reg_2933_pp1_iter11_reg == 1'd1));
end

always @ (*) begin
    ap_block_state34_pp1_stage0_iter12_ignore_call120 = ((gmem1_BVALID == 1'b0) & (icmp_ln88_reg_2933_pp1_iter11_reg == 1'd1));
end

always @ (*) begin
    ap_block_state34_pp1_stage0_iter12_ignore_call128 = ((gmem1_BVALID == 1'b0) & (icmp_ln88_reg_2933_pp1_iter11_reg == 1'd1));
end

always @ (*) begin
    ap_block_state34_pp1_stage0_iter12_ignore_call136 = ((gmem1_BVALID == 1'b0) & (icmp_ln88_reg_2933_pp1_iter11_reg == 1'd1));
end

always @ (*) begin
    ap_block_state34_pp1_stage0_iter12_ignore_call144 = ((gmem1_BVALID == 1'b0) & (icmp_ln88_reg_2933_pp1_iter11_reg == 1'd1));
end

always @ (*) begin
    ap_block_state34_pp1_stage0_iter12_ignore_call15 = ((gmem1_BVALID == 1'b0) & (icmp_ln88_reg_2933_pp1_iter11_reg == 1'd1));
end

always @ (*) begin
    ap_block_state34_pp1_stage0_iter12_ignore_call26 = ((gmem1_BVALID == 1'b0) & (icmp_ln88_reg_2933_pp1_iter11_reg == 1'd1));
end

always @ (*) begin
    ap_block_state34_pp1_stage0_iter12_ignore_call34 = ((gmem1_BVALID == 1'b0) & (icmp_ln88_reg_2933_pp1_iter11_reg == 1'd1));
end

always @ (*) begin
    ap_block_state34_pp1_stage0_iter12_ignore_call40 = ((gmem1_BVALID == 1'b0) & (icmp_ln88_reg_2933_pp1_iter11_reg == 1'd1));
end

always @ (*) begin
    ap_block_state34_pp1_stage0_iter12_ignore_call48 = ((gmem1_BVALID == 1'b0) & (icmp_ln88_reg_2933_pp1_iter11_reg == 1'd1));
end

always @ (*) begin
    ap_block_state34_pp1_stage0_iter12_ignore_call56 = ((gmem1_BVALID == 1'b0) & (icmp_ln88_reg_2933_pp1_iter11_reg == 1'd1));
end

always @ (*) begin
    ap_block_state34_pp1_stage0_iter12_ignore_call64 = ((gmem1_BVALID == 1'b0) & (icmp_ln88_reg_2933_pp1_iter11_reg == 1'd1));
end

always @ (*) begin
    ap_block_state34_pp1_stage0_iter12_ignore_call72 = ((gmem1_BVALID == 1'b0) & (icmp_ln88_reg_2933_pp1_iter11_reg == 1'd1));
end

always @ (*) begin
    ap_block_state34_pp1_stage0_iter12_ignore_call80 = ((gmem1_BVALID == 1'b0) & (icmp_ln88_reg_2933_pp1_iter11_reg == 1'd1));
end

always @ (*) begin
    ap_block_state34_pp1_stage0_iter12_ignore_call88 = ((gmem1_BVALID == 1'b0) & (icmp_ln88_reg_2933_pp1_iter11_reg == 1'd1));
end

always @ (*) begin
    ap_block_state34_pp1_stage0_iter12_ignore_call96 = ((gmem1_BVALID == 1'b0) & (icmp_ln88_reg_2933_pp1_iter11_reg == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign cmpr_chunk_num_fu_608_p2 = (cmpr_chunk_num_0_reg_398 + 3'd1);

assign data_part_num_1_fu_1560_p2 = (ap_phi_mux_data_part_num_0_phi_fu_424_p4 + 8'd1);

assign data_part_num_fu_653_p2 = (data_part_num_0_i_reg_409 + 6'd1);

assign empty_fu_588_p1 = input_V1_fu_578_p4;

assign gmem1_WDATA = or_ln103_14_reg_3112;

assign icmp_ln103_fu_2377_p2 = (($signed(zext_ln215_48_fu_2344_p1) < $signed(sub_ln1354_15_fu_2347_p2)) ? 1'b1 : 1'b0);

assign icmp_ln27_fu_647_p2 = ((data_part_num_0_i_reg_409 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln68_fu_602_p2 = ((cmpr_chunk_num_0_reg_398 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln71_fu_1554_p2 = ((ap_phi_mux_data_part_num_0_phi_fu_424_p4 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln88_fu_1650_p2 = ((num_hi_1_fu_1587_p2 == 10'd1023) ? 1'b1 : 1'b0);

assign icmp_ln95_10_fu_2263_p2 = (($signed(zext_ln215_42_fu_2254_p1) < $signed(sub_ln1354_12_fu_2257_p2)) ? 1'b1 : 1'b0);

assign icmp_ln95_11_fu_2293_p2 = (($signed(zext_ln215_44_fu_2284_p1) < $signed(sub_ln1354_13_fu_2287_p2)) ? 1'b1 : 1'b0);

assign icmp_ln95_12_fu_2323_p2 = (($signed(zext_ln215_46_fu_2314_p1) < $signed(sub_ln1354_14_fu_2317_p2)) ? 1'b1 : 1'b0);

assign icmp_ln95_13_fu_2353_p2 = (($signed(zext_ln215_3_fu_1918_p1) < $signed(sub_ln1354_fu_1921_p2)) ? 1'b1 : 1'b0);

assign icmp_ln95_14_fu_2365_p2 = (($signed(zext_ln215_7_fu_1936_p1) < $signed(sub_ln1354_1_fu_1939_p2)) ? 1'b1 : 1'b0);

assign icmp_ln95_1_fu_1993_p2 = (($signed(zext_ln215_15_fu_1984_p1) < $signed(sub_ln1354_3_fu_1987_p2)) ? 1'b1 : 1'b0);

assign icmp_ln95_2_fu_2023_p2 = (($signed(zext_ln215_19_fu_2014_p1) < $signed(sub_ln1354_4_fu_2017_p2)) ? 1'b1 : 1'b0);

assign icmp_ln95_3_fu_2053_p2 = (($signed(zext_ln215_23_fu_2044_p1) < $signed(sub_ln1354_5_fu_2047_p2)) ? 1'b1 : 1'b0);

assign icmp_ln95_4_fu_2083_p2 = (($signed(zext_ln215_27_fu_2074_p1) < $signed(sub_ln1354_6_fu_2077_p2)) ? 1'b1 : 1'b0);

assign icmp_ln95_5_fu_2113_p2 = (($signed(zext_ln215_31_fu_2104_p1) < $signed(sub_ln1354_7_fu_2107_p2)) ? 1'b1 : 1'b0);

assign icmp_ln95_6_fu_2143_p2 = (($signed(zext_ln215_34_fu_2134_p1) < $signed(sub_ln1354_8_fu_2137_p2)) ? 1'b1 : 1'b0);

assign icmp_ln95_7_fu_2173_p2 = (($signed(zext_ln215_36_fu_2164_p1) < $signed(sub_ln1354_9_fu_2167_p2)) ? 1'b1 : 1'b0);

assign icmp_ln95_8_fu_2203_p2 = (($signed(zext_ln215_38_fu_2194_p1) < $signed(sub_ln1354_10_fu_2197_p2)) ? 1'b1 : 1'b0);

assign icmp_ln95_9_fu_2233_p2 = (($signed(zext_ln215_40_fu_2224_p1) < $signed(sub_ln1354_11_fu_2227_p2)) ? 1'b1 : 1'b0);

assign icmp_ln95_fu_1963_p2 = (($signed(zext_ln215_11_fu_1954_p1) < $signed(sub_ln1354_2_fu_1957_p2)) ? 1'b1 : 1'b0);

assign input_V1_fu_578_p4 = {{input_V[63:6]}};

assign lshr_ln647_1_fu_787_p2 = 1024'd179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215 >> zext_ln647_3_fu_783_p1;

assign lshr_ln647_fu_1614_p2 = 1024'd179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215 >> zext_ln647_1_fu_1610_p1;

assign num_hi_1_fu_1587_p2 = (shl_ln2_fu_1580_p3 | 10'd511);

assign num_hi_fu_680_p2 = (shl_ln1_fu_673_p3 | 10'd511);

assign or_ln103_10_fu_2449_p2 = (xor_ln95_11_fu_2299_p2 | xor_ln95_10_fu_2269_p2);

assign or_ln103_11_fu_2455_p2 = (xor_ln95_12_fu_2329_p2 | xor_ln103_fu_2383_p2);

assign or_ln103_12_fu_2461_p2 = (or_ln103_11_fu_2455_p2 | or_ln103_10_fu_2449_p2);

assign or_ln103_13_fu_2467_p2 = (or_ln103_9_fu_2443_p2 | or_ln103_12_fu_2461_p2);

assign or_ln103_14_fu_2473_p2 = (or_ln103_6_fu_2425_p2 | or_ln103_13_fu_2467_p2);

assign or_ln103_1_fu_2395_p2 = (xor_ln95_fu_1969_p2 | xor_ln95_1_fu_1999_p2);

assign or_ln103_2_fu_2401_p2 = (or_ln103_fu_2389_p2 | or_ln103_1_fu_2395_p2);

assign or_ln103_3_fu_2407_p2 = (xor_ln95_3_fu_2059_p2 | xor_ln95_2_fu_2029_p2);

assign or_ln103_4_fu_2413_p2 = (xor_ln95_5_fu_2119_p2 | xor_ln95_4_fu_2089_p2);

assign or_ln103_5_fu_2419_p2 = (or_ln103_4_fu_2413_p2 | or_ln103_3_fu_2407_p2);

assign or_ln103_6_fu_2425_p2 = (or_ln103_5_fu_2419_p2 | or_ln103_2_fu_2401_p2);

assign or_ln103_7_fu_2431_p2 = (xor_ln95_7_fu_2179_p2 | xor_ln95_6_fu_2149_p2);

assign or_ln103_8_fu_2437_p2 = (xor_ln95_9_fu_2239_p2 | xor_ln95_8_fu_2209_p2);

assign or_ln103_9_fu_2443_p2 = (or_ln103_8_fu_2437_p2 | or_ln103_7_fu_2431_p2);

assign or_ln103_fu_2389_p2 = (xor_ln95_14_fu_2371_p2 | xor_ln95_13_fu_2359_p2);

assign or_ln_fu_618_p4 = {{{{2'd2}, {trunc_ln69_fu_614_p1}}}, {4'd0}};

assign p_Result_1_fu_793_p2 = (p_Result_s_fu_686_p3 & lshr_ln647_1_fu_787_p2);

assign p_Result_2_fu_1620_p2 = (ref_local_0_V_fu_1593_p3 & lshr_ln647_fu_1614_p2);

assign p_Result_s_fu_686_p3 = {{512'd0}, {temp_input_V_reg_2807}};

assign p_cast7_fu_574_p1 = tmp_5_fu_564_p4;

assign p_cast_fu_592_p1 = input_V1_fu_578_p4;

assign ref_local_0_V_fu_1593_p3 = {{512'd0}, {temp_input_V_1_reg_2923}};

assign refpop_local_0_V_fu_1834_p1 = grp_popcnt_fu_511_ap_return;

assign sext_ln105_fu_1888_p1 = $signed(add_ln105_fu_1883_p2);

assign sext_ln332_1_fu_2479_p1 = $signed(add_ln332_reg_3107);

assign sext_ln332_fu_1897_p1 = $signed(add_ln105_1_fu_1892_p2);

assign shl_ln1_fu_673_p3 = {{trunc_ln30_reg_2802_pp0_iter1_reg}, {9'd0}};

assign shl_ln2_fu_1580_p3 = {{trunc_ln74_reg_2918_pp1_iter1_reg}, {9'd0}};

assign shl_ln_fu_1479_p3 = {{trunc_ln69_reg_2757}, {6'd0}};

assign sub_ln1354_10_fu_2197_p2 = (zext_ln215_37_fu_2190_p1 - zext_ln215_38_fu_2194_p1);

assign sub_ln1354_11_fu_2227_p2 = (zext_ln215_39_fu_2220_p1 - zext_ln215_40_fu_2224_p1);

assign sub_ln1354_12_fu_2257_p2 = (zext_ln215_41_fu_2250_p1 - zext_ln215_42_fu_2254_p1);

assign sub_ln1354_13_fu_2287_p2 = (zext_ln215_43_fu_2280_p1 - zext_ln215_44_fu_2284_p1);

assign sub_ln1354_14_fu_2317_p2 = (zext_ln215_45_fu_2310_p1 - zext_ln215_46_fu_2314_p1);

assign sub_ln1354_15_fu_2347_p2 = (zext_ln215_47_fu_2340_p1 - zext_ln215_48_fu_2344_p1);

assign sub_ln1354_1_fu_1939_p2 = (zext_ln215_6_fu_1932_p1 - zext_ln215_7_fu_1936_p1);

assign sub_ln1354_2_fu_1957_p2 = (zext_ln215_10_fu_1950_p1 - zext_ln215_11_fu_1954_p1);

assign sub_ln1354_3_fu_1987_p2 = (zext_ln215_14_fu_1980_p1 - zext_ln215_15_fu_1984_p1);

assign sub_ln1354_4_fu_2017_p2 = (zext_ln215_18_fu_2010_p1 - zext_ln215_19_fu_2014_p1);

assign sub_ln1354_5_fu_2047_p2 = (zext_ln215_22_fu_2040_p1 - zext_ln215_23_fu_2044_p1);

assign sub_ln1354_6_fu_2077_p2 = (zext_ln215_26_fu_2070_p1 - zext_ln215_27_fu_2074_p1);

assign sub_ln1354_7_fu_2107_p2 = (zext_ln215_30_fu_2100_p1 - zext_ln215_31_fu_2104_p1);

assign sub_ln1354_8_fu_2137_p2 = (zext_ln215_33_fu_2130_p1 - zext_ln215_34_fu_2134_p1);

assign sub_ln1354_9_fu_2167_p2 = (zext_ln215_35_fu_2160_p1 - zext_ln215_36_fu_2164_p1);

assign sub_ln1354_fu_1921_p2 = (zext_ln215_2_fu_1914_p1 - zext_ln215_3_fu_1918_p1);

assign tmp_5_fu_564_p4 = {{output_V[63:6]}};

assign trunc_ln30_fu_669_p1 = data_part_num_0_i_reg_409[0:0];

assign trunc_ln364_1_fu_799_p1 = p_Result_1_fu_793_p2[511:0];

assign trunc_ln364_fu_1626_p1 = p_Result_2_fu_1620_p2[511:0];

assign trunc_ln69_fu_614_p1 = cmpr_chunk_num_0_reg_398[1:0];

assign trunc_ln74_fu_1576_p1 = ap_phi_mux_data_part_num_0_phi_fu_424_p4[0:0];

assign xor_ln103_fu_2383_p2 = (icmp_ln103_fu_2377_p2 ^ 1'd1);

assign xor_ln647_1_fu_777_p2 = (zext_ln647_2_fu_773_p1 ^ 11'd1023);

assign xor_ln647_fu_1604_p2 = (zext_ln647_fu_1600_p1 ^ 11'd1023);

assign xor_ln95_10_fu_2269_p2 = (icmp_ln95_10_fu_2263_p2 ^ 1'd1);

assign xor_ln95_11_fu_2299_p2 = (icmp_ln95_11_fu_2293_p2 ^ 1'd1);

assign xor_ln95_12_fu_2329_p2 = (icmp_ln95_12_fu_2323_p2 ^ 1'd1);

assign xor_ln95_13_fu_2359_p2 = (icmp_ln95_13_fu_2353_p2 ^ 1'd1);

assign xor_ln95_14_fu_2371_p2 = (icmp_ln95_14_fu_2365_p2 ^ 1'd1);

assign xor_ln95_1_fu_1999_p2 = (icmp_ln95_1_fu_1993_p2 ^ 1'd1);

assign xor_ln95_2_fu_2029_p2 = (icmp_ln95_2_fu_2023_p2 ^ 1'd1);

assign xor_ln95_3_fu_2059_p2 = (icmp_ln95_3_fu_2053_p2 ^ 1'd1);

assign xor_ln95_4_fu_2089_p2 = (icmp_ln95_4_fu_2083_p2 ^ 1'd1);

assign xor_ln95_5_fu_2119_p2 = (icmp_ln95_5_fu_2113_p2 ^ 1'd1);

assign xor_ln95_6_fu_2149_p2 = (icmp_ln95_6_fu_2143_p2 ^ 1'd1);

assign xor_ln95_7_fu_2179_p2 = (icmp_ln95_7_fu_2173_p2 ^ 1'd1);

assign xor_ln95_8_fu_2209_p2 = (icmp_ln95_8_fu_2203_p2 ^ 1'd1);

assign xor_ln95_9_fu_2239_p2 = (icmp_ln95_9_fu_2233_p2 ^ 1'd1);

assign xor_ln95_fu_1969_p2 = (icmp_ln95_fu_1963_p2 ^ 1'd1);

assign zext_ln105_fu_1486_p1 = shl_ln_fu_1479_p3;

assign zext_ln215_10_fu_1950_p1 = add_ln1353_2_fu_1945_p2;

assign zext_ln215_11_fu_1954_p1 = op2_V_assign_2_0_2_reg_3037;

assign zext_ln215_12_fu_1510_p1 = cmprpop_local_5_0997_fu_270;

assign zext_ln215_13_fu_1514_p1 = cmprpop_local_6_0998_fu_274;

assign zext_ln215_14_fu_1980_p1 = add_ln1353_3_fu_1975_p2;

assign zext_ln215_15_fu_1984_p1 = op2_V_assign_2_0_3_reg_3042;

assign zext_ln215_16_fu_1518_p1 = cmprpop_local_7_0999_fu_278;

assign zext_ln215_17_fu_1522_p1 = cmprpop_local_8_01000_fu_282;

assign zext_ln215_18_fu_2010_p1 = add_ln1353_4_fu_2005_p2;

assign zext_ln215_19_fu_2014_p1 = op2_V_assign_2_0_4_reg_3047;

assign zext_ln215_1_fu_1490_p1 = cmprpop_local_0_0992_fu_250;

assign zext_ln215_20_fu_1526_p1 = cmprpop_local_9_01001_fu_286;

assign zext_ln215_21_fu_1530_p1 = cmprpop_local_10_01002_fu_290;

assign zext_ln215_22_fu_2040_p1 = add_ln1353_5_fu_2035_p2;

assign zext_ln215_23_fu_2044_p1 = op2_V_assign_2_0_5_reg_3052;

assign zext_ln215_24_fu_1534_p1 = cmprpop_local_11_01003_fu_294;

assign zext_ln215_25_fu_1538_p1 = cmprpop_local_12_01004_fu_298;

assign zext_ln215_26_fu_2070_p1 = add_ln1353_6_fu_2065_p2;

assign zext_ln215_27_fu_2074_p1 = op2_V_assign_2_0_6_reg_3057;

assign zext_ln215_28_fu_1542_p1 = cmprpop_local_13_01005_fu_302;

assign zext_ln215_29_fu_1546_p1 = cmprpop_local_14_01006_fu_306;

assign zext_ln215_2_fu_1914_p1 = add_ln1353_fu_1909_p2;

assign zext_ln215_30_fu_2100_p1 = add_ln1353_7_fu_2095_p2;

assign zext_ln215_31_fu_2104_p1 = op2_V_assign_2_0_7_reg_3062;

assign zext_ln215_32_fu_1550_p1 = cmprpop_local_15_01007_fu_310;

assign zext_ln215_33_fu_2130_p1 = add_ln1353_8_fu_2125_p2;

assign zext_ln215_34_fu_2134_p1 = op2_V_assign_2_0_8_reg_3067;

assign zext_ln215_35_fu_2160_p1 = add_ln1353_9_fu_2155_p2;

assign zext_ln215_36_fu_2164_p1 = op2_V_assign_2_0_9_reg_3072;

assign zext_ln215_37_fu_2190_p1 = add_ln1353_10_fu_2185_p2;

assign zext_ln215_38_fu_2194_p1 = op2_V_assign_2_0_s_reg_3077;

assign zext_ln215_39_fu_2220_p1 = add_ln1353_11_fu_2215_p2;

assign zext_ln215_3_fu_1918_p1 = op2_V_assign_2_reg_3022;

assign zext_ln215_40_fu_2224_p1 = op2_V_assign_2_0_10_reg_3082;

assign zext_ln215_41_fu_2250_p1 = add_ln1353_12_fu_2245_p2;

assign zext_ln215_42_fu_2254_p1 = op2_V_assign_2_0_11_reg_3087;

assign zext_ln215_43_fu_2280_p1 = add_ln1353_13_fu_2275_p2;

assign zext_ln215_44_fu_2284_p1 = op2_V_assign_2_0_12_reg_3092;

assign zext_ln215_45_fu_2310_p1 = add_ln1353_14_fu_2305_p2;

assign zext_ln215_46_fu_2314_p1 = op2_V_assign_2_0_13_reg_3097;

assign zext_ln215_47_fu_2340_p1 = add_ln1353_15_fu_2335_p2;

assign zext_ln215_48_fu_2344_p1 = op2_V_assign_2_0_14_reg_3102;

assign zext_ln215_4_fu_1494_p1 = cmprpop_local_1_0993_fu_254;

assign zext_ln215_5_fu_1498_p1 = cmprpop_local_2_0994_fu_258;

assign zext_ln215_6_fu_1932_p1 = add_ln1353_1_fu_1927_p2;

assign zext_ln215_7_fu_1936_p1 = op2_V_assign_2_0_1_reg_3032;

assign zext_ln215_8_fu_1502_p1 = cmprpop_local_3_0995_fu_262;

assign zext_ln215_9_fu_1506_p1 = cmprpop_local_4_0996_fu_266;

assign zext_ln215_fu_1906_p1 = tmp_4_reg_3027;

assign zext_ln219_1_fu_637_p1 = add_ln219_reg_2762;

assign zext_ln219_fu_628_p1 = or_ln_fu_618_p4;

assign zext_ln35_fu_803_p1 = grp_popcnt_fu_511_ap_return;

assign zext_ln647_1_fu_1610_p1 = xor_ln647_fu_1604_p2;

assign zext_ln647_2_fu_773_p1 = num_hi_fu_680_p2;

assign zext_ln647_3_fu_783_p1 = xor_ln647_1_fu_777_p2;

assign zext_ln647_fu_1600_p1 = num_hi_1_fu_1587_p2;

always @ (posedge ap_clk) begin
    p_cast7_reg_2733[59:58] <= 2'b00;
    p_cast_reg_2738[58] <= 1'b0;
    gmem0_addr_reg_2743[63:58] <= 6'b000000;
    zext_ln105_reg_2817[5:0] <= 6'b000000;
    zext_ln105_reg_2817[8] <= 1'b0;
    zext_ln215_1_reg_2822[11] <= 1'b0;
    zext_ln215_4_reg_2827[11] <= 1'b0;
    zext_ln215_5_reg_2832[11] <= 1'b0;
    zext_ln215_8_reg_2837[11] <= 1'b0;
    zext_ln215_9_reg_2842[11] <= 1'b0;
    zext_ln215_12_reg_2847[11] <= 1'b0;
    zext_ln215_13_reg_2852[11] <= 1'b0;
    zext_ln215_16_reg_2857[11] <= 1'b0;
    zext_ln215_17_reg_2862[11] <= 1'b0;
    zext_ln215_20_reg_2867[11] <= 1'b0;
    zext_ln215_21_reg_2872[11] <= 1'b0;
    zext_ln215_24_reg_2877[11] <= 1'b0;
    zext_ln215_25_reg_2882[11] <= 1'b0;
    zext_ln215_28_reg_2887[11] <= 1'b0;
    zext_ln215_29_reg_2892[11] <= 1'b0;
    zext_ln215_32_reg_2897[11] <= 1'b0;
    and_ln1355_reg_2942[1023:512] <= 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    and_ln1355_1_reg_2947[1023:512] <= 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    and_ln1355_2_reg_2952[1023:512] <= 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    and_ln1355_3_reg_2957[1023:512] <= 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    and_ln1355_4_reg_2962[1023:512] <= 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    and_ln1355_5_reg_2967[1023:512] <= 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    and_ln1355_6_reg_2972[1023:512] <= 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    and_ln1355_7_reg_2977[1023:512] <= 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    and_ln1355_8_reg_2982[1023:512] <= 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    and_ln1355_9_reg_2987[1023:512] <= 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    and_ln1355_10_reg_2992[1023:512] <= 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    and_ln1355_11_reg_2997[1023:512] <= 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    and_ln1355_12_reg_3002[1023:512] <= 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    and_ln1355_13_reg_3007[1023:512] <= 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    and_ln1355_14_reg_3012[1023:512] <= 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    and_ln1355_15_reg_3017[1023:512] <= 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    p_Val2_s_fu_186[1023:512] <= 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    p_Val2_1_fu_190[1023:512] <= 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    p_Val2_2_fu_194[1023:512] <= 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    p_Val2_3_fu_198[1023:512] <= 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    p_Val2_4_fu_202[1023:512] <= 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    p_Val2_5_fu_206[1023:512] <= 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    p_Val2_6_fu_210[1023:512] <= 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    p_Val2_7_fu_214[1023:512] <= 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    p_Val2_8_fu_218[1023:512] <= 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    p_Val2_9_fu_222[1023:512] <= 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    p_Val2_10_fu_226[1023:512] <= 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    p_Val2_11_fu_230[1023:512] <= 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    p_Val2_12_fu_234[1023:512] <= 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    p_Val2_13_fu_238[1023:512] <= 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    p_Val2_14_fu_242[1023:512] <= 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    p_Val2_15_fu_246[1023:512] <= 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    ref_local_3_V_fu_314[1023:512] <= 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    ref_local_3_V_1_fu_318[1023:512] <= 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    ref_local_3_V_2_fu_322[1023:512] <= 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    ref_local_3_V_3_fu_326[1023:512] <= 512'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
    refpop_local_3_V_1_fu_330[10] <= 1'b0;
    refpop_local_3_V_2_fu_334[10] <= 1'b0;
    refpop_local_3_V_3_fu_338[10] <= 1'b0;
    refpop_local_3_V_4_fu_342[10] <= 1'b0;
end

endmodule //tancalc_tancalc
