<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
"http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en" xml:lang="en">
<head>
<meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
<meta name="viewport" content="width=device-width, initial-scale=1" />
<title>Computer Architecture Readings - Princeton - Branch Predication/Address Translation/GPU</title>
<meta name="author" content="dirtysalt" />
<meta name="generator" content="Org Mode" />
<link rel="shortcut icon" href="/themes/favicon.ico" /><link rel="stylesheet" type="text/css" href="/themes/simple.css"/></head>
<body>
<div id="content" class="content">
<h1 class="title">Computer Architecture Readings - Princeton - Branch Predication/Address Translation/GPU</h1>
<p>
关于branch predication, 这篇文章讲的不错 <a href="https://danluu.com/branch-prediction/">https://danluu.com/branch-prediction/</a> 对软件工程师比较友好的那种文章
</p>

<hr />

<p>
Address Translation主要就是要考虑如何设计PT(Page Table), 在上面还需要做memory protection. TLB(Translation Lookaside Buffers)，如何处理以及如何处理tlb cache miss的情况（软件还是硬件？）
</p>

<p>
Handling a TLB Miss
</p>
<ul class="org-ul">
<li>Software (MIPS, Alpha)</li>
<li>TLB miss causes an exception and the operating system walks the page tables and reloads TLB. A privileged “untranslated” addressing mode used for walk</li>
</ul>

<p>
Hardware (SPARC v8, x86, PowerPC)
</p>
<ul class="org-ul">
<li>A memory management unit (MMU) walks the page tables and reloads the TLB</li>
<li>If a missing (data or PT) page is encountered during the TLB reloading, MMU gives up and signals a Page-Fault exception for the original instruction</li>
</ul>


<div id="org4150ead" class="figure">
<p><img src="../images/Pasted-Image-20231225103946.png" alt="Pasted-Image-20231225103946.png" />
</p>
</div>


<div id="org2c00681" class="figure">
<p><img src="../images/Pasted-Image-20231225103928.png" alt="Pasted-Image-20231225103928.png" />
</p>
</div>

<hr />

<p>
GPU结构看上去有点类似一个多线程的SIMD处理器（单核视角），然后外层还有多核结构。下图中每个lane是一个SIMD处理单元（这个和x86 simd概念相同），在一个core上有多个lane可以同时操作。
</p>

<p>
<a href="https://www.nvidia.com/content/PDF/fermi_white_papers/NVIDIA_Fermi_Compute_Architecture_Whitepaper.pdf">https://www.nvidia.com/content/PDF/fermi_white_papers/NVIDIA_Fermi_Compute_Architecture_Whitepaper.pdf</a>
</p>



<div id="orge61cce6" class="figure">
<p><img src="../images/Pasted-Image-20231225104038.png" alt="Pasted-Image-20231225104038.png" />
</p>
</div>


<div id="orgd5929dc" class="figure">
<p><img src="../images/Pasted-Image-20231225104056.png" alt="Pasted-Image-20231225104056.png" />
</p>
</div>
</div>
</body>
</html>
