# Compile of ram.v was successful.
# Compile of processor.v was successful.
vsim -gui work.processor
# vsim -gui work.processor 
# Start time: 16:53:53 on Jul 14,2021
# Loading work.processor
# Loading work.ram
# Loading work.top_module
# Loading work.counter
# Loading work.state_machine
# Loading work.alu
# Loading work.registor_unit
# Loading work.ins_registor
# Loading work.registor_with_inc
# Loading work.registor_no_inc
# Loading work.data_registor
# Loading work.address_registor
# Loading work.mux
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'AC'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /processor/CORE[0]/INS/RU/AC File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 74
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(74): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RA'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /processor/CORE[0]/INS/RU/RA File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 87
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(87): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RB'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /processor/CORE[0]/INS/RU/RB File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 100
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(100): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RC'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /processor/CORE[0]/INS/RU/RC File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 113
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(113): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'AC'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /processor/CORE[1]/INS/RU/AC File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 74
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(74): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RA'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /processor/CORE[1]/INS/RU/RA File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 87
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(87): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RB'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /processor/CORE[1]/INS/RU/RB File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 100
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(100): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RC'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /processor/CORE[1]/INS/RU/RC File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 113
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(113): [TFMPC] - Missing connection for port 'reset'.
add wave -position end  sim:/processor/write_signal
add wave -position end  sim:/processor/write
add wave -position end  sim:/processor/start_rest
add wave -position end  sim:/processor/start_cores
add wave -position end  sim:/processor/start
add wave -position end  sim:/processor/SM_SIG_LEN
add wave -position end  sim:/processor/running_cores
add wave -position end  sim:/processor/round
add wave -position end  sim:/processor/reset_signals
add wave -position end  sim:/processor/read_signal
add wave -position end  sim:/processor/read
add wave -position end  sim:/processor/NO_OF_ROWS
add wave -position end  sim:/processor/NO_OF_CORES
add wave -position end  sim:/processor/MUX_SEL_SIG
add wave -position end  sim:/processor/k
add wave -position end  sim:/processor/j
add wave -position end  sim:/processor/INSTRUCTION_LEN
add wave -position end  sim:/processor/i
add wave -position end  sim:/processor/finish_process
add wave -position end  sim:/processor/finish_cores
add wave -position end  sim:/processor/data_out
add wave -position end  sim:/processor/DATA_LEN
add wave -position end  sim:/processor/data_in
add wave -position end  sim:/processor/clk
add wave -position end  sim:/processor/C_BUS_SIG_LEN
add wave -position end  sim:/processor/begin_process
add wave -position end  sim:/processor/ALU_SIG_LEN
add wave -position end  sim:/processor/ADDRESS_LEN
add wave -position end  sim:/processor/address
vsim -gui work.test_processor
# End time: 16:54:20 on Jul 14,2021, Elapsed time: 0:00:27
# Errors: 0, Warnings: 19
# vsim -gui work.test_processor 
# Start time: 16:54:20 on Jul 14,2021
# Loading work.test_processor
# Loading work.processor
# Loading work.ram
# Loading work.top_module
# Loading work.counter
# Loading work.state_machine
# Loading work.alu
# Loading work.registor_unit
# Loading work.ins_registor
# Loading work.registor_with_inc
# Loading work.registor_no_inc
# Loading work.data_registor
# Loading work.address_registor
# Loading work.mux
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'AC'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[0]/INS/RU/AC File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 74
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(74): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RA'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[0]/INS/RU/RA File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 87
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(87): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RB'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[0]/INS/RU/RB File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 100
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(100): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RC'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[0]/INS/RU/RC File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 113
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(113): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'AC'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[1]/INS/RU/AC File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 74
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(74): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RA'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[1]/INS/RU/RA File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 87
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(87): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RB'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[1]/INS/RU/RB File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 100
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(100): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RC'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[1]/INS/RU/RC File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 113
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(113): [TFMPC] - Missing connection for port 'reset'.
run -all
# Started
# ** Note: $stop    : C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_processor.v(23)
#    Time: 27701 us  Iteration: 0  Instance: /test_processor
# Break in Module test_processor at C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_processor.v line 23
quit -sim
# End time: 16:54:49 on Jul 14,2021, Elapsed time: 0:00:29
# Errors: 0, Warnings: 17
# Compile of processor.v was successful.
vsim -gui work.test_processor
# vsim -gui work.test_processor 
# Start time: 16:55:10 on Jul 14,2021
# Loading work.test_processor
# Loading work.processor
# Loading work.ram
# Loading work.top_module
# Loading work.counter
# Loading work.state_machine
# Loading work.alu
# Loading work.registor_unit
# Loading work.ins_registor
# Loading work.registor_with_inc
# Loading work.registor_no_inc
# Loading work.data_registor
# Loading work.address_registor
# Loading work.mux
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'AC'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[0]/INS/RU/AC File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 74
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(74): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RA'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[0]/INS/RU/RA File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 87
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(87): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RB'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[0]/INS/RU/RB File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 100
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(100): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RC'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[0]/INS/RU/RC File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 113
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(113): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'AC'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[1]/INS/RU/AC File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 74
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(74): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RA'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[1]/INS/RU/RA File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 87
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(87): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RB'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[1]/INS/RU/RB File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 100
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(100): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RC'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[1]/INS/RU/RC File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 113
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(113): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'AC'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[2]/INS/RU/AC File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 74
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(74): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RA'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[2]/INS/RU/RA File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 87
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(87): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RB'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[2]/INS/RU/RB File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 100
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(100): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RC'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[2]/INS/RU/RC File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 113
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(113): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'AC'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[3]/INS/RU/AC File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 74
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(74): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RA'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[3]/INS/RU/RA File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 87
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(87): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RB'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[3]/INS/RU/RB File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 100
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(100): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RC'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[3]/INS/RU/RC File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 113
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(113): [TFMPC] - Missing connection for port 'reset'.
run -all
# Started
# Compile of processor.v was successful.
vsim -gui work.test_processor
# End time: 17:02:35 on Jul 14,2021, Elapsed time: 0:07:25
# Errors: 0, Warnings: 35
# vsim -gui work.test_processor 
# Start time: 17:02:35 on Jul 14,2021
# Loading work.test_processor
# Loading work.processor
# Loading work.ram
# Loading work.top_module
# Loading work.counter
# Loading work.state_machine
# Loading work.alu
# Loading work.registor_unit
# Loading work.ins_registor
# Loading work.registor_with_inc
# Loading work.registor_no_inc
# Loading work.data_registor
# Loading work.address_registor
# Loading work.mux
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'AC'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[0]/INS/RU/AC File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 74
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(74): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RA'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[0]/INS/RU/RA File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 87
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(87): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RB'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[0]/INS/RU/RB File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 100
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(100): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RC'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[0]/INS/RU/RC File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 113
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(113): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'AC'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[1]/INS/RU/AC File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 74
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(74): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RA'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[1]/INS/RU/RA File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 87
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(87): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RB'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[1]/INS/RU/RB File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 100
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(100): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RC'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[1]/INS/RU/RC File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 113
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(113): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'AC'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[2]/INS/RU/AC File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 74
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(74): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RA'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[2]/INS/RU/RA File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 87
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(87): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RB'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[2]/INS/RU/RB File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 100
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(100): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RC'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[2]/INS/RU/RC File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 113
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(113): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'AC'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[3]/INS/RU/AC File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 74
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(74): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RA'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[3]/INS/RU/RA File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 87
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(87): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RB'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[3]/INS/RU/RB File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 100
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(100): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RC'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[3]/INS/RU/RC File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 113
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(113): [TFMPC] - Missing connection for port 'reset'.
run -all
# Started
# ** Note: $stop    : C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_processor.v(23)
#    Time: 27701 us  Iteration: 0  Instance: /test_processor
# Break in Module test_processor at C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_processor.v line 23
quit -sim
# End time: 17:04:23 on Jul 14,2021, Elapsed time: 0:01:48
# Errors: 0, Warnings: 33
# Compile of processor.v was successful.
# Compile of processor.v was successful.
vsim -gui work.test_processor
# vsim -gui work.test_processor 
# Start time: 17:05:05 on Jul 14,2021
# Loading work.test_processor
# Loading work.processor
# Loading work.ram
# Loading work.top_module
# Loading work.counter
# Loading work.state_machine
# Loading work.alu
# Loading work.registor_unit
# Loading work.ins_registor
# Loading work.registor_with_inc
# Loading work.registor_no_inc
# Loading work.data_registor
# Loading work.address_registor
# Loading work.mux
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'AC'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[0]/INS/RU/AC File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 74
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(74): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RA'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[0]/INS/RU/RA File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 87
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(87): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RB'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[0]/INS/RU/RB File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 100
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(100): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RC'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[0]/INS/RU/RC File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 113
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(113): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'AC'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[1]/INS/RU/AC File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 74
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(74): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RA'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[1]/INS/RU/RA File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 87
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(87): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RB'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[1]/INS/RU/RB File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 100
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(100): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RC'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[1]/INS/RU/RC File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 113
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(113): [TFMPC] - Missing connection for port 'reset'.
run -all
# Started
# ** Note: $stop    : C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_processor.v(23)
#    Time: 27701 us  Iteration: 0  Instance: /test_processor
# Break in Module test_processor at C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_processor.v line 23
quit -sim
# End time: 17:05:23 on Jul 14,2021, Elapsed time: 0:00:18
# Errors: 0, Warnings: 19
# Compile of processor.v was successful.
vsim -gui work.test_processor
# vsim -gui work.test_processor 
# Start time: 17:05:51 on Jul 14,2021
# Loading work.test_processor
# Loading work.processor
# Loading work.ram
# Loading work.top_module
# Loading work.counter
# Loading work.state_machine
# Loading work.alu
# Loading work.registor_unit
# Loading work.ins_registor
# Loading work.registor_with_inc
# Loading work.registor_no_inc
# Loading work.data_registor
# Loading work.address_registor
# Loading work.mux
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'AC'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[0]/INS/RU/AC File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 74
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(74): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RA'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[0]/INS/RU/RA File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 87
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(87): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RB'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[0]/INS/RU/RB File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 100
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(100): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RC'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[0]/INS/RU/RC File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 113
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(113): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'AC'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[1]/INS/RU/AC File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 74
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(74): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RA'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[1]/INS/RU/RA File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 87
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(87): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RB'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[1]/INS/RU/RB File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 100
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(100): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RC'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[1]/INS/RU/RC File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 113
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(113): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'AC'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[2]/INS/RU/AC File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 74
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(74): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RA'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[2]/INS/RU/RA File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 87
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(87): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RB'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[2]/INS/RU/RB File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 100
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(100): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RC'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[2]/INS/RU/RC File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 113
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(113): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'AC'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[3]/INS/RU/AC File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 74
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(74): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RA'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[3]/INS/RU/RA File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 87
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(87): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RB'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[3]/INS/RU/RB File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 100
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(100): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RC'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[3]/INS/RU/RC File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 113
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(113): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'AC'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[4]/INS/RU/AC File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 74
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(74): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RA'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[4]/INS/RU/RA File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 87
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(87): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RB'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[4]/INS/RU/RB File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 100
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(100): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RC'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[4]/INS/RU/RC File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 113
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(113): [TFMPC] - Missing connection for port 'reset'.
run -all
# Started
# ** Note: $stop    : C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_processor.v(23)
#    Time: 27701 us  Iteration: 0  Instance: /test_processor
# Break in Module test_processor at C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_processor.v line 23
quit -sim
# End time: 17:06:11 on Jul 14,2021, Elapsed time: 0:00:20
# Errors: 0, Warnings: 42
# Compile of processor.v was successful.
# Compile of ram.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.test_processor
# vsim -gui work.test_processor 
# Start time: 17:07:22 on Jul 14,2021
# Loading work.test_processor
# Loading work.processor
# Loading work.ram
# Loading work.top_module
# Loading work.counter
# Loading work.state_machine
# Loading work.alu
# Loading work.registor_unit
# Loading work.ins_registor
# Loading work.registor_with_inc
# Loading work.registor_no_inc
# Loading work.data_registor
# Loading work.address_registor
# Loading work.mux
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'AC'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[0]/INS/RU/AC File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 74
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(74): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RA'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[0]/INS/RU/RA File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 87
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(87): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RB'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[0]/INS/RU/RB File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 100
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(100): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RC'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[0]/INS/RU/RC File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 113
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(113): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'AC'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[1]/INS/RU/AC File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 74
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(74): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RA'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[1]/INS/RU/RA File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 87
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(87): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RB'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[1]/INS/RU/RB File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 100
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(100): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RC'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[1]/INS/RU/RC File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 113
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(113): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'AC'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[2]/INS/RU/AC File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 74
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(74): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RA'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[2]/INS/RU/RA File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 87
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(87): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RB'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[2]/INS/RU/RB File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 100
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(100): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RC'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[2]/INS/RU/RC File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 113
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(113): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'AC'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[3]/INS/RU/AC File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 74
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(74): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RA'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[3]/INS/RU/RA File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 87
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(87): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RB'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[3]/INS/RU/RB File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 100
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(100): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RC'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[3]/INS/RU/RC File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 113
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(113): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'AC'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[4]/INS/RU/AC File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 74
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(74): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RA'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[4]/INS/RU/RA File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 87
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(87): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RB'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[4]/INS/RU/RB File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 100
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(100): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'RC'.  Expected 6, found 5.
#    Time: 0 us  Iteration: 0  Instance: /test_processor/Processor/CORE[4]/INS/RU/RC File: C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v Line: 113
# ** Warning: (vsim-3722) C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v(113): [TFMPC] - Missing connection for port 'reset'.
run -all
# Started
# ** Note: $stop    : C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_processor.v(23)
#    Time: 5038651 us  Iteration: 0  Instance: /test_processor
# Break in Module test_processor at C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_processor.v line 23
