Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Apr  6 19:10:30 2023
| Host         : LAPTOP-PM3670FV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (192)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (64)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (192)
--------------------------
 There are 64 register/latch pins with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg3_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg3_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg3_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg3_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg3_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg3_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg3_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg3_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg3_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg3_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg3_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg3_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg3_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg3_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg3_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg3_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg3_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg3_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg3_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg3_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg3_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg3_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg3_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg3_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg3_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg3_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg3_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg3_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg3_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg3_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg3_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (64)
-------------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.098        0.000                      0                 1778        0.042        0.000                      0                 1778        4.020        0.000                       0                   792  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          4.098        0.000                      0                 1650        0.042        0.000                      0                 1650        4.020        0.000                       0                   792  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               5.958        0.000                      0                  128        0.449        0.000                      0                  128  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.098ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.716ns  (logic 2.334ns (40.830%)  route 3.382ns (59.170%))
  Logic Levels:           5  (LDCE=1 LUT3=3 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         1.651     2.945    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y92         FDRE                                         r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=132, routed)         1.036     4.437    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Q[1]
    SLICE_X38Y88         LUT3 (Prop_lut3_I1_O)        0.150     4.587 r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[61]_LDC_i_2/O
                         net (fo=2, routed)           0.549     5.135    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[61]_LDC_i_2_n_0
    SLICE_X38Y87         LDCE (SetClr_ldce_CLR_Q)     1.122     6.257 f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[61]_LDC/Q
                         net (fo=2, routed)           0.580     6.837    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[61]_LDC_n_0
    SLICE_X41Y87         LUT3 (Prop_lut3_I1_O)        0.150     6.987 r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/p_62_out_i_1/O
                         net (fo=2, routed)           0.702     7.689    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/p_3_in
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.332     8.021 r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/p_62_out/O
                         net (fo=2, routed)           0.517     8.537    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/p_62_out__0[63]
    SLICE_X40Y88         LUT3 (Prop_lut3_I0_O)        0.124     8.661 r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR[1]_C_i_1/O
                         net (fo=1, routed)           0.000     8.661    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR[1]_C_i_1_n_0
    SLICE_X40Y88         FDCE                                         r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         1.476    12.655    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/s00_axi_aclk
    SLICE_X40Y88         FDCE                                         r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[1]_C/C
                         clock pessimism              0.229    12.884    
                         clock uncertainty           -0.154    12.730    
    SLICE_X40Y88         FDCE (Setup_fdce_C_D)        0.029    12.759    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[1]_C
  -------------------------------------------------------------------
                         required time                         12.759    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.107ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.461ns  (logic 2.190ns (40.105%)  route 3.271ns (59.895%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.419     3.605 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.201     4.806    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/Q[0]
    SLICE_X32Y98         LUT5 (Prop_lut5_I3_O)        0.327     5.133 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.829     5.962    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X31Y97         LUT6 (Prop_lut6_I1_O)        0.348     6.310 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=15, routed)          0.664     6.974    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X31Y95         LUT4 (Prop_lut4_I1_O)        0.124     7.098 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.098    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X31Y95         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.738 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.577     8.315    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X29Y94         LUT3 (Prop_lut3_I0_O)        0.332     8.647 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     8.647    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X29Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         1.525    12.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X29Y94         FDRE (Setup_fdre_C_D)        0.075    12.754    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                  4.107    

Slack (MET) :             4.122ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.446ns  (logic 1.971ns (36.192%)  route 3.475ns (63.808%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.419     3.605 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.201     4.806    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/Q[0]
    SLICE_X32Y98         LUT5 (Prop_lut5_I3_O)        0.327     5.133 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.829     5.962    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X31Y97         LUT6 (Prop_lut6_I1_O)        0.348     6.310 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=15, routed)          0.660     6.970    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X31Y95         LUT4 (Prop_lut4_I1_O)        0.124     7.094 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.094    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[0]
    SLICE_X31Y95         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.518 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.785     8.303    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]
    SLICE_X29Y94         LUT3 (Prop_lut3_I0_O)        0.329     8.632 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_1/O
                         net (fo=1, routed)           0.000     8.632    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[1]
    SLICE_X29Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         1.525    12.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X29Y94         FDRE (Setup_fdre_C_D)        0.075    12.754    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                          -8.632    
  -------------------------------------------------------------------
                         slack                                  4.122    

Slack (MET) :             4.140ns  (required time - arrival time)
  Source:                 design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[1]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.578ns  (logic 2.210ns (39.618%)  route 3.368ns (60.382%))
  Logic Levels:           4  (LDCE=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         1.651     2.945    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y92         FDRE                                         r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=132, routed)         1.036     4.437    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Q[1]
    SLICE_X38Y88         LUT3 (Prop_lut3_I1_O)        0.150     4.587 r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[61]_LDC_i_2/O
                         net (fo=2, routed)           0.549     5.135    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[61]_LDC_i_2_n_0
    SLICE_X38Y87         LDCE (SetClr_ldce_CLR_Q)     1.122     6.257 f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[61]_LDC/Q
                         net (fo=2, routed)           0.580     6.837    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[61]_LDC_n_0
    SLICE_X41Y87         LUT3 (Prop_lut3_I1_O)        0.150     6.987 r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/p_62_out_i_1/O
                         net (fo=2, routed)           0.702     7.689    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/p_3_in
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.332     8.021 r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/p_62_out/O
                         net (fo=2, routed)           0.502     8.523    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/p_62_out__0[63]
    SLICE_X39Y88         FDPE                                         r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[1]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         1.476    12.655    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/s00_axi_aclk
    SLICE_X39Y88         FDPE                                         r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[1]_P/C
                         clock pessimism              0.229    12.884    
                         clock uncertainty           -0.154    12.730    
    SLICE_X39Y88         FDPE (Setup_fdpe_C_D)       -0.067    12.663    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[1]_P
  -------------------------------------------------------------------
                         required time                         12.663    
                         arrival time                          -8.523    
  -------------------------------------------------------------------
                         slack                                  4.140    

Slack (MET) :             4.314ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.210ns  (logic 2.100ns (40.309%)  route 3.110ns (59.691%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.419     3.605 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.201     4.806    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/Q[0]
    SLICE_X32Y98         LUT5 (Prop_lut5_I3_O)        0.327     5.133 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.829     5.962    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X31Y97         LUT6 (Prop_lut6_I1_O)        0.348     6.310 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=15, routed)          0.664     6.974    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0
    SLICE_X31Y95         LUT4 (Prop_lut4_I1_O)        0.124     7.098 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.098    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X31Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.678 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.416     8.094    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]
    SLICE_X29Y94         LUT3 (Prop_lut3_I0_O)        0.302     8.396 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1/O
                         net (fo=1, routed)           0.000     8.396    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[2]
    SLICE_X29Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         1.525    12.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X29Y94         FDRE (Setup_fdre_C_D)        0.031    12.710    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.710    
                         arrival time                          -8.396    
  -------------------------------------------------------------------
                         slack                                  4.314    

Slack (MET) :             4.329ns  (required time - arrival time)
  Source:                 design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[4]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.223ns  (logic 2.057ns (39.382%)  route 3.166ns (60.618%))
  Logic Levels:           3  (LDCE=1 LUT3=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         1.652     2.946    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y96         FDRE                                         r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.478     3.424 f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[29]/Q
                         net (fo=3, routed)           0.950     4.374    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/p_0_in[61]
    SLICE_X35Y93         LUT3 (Prop_lut3_I0_O)        0.327     4.701 r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.635     5.336    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[3]_LDC_i_2_n_0
    SLICE_X34Y93         LDCE (SetClr_ldce_CLR_Q)     1.100     6.436 f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[3]_LDC/Q
                         net (fo=2, routed)           0.942     7.378    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[3]_LDC_n_0
    SLICE_X35Y90         LUT3 (Prop_lut3_I1_O)        0.152     7.530 r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR[4]_P_i_1/O
                         net (fo=2, routed)           0.639     8.169    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Output[5]
    SLICE_X32Y90         FDPE                                         r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         1.477    12.656    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/s00_axi_aclk
    SLICE_X32Y90         FDPE                                         r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[4]_P/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X32Y90         FDPE (Setup_fdpe_C_D)       -0.233    12.498    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[4]_P
  -------------------------------------------------------------------
                         required time                         12.498    
                         arrival time                          -8.169    
  -------------------------------------------------------------------
                         slack                                  4.329    

Slack (MET) :             4.350ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.940ns  (logic 0.952ns (19.272%)  route 3.988ns (80.728%))
  Logic Levels:           4  (LUT2=1 LUT4=2 SRL16E=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         1.700     2.994    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X31Y97         FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDSE (Prop_fdse_C_Q)         0.456     3.450 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=24, routed)          1.397     4.847    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[0]
    SLICE_X34Y98         SRL16E (Prop_srl16e_A0_Q)    0.124     4.971 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/Q
                         net (fo=1, routed)           0.446     5.417    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4_n_0
    SLICE_X33Y100        LUT4 (Prop_lut4_I2_O)        0.124     5.541 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=1, routed)           0.526     6.067    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3_n_0
    SLICE_X32Y100        LUT4 (Prop_lut4_I2_O)        0.124     6.191 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1__0/O
                         net (fo=5, routed)           0.698     6.889    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X30Y98         LUT2 (Prop_lut2_I1_O)        0.124     7.013 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=10, routed)          0.921     7.934    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
    SLICE_X32Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         1.654    12.833    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X32Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X32Y101        FDRE (Setup_fdre_C_R)       -0.524    12.284    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.284    
                         arrival time                          -7.934    
  -------------------------------------------------------------------
                         slack                                  4.350    

Slack (MET) :             4.460ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 1.211ns (26.261%)  route 3.400ns (73.739%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.419     3.605 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.201     4.806    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/Q[0]
    SLICE_X32Y98         LUT5 (Prop_lut5_I3_O)        0.327     5.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.829     5.962    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X31Y97         LUT6 (Prop_lut6_I1_O)        0.348     6.310 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=15, routed)          0.467     6.777    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_1
    SLICE_X30Y96         LUT4 (Prop_lut4_I3_O)        0.117     6.894 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1/O
                         net (fo=16, routed)          0.904     7.797    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]_0[0]
    SLICE_X32Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         1.480    12.659    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X32Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X32Y99         FDRE (Setup_fdre_C_CE)      -0.376    12.258    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.258    
                         arrival time                          -7.797    
  -------------------------------------------------------------------
                         slack                                  4.460    

Slack (MET) :             4.460ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 1.211ns (26.261%)  route 3.400ns (73.739%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.419     3.605 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.201     4.806    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/Q[0]
    SLICE_X32Y98         LUT5 (Prop_lut5_I3_O)        0.327     5.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.829     5.962    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X31Y97         LUT6 (Prop_lut6_I1_O)        0.348     6.310 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=15, routed)          0.467     6.777    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_1
    SLICE_X30Y96         LUT4 (Prop_lut4_I3_O)        0.117     6.894 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1/O
                         net (fo=16, routed)          0.904     7.797    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]_0[0]
    SLICE_X32Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         1.480    12.659    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X32Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X32Y99         FDRE (Setup_fdre_C_CE)      -0.376    12.258    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.258    
                         arrival time                          -7.797    
  -------------------------------------------------------------------
                         slack                                  4.460    

Slack (MET) :             4.460ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 1.211ns (26.261%)  route 3.400ns (73.739%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.419     3.605 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.201     4.806    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/Q[0]
    SLICE_X32Y98         LUT5 (Prop_lut5_I3_O)        0.327     5.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2/O
                         net (fo=3, routed)           0.829     5.962    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X31Y97         LUT6 (Prop_lut6_I1_O)        0.348     6.310 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/next_pending_r_i_3/O
                         net (fo=15, routed)          0.467     6.777    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_1
    SLICE_X30Y96         LUT4 (Prop_lut4_I3_O)        0.117     6.894 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1/O
                         net (fo=16, routed)          0.904     7.797    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]_0[0]
    SLICE_X32Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         1.480    12.659    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X32Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X32Y99         FDRE (Setup_fdre_C_CE)      -0.376    12.258    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.258    
                         arrival time                          -7.797    
  -------------------------------------------------------------------
                         slack                                  4.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.115%)  route 0.152ns (51.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/Q
                         net (fo=1, routed)           0.152     1.288    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[26]
    SLICE_X28Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.070     1.246    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.866%)  route 0.124ns (49.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/Q
                         net (fo=1, routed)           0.124     1.247    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[29]
    SLICE_X28Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.019     1.195    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.590%)  route 0.175ns (55.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/Q
                         net (fo=1, routed)           0.175     1.311    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[28]
    SLICE_X28Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.070     1.246    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.804%)  route 0.167ns (54.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         0.557     0.893    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y90         FDRE                                         r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/axi_rdata_reg[4]/Q
                         net (fo=1, routed)           0.167     1.200    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X34Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.534%)  route 0.198ns (58.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         0.659     0.995    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.198     1.334    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn
    SLICE_X30Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y97         FDRE (Hold_fdre_C_D)         0.060     1.236    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.595%)  route 0.117ns (45.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.117     1.168    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X26Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         0.841     1.207    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.264     0.943    
    SLICE_X26Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.058    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.646%)  route 0.179ns (58.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/Q
                         net (fo=1, routed)           0.179     1.302    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[31]
    SLICE_X29Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.013     1.189    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.400%)  route 0.269ns (65.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.269     1.322    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X33Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         0.912     1.278    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X33Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y100        FDRE (Hold_fdre_C_CE)       -0.039     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.400%)  route 0.269ns (65.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.269     1.322    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X33Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         0.912     1.278    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X33Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y100        FDRE (Hold_fdre_C_CE)       -0.039     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.400%)  route 0.269ns (65.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.269     1.322    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X33Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         0.912     1.278    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X33Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y100        FDRE (Hold_fdre_C_CE)       -0.039     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X33Y85    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[21]_C/C
Min Period        n/a     FDPE/C       n/a            1.000         10.000      9.000      SLICE_X33Y84    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[21]_P/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X33Y82    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[22]_C/C
Min Period        n/a     FDPE/C       n/a            1.000         10.000      9.000      SLICE_X33Y83    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[22]_P/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X35Y82    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[23]_C/C
Min Period        n/a     FDPE/C       n/a            1.000         10.000      9.000      SLICE_X35Y81    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[23]_P/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X34Y81    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[24]_C/C
Min Period        n/a     FDPE/C       n/a            1.000         10.000      9.000      SLICE_X34Y80    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[24]_P/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X35Y84    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[25]_C/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.958ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.449ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.958ns  (required time - arrival time)
  Source:                 design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[39]_C/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.305ns  (logic 0.609ns (18.429%)  route 2.696ns (81.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         1.651     2.945    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y92         FDRE                                         r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.456     3.401 f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=132, routed)         1.755     5.156    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Q[1]
    SLICE_X38Y97         LUT3 (Prop_lut3_I1_O)        0.153     5.309 f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[39]_LDC_i_2/O
                         net (fo=2, routed)           0.941     6.250    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[39]_LDC_i_2_n_0
    SLICE_X38Y98         FDCE                                         f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[39]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         1.480    12.659    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/s00_axi_aclk
    SLICE_X38Y98         FDCE                                         r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[39]_C/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X38Y98         FDCE (Recov_fdce_C_CLR)     -0.526    12.208    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[39]_C
  -------------------------------------------------------------------
                         required time                         12.208    
                         arrival time                          -6.250    
  -------------------------------------------------------------------
                         slack                                  5.958    

Slack (MET) :             5.959ns  (required time - arrival time)
  Source:                 design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[26]_C/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.606ns (18.854%)  route 2.608ns (81.146%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         1.651     2.945    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y92         FDRE                                         r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.456     3.401 f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=132, routed)         1.686     5.087    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Q[1]
    SLICE_X36Y87         LUT3 (Prop_lut3_I1_O)        0.150     5.237 f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.922     6.159    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[26]_LDC_i_2_n_0
    SLICE_X37Y84         FDCE                                         f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[26]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         1.473    12.652    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/s00_axi_aclk
    SLICE_X37Y84         FDCE                                         r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[26]_C/C
                         clock pessimism              0.229    12.881    
                         clock uncertainty           -0.154    12.727    
    SLICE_X37Y84         FDCE (Recov_fdce_C_CLR)     -0.609    12.118    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[26]_C
  -------------------------------------------------------------------
                         required time                         12.118    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                  5.959    

Slack (MET) :             5.962ns  (required time - arrival time)
  Source:                 design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[23]_C/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 0.606ns (18.688%)  route 2.637ns (81.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         1.651     2.945    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y92         FDRE                                         r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.456     3.401 f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=132, routed)         1.861     5.262    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Q[1]
    SLICE_X34Y84         LUT3 (Prop_lut3_I1_O)        0.150     5.412 f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.775     6.188    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[23]_LDC_i_2_n_0
    SLICE_X35Y82         FDCE                                         f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[23]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         1.472    12.651    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/s00_axi_aclk
    SLICE_X35Y82         FDCE                                         r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[23]_C/C
                         clock pessimism              0.262    12.913    
                         clock uncertainty           -0.154    12.759    
    SLICE_X35Y82         FDCE (Recov_fdce_C_CLR)     -0.609    12.150    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[23]_C
  -------------------------------------------------------------------
                         required time                         12.150    
                         arrival time                          -6.188    
  -------------------------------------------------------------------
                         slack                                  5.962    

Slack (MET) :             5.965ns  (required time - arrival time)
  Source:                 design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[55]_C/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.199ns  (logic 0.606ns (18.945%)  route 2.593ns (81.055%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         1.651     2.945    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y92         FDRE                                         r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.456     3.401 f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=132, routed)         1.576     4.977    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Q[1]
    SLICE_X33Y84         LUT3 (Prop_lut3_I1_O)        0.150     5.127 f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[55]_LDC_i_2/O
                         net (fo=2, routed)           1.017     6.144    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[55]_LDC_i_2_n_0
    SLICE_X33Y80         FDCE                                         f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[55]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         1.468    12.647    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/s00_axi_aclk
    SLICE_X33Y80         FDCE                                         r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[55]_C/C
                         clock pessimism              0.229    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X33Y80         FDCE (Recov_fdce_C_CLR)     -0.613    12.109    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[55]_C
  -------------------------------------------------------------------
                         required time                         12.109    
                         arrival time                          -6.144    
  -------------------------------------------------------------------
                         slack                                  5.965    

Slack (MET) :             6.145ns  (required time - arrival time)
  Source:                 design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[54]_C/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.090ns  (logic 0.608ns (19.679%)  route 2.482ns (80.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         1.651     2.945    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y92         FDRE                                         r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.456     3.401 f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=132, routed)         1.798     5.199    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Q[1]
    SLICE_X32Y84         LUT3 (Prop_lut3_I1_O)        0.152     5.351 f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[54]_LDC_i_2/O
                         net (fo=2, routed)           0.683     6.035    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[54]_LDC_i_2_n_0
    SLICE_X32Y81         FDCE                                         f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[54]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         1.469    12.648    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/s00_axi_aclk
    SLICE_X32Y81         FDCE                                         r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[54]_C/C
                         clock pessimism              0.229    12.877    
                         clock uncertainty           -0.154    12.723    
    SLICE_X32Y81         FDCE (Recov_fdce_C_CLR)     -0.543    12.180    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[54]_C
  -------------------------------------------------------------------
                         required time                         12.180    
                         arrival time                          -6.035    
  -------------------------------------------------------------------
                         slack                                  6.145    

Slack (MET) :             6.146ns  (required time - arrival time)
  Source:                 design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[23]_P/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 0.580ns (17.541%)  route 2.727ns (82.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 12.649 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         1.651     2.945    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y92         FDRE                                         r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.456     3.401 f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=132, routed)         1.861     5.262    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Q[1]
    SLICE_X34Y84         LUT3 (Prop_lut3_I1_O)        0.124     5.386 f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[23]_LDC_i_1/O
                         net (fo=2, routed)           0.865     6.252    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[23]_LDC_i_1_n_0
    SLICE_X35Y81         FDPE                                         f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[23]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         1.470    12.649    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/s00_axi_aclk
    SLICE_X35Y81         FDPE                                         r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[23]_P/C
                         clock pessimism              0.262    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X35Y81         FDPE (Recov_fdpe_C_PRE)     -0.359    12.398    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[23]_P
  -------------------------------------------------------------------
                         required time                         12.398    
                         arrival time                          -6.252    
  -------------------------------------------------------------------
                         slack                                  6.146    

Slack (MET) :             6.151ns  (required time - arrival time)
  Source:                 design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[30]_C/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 0.608ns (20.235%)  route 2.397ns (79.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         1.651     2.945    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y92         FDRE                                         r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.456     3.401 f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=132, routed)         1.690     5.091    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Q[0]
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.152     5.243 f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[30]_LDC_i_2/O
                         net (fo=2, routed)           0.707     5.950    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[30]_LDC_i_2_n_0
    SLICE_X45Y89         FDCE                                         f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[30]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         1.476    12.655    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/s00_axi_aclk
    SLICE_X45Y89         FDCE                                         r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[30]_C/C
                         clock pessimism              0.229    12.884    
                         clock uncertainty           -0.154    12.730    
    SLICE_X45Y89         FDCE (Recov_fdce_C_CLR)     -0.629    12.101    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[30]_C
  -------------------------------------------------------------------
                         required time                         12.101    
                         arrival time                          -5.950    
  -------------------------------------------------------------------
                         slack                                  6.151    

Slack (MET) :             6.153ns  (required time - arrival time)
  Source:                 design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[49]_C/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.002ns  (logic 0.608ns (20.254%)  route 2.394ns (79.746%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         1.651     2.945    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y92         FDRE                                         r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.456     3.401 f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=132, routed)         1.439     4.840    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Q[1]
    SLICE_X38Y91         LUT3 (Prop_lut3_I1_O)        0.152     4.992 f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[49]_LDC_i_2/O
                         net (fo=2, routed)           0.954     5.947    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[49]_LDC_i_2_n_0
    SLICE_X48Y90         FDCE                                         f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[49]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         1.475    12.654    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/s00_axi_aclk
    SLICE_X48Y90         FDCE                                         r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[49]_C/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X48Y90         FDCE (Recov_fdce_C_CLR)     -0.629    12.100    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[49]_C
  -------------------------------------------------------------------
                         required time                         12.100    
                         arrival time                          -5.947    
  -------------------------------------------------------------------
                         slack                                  6.153    

Slack (MET) :             6.162ns  (required time - arrival time)
  Source:                 design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[40]_P/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.580ns (17.747%)  route 2.688ns (82.253%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         1.651     2.945    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y92         FDRE                                         r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.456     3.401 f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=132, routed)         1.774     5.175    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Q[1]
    SLICE_X38Y97         LUT3 (Prop_lut3_I1_O)        0.124     5.299 f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[40]_LDC_i_1/O
                         net (fo=2, routed)           0.914     6.213    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[40]_LDC_i_1_n_0
    SLICE_X41Y98         FDPE                                         f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[40]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         1.480    12.659    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/s00_axi_aclk
    SLICE_X41Y98         FDPE                                         r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[40]_P/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X41Y98         FDPE (Recov_fdpe_C_PRE)     -0.359    12.375    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[40]_P
  -------------------------------------------------------------------
                         required time                         12.375    
                         arrival time                          -6.213    
  -------------------------------------------------------------------
                         slack                                  6.162    

Slack (MET) :             6.167ns  (required time - arrival time)
  Source:                 design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[33]_C/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 0.608ns (20.325%)  route 2.383ns (79.675%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         1.651     2.945    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y92         FDRE                                         r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.456     3.401 f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=132, routed)         1.469     4.870    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Q[0]
    SLICE_X38Y92         LUT3 (Prop_lut3_I2_O)        0.152     5.022 f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[33]_LDC_i_2/O
                         net (fo=2, routed)           0.915     5.936    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[33]_LDC_i_2_n_0
    SLICE_X43Y91         FDCE                                         f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[33]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         1.478    12.657    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/s00_axi_aclk
    SLICE_X43Y91         FDCE                                         r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[33]_C/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X43Y91         FDCE (Recov_fdce_C_CLR)     -0.629    12.103    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[33]_C
  -------------------------------------------------------------------
                         required time                         12.103    
                         arrival time                          -5.936    
  -------------------------------------------------------------------
                         slack                                  6.167    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[6]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.209ns (29.713%)  route 0.494ns (70.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         0.558     0.894    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y96         FDRE                                         r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.164     1.058 f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[26]/Q
                         net (fo=3, routed)           0.266     1.324    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/p_0_in[58]
    SLICE_X34Y99         LUT3 (Prop_lut3_I0_O)        0.045     1.369 f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.228     1.597    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[6]_LDC_i_1_n_0
    SLICE_X35Y100        FDPE                                         f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         0.912     1.278    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/s00_axi_aclk
    SLICE_X35Y100        FDPE                                         r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[6]_P/C
                         clock pessimism             -0.035     1.243    
    SLICE_X35Y100        FDPE (Remov_fdpe_C_PRE)     -0.095     1.148    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.597    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[6]_C/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.210ns (29.207%)  route 0.509ns (70.793%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         0.558     0.894    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y96         FDRE                                         r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[26]/Q
                         net (fo=3, routed)           0.266     1.324    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/p_0_in[58]
    SLICE_X34Y99         LUT3 (Prop_lut3_I0_O)        0.046     1.370 f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.243     1.613    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[6]_LDC_i_2_n_0
    SLICE_X33Y101        FDCE                                         f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         0.912     1.278    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/s00_axi_aclk
    SLICE_X33Y101        FDCE                                         r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[6]_C/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y101        FDCE (Remov_fdce_C_CLR)     -0.158     1.085    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[6]_C
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[7]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.209ns (25.907%)  route 0.598ns (74.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         0.558     0.894    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y96         FDRE                                         r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.164     1.058 f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[25]/Q
                         net (fo=3, routed)           0.286     1.344    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/p_0_in[57]
    SLICE_X34Y99         LUT3 (Prop_lut3_I0_O)        0.045     1.389 f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.311     1.700    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[7]_LDC_i_1_n_0
    SLICE_X34Y101        FDPE                                         f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         0.912     1.278    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/s00_axi_aclk
    SLICE_X34Y101        FDPE                                         r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[7]_P/C
                         clock pessimism             -0.035     1.243    
    SLICE_X34Y101        FDPE (Remov_fdpe_C_PRE)     -0.071     1.172    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[7]_C/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.207ns (27.840%)  route 0.537ns (72.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         0.558     0.894    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y96         FDRE                                         r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[25]/Q
                         net (fo=3, routed)           0.286     1.344    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/p_0_in[57]
    SLICE_X34Y99         LUT3 (Prop_lut3_I0_O)        0.043     1.387 f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.250     1.637    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[7]_LDC_i_2_n_0
    SLICE_X34Y102        FDCE                                         f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         0.912     1.278    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/s00_axi_aclk
    SLICE_X34Y102        FDCE                                         r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[7]_C/C
                         clock pessimism             -0.035     1.243    
    SLICE_X34Y102        FDCE (Remov_fdce_C_CLR)     -0.140     1.103    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[7]_C
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg3_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[42]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.226ns (43.823%)  route 0.290ns (56.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         0.556     0.892    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y95         FDRE                                         r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg3_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDRE (Prop_fdre_C_Q)         0.128     1.020 f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg3_reg[22]/Q
                         net (fo=3, routed)           0.153     1.173    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/p_0_in[22]
    SLICE_X38Y96         LUT3 (Prop_lut3_I0_O)        0.098     1.271 f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[42]_LDC_i_1/O
                         net (fo=2, routed)           0.136     1.407    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[42]_LDC_i_1_n_0
    SLICE_X40Y96         FDPE                                         f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[42]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         0.824     1.190    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/s00_axi_aclk
    SLICE_X40Y96         FDPE                                         r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[42]_P/C
                         clock pessimism             -0.264     0.926    
    SLICE_X40Y96         FDPE (Remov_fdpe_C_PRE)     -0.095     0.831    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[42]_P
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[8]_C/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.211ns (26.977%)  route 0.571ns (73.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         0.558     0.894    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y96         FDRE                                         r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[24]/Q
                         net (fo=3, routed)           0.259     1.317    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/p_0_in[56]
    SLICE_X34Y97         LUT3 (Prop_lut3_I0_O)        0.047     1.364 f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.312     1.676    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[8]_LDC_i_2_n_0
    SLICE_X35Y101        FDCE                                         f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         0.912     1.278    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/s00_axi_aclk
    SLICE_X35Y101        FDCE                                         r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[8]_C/C
                         clock pessimism             -0.035     1.243    
    SLICE_X35Y101        FDCE (Remov_fdce_C_CLR)     -0.166     1.077    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[10]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.246ns (45.874%)  route 0.290ns (54.126%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         0.556     0.892    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y95         FDRE                                         r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.148     1.040 f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[22]/Q
                         net (fo=3, routed)           0.165     1.205    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/p_0_in[54]
    SLICE_X36Y97         LUT3 (Prop_lut3_I0_O)        0.098     1.303 f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[10]_LDC_i_1/O
                         net (fo=2, routed)           0.125     1.428    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[10]_LDC_i_1_n_0
    SLICE_X37Y96         FDPE                                         f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         0.824     1.190    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/s00_axi_aclk
    SLICE_X37Y96         FDPE                                         r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[10]_P/C
                         clock pessimism             -0.282     0.908    
    SLICE_X37Y96         FDPE (Remov_fdpe_C_PRE)     -0.095     0.813    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[10]_P
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[13]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.209ns (35.030%)  route 0.388ns (64.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         0.556     0.892    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y95         FDRE                                         r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg2_reg[19]/Q
                         net (fo=3, routed)           0.251     1.307    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/p_0_in[51]
    SLICE_X39Y93         LUT3 (Prop_lut3_I0_O)        0.045     1.352 f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[13]_LDC_i_1/O
                         net (fo=2, routed)           0.136     1.488    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[13]_LDC_i_1_n_0
    SLICE_X40Y93         FDPE                                         f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[13]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         0.824     1.190    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/s00_axi_aclk
    SLICE_X40Y93         FDPE                                         r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[13]_P/C
                         clock pessimism             -0.264     0.926    
    SLICE_X40Y93         FDPE (Remov_fdpe_C_PRE)     -0.095     0.831    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[13]_P
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[4]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.186ns (29.438%)  route 0.446ns (70.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         0.557     0.893    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y92         FDRE                                         r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=132, routed)         0.256     1.289    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Q[0]
    SLICE_X33Y91         LUT3 (Prop_lut3_I2_O)        0.045     1.334 f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.190     1.524    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[4]_LDC_i_1_n_0
    SLICE_X32Y90         FDPE                                         f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         0.824     1.190    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/s00_axi_aclk
    SLICE_X32Y90         FDPE                                         r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[4]_P/C
                         clock pessimism             -0.264     0.926    
    SLICE_X32Y90         FDPE (Remov_fdpe_C_PRE)     -0.071     0.855    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[2]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.186ns (30.616%)  route 0.422ns (69.384%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         0.557     0.893    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y92         FDRE                                         r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=132, routed)         0.290     1.324    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Q[0]
    SLICE_X35Y89         LUT3 (Prop_lut3_I2_O)        0.045     1.369 f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.131     1.500    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[2]_LDC_i_1_n_0
    SLICE_X35Y89         FDPE                                         f  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=792, routed)         0.823     1.189    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/s00_axi_aclk
    SLICE_X35Y89         FDPE                                         r  design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[2]_P/C
                         clock pessimism             -0.281     0.908    
    SLICE_X35Y89         FDPE (Remov_fdpe_C_PRE)     -0.095     0.813    design_1_i/LFSR_AXI_64BIT_0/U0/LFSR_AXI_63BIT_v1_0_S00_AXI_inst/LFSR_0/Stages_LFSR_reg[2]_P
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.688    





