============================================================
   Tang Dynasty, V5.6.69102
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.6910.2/bin/td.exe
   Built at =   20:14:16 Feb 16 2023
   Run by =     shaka
   Run Date =   Fri Mar 10 10:54:26 2023

   Run on =     BR007
============================================================
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file ../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../Src/fifo_ctrl.v(177)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db G:/wangjiaqi/Prj/adc_Runs/phy_1/adc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[5]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[4]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[3]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[2]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[1]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[0]_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1003 : finish command "import_db G:/wangjiaqi/Prj/adc_Runs/phy_1/adc_pr.db" in  4.769627s wall, 4.578125s user + 0.109375s system = 4.687500s CPU (98.3%)

RUN-1004 : used memory is 514 MB, reserved memory is 455 MB, peak memory is 545 MB
RUN-1002 : start command "download -bit adc_Runs\phy_1\adc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_QFN88
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_QFN88 -m jtag_burst -freq 4 -bit adc_Runs/phy_1/adc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.514583s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (0.2%)

RUN-1004 : used memory is 554 MB, reserved memory is 495 MB, peak memory is 570 MB
RUN-1003 : finish command "download -bit adc_Runs\phy_1\adc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.834979s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (2.1%)

RUN-1004 : used memory is 554 MB, reserved memory is 495 MB, peak memory is 570 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit adc_Runs\phy_1\adc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_QFN88
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_QFN88 -m jtag_burst -freq 4 -bit adc_Runs/phy_1/adc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.503960s wall, 0.046875s user + 0.078125s system = 0.125000s CPU (1.9%)

RUN-1004 : used memory is 552 MB, reserved memory is 493 MB, peak memory is 570 MB
RUN-1003 : finish command "download -bit adc_Runs\phy_1\adc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.811284s wall, 0.140625s user + 0.093750s system = 0.234375s CPU (3.4%)

RUN-1004 : used memory is 552 MB, reserved memory is 493 MB, peak memory is 570 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file ../Src/uart_tx.v
HDL-1007 : analyze verilog file ../Src/uart_rx.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File G:/wangjiaqi/Prj/adc_Runs/phy_1/adc.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db G:/wangjiaqi/Prj/adc_Runs/phy_1/adc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[5]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[4]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[3]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[2]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[1]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[0]_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1003 : finish command "import_db G:/wangjiaqi/Prj/adc_Runs/phy_1/adc_pr.db" in  1.281961s wall, 1.203125s user + 0.062500s system = 1.265625s CPU (98.7%)

RUN-1004 : used memory is 547 MB, reserved memory is 496 MB, peak memory is 575 MB
HDL-1007 : analyze verilog file ../Src/uart_tx.v
HDL-1007 : analyze verilog file ../Src/uart_rx.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File G:/wangjiaqi/Prj/adc_Runs/phy_1/adc.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db G:/wangjiaqi/Prj/adc_Runs/phy_1/adc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[5]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[4]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[3]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[2]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[1]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[0]_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1003 : finish command "import_db G:/wangjiaqi/Prj/adc_Runs/phy_1/adc_pr.db" in  1.262912s wall, 1.234375s user + 0.109375s system = 1.343750s CPU (106.4%)

RUN-1004 : used memory is 555 MB, reserved memory is 500 MB, peak memory is 579 MB
RUN-1002 : start command "download -bit adc_Runs\phy_1\adc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_QFN88
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_QFN88 -m jtag_burst -freq 4 -bit adc_Runs/phy_1/adc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.508320s wall, 0.062500s user + 0.046875s system = 0.109375s CPU (1.7%)

RUN-1004 : used memory is 588 MB, reserved memory is 534 MB, peak memory is 604 MB
RUN-1003 : finish command "download -bit adc_Runs\phy_1\adc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.822291s wall, 0.171875s user + 0.046875s system = 0.218750s CPU (3.2%)

RUN-1004 : used memory is 588 MB, reserved memory is 534 MB, peak memory is 604 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit adc_Runs\phy_1\adc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_QFN88
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_QFN88 -m jtag_burst -freq 4 -bit adc_Runs/phy_1/adc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.519148s wall, 0.031250s user + 0.062500s system = 0.093750s CPU (1.4%)

RUN-1004 : used memory is 588 MB, reserved memory is 533 MB, peak memory is 605 MB
RUN-1003 : finish command "download -bit adc_Runs\phy_1\adc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.806014s wall, 0.125000s user + 0.062500s system = 0.187500s CPU (2.8%)

RUN-1004 : used memory is 588 MB, reserved memory is 533 MB, peak memory is 605 MB
GUI-1001 : Downloading succeeded!
GUI-1001 : User opens ChipWatcher ...
PRG-1000 : <!-- HMAC is: 78b88e3fd60205181005f7febeb7ae80df22646e2a9fefd1d5fb5d6643ec2e9b -->
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File G:/wangjiaqi/Prj/adc_Runs/phy_1/adc.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db G:/wangjiaqi/Prj/adc_Runs/phy_1/adc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[5]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[4]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[3]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[2]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[1]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[0]_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : eco open net = 0
PHY-1001 : 8 feed throughs used by 8 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1003 : finish command "import_db G:/wangjiaqi/Prj/adc_Runs/phy_1/adc_pr.db" in  1.554081s wall, 1.437500s user + 0.140625s system = 1.578125s CPU (101.5%)

RUN-1004 : used memory is 605 MB, reserved memory is 548 MB, peak memory is 633 MB
RUN-1002 : start command "config_chipwatcher -sync ../Debug/adc.cwc -dir "
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 25 trigger nets, 25 data nets.
GUI-1001 : Import ../Debug/adc.cwc success!
RUN-1002 : start command "download -bit adc_Runs/phy_1/adc.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1"
PRG-2014 : Chip validation success: EAGLE_S20_QFN88
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_QFN88 -m jtag_burst -freq 4 -bit adc_Runs/phy_1/adc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.640206s wall, 0.031250s user + 0.046875s system = 0.078125s CPU (1.2%)

RUN-1004 : used memory is 614 MB, reserved memory is 564 MB, peak memory is 633 MB
RUN-1003 : finish command "download -bit adc_Runs/phy_1/adc.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1" in  6.930875s wall, 0.140625s user + 0.062500s system = 0.203125s CPU (2.9%)

RUN-1004 : used memory is 614 MB, reserved memory is 564 MB, peak memory is 633 MB
GUI-1001 : Downloading succeeded!
KIT-1004 : ChipWatcher: write ctrl reg value: 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 0011110110111111110000000001101111111100000000011011111111000000000001000000000000000001
KIT-1004 : ChipWatcher: the value of status register = 010000010110101010
KIT-1004 : ChipWatcher: the value of status register = 010000010111001111
KIT-1004 : ChipWatcher: the value of status register = 010000000100011100
KIT-1004 : ChipWatcher: the value of status register = 010000000001011001
KIT-1004 : ChipWatcher: the value of status register = 010000101011100110
KIT-1004 : ChipWatcher: the value of status register = 010000001111110011
KIT-1004 : ChipWatcher: the value of status register = 010000001010110101
KIT-1004 : ChipWatcher: the value of status register = 010000011001000001
KIT-1004 : ChipWatcher: the value of status register = 010000010110010001
KIT-1004 : ChipWatcher: the value of status register = 010000111100111101
KIT-1004 : ChipWatcher: the value of status register = 010000100101111011
KIT-1004 : ChipWatcher: the value of status register = 010000000000100111
KIT-1004 : ChipWatcher: the value of status register = 110000110110001010
RUN-1002 : start command "rdbk_bram -bram 0X0014 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0014 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0015 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0015 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0016 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0016 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0017 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0017 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0018 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0018 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0019 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0019 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X001A -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X001A successfully.
RUN-1002 : start command "rdbk_bram -bram 0X001B -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X001B successfully.
RUN-1002 : start command "rdbk_bram -bram 0X001C -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X001C successfully.
RUN-1002 : start command "rdbk_bram -bram 0X001D -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X001D successfully.
RUN-1002 : start command "rdbk_bram -bram 0X001E -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X001E successfully.
RUN-1002 : start command "rdbk_bram -bram 0X001F -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X001F successfully.
SYN-2541 : Attrs-to-init for 12 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_syn_11
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_syn_21
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_syn_31
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_syn_41
SYN-2541 : Reading sub[5] auto_chipwatcher_0_logicbram_syn_51
SYN-2541 : Reading sub[6] auto_chipwatcher_0_logicbram_syn_61
SYN-2541 : Reading sub[7] auto_chipwatcher_0_logicbram_syn_71
SYN-2541 : Reading sub[8] auto_chipwatcher_0_logicbram_syn_81
SYN-2541 : Reading sub[9] auto_chipwatcher_0_logicbram_syn_84
SYN-2541 : Reading sub[10] auto_chipwatcher_0_logicbram_syn_87
SYN-2541 : Reading sub[11] auto_chipwatcher_0_logicbram_syn_90
KIT-1004 : ChipWatcher: write ctrl reg value: 0011110110111111110000000001101111111100000000011011111111000000000001000000000000000000
GUI-1001 : User closes ChipWatcher ...
HDL-1007 : analyze verilog file ../Src/uart_tx.v
HDL-1007 : analyze verilog file ../Src/uart_rx.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db G:/wangjiaqi/Prj/adc_Runs/phy_1/adc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[5]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[4]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[3]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[2]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[1]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[0]_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : eco open net = 0
PHY-1001 : 6 feed throughs used by 5 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1003 : finish command "import_db G:/wangjiaqi/Prj/adc_Runs/phy_1/adc_pr.db" in  1.586407s wall, 1.437500s user + 0.062500s system = 1.500000s CPU (94.6%)

RUN-1004 : used memory is 598 MB, reserved memory is 538 MB, peak memory is 633 MB
RUN-1002 : start command "download -bit adc_Runs\phy_1\adc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_QFN88
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_QFN88 -m jtag_burst -freq 4 -bit adc_Runs/phy_1/adc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.654923s wall, 0.015625s user + 0.078125s system = 0.093750s CPU (1.4%)

RUN-1004 : used memory is 608 MB, reserved memory is 555 MB, peak memory is 633 MB
RUN-1003 : finish command "download -bit adc_Runs\phy_1\adc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.967882s wall, 0.125000s user + 0.078125s system = 0.203125s CPU (2.9%)

RUN-1004 : used memory is 608 MB, reserved memory is 555 MB, peak memory is 633 MB
GUI-1001 : Downloading succeeded!
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../Core/fifo.v
HDL-1007 : analyze verilog file al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/pll.v(78)
HDL-1007 : analyze verilog file ../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../Src/top.v(61)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../Src/top.v(72)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../Src/top.v(82)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../Src/top.v(89)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../Src/top.v(106)
HDL-1007 : undeclared symbol 'key', assumed default net type 'wire' in ../Src/top.v(116)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../Src/top.v(120)
HDL-1007 : analyze verilog file ../Src/uart_rx.v
HDL-1007 : analyze verilog file ../Src/uart_tx.v
HDL-1007 : analyze verilog file ../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../Src/type_choice.v
HDL-1007 : analyze verilog file ../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../Src/fifo_ctrl.v(177)
HDL-1007 : analyze verilog file ../Src/anjian.v
HDL-1007 : analyze verilog file ../Src/top.v
HDL-1007 : undeclared symbol 'clk_uart', assumed default net type 'wire' in ../Src/top.v(58)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../Src/top.v(70)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../Src/top.v(81)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../Src/top.v(91)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../Src/top.v(98)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../Src/top.v(115)
HDL-1007 : undeclared symbol 'key', assumed default net type 'wire' in ../Src/top.v(125)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../Src/top.v(129)
HDL-1007 : analyze verilog file ../Src/top.v
HDL-1007 : undeclared symbol 'clk_uart', assumed default net type 'wire' in ../Src/top.v(58)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../Src/top.v(70)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../Src/top.v(81)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../Src/top.v(91)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../Src/top.v(98)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../Src/top.v(115)
HDL-1007 : undeclared symbol 'key', assumed default net type 'wire' in ../Src/top.v(125)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../Src/top.v(129)
HDL-1007 : analyze verilog file ../Src/top.v
HDL-1007 : undeclared symbol 'clk_in', assumed default net type 'wire' in ../Src/top.v(54)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../Src/top.v(70)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../Src/top.v(81)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../Src/top.v(91)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../Src/top.v(98)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../Src/top.v(115)
HDL-1007 : undeclared symbol 'key', assumed default net type 'wire' in ../Src/top.v(125)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../Src/top.v(129)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File G:/wangjiaqi/Prj/adc_Runs/phy_1/adc.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db G:/wangjiaqi/Prj/adc_Runs/syn_1/adc_elaborate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
HDL-1007 : analyze verilog file ../Src/top.v
HDL-1007 : undeclared symbol 'clk', assumed default net type 'wire' in ../Src/top.v(58)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../Src/top.v(70)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../Src/top.v(81)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../Src/top.v(91)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../Src/top.v(98)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../Src/top.v(115)
HDL-1007 : undeclared symbol 'key', assumed default net type 'wire' in ../Src/top.v(125)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../Src/top.v(129)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db G:/wangjiaqi/Prj/adc_Runs/syn_1/adc_elaborate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db G:/wangjiaqi/Prj/adc_Runs/phy_1/adc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_in_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[5]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[4]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[3]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[2]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[1]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[0]_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-1001 : net fifo_list/fifo_list/ram_inst/clkb will be routed on clock mesh
PHY-1001 : clock net pll_list/clk0_out will be merged with clock pll_list/clk0_buf
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 3 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1003 : finish command "import_db G:/wangjiaqi/Prj/adc_Runs/phy_1/adc_pr.db" in  1.472953s wall, 1.234375s user + 0.078125s system = 1.312500s CPU (89.1%)

RUN-1004 : used memory is 599 MB, reserved memory is 545 MB, peak memory is 633 MB
RUN-1002 : start command "download -bit adc_Runs\phy_1\adc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_QFN88
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_QFN88 -m jtag_burst -freq 4 -bit adc_Runs/phy_1/adc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.644168s wall, 0.078125s user + 0.078125s system = 0.156250s CPU (2.4%)

RUN-1004 : used memory is 626 MB, reserved memory is 573 MB, peak memory is 643 MB
RUN-1003 : finish command "download -bit adc_Runs\phy_1\adc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.952168s wall, 0.156250s user + 0.093750s system = 0.250000s CPU (3.6%)

RUN-1004 : used memory is 626 MB, reserved memory is 573 MB, peak memory is 643 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file ../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../Src/top.v(70)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../Src/top.v(81)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../Src/top.v(91)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../Src/top.v(98)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../Src/top.v(115)
HDL-1007 : undeclared symbol 'key', assumed default net type 'wire' in ../Src/top.v(125)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../Src/top.v(129)
HDL-1007 : analyze verilog file ../Src/uart_tx.v
HDL-1007 : analyze verilog file ../Src/top.v
HDL-1007 : undeclared symbol 'clk', assumed default net type 'wire' in ../Src/top.v(58)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../Src/top.v(70)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../Src/top.v(81)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../Src/top.v(91)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../Src/top.v(98)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../Src/top.v(115)
HDL-1007 : undeclared symbol 'key', assumed default net type 'wire' in ../Src/top.v(125)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../Src/top.v(129)
HDL-1007 : analyze verilog file ../Src/uart_rx.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File G:/wangjiaqi/Prj/adc_Runs/phy_1/adc.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db G:/wangjiaqi/Prj/adc_Runs/phy_1/adc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_in_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[5]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[4]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[3]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[2]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[1]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[0]_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-1001 : net fifo_list/fifo_list/ram_inst/clkb will be routed on clock mesh
PHY-1001 : clock net pll_list/clk0_out will be merged with clock pll_list/clk0_buf
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : eco open net = 0
PHY-1001 : 4 feed throughs used by 3 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1003 : finish command "import_db G:/wangjiaqi/Prj/adc_Runs/phy_1/adc_pr.db" in  1.582961s wall, 1.562500s user + 0.171875s system = 1.734375s CPU (109.6%)

RUN-1004 : used memory is 647 MB, reserved memory is 591 MB, peak memory is 650 MB
RUN-1002 : start command "download -bit adc_Runs\phy_1\adc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_QFN88
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_QFN88 -m jtag_burst -freq 4 -bit adc_Runs/phy_1/adc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.653411s wall, 0.125000s user + 0.125000s system = 0.250000s CPU (3.8%)

RUN-1004 : used memory is 649 MB, reserved memory is 591 MB, peak memory is 667 MB
RUN-1003 : finish command "download -bit adc_Runs\phy_1\adc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.966574s wall, 0.218750s user + 0.125000s system = 0.343750s CPU (4.9%)

RUN-1004 : used memory is 649 MB, reserved memory is 591 MB, peak memory is 667 MB
GUI-1001 : Downloading succeeded!
GUI-1001 : User opens ChipWatcher ...
PRG-1000 : <!-- HMAC is: 7133b516b4999b97e1d678a31743f3aff30904099bcf7441e396cd2c49e89c6d -->
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File G:/wangjiaqi/Prj/adc_Runs/phy_1/adc.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db G:/wangjiaqi/Prj/adc_Runs/phy_1/adc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_in_dup_3 will be routed on clock mesh
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-1001 : net fifo_list/fifo_list/ram_inst/clkb will be routed on clock mesh
PHY-1001 : clock net pll_list/clk0_out will be merged with clock pll_list/clk0_buf
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 3 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1003 : finish command "import_db G:/wangjiaqi/Prj/adc_Runs/phy_1/adc_pr.db" in  1.466710s wall, 1.312500s user + 0.062500s system = 1.375000s CPU (93.7%)

RUN-1004 : used memory is 636 MB, reserved memory is 580 MB, peak memory is 667 MB
RUN-1002 : start command "config_chipwatcher -sync ../Debug/adc.cwc -dir "
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 9 trigger nets, 9 data nets.
GUI-1001 : Import ../Debug/adc.cwc success!
RUN-1002 : start command "download -bit adc_Runs/phy_1/adc.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1"
PRG-2014 : Chip validation success: EAGLE_S20_QFN88
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_QFN88 -m jtag_burst -freq 4 -bit adc_Runs/phy_1/adc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.558727s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (2.1%)

RUN-1004 : used memory is 638 MB, reserved memory is 580 MB, peak memory is 667 MB
RUN-1003 : finish command "download -bit adc_Runs/phy_1/adc.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1" in  6.871856s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (3.6%)

RUN-1004 : used memory is 638 MB, reserved memory is 580 MB, peak memory is 667 MB
GUI-1001 : Downloading succeeded!
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 010111000111111111000000000001000000000000000001
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram -bram 0X0014 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0014 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0015 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0015 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0016 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0016 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0017 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0017 successfully.
SYN-2541 : Attrs-to-init for 4 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_syn_11
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_syn_21
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_syn_31
KIT-1004 : ChipWatcher: write ctrl reg value: 010111000111111111000000000001000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 001111000111111111000000000001000000000000000001
KIT-1004 : ChipWatcher: the value of status register = 010000111001001111
KIT-1004 : ChipWatcher: the value of status register = 010000011111111001
KIT-1004 : ChipWatcher: the value of status register = 010000100001101000
KIT-1004 : ChipWatcher: the value of status register = 010000111110101001
KIT-1004 : ChipWatcher: the value of status register = 010000110011011000
KIT-1004 : ChipWatcher: the value of status register = 010000100110000000
KIT-1004 : ChipWatcher: the value of status register = 010000000010010100
KIT-1004 : ChipWatcher: the value of status register = 010000110110011011
KIT-1004 : ChipWatcher: the value of status register = 010000110011111001
KIT-1004 : ChipWatcher: the value of status register = 110000000100101111
RUN-1002 : start command "rdbk_bram -bram 0X0014 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0014 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0015 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0015 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0016 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0016 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0017 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0017 successfully.
SYN-2541 : Attrs-to-init for 4 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_syn_11
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_syn_21
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_syn_31
KIT-1004 : ChipWatcher: write ctrl reg value: 001111000111111111000000000001000000000000000000
HDL-1007 : analyze verilog file ../Src/adc_ctrl.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File G:/wangjiaqi/Prj/adc_Runs/phy_1/adc.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db G:/wangjiaqi/Prj/adc_Runs/phy_1/adc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_in_dup_3 will be routed on clock mesh
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-1001 : net fifo_list/fifo_list/ram_inst/clkb will be routed on clock mesh
PHY-1001 : clock net pll_list/clk0_out will be merged with clock pll_list/clk0_buf
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1003 : finish command "import_db G:/wangjiaqi/Prj/adc_Runs/phy_1/adc_pr.db" in  1.488024s wall, 1.375000s user + 0.093750s system = 1.468750s CPU (98.7%)

RUN-1004 : used memory is 590 MB, reserved memory is 596 MB, peak memory is 667 MB
RUN-1002 : start command "config_chipwatcher -sync ../Debug/adc.cwc -dir "
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 9 trigger nets, 9 data nets.
GUI-1001 : Import ../Debug/adc.cwc success!
RUN-1002 : start command "download -bit adc_Runs\phy_1\adc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_QFN88
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_QFN88 -m jtag_burst -freq 4 -bit adc_Runs/phy_1/adc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.554196s wall, 0.109375s user + 0.078125s system = 0.187500s CPU (2.9%)

RUN-1004 : used memory is 604 MB, reserved memory is 610 MB, peak memory is 667 MB
RUN-1003 : finish command "download -bit adc_Runs\phy_1\adc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.840250s wall, 0.218750s user + 0.078125s system = 0.296875s CPU (4.3%)

RUN-1004 : used memory is 604 MB, reserved memory is 610 MB, peak memory is 667 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file ../Src/adc_ctrl.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File G:/wangjiaqi/Prj/adc_Runs/phy_1/adc.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db G:/wangjiaqi/Prj/adc_Runs/phy_1/adc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_in_dup_3 will be routed on clock mesh
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-1001 : net fifo_list/fifo_list/ram_inst/clkb will be routed on clock mesh
PHY-1001 : clock net pll_list/clk0_out will be merged with clock pll_list/clk0_buf
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : eco open net = 0
PHY-1001 : 4 feed throughs used by 3 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1003 : finish command "import_db G:/wangjiaqi/Prj/adc_Runs/phy_1/adc_pr.db" in  1.486905s wall, 1.484375s user + 0.125000s system = 1.609375s CPU (108.2%)

RUN-1004 : used memory is 611 MB, reserved memory is 616 MB, peak memory is 667 MB
RUN-1002 : start command "config_chipwatcher -sync ../Debug/adc.cwc -dir "
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 9 trigger nets, 9 data nets.
GUI-1001 : Import ../Debug/adc.cwc success!
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 010111011011111111000000000001000000000000000001
KIT-1004 : ChipWatcher: the value of status register = 110000000000001000
RUN-1002 : start command "rdbk_bram -bram 0X0014 -cable 0"
KIT-1001 : Read back data from BRAM 0X0014 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0015 -cable 0"
KIT-1001 : Read back data from BRAM 0X0015 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0016 -cable 0"
KIT-1001 : Read back data from BRAM 0X0016 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0017 -cable 0"
KIT-1001 : Read back data from BRAM 0X0017 successfully.
SYN-2541 : Attrs-to-init for 4 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_syn_11
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_syn_21
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_syn_31
KIT-1004 : ChipWatcher: write ctrl reg value: 010111011011111111000000000001000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 001111011011111111000000000001000000000000000001
KIT-1004 : ChipWatcher: the value of status register = 010000001011111111
KIT-1004 : ChipWatcher: the value of status register = 010000011101011101
KIT-1004 : ChipWatcher: the value of status register = 010000111001111100
KIT-1004 : ChipWatcher: the value of status register = 010000000001111110
KIT-1004 : ChipWatcher: the value of status register = 010000100010011010
KIT-1004 : ChipWatcher: the value of status register = 010000010001001101
KIT-1004 : ChipWatcher: the value of status register = 010000001101101011
KIT-1004 : ChipWatcher: the value of status register = 010000101010001011
KIT-1004 : ChipWatcher: the value of status register = 010000001010111110
KIT-1004 : ChipWatcher: the value of status register = 010000111011101001
KIT-1004 : ChipWatcher: the value of status register = 010000110010001010
KIT-1004 : ChipWatcher: the value of status register = 010000111001011001
KIT-1004 : ChipWatcher: the value of status register = 010000100111111000
KIT-1004 : ChipWatcher: the value of status register = 010000000100000011
KIT-1004 : ChipWatcher: the value of status register = 110000000100010110
RUN-1002 : start command "rdbk_bram -bram 0X0014 -cable 0"
KIT-1001 : Read back data from BRAM 0X0014 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0015 -cable 0"
KIT-1001 : Read back data from BRAM 0X0015 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0016 -cable 0"
KIT-1001 : Read back data from BRAM 0X0016 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0017 -cable 0"
KIT-1001 : Read back data from BRAM 0X0017 successfully.
SYN-2541 : Attrs-to-init for 4 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_syn_11
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_syn_21
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_syn_31
KIT-1004 : ChipWatcher: write ctrl reg value: 001111011011111111000000000001000000000000000000
PRG-1000 : <!-- HMAC is: bc8ff5c6ceee27d0814cd6bde02d4516cd5c4d96492f621c51e29abf0f3ad9ef -->
GUI-1001 : User closes ChipWatcher ...
HDL-1007 : analyze verilog file ../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../Src/fifo_ctrl.v(177)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db G:/wangjiaqi/Prj/adc_Runs/phy_1/adc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_in_dup_3 will be routed on clock mesh
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-1001 : net fifo_list/fifo_list/ram_inst/clkb will be routed on clock mesh
PHY-1001 : clock net pll_list/clk0_out will be merged with clock pll_list/clk0_buf
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : eco open net = 0
PHY-1001 : 0 feed throughs used by 0 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1003 : finish command "import_db G:/wangjiaqi/Prj/adc_Runs/phy_1/adc_pr.db" in  1.483733s wall, 1.343750s user + 0.093750s system = 1.437500s CPU (96.9%)

RUN-1004 : used memory is 590 MB, reserved memory is 595 MB, peak memory is 667 MB
RUN-1002 : start command "download -bit adc_Runs\phy_1\adc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_QFN88
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_QFN88 -m jtag_burst -freq 4 -bit adc_Runs/phy_1/adc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.548963s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (1.4%)

RUN-1004 : used memory is 610 MB, reserved memory is 614 MB, peak memory is 667 MB
RUN-1003 : finish command "download -bit adc_Runs\phy_1\adc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.855670s wall, 0.156250s user + 0.046875s system = 0.203125s CPU (3.0%)

RUN-1004 : used memory is 610 MB, reserved memory is 614 MB, peak memory is 667 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit adc_Runs\phy_1\adc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_QFN88
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_QFN88 -m jtag_burst -freq 4 -bit adc_Runs/phy_1/adc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.535295s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (1.0%)

RUN-1004 : used memory is 610 MB, reserved memory is 614 MB, peak memory is 667 MB
RUN-1003 : finish command "download -bit adc_Runs\phy_1\adc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.840093s wall, 0.093750s user + 0.062500s system = 0.156250s CPU (2.3%)

RUN-1004 : used memory is 610 MB, reserved memory is 614 MB, peak memory is 667 MB
GUI-1001 : Downloading succeeded!
