static inline void tegra_gpio_writel(u32 val, u32 reg)\r\n{\r\n__raw_writel(val, regs + reg);\r\n}\r\nstatic inline u32 tegra_gpio_readl(u32 reg)\r\n{\r\nreturn __raw_readl(regs + reg);\r\n}\r\nstatic int tegra_gpio_compose(int bank, int port, int bit)\r\n{\r\nreturn (bank << 5) | ((port & 0x3) << 3) | (bit & 0x7);\r\n}\r\nstatic void tegra_gpio_mask_write(u32 reg, int gpio, int value)\r\n{\r\nu32 val;\r\nval = 0x100 << GPIO_BIT(gpio);\r\nif (value)\r\nval |= 1 << GPIO_BIT(gpio);\r\ntegra_gpio_writel(val, reg);\r\n}\r\nstatic void tegra_gpio_enable(int gpio)\r\n{\r\ntegra_gpio_mask_write(GPIO_MSK_CNF(gpio), gpio, 1);\r\n}\r\nstatic void tegra_gpio_disable(int gpio)\r\n{\r\ntegra_gpio_mask_write(GPIO_MSK_CNF(gpio), gpio, 0);\r\n}\r\nstatic int tegra_gpio_request(struct gpio_chip *chip, unsigned offset)\r\n{\r\nreturn pinctrl_request_gpio(offset);\r\n}\r\nstatic void tegra_gpio_free(struct gpio_chip *chip, unsigned offset)\r\n{\r\npinctrl_free_gpio(offset);\r\ntegra_gpio_disable(offset);\r\n}\r\nstatic void tegra_gpio_set(struct gpio_chip *chip, unsigned offset, int value)\r\n{\r\ntegra_gpio_mask_write(GPIO_MSK_OUT(offset), offset, value);\r\n}\r\nstatic int tegra_gpio_get(struct gpio_chip *chip, unsigned offset)\r\n{\r\nif ((tegra_gpio_readl(GPIO_OE(offset)) >> GPIO_BIT(offset)) & 1)\r\nreturn (tegra_gpio_readl(GPIO_OUT(offset)) >>\r\nGPIO_BIT(offset)) & 0x1;\r\nreturn (tegra_gpio_readl(GPIO_IN(offset)) >> GPIO_BIT(offset)) & 0x1;\r\n}\r\nstatic int tegra_gpio_direction_input(struct gpio_chip *chip, unsigned offset)\r\n{\r\ntegra_gpio_mask_write(GPIO_MSK_OE(offset), offset, 0);\r\ntegra_gpio_enable(offset);\r\nreturn 0;\r\n}\r\nstatic int tegra_gpio_direction_output(struct gpio_chip *chip, unsigned offset,\r\nint value)\r\n{\r\ntegra_gpio_set(chip, offset, value);\r\ntegra_gpio_mask_write(GPIO_MSK_OE(offset), offset, 1);\r\ntegra_gpio_enable(offset);\r\nreturn 0;\r\n}\r\nstatic int tegra_gpio_to_irq(struct gpio_chip *chip, unsigned offset)\r\n{\r\nreturn irq_find_mapping(irq_domain, offset);\r\n}\r\nstatic void tegra_gpio_irq_ack(struct irq_data *d)\r\n{\r\nint gpio = d->hwirq;\r\ntegra_gpio_writel(1 << GPIO_BIT(gpio), GPIO_INT_CLR(gpio));\r\n}\r\nstatic void tegra_gpio_irq_mask(struct irq_data *d)\r\n{\r\nint gpio = d->hwirq;\r\ntegra_gpio_mask_write(GPIO_MSK_INT_ENB(gpio), gpio, 0);\r\n}\r\nstatic void tegra_gpio_irq_unmask(struct irq_data *d)\r\n{\r\nint gpio = d->hwirq;\r\ntegra_gpio_mask_write(GPIO_MSK_INT_ENB(gpio), gpio, 1);\r\n}\r\nstatic int tegra_gpio_irq_set_type(struct irq_data *d, unsigned int type)\r\n{\r\nint gpio = d->hwirq;\r\nstruct tegra_gpio_bank *bank = irq_data_get_irq_chip_data(d);\r\nint port = GPIO_PORT(gpio);\r\nint lvl_type;\r\nint val;\r\nunsigned long flags;\r\nint ret;\r\nswitch (type & IRQ_TYPE_SENSE_MASK) {\r\ncase IRQ_TYPE_EDGE_RISING:\r\nlvl_type = GPIO_INT_LVL_EDGE_RISING;\r\nbreak;\r\ncase IRQ_TYPE_EDGE_FALLING:\r\nlvl_type = GPIO_INT_LVL_EDGE_FALLING;\r\nbreak;\r\ncase IRQ_TYPE_EDGE_BOTH:\r\nlvl_type = GPIO_INT_LVL_EDGE_BOTH;\r\nbreak;\r\ncase IRQ_TYPE_LEVEL_HIGH:\r\nlvl_type = GPIO_INT_LVL_LEVEL_HIGH;\r\nbreak;\r\ncase IRQ_TYPE_LEVEL_LOW:\r\nlvl_type = GPIO_INT_LVL_LEVEL_LOW;\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nret = gpio_lock_as_irq(&tegra_gpio_chip, gpio);\r\nif (ret) {\r\ndev_err(dev, "unable to lock Tegra GPIO %d as IRQ\n", gpio);\r\nreturn ret;\r\n}\r\nspin_lock_irqsave(&bank->lvl_lock[port], flags);\r\nval = tegra_gpio_readl(GPIO_INT_LVL(gpio));\r\nval &= ~(GPIO_INT_LVL_MASK << GPIO_BIT(gpio));\r\nval |= lvl_type << GPIO_BIT(gpio);\r\ntegra_gpio_writel(val, GPIO_INT_LVL(gpio));\r\nspin_unlock_irqrestore(&bank->lvl_lock[port], flags);\r\ntegra_gpio_mask_write(GPIO_MSK_OE(gpio), gpio, 0);\r\ntegra_gpio_enable(gpio);\r\nif (type & (IRQ_TYPE_LEVEL_LOW | IRQ_TYPE_LEVEL_HIGH))\r\n__irq_set_handler_locked(d->irq, handle_level_irq);\r\nelse if (type & (IRQ_TYPE_EDGE_FALLING | IRQ_TYPE_EDGE_RISING))\r\n__irq_set_handler_locked(d->irq, handle_edge_irq);\r\nreturn 0;\r\n}\r\nstatic void tegra_gpio_irq_shutdown(struct irq_data *d)\r\n{\r\nint gpio = d->hwirq;\r\ngpio_unlock_as_irq(&tegra_gpio_chip, gpio);\r\n}\r\nstatic void tegra_gpio_irq_handler(unsigned int irq, struct irq_desc *desc)\r\n{\r\nstruct tegra_gpio_bank *bank;\r\nint port;\r\nint pin;\r\nint unmasked = 0;\r\nstruct irq_chip *chip = irq_desc_get_chip(desc);\r\nchained_irq_enter(chip, desc);\r\nbank = irq_get_handler_data(irq);\r\nfor (port = 0; port < 4; port++) {\r\nint gpio = tegra_gpio_compose(bank->bank, port, 0);\r\nunsigned long sta = tegra_gpio_readl(GPIO_INT_STA(gpio)) &\r\ntegra_gpio_readl(GPIO_INT_ENB(gpio));\r\nu32 lvl = tegra_gpio_readl(GPIO_INT_LVL(gpio));\r\nfor_each_set_bit(pin, &sta, 8) {\r\ntegra_gpio_writel(1 << pin, GPIO_INT_CLR(gpio));\r\nif (lvl & (0x100 << pin)) {\r\nunmasked = 1;\r\nchained_irq_exit(chip, desc);\r\n}\r\ngeneric_handle_irq(gpio_to_irq(gpio + pin));\r\n}\r\n}\r\nif (!unmasked)\r\nchained_irq_exit(chip, desc);\r\n}\r\nstatic int tegra_gpio_resume(struct device *dev)\r\n{\r\nunsigned long flags;\r\nint b;\r\nint p;\r\nlocal_irq_save(flags);\r\nfor (b = 0; b < tegra_gpio_bank_count; b++) {\r\nstruct tegra_gpio_bank *bank = &tegra_gpio_banks[b];\r\nfor (p = 0; p < ARRAY_SIZE(bank->oe); p++) {\r\nunsigned int gpio = (b<<5) | (p<<3);\r\ntegra_gpio_writel(bank->cnf[p], GPIO_CNF(gpio));\r\ntegra_gpio_writel(bank->out[p], GPIO_OUT(gpio));\r\ntegra_gpio_writel(bank->oe[p], GPIO_OE(gpio));\r\ntegra_gpio_writel(bank->int_lvl[p], GPIO_INT_LVL(gpio));\r\ntegra_gpio_writel(bank->int_enb[p], GPIO_INT_ENB(gpio));\r\n}\r\n}\r\nlocal_irq_restore(flags);\r\nreturn 0;\r\n}\r\nstatic int tegra_gpio_suspend(struct device *dev)\r\n{\r\nunsigned long flags;\r\nint b;\r\nint p;\r\nlocal_irq_save(flags);\r\nfor (b = 0; b < tegra_gpio_bank_count; b++) {\r\nstruct tegra_gpio_bank *bank = &tegra_gpio_banks[b];\r\nfor (p = 0; p < ARRAY_SIZE(bank->oe); p++) {\r\nunsigned int gpio = (b<<5) | (p<<3);\r\nbank->cnf[p] = tegra_gpio_readl(GPIO_CNF(gpio));\r\nbank->out[p] = tegra_gpio_readl(GPIO_OUT(gpio));\r\nbank->oe[p] = tegra_gpio_readl(GPIO_OE(gpio));\r\nbank->int_enb[p] = tegra_gpio_readl(GPIO_INT_ENB(gpio));\r\nbank->int_lvl[p] = tegra_gpio_readl(GPIO_INT_LVL(gpio));\r\ntegra_gpio_writel(bank->wake_enb[p],\r\nGPIO_INT_ENB(gpio));\r\n}\r\n}\r\nlocal_irq_restore(flags);\r\nreturn 0;\r\n}\r\nstatic int tegra_gpio_irq_set_wake(struct irq_data *d, unsigned int enable)\r\n{\r\nstruct tegra_gpio_bank *bank = irq_data_get_irq_chip_data(d);\r\nint gpio = d->hwirq;\r\nu32 port, bit, mask;\r\nport = GPIO_PORT(gpio);\r\nbit = GPIO_BIT(gpio);\r\nmask = BIT(bit);\r\nif (enable)\r\nbank->wake_enb[port] |= mask;\r\nelse\r\nbank->wake_enb[port] &= ~mask;\r\nreturn irq_set_irq_wake(bank->irq, enable);\r\n}\r\nstatic int tegra_gpio_probe(struct platform_device *pdev)\r\n{\r\nconst struct of_device_id *match;\r\nstruct tegra_gpio_soc_config *config;\r\nstruct resource *res;\r\nstruct tegra_gpio_bank *bank;\r\nint ret;\r\nint gpio;\r\nint i;\r\nint j;\r\ndev = &pdev->dev;\r\nmatch = of_match_device(tegra_gpio_of_match, &pdev->dev);\r\nif (!match) {\r\ndev_err(&pdev->dev, "Error: No device match found\n");\r\nreturn -ENODEV;\r\n}\r\nconfig = (struct tegra_gpio_soc_config *)match->data;\r\ntegra_gpio_bank_stride = config->bank_stride;\r\ntegra_gpio_upper_offset = config->upper_offset;\r\nfor (;;) {\r\nres = platform_get_resource(pdev, IORESOURCE_IRQ, tegra_gpio_bank_count);\r\nif (!res)\r\nbreak;\r\ntegra_gpio_bank_count++;\r\n}\r\nif (!tegra_gpio_bank_count) {\r\ndev_err(&pdev->dev, "Missing IRQ resource\n");\r\nreturn -ENODEV;\r\n}\r\ntegra_gpio_chip.ngpio = tegra_gpio_bank_count * 32;\r\ntegra_gpio_banks = devm_kzalloc(&pdev->dev,\r\ntegra_gpio_bank_count * sizeof(*tegra_gpio_banks),\r\nGFP_KERNEL);\r\nif (!tegra_gpio_banks) {\r\ndev_err(&pdev->dev, "Couldn't allocate bank structure\n");\r\nreturn -ENODEV;\r\n}\r\nirq_domain = irq_domain_add_linear(pdev->dev.of_node,\r\ntegra_gpio_chip.ngpio,\r\n&irq_domain_simple_ops, NULL);\r\nif (!irq_domain)\r\nreturn -ENODEV;\r\nfor (i = 0; i < tegra_gpio_bank_count; i++) {\r\nres = platform_get_resource(pdev, IORESOURCE_IRQ, i);\r\nif (!res) {\r\ndev_err(&pdev->dev, "Missing IRQ resource\n");\r\nreturn -ENODEV;\r\n}\r\nbank = &tegra_gpio_banks[i];\r\nbank->bank = i;\r\nbank->irq = res->start;\r\n}\r\nres = platform_get_resource(pdev, IORESOURCE_MEM, 0);\r\nregs = devm_ioremap_resource(&pdev->dev, res);\r\nif (IS_ERR(regs))\r\nreturn PTR_ERR(regs);\r\nfor (i = 0; i < tegra_gpio_bank_count; i++) {\r\nfor (j = 0; j < 4; j++) {\r\nint gpio = tegra_gpio_compose(i, j, 0);\r\ntegra_gpio_writel(0x00, GPIO_INT_ENB(gpio));\r\n}\r\n}\r\ntegra_gpio_chip.of_node = pdev->dev.of_node;\r\nret = gpiochip_add(&tegra_gpio_chip);\r\nif (ret < 0) {\r\nirq_domain_remove(irq_domain);\r\nreturn ret;\r\n}\r\nfor (gpio = 0; gpio < tegra_gpio_chip.ngpio; gpio++) {\r\nint irq = irq_create_mapping(irq_domain, gpio);\r\nbank = &tegra_gpio_banks[GPIO_BANK(gpio)];\r\nirq_set_lockdep_class(irq, &gpio_lock_class);\r\nirq_set_chip_data(irq, bank);\r\nirq_set_chip_and_handler(irq, &tegra_gpio_irq_chip,\r\nhandle_simple_irq);\r\nset_irq_flags(irq, IRQF_VALID);\r\n}\r\nfor (i = 0; i < tegra_gpio_bank_count; i++) {\r\nbank = &tegra_gpio_banks[i];\r\nirq_set_chained_handler(bank->irq, tegra_gpio_irq_handler);\r\nirq_set_handler_data(bank->irq, bank);\r\nfor (j = 0; j < 4; j++)\r\nspin_lock_init(&bank->lvl_lock[j]);\r\n}\r\nreturn 0;\r\n}\r\nstatic int __init tegra_gpio_init(void)\r\n{\r\nreturn platform_driver_register(&tegra_gpio_driver);\r\n}\r\nstatic int dbg_gpio_show(struct seq_file *s, void *unused)\r\n{\r\nint i;\r\nint j;\r\nfor (i = 0; i < tegra_gpio_bank_count; i++) {\r\nfor (j = 0; j < 4; j++) {\r\nint gpio = tegra_gpio_compose(i, j, 0);\r\nseq_printf(s,\r\n"%d:%d %02x %02x %02x %02x %02x %02x %06x\n",\r\ni, j,\r\ntegra_gpio_readl(GPIO_CNF(gpio)),\r\ntegra_gpio_readl(GPIO_OE(gpio)),\r\ntegra_gpio_readl(GPIO_OUT(gpio)),\r\ntegra_gpio_readl(GPIO_IN(gpio)),\r\ntegra_gpio_readl(GPIO_INT_STA(gpio)),\r\ntegra_gpio_readl(GPIO_INT_ENB(gpio)),\r\ntegra_gpio_readl(GPIO_INT_LVL(gpio)));\r\n}\r\n}\r\nreturn 0;\r\n}\r\nstatic int dbg_gpio_open(struct inode *inode, struct file *file)\r\n{\r\nreturn single_open(file, dbg_gpio_show, &inode->i_private);\r\n}\r\nstatic int __init tegra_gpio_debuginit(void)\r\n{\r\n(void) debugfs_create_file("tegra_gpio", S_IRUGO,\r\nNULL, NULL, &debug_fops);\r\nreturn 0;\r\n}
