<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SystemZRegisterInfo.cpp source code [llvm/llvm/lib/Target/SystemZ/SystemZRegisterInfo.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/SystemZ/SystemZRegisterInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>SystemZ</a>/<a href='SystemZRegisterInfo.cpp.html'>SystemZRegisterInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- SystemZRegisterInfo.cpp - SystemZ register information ------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#include <a href="SystemZRegisterInfo.h.html">"SystemZRegisterInfo.h"</a></u></td></tr>
<tr><th id="10">10</th><td><u>#include <a href="SystemZInstrInfo.h.html">"SystemZInstrInfo.h"</a></u></td></tr>
<tr><th id="11">11</th><td><u>#include <a href="SystemZSubtarget.h.html">"SystemZSubtarget.h"</a></u></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="../../../include/llvm/CodeGen/LiveIntervals.h.html">"llvm/CodeGen/LiveIntervals.h"</a></u></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="../../../include/llvm/ADT/SmallSet.h.html">"llvm/ADT/SmallSet.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html">"llvm/CodeGen/TargetFrameLowering.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/CodeGen/VirtRegMap.h.html">"llvm/CodeGen/VirtRegMap.h"</a></u></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/GET_REGINFO_TARGET_DESC" data-ref="_M/GET_REGINFO_TARGET_DESC">GET_REGINFO_TARGET_DESC</dfn></u></td></tr>
<tr><th id="22">22</th><td><u>#include <span class='error' title="&apos;SystemZGenRegisterInfo.inc&apos; file not found">"SystemZGenRegisterInfo.inc"</span></u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><a class="type" href="SystemZRegisterInfo.h.html#llvm::SystemZRegisterInfo" title='llvm::SystemZRegisterInfo' data-ref="llvm::SystemZRegisterInfo">SystemZRegisterInfo</a>::<dfn class="decl def" id="_ZN4llvm19SystemZRegisterInfoC1Ev" title='llvm::SystemZRegisterInfo::SystemZRegisterInfo' data-ref="_ZN4llvm19SystemZRegisterInfoC1Ev">SystemZRegisterInfo</dfn>()</td></tr>
<tr><th id="25">25</th><td>    : SystemZGenRegisterInfo(SystemZ::R14D) {}</td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><i  data-doc="_ZL7getRC32RN4llvm14MachineOperandEPKNS_10VirtRegMapEPKNS_19MachineRegisterInfoE">// Given that MO is a GRX32 operand, return either GR32 or GRH32 if MO</i></td></tr>
<tr><th id="28">28</th><td><i  data-doc="_ZL7getRC32RN4llvm14MachineOperandEPKNS_10VirtRegMapEPKNS_19MachineRegisterInfoE">// somehow belongs in it. Otherwise, return GRX32.</i></td></tr>
<tr><th id="29">29</th><td><em>static</em> <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="tu decl def" id="_ZL7getRC32RN4llvm14MachineOperandEPKNS_10VirtRegMapEPKNS_19MachineRegisterInfoE" title='getRC32' data-type='const llvm::TargetRegisterClass * getRC32(llvm::MachineOperand &amp; MO, const llvm::VirtRegMap * VRM, const llvm::MachineRegisterInfo * MRI)' data-ref="_ZL7getRC32RN4llvm14MachineOperandEPKNS_10VirtRegMapEPKNS_19MachineRegisterInfoE">getRC32</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="1MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="1MO">MO</dfn>,</td></tr>
<tr><th id="30">30</th><td>                                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a> *<dfn class="local col2 decl" id="2VRM" title='VRM' data-type='const llvm::VirtRegMap *' data-ref="2VRM">VRM</dfn>,</td></tr>
<tr><th id="31">31</th><td>                                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col3 decl" id="3MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="3MRI">MRI</dfn>) {</td></tr>
<tr><th id="32">32</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="4RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="4RC">RC</dfn> = <a class="local col3 ref" href="#3MRI" title='MRI' data-ref="3MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col1 ref" href="#1MO" title='MO' data-ref="1MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td>  <b>if</b> (SystemZ::<span class='error' title="no member named &apos;GR32BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">GR32BitRegClass</span>.hasSubClassEq(RC) ||</td></tr>
<tr><th id="35">35</th><td>      MO.getSubReg() == SystemZ::<span class='error' title="no member named &apos;subreg_l32&apos; in namespace &apos;llvm::SystemZ&apos;">subreg_l32</span> ||</td></tr>
<tr><th id="36">36</th><td>      MO.getSubReg() == SystemZ::<span class='error' title="no member named &apos;subreg_hl32&apos; in namespace &apos;llvm::SystemZ&apos;">subreg_hl32</span>)</td></tr>
<tr><th id="37">37</th><td>    <b>return</b> &amp;SystemZ::<span class='error' title="no member named &apos;GR32BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">GR32BitRegClass</span>;</td></tr>
<tr><th id="38">38</th><td>  <b>if</b> (SystemZ::<span class='error' title="no member named &apos;GRH32BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">GRH32BitRegClass</span>.hasSubClassEq(RC) ||</td></tr>
<tr><th id="39">39</th><td>      MO.getSubReg() == SystemZ::<span class='error' title="no member named &apos;subreg_h32&apos; in namespace &apos;llvm::SystemZ&apos;">subreg_h32</span> ||</td></tr>
<tr><th id="40">40</th><td>      MO.getSubReg() == SystemZ::<span class='error' title="no member named &apos;subreg_hh32&apos; in namespace &apos;llvm::SystemZ&apos;">subreg_hh32</span>)</td></tr>
<tr><th id="41">41</th><td>    <b>return</b> &amp;SystemZ::<span class='error' title="no member named &apos;GRH32BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">GRH32BitRegClass</span>;</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td>  <b>if</b> (<a class="local col2 ref" href="#2VRM" title='VRM' data-ref="2VRM">VRM</a> &amp;&amp; <a class="local col2 ref" href="#2VRM" title='VRM' data-ref="2VRM">VRM</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap7hasPhysEj" title='llvm::VirtRegMap::hasPhys' data-ref="_ZNK4llvm10VirtRegMap7hasPhysEj">hasPhys</a>(<a class="local col1 ref" href="#1MO" title='MO' data-ref="1MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="44">44</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="5PhysReg" title='PhysReg' data-type='unsigned int' data-ref="5PhysReg">PhysReg</dfn> = <a class="local col2 ref" href="#2VRM" title='VRM' data-ref="2VRM">VRM</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap7getPhysEj" title='llvm::VirtRegMap::getPhys' data-ref="_ZNK4llvm10VirtRegMap7getPhysEj">getPhys</a>(<a class="local col1 ref" href="#1MO" title='MO' data-ref="1MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="45">45</th><td>    <b>if</b> (SystemZ::<span class='error' title="no member named &apos;GR32BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">GR32BitRegClass</span>.contains(PhysReg))</td></tr>
<tr><th id="46">46</th><td>      <b>return</b> &amp;SystemZ::<span class='error' title="no member named &apos;GR32BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">GR32BitRegClass</span>;</td></tr>
<tr><th id="47">47</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SystemZ::GRH32BitRegClass.contains(PhysReg) &amp;&amp; &quot;Phys reg not in GR32 or GRH32?&quot;) ? void (0) : __assert_fail (&quot;SystemZ::GRH32BitRegClass.contains(PhysReg) &amp;&amp; \&quot;Phys reg not in GR32 or GRH32?\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/SystemZ/SystemZRegisterInfo.cpp&quot;, 48, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a> (SystemZ::<span class='error' title="no member named &apos;GRH32BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">GRH32BitRegClass</span>.contains(PhysReg) &amp;&amp;</td></tr>
<tr><th id="48">48</th><td>            <q>"Phys reg not in GR32 or GRH32?"</q>);</td></tr>
<tr><th id="49">49</th><td>    <b>return</b> &amp;SystemZ::<span class='error' title="no member named &apos;GRH32BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">GRH32BitRegClass</span>;</td></tr>
<tr><th id="50">50</th><td>  }</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RC == &amp;SystemZ::GRX32BitRegClass) ? void (0) : __assert_fail (&quot;RC == &amp;SystemZ::GRX32BitRegClass&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/SystemZ/SystemZRegisterInfo.cpp&quot;, 52, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a> (RC == &amp;SystemZ::<span class='error' title="no member named &apos;GRX32BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">GRX32BitRegClass</span>);</td></tr>
<tr><th id="53">53</th><td>  <b>return</b> <a class="local col4 ref" href="#4RC" title='RC' data-ref="4RC">RC</a>;</td></tr>
<tr><th id="54">54</th><td>}</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><i  data-doc="_ZL8addHintsN4llvm8ArrayRefItEERNS_15SmallVectorImplItEEPKNS_19TargetRegisterClassEPKNS_19MachineRegisterInfoE">// Pass the registers of RC as hints while making sure that if any of these</i></td></tr>
<tr><th id="57">57</th><td><i  data-doc="_ZL8addHintsN4llvm8ArrayRefItEERNS_15SmallVectorImplItEEPKNS_19TargetRegisterClassEPKNS_19MachineRegisterInfoE">// registers are copy hints (and therefore already in Hints), hint them</i></td></tr>
<tr><th id="58">58</th><td><i  data-doc="_ZL8addHintsN4llvm8ArrayRefItEERNS_15SmallVectorImplItEEPKNS_19TargetRegisterClassEPKNS_19MachineRegisterInfoE">// first.</i></td></tr>
<tr><th id="59">59</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL8addHintsN4llvm8ArrayRefItEERNS_15SmallVectorImplItEEPKNS_19TargetRegisterClassEPKNS_19MachineRegisterInfoE" title='addHints' data-type='void addHints(ArrayRef&lt;MCPhysReg&gt; Order, SmallVectorImpl&lt;MCPhysReg&gt; &amp; Hints, const llvm::TargetRegisterClass * RC, const llvm::MachineRegisterInfo * MRI)' data-ref="_ZL8addHintsN4llvm8ArrayRefItEERNS_15SmallVectorImplItEEPKNS_19TargetRegisterClassEPKNS_19MachineRegisterInfoE">addHints</dfn>(<a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>&gt; <dfn class="local col6 decl" id="6Order" title='Order' data-type='ArrayRef&lt;MCPhysReg&gt;' data-ref="6Order">Order</dfn>,</td></tr>
<tr><th id="60">60</th><td>                     <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>&gt; &amp;<dfn class="local col7 decl" id="7Hints" title='Hints' data-type='SmallVectorImpl&lt;MCPhysReg&gt; &amp;' data-ref="7Hints">Hints</dfn>,</td></tr>
<tr><th id="61">61</th><td>                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="8RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="8RC">RC</dfn>,</td></tr>
<tr><th id="62">62</th><td>                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col9 decl" id="9MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="9MRI">MRI</dfn>) {</td></tr>
<tr><th id="63">63</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSetC1Ev" title='llvm::SmallSet::SmallSet&lt;T, N, C&gt;' data-ref="_ZN4llvm8SmallSetC1Ev"></a><dfn class="local col0 decl" id="10CopyHints" title='CopyHints' data-type='SmallSet&lt;unsigned int, 4&gt;' data-ref="10CopyHints">CopyHints</dfn>;</td></tr>
<tr><th id="64">64</th><td>  <a class="local col0 ref" href="#10CopyHints" title='CopyHints' data-ref="10CopyHints">CopyHints</a>.<a class="ref" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertET_S1_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertET_S1_">insert</a>(<a class="local col7 ref" href="#7Hints" title='Hints' data-ref="7Hints">Hints</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(), <a class="local col7 ref" href="#7Hints" title='Hints' data-ref="7Hints">Hints</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>());</td></tr>
<tr><th id="65">65</th><td>  <a class="local col7 ref" href="#7Hints" title='Hints' data-ref="7Hints">Hints</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="66">66</th><td>  <b>for</b> (<a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col1 decl" id="11Reg" title='Reg' data-type='MCPhysReg' data-ref="11Reg">Reg</dfn> : <a class="local col6 ref" href="#6Order" title='Order' data-ref="6Order">Order</a>)</td></tr>
<tr><th id="67">67</th><td>    <b>if</b> (<a class="local col0 ref" href="#10CopyHints" title='CopyHints' data-ref="10CopyHints">CopyHints</a>.<a class="ref" href="../../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5countERKT_" title='llvm::SmallSet::count' data-ref="_ZNK4llvm8SmallSet5countERKT_">count</a>(<a class="local col1 ref" href="#11Reg" title='Reg' data-ref="11Reg">Reg</a>) &amp;&amp;</td></tr>
<tr><th id="68">68</th><td>        <a class="local col8 ref" href="#8RC" title='RC' data-ref="8RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsEj" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsEj">contains</a>(<a class="local col1 ref" href="#11Reg" title='Reg' data-ref="11Reg">Reg</a>) &amp;&amp; !<a class="local col9 ref" href="#9MRI" title='MRI' data-ref="9MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10isReservedEj" title='llvm::MachineRegisterInfo::isReserved' data-ref="_ZNK4llvm19MachineRegisterInfo10isReservedEj">isReserved</a>(<a class="local col1 ref" href="#11Reg" title='Reg' data-ref="11Reg">Reg</a>))</td></tr>
<tr><th id="69">69</th><td>      <a class="local col7 ref" href="#7Hints" title='Hints' data-ref="7Hints">Hints</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col1 ref" href="#11Reg" title='Reg' data-ref="11Reg">Reg</a>);</td></tr>
<tr><th id="70">70</th><td>  <b>for</b> (<a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col2 decl" id="12Reg" title='Reg' data-type='MCPhysReg' data-ref="12Reg">Reg</dfn> : <a class="local col6 ref" href="#6Order" title='Order' data-ref="6Order">Order</a>)</td></tr>
<tr><th id="71">71</th><td>    <b>if</b> (!<a class="local col0 ref" href="#10CopyHints" title='CopyHints' data-ref="10CopyHints">CopyHints</a>.<a class="ref" href="../../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5countERKT_" title='llvm::SmallSet::count' data-ref="_ZNK4llvm8SmallSet5countERKT_">count</a>(<a class="local col2 ref" href="#12Reg" title='Reg' data-ref="12Reg">Reg</a>) &amp;&amp;</td></tr>
<tr><th id="72">72</th><td>        <a class="local col8 ref" href="#8RC" title='RC' data-ref="8RC">RC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsEj" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsEj">contains</a>(<a class="local col2 ref" href="#12Reg" title='Reg' data-ref="12Reg">Reg</a>) &amp;&amp; !<a class="local col9 ref" href="#9MRI" title='MRI' data-ref="9MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10isReservedEj" title='llvm::MachineRegisterInfo::isReserved' data-ref="_ZNK4llvm19MachineRegisterInfo10isReservedEj">isReserved</a>(<a class="local col2 ref" href="#12Reg" title='Reg' data-ref="12Reg">Reg</a>))</td></tr>
<tr><th id="73">73</th><td>      <a class="local col7 ref" href="#7Hints" title='Hints' data-ref="7Hints">Hints</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col2 ref" href="#12Reg" title='Reg' data-ref="12Reg">Reg</a>);</td></tr>
<tr><th id="74">74</th><td>}</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><em>bool</em></td></tr>
<tr><th id="77">77</th><td><a class="type" href="SystemZRegisterInfo.h.html#llvm::SystemZRegisterInfo" title='llvm::SystemZRegisterInfo' data-ref="llvm::SystemZRegisterInfo">SystemZRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19SystemZRegisterInfo21getRegAllocationHintsEjNS_8ArrayRefItEERNS_15SmallVectorImplItEERKNS_15MachineFunctionEPKNS_10VirtRegMapEPKNS_13LiveRegMatrixE" title='llvm::SystemZRegisterInfo::getRegAllocationHints' data-ref="_ZNK4llvm19SystemZRegisterInfo21getRegAllocationHintsEjNS_8ArrayRefItEERNS_15SmallVectorImplItEERKNS_15MachineFunctionEPKNS_10VirtRegMapEPKNS_13LiveRegMatrixE">getRegAllocationHints</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="13VirtReg" title='VirtReg' data-type='unsigned int' data-ref="13VirtReg">VirtReg</dfn>,</td></tr>
<tr><th id="78">78</th><td>                                           <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>&gt; <dfn class="local col4 decl" id="14Order" title='Order' data-type='ArrayRef&lt;MCPhysReg&gt;' data-ref="14Order">Order</dfn>,</td></tr>
<tr><th id="79">79</th><td>                                           <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>&gt; &amp;<dfn class="local col5 decl" id="15Hints" title='Hints' data-type='SmallVectorImpl&lt;MCPhysReg&gt; &amp;' data-ref="15Hints">Hints</dfn>,</td></tr>
<tr><th id="80">80</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="16MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="16MF">MF</dfn>,</td></tr>
<tr><th id="81">81</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a> *<dfn class="local col7 decl" id="17VRM" title='VRM' data-type='const llvm::VirtRegMap *' data-ref="17VRM">VRM</dfn>,</td></tr>
<tr><th id="82">82</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::LiveRegMatrix" title='llvm::LiveRegMatrix' data-ref="llvm::LiveRegMatrix">LiveRegMatrix</a> *<dfn class="local col8 decl" id="18Matrix" title='Matrix' data-type='const llvm::LiveRegMatrix *' data-ref="18Matrix">Matrix</dfn>) <em>const</em> {</td></tr>
<tr><th id="83">83</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col9 decl" id="19MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="19MRI">MRI</dfn> = &amp;<a class="local col6 ref" href="#16MF" title='MF' data-ref="16MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="84">84</th><td>  <em>const</em> <a class="type" href="SystemZSubtarget.h.html#llvm::SystemZSubtarget" title='llvm::SystemZSubtarget' data-ref="llvm::SystemZSubtarget">SystemZSubtarget</a> &amp;<dfn class="local col0 decl" id="20Subtarget" title='Subtarget' data-type='const llvm::SystemZSubtarget &amp;' data-ref="20Subtarget">Subtarget</dfn> = <a class="local col6 ref" href="#16MF" title='MF' data-ref="16MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="SystemZSubtarget.h.html#llvm::SystemZSubtarget" title='llvm::SystemZSubtarget' data-ref="llvm::SystemZSubtarget">SystemZSubtarget</a>&gt;();</td></tr>
<tr><th id="85">85</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<span class='error' title="cannot initialize a variable of type &apos;const llvm::TargetRegisterInfo *&apos; with an rvalue of type &apos;const llvm::SystemZRegisterInfo *&apos;"><dfn class="local col1 decl" id="21TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="21TRI">TRI</dfn></span> = Subtarget.getRegisterInfo();</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td>  <em>bool</em> <dfn class="local col2 decl" id="22BaseImplRetVal" title='BaseImplRetVal' data-type='bool' data-ref="22BaseImplRetVal">BaseImplRetVal</dfn> = TargetRegisterInfo::<span class='error' title="call to non-static member function without an object argument">getRegAllocationHints</span>(</td></tr>
<tr><th id="88">88</th><td>      VirtReg, Order, Hints, MF, VRM, Matrix);</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>  <b>if</b> (MRI-&gt;getRegClass(VirtReg) == &amp;SystemZ::<span class='error' title="no member named &apos;GRX32BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">GRX32BitRegClass</span>) {</td></tr>
<tr><th id="91">91</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>8</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="23Worklist" title='Worklist' data-type='SmallVector&lt;unsigned int, 8&gt;' data-ref="23Worklist">Worklist</dfn>;</td></tr>
<tr><th id="92">92</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSetC1Ev" title='llvm::SmallSet::SmallSet&lt;T, N, C&gt;' data-ref="_ZN4llvm8SmallSetC1Ev"></a><dfn class="local col4 decl" id="24DoneRegs" title='DoneRegs' data-type='SmallSet&lt;unsigned int, 4&gt;' data-ref="24DoneRegs">DoneRegs</dfn>;</td></tr>
<tr><th id="93">93</th><td>    <a class="local col3 ref" href="#23Worklist" title='Worklist' data-ref="23Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#13VirtReg" title='VirtReg' data-ref="13VirtReg">VirtReg</a>);</td></tr>
<tr><th id="94">94</th><td>    <b>while</b> (<a class="local col3 ref" href="#23Worklist" title='Worklist' data-ref="23Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>()) {</td></tr>
<tr><th id="95">95</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="25Reg" title='Reg' data-type='unsigned int' data-ref="25Reg">Reg</dfn> = <a class="local col3 ref" href="#23Worklist" title='Worklist' data-ref="23Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>();</td></tr>
<tr><th id="96">96</th><td>      <b>if</b> (!<a class="local col4 ref" href="#24DoneRegs" title='DoneRegs' data-ref="24DoneRegs">DoneRegs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="local col5 ref" href="#25Reg" title='Reg' data-ref="25Reg">Reg</a>).<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::NoneType, bool&gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="97">97</th><td>        <b>continue</b>;</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>      <b>for</b> (<em>auto</em> &amp;<dfn class="local col6 decl" id="26Use" title='Use' data-type='llvm::MachineInstr &amp;' data-ref="26Use">Use</dfn> : <a class="local col9 ref" href="#19MRI" title='MRI' data-ref="19MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16use_instructionsEj" title='llvm::MachineRegisterInfo::use_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo16use_instructionsEj">use_instructions</a>(<a class="local col5 ref" href="#25Reg" title='Reg' data-ref="25Reg">Reg</a>)) {</td></tr>
<tr><th id="100">100</th><td>        <i>// For LOCRMux, see if the other operand is already a high or low</i></td></tr>
<tr><th id="101">101</th><td><i>        // register, and in that case give the correpsonding hints for</i></td></tr>
<tr><th id="102">102</th><td><i>        // VirtReg. LOCR instructions need both operands in either high or</i></td></tr>
<tr><th id="103">103</th><td><i>        // low parts.</i></td></tr>
<tr><th id="104">104</th><td>        <b>if</b> (Use.getOpcode() == SystemZ::<span class='error' title="no member named &apos;LOCRMux&apos; in namespace &apos;llvm::SystemZ&apos;">LOCRMux</span>) {</td></tr>
<tr><th id="105">105</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="27TrueMO" title='TrueMO' data-type='llvm::MachineOperand &amp;' data-ref="27TrueMO">TrueMO</dfn> = <a class="local col6 ref" href="#26Use" title='Use' data-ref="26Use">Use</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="106">106</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="28FalseMO" title='FalseMO' data-type='llvm::MachineOperand &amp;' data-ref="28FalseMO">FalseMO</dfn> = <a class="local col6 ref" href="#26Use" title='Use' data-ref="26Use">Use</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="107">107</th><td>          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="29RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="29RC">RC</dfn> =</td></tr>
<tr><th id="108">108</th><td>            TRI-&gt;getCommonSubClass(getRC32(FalseMO, VRM, MRI),</td></tr>
<tr><th id="109">109</th><td>                                   getRC32(TrueMO, VRM, MRI));</td></tr>
<tr><th id="110">110</th><td>          <b>if</b> (RC &amp;&amp; RC != &amp;SystemZ::<span class='error' title="no member named &apos;GRX32BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">GRX32BitRegClass</span>) {</td></tr>
<tr><th id="111">111</th><td>            <a class="tu ref" href="#_ZL8addHintsN4llvm8ArrayRefItEERNS_15SmallVectorImplItEEPKNS_19TargetRegisterClassEPKNS_19MachineRegisterInfoE" title='addHints' data-use='c' data-ref="_ZL8addHintsN4llvm8ArrayRefItEERNS_15SmallVectorImplItEEPKNS_19TargetRegisterClassEPKNS_19MachineRegisterInfoE">addHints</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned short&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefItEC1ERKS1_"></a><a class="local col4 ref" href="#14Order" title='Order' data-ref="14Order">Order</a>, <span class='refarg'><a class="local col5 ref" href="#15Hints" title='Hints' data-ref="15Hints">Hints</a></span>, <a class="local col9 ref" href="#29RC" title='RC' data-ref="29RC">RC</a>, <a class="local col9 ref" href="#19MRI" title='MRI' data-ref="19MRI">MRI</a>);</td></tr>
<tr><th id="112">112</th><td>            <i>// Return true to make these hints the only regs available to</i></td></tr>
<tr><th id="113">113</th><td><i>            // RA. This may mean extra spilling but since the alternative is</i></td></tr>
<tr><th id="114">114</th><td><i>            // a jump sequence expansion of the LOCRMux, it is preferred.</i></td></tr>
<tr><th id="115">115</th><td>            <b>return</b> <b>true</b>;</td></tr>
<tr><th id="116">116</th><td>          }</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td>          <i>// Add the other operand of the LOCRMux to the worklist.</i></td></tr>
<tr><th id="119">119</th><td>          <em>unsigned</em> <dfn class="local col0 decl" id="30OtherReg" title='OtherReg' data-type='unsigned int' data-ref="30OtherReg">OtherReg</dfn> =</td></tr>
<tr><th id="120">120</th><td>            (<a class="local col7 ref" href="#27TrueMO" title='TrueMO' data-ref="27TrueMO">TrueMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <a class="local col5 ref" href="#25Reg" title='Reg' data-ref="25Reg">Reg</a> ? <a class="local col8 ref" href="#28FalseMO" title='FalseMO' data-ref="28FalseMO">FalseMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() : <a class="local col7 ref" href="#27TrueMO" title='TrueMO' data-ref="27TrueMO">TrueMO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="121">121</th><td>          <b>if</b> (MRI-&gt;getRegClass(OtherReg) == &amp;SystemZ::<span class='error' title="no member named &apos;GRX32BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">GRX32BitRegClass</span>)</td></tr>
<tr><th id="122">122</th><td>            <a class="local col3 ref" href="#23Worklist" title='Worklist' data-ref="23Worklist">Worklist</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col0 ref" href="#30OtherReg" title='OtherReg' data-ref="30OtherReg">OtherReg</a>);</td></tr>
<tr><th id="123">123</th><td>        } <i>// end LOCRMux</i></td></tr>
<tr><th id="124">124</th><td>        <b>else</b> <b>if</b> (Use.getOpcode() == SystemZ::<span class='error' title="no member named &apos;CHIMux&apos; in namespace &apos;llvm::SystemZ&apos;">CHIMux</span> ||</td></tr>
<tr><th id="125">125</th><td>                 Use.getOpcode() == SystemZ::<span class='error' title="no member named &apos;CFIMux&apos; in namespace &apos;llvm::SystemZ&apos;">CFIMux</span>) {</td></tr>
<tr><th id="126">126</th><td>          <b>if</b> (<a class="local col6 ref" href="#26Use" title='Use' data-ref="26Use">Use</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var>) {</td></tr>
<tr><th id="127">127</th><td>            <em>bool</em> <dfn class="local col1 decl" id="31OnlyLMuxes" title='OnlyLMuxes' data-type='bool' data-ref="31OnlyLMuxes">OnlyLMuxes</dfn> = <b>true</b>;</td></tr>
<tr><th id="128">128</th><td>            <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="32DefMI" title='DefMI' data-type='llvm::MachineInstr &amp;' data-ref="32DefMI">DefMI</dfn> : <a class="local col9 ref" href="#19MRI" title='MRI' data-ref="19MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16def_instructionsEj" title='llvm::MachineRegisterInfo::def_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo16def_instructionsEj">def_instructions</a>(<a class="local col3 ref" href="#13VirtReg" title='VirtReg' data-ref="13VirtReg">VirtReg</a>))</td></tr>
<tr><th id="129">129</th><td>              <b>if</b> (DefMI.getOpcode() != SystemZ::<span class='error' title="no member named &apos;LMux&apos; in namespace &apos;llvm::SystemZ&apos;">LMux</span>)</td></tr>
<tr><th id="130">130</th><td>                <a class="local col1 ref" href="#31OnlyLMuxes" title='OnlyLMuxes' data-ref="31OnlyLMuxes">OnlyLMuxes</a> = <b>false</b>;</td></tr>
<tr><th id="131">131</th><td>            <b>if</b> (<a class="local col1 ref" href="#31OnlyLMuxes" title='OnlyLMuxes' data-ref="31OnlyLMuxes">OnlyLMuxes</a>) {</td></tr>
<tr><th id="132">132</th><td>              addHints(Order, Hints, &amp;SystemZ::<span class='error' title="no member named &apos;GR32BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">GR32BitRegClass</span>, MRI);</td></tr>
<tr><th id="133">133</th><td>              <i>// Return false to make these hints preferred but not obligatory.</i></td></tr>
<tr><th id="134">134</th><td>              <b>return</b> <b>false</b>;</td></tr>
<tr><th id="135">135</th><td>            }</td></tr>
<tr><th id="136">136</th><td>          }</td></tr>
<tr><th id="137">137</th><td>        } <i>// end CHIMux / CFIMux</i></td></tr>
<tr><th id="138">138</th><td>      }</td></tr>
<tr><th id="139">139</th><td>    }</td></tr>
<tr><th id="140">140</th><td>  }</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td>  <b>if</b> (<a class="local col7 ref" href="#17VRM" title='VRM' data-ref="17VRM">VRM</a> == <b>nullptr</b>)</td></tr>
<tr><th id="143">143</th><td>    <b>return</b> <a class="local col2 ref" href="#22BaseImplRetVal" title='BaseImplRetVal' data-ref="22BaseImplRetVal">BaseImplRetVal</a>;</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td>  <i>// Add any two address hints after any copy hints.</i></td></tr>
<tr><th id="146">146</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSetC1Ev" title='llvm::SmallSet::SmallSet&lt;T, N, C&gt;' data-ref="_ZN4llvm8SmallSetC1Ev"></a><dfn class="local col3 decl" id="33TwoAddrHints" title='TwoAddrHints' data-type='SmallSet&lt;unsigned int, 4&gt;' data-ref="33TwoAddrHints">TwoAddrHints</dfn>;</td></tr>
<tr><th id="147">147</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col4 decl" id="34Use" title='Use' data-type='llvm::MachineInstr &amp;' data-ref="34Use">Use</dfn> : <a class="local col9 ref" href="#19MRI" title='MRI' data-ref="19MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo22reg_nodbg_instructionsEj" title='llvm::MachineRegisterInfo::reg_nodbg_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo22reg_nodbg_instructionsEj">reg_nodbg_instructions</a>(<a class="local col3 ref" href="#13VirtReg" title='VirtReg' data-ref="13VirtReg">VirtReg</a>))</td></tr>
<tr><th id="148">148</th><td>    <b>if</b> (<span class="namespace">SystemZ::</span><a class="ref" href="SystemZInstrInfo.h.html#_ZN4llvm7SystemZ19getTwoOperandOpcodeEt" title='llvm::SystemZ::getTwoOperandOpcode' data-ref="_ZN4llvm7SystemZ19getTwoOperandOpcodeEt">getTwoOperandOpcode</a>(<a class="local col4 ref" href="#34Use" title='Use' data-ref="34Use">Use</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) != -<var>1</var>) {</td></tr>
<tr><th id="149">149</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col5 decl" id="35VRRegMO" title='VRRegMO' data-type='const llvm::MachineOperand *' data-ref="35VRRegMO">VRRegMO</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="150">150</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col6 decl" id="36OtherMO" title='OtherMO' data-type='const llvm::MachineOperand *' data-ref="36OtherMO">OtherMO</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="151">151</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col7 decl" id="37CommuMO" title='CommuMO' data-type='const llvm::MachineOperand *' data-ref="37CommuMO">CommuMO</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="152">152</th><td>      <b>if</b> (<a class="local col3 ref" href="#13VirtReg" title='VirtReg' data-ref="13VirtReg">VirtReg</a> == <a class="local col4 ref" href="#34Use" title='Use' data-ref="34Use">Use</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) {</td></tr>
<tr><th id="153">153</th><td>        <a class="local col5 ref" href="#35VRRegMO" title='VRRegMO' data-ref="35VRRegMO">VRRegMO</a> = &amp;<a class="local col4 ref" href="#34Use" title='Use' data-ref="34Use">Use</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="154">154</th><td>        <a class="local col6 ref" href="#36OtherMO" title='OtherMO' data-ref="36OtherMO">OtherMO</a> = &amp;<a class="local col4 ref" href="#34Use" title='Use' data-ref="34Use">Use</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="155">155</th><td>        <b>if</b> (<a class="local col4 ref" href="#34Use" title='Use' data-ref="34Use">Use</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isCommutableENS0_9QueryTypeE" title='llvm::MachineInstr::isCommutable' data-ref="_ZNK4llvm12MachineInstr12isCommutableENS0_9QueryTypeE">isCommutable</a>())</td></tr>
<tr><th id="156">156</th><td>          <a class="local col7 ref" href="#37CommuMO" title='CommuMO' data-ref="37CommuMO">CommuMO</a> = &amp;<a class="local col4 ref" href="#34Use" title='Use' data-ref="34Use">Use</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="157">157</th><td>      } <b>else</b> <b>if</b> (<a class="local col3 ref" href="#13VirtReg" title='VirtReg' data-ref="13VirtReg">VirtReg</a> == <a class="local col4 ref" href="#34Use" title='Use' data-ref="34Use">Use</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) {</td></tr>
<tr><th id="158">158</th><td>        <a class="local col5 ref" href="#35VRRegMO" title='VRRegMO' data-ref="35VRRegMO">VRRegMO</a> = &amp;<a class="local col4 ref" href="#34Use" title='Use' data-ref="34Use">Use</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="159">159</th><td>        <a class="local col6 ref" href="#36OtherMO" title='OtherMO' data-ref="36OtherMO">OtherMO</a> = &amp;<a class="local col4 ref" href="#34Use" title='Use' data-ref="34Use">Use</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="160">160</th><td>      } <b>else</b> <b>if</b> (<a class="local col3 ref" href="#13VirtReg" title='VirtReg' data-ref="13VirtReg">VirtReg</a> == <a class="local col4 ref" href="#34Use" title='Use' data-ref="34Use">Use</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() &amp;&amp; <a class="local col4 ref" href="#34Use" title='Use' data-ref="34Use">Use</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isCommutableENS0_9QueryTypeE" title='llvm::MachineInstr::isCommutable' data-ref="_ZNK4llvm12MachineInstr12isCommutableENS0_9QueryTypeE">isCommutable</a>()) {</td></tr>
<tr><th id="161">161</th><td>        <a class="local col5 ref" href="#35VRRegMO" title='VRRegMO' data-ref="35VRRegMO">VRRegMO</a> = &amp;<a class="local col4 ref" href="#34Use" title='Use' data-ref="34Use">Use</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="162">162</th><td>        <a class="local col6 ref" href="#36OtherMO" title='OtherMO' data-ref="36OtherMO">OtherMO</a> = &amp;<a class="local col4 ref" href="#34Use" title='Use' data-ref="34Use">Use</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="163">163</th><td>      } <b>else</b></td></tr>
<tr><th id="164">164</th><td>        <b>continue</b>;</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td>      <em>auto</em> <dfn class="local col8 decl" id="38tryAddHint" title='tryAddHint' data-type='(lambda at /root/cheri/llvm-project/llvm/lib/Target/SystemZ/SystemZRegisterInfo.cpp:166:25)' data-ref="38tryAddHint">tryAddHint</dfn> = [&amp;](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col9 decl" id="39MO" title='MO' data-type='const llvm::MachineOperand *' data-ref="39MO">MO</dfn>) -&gt; <em>void</em> {</td></tr>
<tr><th id="167">167</th><td>        <em>unsigned</em> <dfn class="local col0 decl" id="40Reg" title='Reg' data-type='unsigned int' data-ref="40Reg">Reg</dfn> = <a class="local col9 ref" href="#39MO" title='MO' data-ref="39MO">MO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="168">168</th><td>        <em>unsigned</em> <dfn class="local col1 decl" id="41PhysReg" title='PhysReg' data-type='unsigned int' data-ref="41PhysReg">PhysReg</dfn> = <span class='error' title="use of undeclared identifier &apos;isPhysicalRegister&apos;">isPhysicalRegister</span>(Reg) ? Reg : VRM-&gt;getPhys(Reg);</td></tr>
<tr><th id="169">169</th><td>        <b>if</b> (<a class="local col1 ref" href="#41PhysReg" title='PhysReg' data-ref="41PhysReg">PhysReg</a>) {</td></tr>
<tr><th id="170">170</th><td>          <b>if</b> (MO-&gt;getSubReg())</td></tr>
<tr><th id="171">171</th><td>            PhysReg = <span class='error' title="use of undeclared identifier &apos;getSubReg&apos;">getSubReg</span>(PhysReg, MO-&gt;getSubReg());</td></tr>
<tr><th id="172">172</th><td>          <b>if</b> (VRRegMO-&gt;getSubReg())</td></tr>
<tr><th id="173">173</th><td>            PhysReg = <span class='error' title="use of undeclared identifier &apos;getMatchingSuperReg&apos;">getMatchingSuperReg</span>(PhysReg, VRRegMO-&gt;getSubReg(),</td></tr>
<tr><th id="174">174</th><td>                                          MRI-&gt;getRegClass(VirtReg));</td></tr>
<tr><th id="175">175</th><td>          <b>if</b> (!<a class="local col9 ref" href="#19MRI" title='MRI' data-ref="19MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10isReservedEj" title='llvm::MachineRegisterInfo::isReserved' data-ref="_ZNK4llvm19MachineRegisterInfo10isReservedEj">isReserved</a>(<a class="local col1 ref" href="#41PhysReg" title='PhysReg' data-ref="41PhysReg">PhysReg</a>) &amp;&amp; !<a class="ref" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm12is_containedEOT_RKT0_" title='llvm::is_contained' data-ref="_ZN4llvm12is_containedEOT_RKT0_">is_contained</a>(<span class='refarg'><a class="local col5 ref" href="#15Hints" title='Hints' data-ref="15Hints">Hints</a></span>, <a class="local col1 ref" href="#41PhysReg" title='PhysReg' data-ref="41PhysReg">PhysReg</a>))</td></tr>
<tr><th id="176">176</th><td>            <a class="local col3 ref" href="#33TwoAddrHints" title='TwoAddrHints' data-ref="33TwoAddrHints">TwoAddrHints</a>.<a class="ref" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="local col1 ref" href="#41PhysReg" title='PhysReg' data-ref="41PhysReg">PhysReg</a>);</td></tr>
<tr><th id="177">177</th><td>        }</td></tr>
<tr><th id="178">178</th><td>      };</td></tr>
<tr><th id="179">179</th><td>      <a class="local col8 ref" href="#38tryAddHint" title='tryAddHint' data-ref="38tryAddHint">tryAddHint</a>(<a class="local col6 ref" href="#36OtherMO" title='OtherMO' data-ref="36OtherMO">OtherMO</a>);</td></tr>
<tr><th id="180">180</th><td>      <b>if</b> (<a class="local col7 ref" href="#37CommuMO" title='CommuMO' data-ref="37CommuMO">CommuMO</a>)</td></tr>
<tr><th id="181">181</th><td>        <a class="local col8 ref" href="#38tryAddHint" title='tryAddHint' data-ref="38tryAddHint">tryAddHint</a>(<a class="local col7 ref" href="#37CommuMO" title='CommuMO' data-ref="37CommuMO">CommuMO</a>);</td></tr>
<tr><th id="182">182</th><td>    }</td></tr>
<tr><th id="183">183</th><td>  <b>for</b> (<a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col2 decl" id="42OrderReg" title='OrderReg' data-type='MCPhysReg' data-ref="42OrderReg">OrderReg</dfn> : <a class="local col4 ref" href="#14Order" title='Order' data-ref="14Order">Order</a>)</td></tr>
<tr><th id="184">184</th><td>    <b>if</b> (<a class="local col3 ref" href="#33TwoAddrHints" title='TwoAddrHints' data-ref="33TwoAddrHints">TwoAddrHints</a>.<a class="ref" href="../../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5countERKT_" title='llvm::SmallSet::count' data-ref="_ZNK4llvm8SmallSet5countERKT_">count</a>(<a class="local col2 ref" href="#42OrderReg" title='OrderReg' data-ref="42OrderReg">OrderReg</a>))</td></tr>
<tr><th id="185">185</th><td>      <a class="local col5 ref" href="#15Hints" title='Hints' data-ref="15Hints">Hints</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col2 ref" href="#42OrderReg" title='OrderReg' data-ref="42OrderReg">OrderReg</a>);</td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td>  <b>return</b> <a class="local col2 ref" href="#22BaseImplRetVal" title='BaseImplRetVal' data-ref="22BaseImplRetVal">BaseImplRetVal</a>;</td></tr>
<tr><th id="188">188</th><td>}</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td><em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *</td></tr>
<tr><th id="191">191</th><td><a class="type" href="SystemZRegisterInfo.h.html#llvm::SystemZRegisterInfo" title='llvm::SystemZRegisterInfo' data-ref="llvm::SystemZRegisterInfo">SystemZRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19SystemZRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" title='llvm::SystemZRegisterInfo::getCalleeSavedRegs' data-ref="_ZNK4llvm19SystemZRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE">getCalleeSavedRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col3 decl" id="43MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="43MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="192">192</th><td>  <em>const</em> <a class="type" href="SystemZSubtarget.h.html#llvm::SystemZSubtarget" title='llvm::SystemZSubtarget' data-ref="llvm::SystemZSubtarget">SystemZSubtarget</a> &amp;<dfn class="local col4 decl" id="44Subtarget" title='Subtarget' data-type='const llvm::SystemZSubtarget &amp;' data-ref="44Subtarget">Subtarget</dfn> = <a class="local col3 ref" href="#43MF" title='MF' data-ref="43MF">MF</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="SystemZSubtarget.h.html#llvm::SystemZSubtarget" title='llvm::SystemZSubtarget' data-ref="llvm::SystemZSubtarget">SystemZSubtarget</a>&gt;();</td></tr>
<tr><th id="193">193</th><td>  <b>if</b> (MF-&gt;getFunction().getCallingConv() == CallingConv::AnyReg)</td></tr>
<tr><th id="194">194</th><td>    <b>return</b> Subtarget.hasVector()? <span class='error' title="use of undeclared identifier &apos;CSR_SystemZ_AllRegs_Vector_SaveList&apos;">CSR_SystemZ_AllRegs_Vector_SaveList</span></td></tr>
<tr><th id="195">195</th><td>                                : <span class='error' title="use of undeclared identifier &apos;CSR_SystemZ_AllRegs_SaveList&apos;">CSR_SystemZ_AllRegs_SaveList</span>;</td></tr>
<tr><th id="196">196</th><td>  <b>if</b> (MF-&gt;getSubtarget().getTargetLowering()-&gt;supportSwiftError() &amp;&amp;</td></tr>
<tr><th id="197">197</th><td>      MF-&gt;getFunction().getAttributes().hasAttrSomewhere(</td></tr>
<tr><th id="198">198</th><td>          Attribute::<span class='error' title="no member named &apos;SwiftError&apos; in &apos;llvm::Attribute&apos;">SwiftError</span>))</td></tr>
<tr><th id="199">199</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_SystemZ_SwiftError_SaveList&apos;">CSR_SystemZ_SwiftError_SaveList</span>;</td></tr>
<tr><th id="200">200</th><td>  <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_SystemZ_SaveList&apos;">CSR_SystemZ_SaveList</span>;</td></tr>
<tr><th id="201">201</th><td>}</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td><em>const</em> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> *</td></tr>
<tr><th id="204">204</th><td><a class="type" href="SystemZRegisterInfo.h.html#llvm::SystemZRegisterInfo" title='llvm::SystemZRegisterInfo' data-ref="llvm::SystemZRegisterInfo">SystemZRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19SystemZRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj" title='llvm::SystemZRegisterInfo::getCallPreservedMask' data-ref="_ZNK4llvm19SystemZRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj">getCallPreservedMask</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="45MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="45MF">MF</dfn>,</td></tr>
<tr><th id="205">205</th><td>                                          <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID">ID</a> <dfn class="local col6 decl" id="46CC" title='CC' data-type='CallingConv::ID' data-ref="46CC">CC</dfn>) <em>const</em> {</td></tr>
<tr><th id="206">206</th><td>  <em>const</em> <a class="type" href="SystemZSubtarget.h.html#llvm::SystemZSubtarget" title='llvm::SystemZSubtarget' data-ref="llvm::SystemZSubtarget">SystemZSubtarget</a> &amp;<dfn class="local col7 decl" id="47Subtarget" title='Subtarget' data-type='const llvm::SystemZSubtarget &amp;' data-ref="47Subtarget">Subtarget</dfn> = <a class="local col5 ref" href="#45MF" title='MF' data-ref="45MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="SystemZSubtarget.h.html#llvm::SystemZSubtarget" title='llvm::SystemZSubtarget' data-ref="llvm::SystemZSubtarget">SystemZSubtarget</a>&gt;();</td></tr>
<tr><th id="207">207</th><td>  <b>if</b> (CC == CallingConv::AnyReg)</td></tr>
<tr><th id="208">208</th><td>    <b>return</b> Subtarget.hasVector()? <span class='error' title="use of undeclared identifier &apos;CSR_SystemZ_AllRegs_Vector_RegMask&apos;">CSR_SystemZ_AllRegs_Vector_RegMask</span></td></tr>
<tr><th id="209">209</th><td>                                : <span class='error' title="use of undeclared identifier &apos;CSR_SystemZ_AllRegs_RegMask&apos;">CSR_SystemZ_AllRegs_RegMask</span>;</td></tr>
<tr><th id="210">210</th><td>  <b>if</b> (MF.getSubtarget().getTargetLowering()-&gt;supportSwiftError() &amp;&amp;</td></tr>
<tr><th id="211">211</th><td>      MF.getFunction().getAttributes().hasAttrSomewhere(</td></tr>
<tr><th id="212">212</th><td>          Attribute::<span class='error' title="no member named &apos;SwiftError&apos; in &apos;llvm::Attribute&apos;">SwiftError</span>))</td></tr>
<tr><th id="213">213</th><td>    <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_SystemZ_SwiftError_RegMask&apos;">CSR_SystemZ_SwiftError_RegMask</span>;</td></tr>
<tr><th id="214">214</th><td>  <b>return</b> <span class='error' title="use of undeclared identifier &apos;CSR_SystemZ_RegMask&apos;">CSR_SystemZ_RegMask</span>;</td></tr>
<tr><th id="215">215</th><td>}</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td><a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a></td></tr>
<tr><th id="218">218</th><td><a class="type" href="SystemZRegisterInfo.h.html#llvm::SystemZRegisterInfo" title='llvm::SystemZRegisterInfo' data-ref="llvm::SystemZRegisterInfo">SystemZRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19SystemZRegisterInfo15getReservedRegsERKNS_15MachineFunctionE" title='llvm::SystemZRegisterInfo::getReservedRegs' data-ref="_ZNK4llvm19SystemZRegisterInfo15getReservedRegsERKNS_15MachineFunctionE">getReservedRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="48MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="48MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="219">219</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col9 decl" id="49Reserved" title='Reserved' data-type='llvm::BitVector' data-ref="49Reserved">Reserved</dfn>(<span class='error' title="use of undeclared identifier &apos;getNumRegs&apos;">getNumRegs</span>());</td></tr>
<tr><th id="220">220</th><td>  <em>const</em> <a class="type" href="SystemZFrameLowering.h.html#llvm::SystemZFrameLowering" title='llvm::SystemZFrameLowering' data-ref="llvm::SystemZFrameLowering">SystemZFrameLowering</a> *<dfn class="local col0 decl" id="50TFI" title='TFI' data-type='const llvm::SystemZFrameLowering *' data-ref="50TFI">TFI</dfn> = <span class='error' title="use of undeclared identifier &apos;getFrameLowering&apos;">getFrameLowering</span>(MF);</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td>  <b>if</b> (<a class="local col0 ref" href="#50TFI" title='TFI' data-ref="50TFI">TFI</a>-&gt;<a class="virtual ref" href="SystemZFrameLowering.h.html#_ZNK4llvm20SystemZFrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::SystemZFrameLowering::hasFP' data-ref="_ZNK4llvm20SystemZFrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col8 ref" href="#48MF" title='MF' data-ref="48MF">MF</a>)) {</td></tr>
<tr><th id="223">223</th><td>    <i>// R11D is the frame pointer.  Reserve all aliases.</i></td></tr>
<tr><th id="224">224</th><td>    Reserved.set(SystemZ::<span class='error' title="no member named &apos;R11D&apos; in namespace &apos;llvm::SystemZ&apos;">R11D</span>);</td></tr>
<tr><th id="225">225</th><td>    Reserved.set(SystemZ::<span class='error' title="no member named &apos;R11L&apos; in namespace &apos;llvm::SystemZ&apos;">R11L</span>);</td></tr>
<tr><th id="226">226</th><td>    Reserved.set(SystemZ::<span class='error' title="no member named &apos;R11H&apos; in namespace &apos;llvm::SystemZ&apos;">R11H</span>);</td></tr>
<tr><th id="227">227</th><td>    Reserved.set(SystemZ::<span class='error' title="no member named &apos;R10Q&apos; in namespace &apos;llvm::SystemZ&apos;">R10Q</span>);</td></tr>
<tr><th id="228">228</th><td>  }</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td>  <i>// R15D is the stack pointer.  Reserve all aliases.</i></td></tr>
<tr><th id="231">231</th><td>  Reserved.set(SystemZ::<span class='error' title="no member named &apos;R15D&apos; in namespace &apos;llvm::SystemZ&apos;">R15D</span>);</td></tr>
<tr><th id="232">232</th><td>  Reserved.set(SystemZ::<span class='error' title="no member named &apos;R15L&apos; in namespace &apos;llvm::SystemZ&apos;">R15L</span>);</td></tr>
<tr><th id="233">233</th><td>  Reserved.set(SystemZ::<span class='error' title="no member named &apos;R15H&apos; in namespace &apos;llvm::SystemZ&apos;">R15H</span>);</td></tr>
<tr><th id="234">234</th><td>  Reserved.set(SystemZ::<span class='error' title="no member named &apos;R14Q&apos; in namespace &apos;llvm::SystemZ&apos;">R14Q</span>);</td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td>  <i>// A0 and A1 hold the thread pointer.</i></td></tr>
<tr><th id="237">237</th><td>  Reserved.set(SystemZ::<span class='error' title="no member named &apos;A0&apos; in namespace &apos;llvm::SystemZ&apos;">A0</span>);</td></tr>
<tr><th id="238">238</th><td>  Reserved.set(SystemZ::<span class='error' title="no member named &apos;A1&apos; in namespace &apos;llvm::SystemZ&apos;">A1</span>);</td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td>  <i>// FPC is the floating-point control register.</i></td></tr>
<tr><th id="241">241</th><td>  Reserved.set(SystemZ::<span class='error' title="no member named &apos;FPC&apos; in namespace &apos;llvm::SystemZ&apos;">FPC</span>);</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td>  <b>return</b> <a class="local col9 ref" href="#49Reserved" title='Reserved' data-ref="49Reserved">Reserved</a>;</td></tr>
<tr><th id="244">244</th><td>}</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td><em>void</em></td></tr>
<tr><th id="247">247</th><td><a class="type" href="SystemZRegisterInfo.h.html#llvm::SystemZRegisterInfo" title='llvm::SystemZRegisterInfo' data-ref="llvm::SystemZRegisterInfo">SystemZRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19SystemZRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE" title='llvm::SystemZRegisterInfo::eliminateFrameIndex' data-ref="_ZNK4llvm19SystemZRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE">eliminateFrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="51MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="51MI">MI</dfn>,</td></tr>
<tr><th id="248">248</th><td>                                         <em>int</em> <dfn class="local col2 decl" id="52SPAdj" title='SPAdj' data-type='int' data-ref="52SPAdj">SPAdj</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="53FIOperandNum" title='FIOperandNum' data-type='unsigned int' data-ref="53FIOperandNum">FIOperandNum</dfn>,</td></tr>
<tr><th id="249">249</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger">RegScavenger</a> *<dfn class="local col4 decl" id="54RS" title='RS' data-type='llvm::RegScavenger *' data-ref="54RS">RS</dfn>) <em>const</em> {</td></tr>
<tr><th id="250">250</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SPAdj == 0 &amp;&amp; &quot;Outgoing arguments should be part of the frame&quot;) ? void (0) : __assert_fail (&quot;SPAdj == 0 &amp;&amp; \&quot;Outgoing arguments should be part of the frame\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/SystemZ/SystemZRegisterInfo.cpp&quot;, 250, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#52SPAdj" title='SPAdj' data-ref="52SPAdj">SPAdj</a> == <var>0</var> &amp;&amp; <q>"Outgoing arguments should be part of the frame"</q>);</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="55MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="55MBB">MBB</dfn> = *<a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="253">253</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="56MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="56MF">MF</dfn> = *<a class="local col5 ref" href="#55MBB" title='MBB' data-ref="55MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="254">254</th><td>  <em>auto</em> *<dfn class="local col7 decl" id="57TII" title='TII' data-type='auto *' data-ref="57TII">TII</dfn> =</td></tr>
<tr><th id="255">255</th><td>      <span class='error' title="static_cast from &apos;const llvm::TargetInstrInfo *&apos; to &apos;const llvm::SystemZInstrInfo *&apos;, which are not related by inheritance, is not allowed"><b>static_cast</b></span>&lt;<em>const</em> SystemZInstrInfo *&gt;(MF.getSubtarget().getInstrInfo());</td></tr>
<tr><th id="256">256</th><td>  <em>const</em> <a class="type" href="SystemZFrameLowering.h.html#llvm::SystemZFrameLowering" title='llvm::SystemZFrameLowering' data-ref="llvm::SystemZFrameLowering">SystemZFrameLowering</a> *<dfn class="local col8 decl" id="58TFI" title='TFI' data-type='const llvm::SystemZFrameLowering *' data-ref="58TFI">TFI</dfn> = <span class='error' title="use of undeclared identifier &apos;getFrameLowering&apos;">getFrameLowering</span>(MF);</td></tr>
<tr><th id="257">257</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col9 decl" id="59DL" title='DL' data-type='llvm::DebugLoc' data-ref="59DL">DL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td>  <i>// Decompose the frame index into a base and offset.</i></td></tr>
<tr><th id="260">260</th><td>  <em>int</em> <dfn class="local col0 decl" id="60FrameIndex" title='FrameIndex' data-type='int' data-ref="60FrameIndex">FrameIndex</dfn> = <a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#53FIOperandNum" title='FIOperandNum' data-ref="53FIOperandNum">FIOperandNum</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="261">261</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="61BasePtr" title='BasePtr' data-type='unsigned int' data-ref="61BasePtr">BasePtr</dfn>;</td></tr>
<tr><th id="262">262</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col2 decl" id="62Offset" title='Offset' data-type='int64_t' data-ref="62Offset">Offset</dfn> = (<a class="local col8 ref" href="#58TFI" title='TFI' data-ref="58TFI">TFI</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#_ZNK4llvm19TargetFrameLowering22getFrameIndexReferenceERKNS_15MachineFunctionEiRj" title='llvm::TargetFrameLowering::getFrameIndexReference' data-ref="_ZNK4llvm19TargetFrameLowering22getFrameIndexReferenceERKNS_15MachineFunctionEiRj">getFrameIndexReference</a>(<a class="local col6 ref" href="#56MF" title='MF' data-ref="56MF">MF</a>, <a class="local col0 ref" href="#60FrameIndex" title='FrameIndex' data-ref="60FrameIndex">FrameIndex</a>, <span class='refarg'><a class="local col1 ref" href="#61BasePtr" title='BasePtr' data-ref="61BasePtr">BasePtr</a></span>) +</td></tr>
<tr><th id="263">263</th><td>                    <a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#53FIOperandNum" title='FIOperandNum' data-ref="53FIOperandNum">FIOperandNum</a> + <var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>  <i>// Special handling of dbg_value instructions.</i></td></tr>
<tr><th id="266">266</th><td>  <b>if</b> (<a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugValueEv" title='llvm::MachineInstr::isDebugValue' data-ref="_ZNK4llvm12MachineInstr12isDebugValueEv">isDebugValue</a>()) {</td></tr>
<tr><th id="267">267</th><td>    <a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#53FIOperandNum" title='FIOperandNum' data-ref="53FIOperandNum">FIOperandNum</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb">ChangeToRegister</a>(<a class="local col1 ref" href="#61BasePtr" title='BasePtr' data-ref="61BasePtr">BasePtr</a>, <i>/*isDef*/</i> <b>false</b>);</td></tr>
<tr><th id="268">268</th><td>    <a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#53FIOperandNum" title='FIOperandNum' data-ref="53FIOperandNum">FIOperandNum</a> + <var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<a class="local col2 ref" href="#62Offset" title='Offset' data-ref="62Offset">Offset</a>);</td></tr>
<tr><th id="269">269</th><td>    <b>return</b>;</td></tr>
<tr><th id="270">270</th><td>  }</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td>  <i>// See if the offset is in range, or if an equivalent instruction that</i></td></tr>
<tr><th id="273">273</th><td><i>  // accepts the offset exists.</i></td></tr>
<tr><th id="274">274</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="63Opcode" title='Opcode' data-type='unsigned int' data-ref="63Opcode">Opcode</dfn> = <a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="275">275</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="64OpcodeForOffset" title='OpcodeForOffset' data-type='unsigned int' data-ref="64OpcodeForOffset">OpcodeForOffset</dfn> = TII-&gt;getOpcodeForOffset(Opcode, Offset);</td></tr>
<tr><th id="276">276</th><td>  <b>if</b> (<a class="local col4 ref" href="#64OpcodeForOffset" title='OpcodeForOffset' data-ref="64OpcodeForOffset">OpcodeForOffset</a>) {</td></tr>
<tr><th id="277">277</th><td>    <b>if</b> (OpcodeForOffset == SystemZ::<span class='error' title="no member named &apos;LE&apos; in namespace &apos;llvm::SystemZ&apos;">LE</span> &amp;&amp;</td></tr>
<tr><th id="278">278</th><td>        MF.getSubtarget&lt;SystemZSubtarget&gt;().hasVector()) {</td></tr>
<tr><th id="279">279</th><td>      <i>// If LE is ok for offset, use LDE instead on z13.</i></td></tr>
<tr><th id="280">280</th><td>      OpcodeForOffset = SystemZ::<span class='error' title="no member named &apos;LDE32&apos; in namespace &apos;llvm::SystemZ&apos;">LDE32</span>;</td></tr>
<tr><th id="281">281</th><td>    }</td></tr>
<tr><th id="282">282</th><td>    <a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#53FIOperandNum" title='FIOperandNum' data-ref="53FIOperandNum">FIOperandNum</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb">ChangeToRegister</a>(<a class="local col1 ref" href="#61BasePtr" title='BasePtr' data-ref="61BasePtr">BasePtr</a>, <b>false</b>);</td></tr>
<tr><th id="283">283</th><td>  }</td></tr>
<tr><th id="284">284</th><td>  <b>else</b> {</td></tr>
<tr><th id="285">285</th><td>    <i>// Create an anchor point that is in range.  Start at 0xffff so that</i></td></tr>
<tr><th id="286">286</th><td><i>    // can use LLILH to load the immediate.</i></td></tr>
<tr><th id="287">287</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col5 decl" id="65OldOffset" title='OldOffset' data-type='int64_t' data-ref="65OldOffset">OldOffset</dfn> = <a class="local col2 ref" href="#62Offset" title='Offset' data-ref="62Offset">Offset</a>;</td></tr>
<tr><th id="288">288</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col6 decl" id="66Mask" title='Mask' data-type='int64_t' data-ref="66Mask">Mask</dfn> = <var>0xffff</var>;</td></tr>
<tr><th id="289">289</th><td>    <b>do</b> {</td></tr>
<tr><th id="290">290</th><td>      <a class="local col2 ref" href="#62Offset" title='Offset' data-ref="62Offset">Offset</a> = <a class="local col5 ref" href="#65OldOffset" title='OldOffset' data-ref="65OldOffset">OldOffset</a> &amp; <a class="local col6 ref" href="#66Mask" title='Mask' data-ref="66Mask">Mask</a>;</td></tr>
<tr><th id="291">291</th><td>      OpcodeForOffset = TII-&gt;getOpcodeForOffset(Opcode, Offset);</td></tr>
<tr><th id="292">292</th><td>      <a class="local col6 ref" href="#66Mask" title='Mask' data-ref="66Mask">Mask</a> &gt;&gt;= <var>1</var>;</td></tr>
<tr><th id="293">293</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Mask &amp;&amp; &quot;One offset must be OK&quot;) ? void (0) : __assert_fail (&quot;Mask &amp;&amp; \&quot;One offset must be OK\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/SystemZ/SystemZRegisterInfo.cpp&quot;, 293, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#66Mask" title='Mask' data-ref="66Mask">Mask</a> &amp;&amp; <q>"One offset must be OK"</q>);</td></tr>
<tr><th id="294">294</th><td>    } <b>while</b> (!<a class="local col4 ref" href="#64OpcodeForOffset" title='OpcodeForOffset' data-ref="64OpcodeForOffset">OpcodeForOffset</a>);</td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="67ScratchReg" title='ScratchReg' data-type='unsigned int' data-ref="67ScratchReg">ScratchReg</dfn> =</td></tr>
<tr><th id="297">297</th><td>      MF.getRegInfo().createVirtualRegister(&amp;SystemZ::<span class='error' title="no member named &apos;ADDR64BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">ADDR64BitRegClass</span>);</td></tr>
<tr><th id="298">298</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col8 decl" id="68HighOffset" title='HighOffset' data-type='int64_t' data-ref="68HighOffset">HighOffset</dfn> = <a class="local col5 ref" href="#65OldOffset" title='OldOffset' data-ref="65OldOffset">OldOffset</a> - <a class="local col2 ref" href="#62Offset" title='Offset' data-ref="62Offset">Offset</a>;</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td>    <b>if</b> (<a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">SystemZII::</span><a class="enum" href="SystemZInstrInfo.h.html#llvm::SystemZII::HasIndex" title='llvm::SystemZII::HasIndex' data-ref="llvm::SystemZII::HasIndex">HasIndex</a></td></tr>
<tr><th id="301">301</th><td>        &amp;&amp; <a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#53FIOperandNum" title='FIOperandNum' data-ref="53FIOperandNum">FIOperandNum</a> + <var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() == <var>0</var>) {</td></tr>
<tr><th id="302">302</th><td>      <i>// Load the offset into the scratch register and use it as an index.</i></td></tr>
<tr><th id="303">303</th><td><i>      // The scratch register then dies here.</i></td></tr>
<tr><th id="304">304</th><td>      TII-&gt;loadImmediate(MBB, MI, ScratchReg, HighOffset);</td></tr>
<tr><th id="305">305</th><td>      <a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#53FIOperandNum" title='FIOperandNum' data-ref="53FIOperandNum">FIOperandNum</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb">ChangeToRegister</a>(<a class="local col1 ref" href="#61BasePtr" title='BasePtr' data-ref="61BasePtr">BasePtr</a>, <b>false</b>);</td></tr>
<tr><th id="306">306</th><td>      <a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#53FIOperandNum" title='FIOperandNum' data-ref="53FIOperandNum">FIOperandNum</a> + <var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb">ChangeToRegister</a>(<a class="local col7 ref" href="#67ScratchReg" title='ScratchReg' data-ref="67ScratchReg">ScratchReg</a>,</td></tr>
<tr><th id="307">307</th><td>                                                        <b>false</b>, <b>false</b>, <b>true</b>);</td></tr>
<tr><th id="308">308</th><td>    } <b>else</b> {</td></tr>
<tr><th id="309">309</th><td>      <i>// Load the anchor address into a scratch register.</i></td></tr>
<tr><th id="310">310</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="69LAOpcode" title='LAOpcode' data-type='unsigned int' data-ref="69LAOpcode">LAOpcode</dfn> = TII-&gt;getOpcodeForOffset(SystemZ::<span class='error' title="no member named &apos;LA&apos; in namespace &apos;llvm::SystemZ&apos;">LA</span>, HighOffset);</td></tr>
<tr><th id="311">311</th><td>      <b>if</b> (<a class="local col9 ref" href="#69LAOpcode" title='LAOpcode' data-ref="69LAOpcode">LAOpcode</a>)</td></tr>
<tr><th id="312">312</th><td>        BuildMI(MBB, MI, DL, TII-&gt;get(LAOpcode),ScratchReg)</td></tr>
<tr><th id="313">313</th><td>          .addReg(BasePtr).addImm(HighOffset).addReg(<var>0</var>);</td></tr>
<tr><th id="314">314</th><td>      <b>else</b> {</td></tr>
<tr><th id="315">315</th><td>        <i>// Load the high offset into the scratch register and use it as</i></td></tr>
<tr><th id="316">316</th><td><i>        // an index.</i></td></tr>
<tr><th id="317">317</th><td>        TII-&gt;loadImmediate(MBB, MI, ScratchReg, HighOffset);</td></tr>
<tr><th id="318">318</th><td>        BuildMI(MBB, MI, DL, TII-&gt;get(SystemZ::<span class='error' title="no member named &apos;AGR&apos; in namespace &apos;llvm::SystemZ&apos;">AGR</span>),ScratchReg)</td></tr>
<tr><th id="319">319</th><td>          .addReg(ScratchReg, RegState::Kill).addReg(BasePtr);</td></tr>
<tr><th id="320">320</th><td>      }</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td>      <i>// Use the scratch register as the base.  It then dies here.</i></td></tr>
<tr><th id="323">323</th><td>      <a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#53FIOperandNum" title='FIOperandNum' data-ref="53FIOperandNum">FIOperandNum</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterEjbbbbbb">ChangeToRegister</a>(<a class="local col7 ref" href="#67ScratchReg" title='ScratchReg' data-ref="67ScratchReg">ScratchReg</a>,</td></tr>
<tr><th id="324">324</th><td>                                                    <b>false</b>, <b>false</b>, <b>true</b>);</td></tr>
<tr><th id="325">325</th><td>    }</td></tr>
<tr><th id="326">326</th><td>  }</td></tr>
<tr><th id="327">327</th><td>  MI-&gt;setDesc(TII-&gt;get(OpcodeForOffset));</td></tr>
<tr><th id="328">328</th><td>  <a class="local col1 ref" href="#51MI" title='MI' data-ref="51MI">MI</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#53FIOperandNum" title='FIOperandNum' data-ref="53FIOperandNum">FIOperandNum</a> + <var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateEl" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateEl">ChangeToImmediate</a>(<a class="local col2 ref" href="#62Offset" title='Offset' data-ref="62Offset">Offset</a>);</td></tr>
<tr><th id="329">329</th><td>}</td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td><em>bool</em> <a class="type" href="SystemZRegisterInfo.h.html#llvm::SystemZRegisterInfo" title='llvm::SystemZRegisterInfo' data-ref="llvm::SystemZRegisterInfo">SystemZRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19SystemZRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE" title='llvm::SystemZRegisterInfo::shouldCoalesce' data-ref="_ZNK4llvm19SystemZRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE">shouldCoalesce</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="70MI" title='MI' data-type='llvm::MachineInstr *' data-ref="70MI">MI</dfn>,</td></tr>
<tr><th id="332">332</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="71SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="71SrcRC">SrcRC</dfn>,</td></tr>
<tr><th id="333">333</th><td>                                  <em>unsigned</em> <dfn class="local col2 decl" id="72SubReg" title='SubReg' data-type='unsigned int' data-ref="72SubReg">SubReg</dfn>,</td></tr>
<tr><th id="334">334</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="73DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="73DstRC">DstRC</dfn>,</td></tr>
<tr><th id="335">335</th><td>                                  <em>unsigned</em> <dfn class="local col4 decl" id="74DstSubReg" title='DstSubReg' data-type='unsigned int' data-ref="74DstSubReg">DstSubReg</dfn>,</td></tr>
<tr><th id="336">336</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="75NewRC" title='NewRC' data-type='const llvm::TargetRegisterClass *' data-ref="75NewRC">NewRC</dfn>,</td></tr>
<tr><th id="337">337</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> &amp;<dfn class="local col6 decl" id="76LIS" title='LIS' data-type='llvm::LiveIntervals &amp;' data-ref="76LIS">LIS</dfn>) <em>const</em> {</td></tr>
<tr><th id="338">338</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI-&gt;isCopy() &amp;&amp; &quot;Only expecting COPY instructions&quot;) ? void (0) : __assert_fail (&quot;MI-&gt;isCopy() &amp;&amp; \&quot;Only expecting COPY instructions\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/SystemZ/SystemZRegisterInfo.cpp&quot;, 338, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a> (<a class="local col0 ref" href="#70MI" title='MI' data-ref="70MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() &amp;&amp; <q>"Only expecting COPY instructions"</q>);</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td>  <i>// Coalesce anything which is not a COPY involving a subreg to/from GR128.</i></td></tr>
<tr><th id="341">341</th><td>  <b>if</b> (!(NewRC-&gt;hasSuperClassEq(&amp;SystemZ::<span class='error' title="no member named &apos;GR128BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">GR128BitRegClass</span>) &amp;&amp;</td></tr>
<tr><th id="342">342</th><td>        (<span class='error' title="use of undeclared identifier &apos;getRegSizeInBits&apos;">getRegSizeInBits</span>(*SrcRC) &lt;= <var>64</var> || <span class='error' title="use of undeclared identifier &apos;getRegSizeInBits&apos;">getRegSizeInBits</span>(*DstRC) &lt;= <var>64</var>)))</td></tr>
<tr><th id="343">343</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td>  <i>// Allow coalescing of a GR128 subreg COPY only if the live ranges are small</i></td></tr>
<tr><th id="346">346</th><td><i>  // and local to one MBB with not too much interferring registers. Otherwise</i></td></tr>
<tr><th id="347">347</th><td><i>  // regalloc may run out of registers.</i></td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="77WideOpNo" title='WideOpNo' data-type='unsigned int' data-ref="77WideOpNo">WideOpNo</dfn> = (<span class='error' title="use of undeclared identifier &apos;getRegSizeInBits&apos;">getRegSizeInBits</span>(*SrcRC) == <var>128</var> ? <var>1</var> : <var>0</var>);</td></tr>
<tr><th id="350">350</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="78GR128Reg" title='GR128Reg' data-type='unsigned int' data-ref="78GR128Reg">GR128Reg</dfn> = <a class="local col0 ref" href="#70MI" title='MI' data-ref="70MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#77WideOpNo" title='WideOpNo' data-ref="77WideOpNo">WideOpNo</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="351">351</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="79GRNarReg" title='GRNarReg' data-type='unsigned int' data-ref="79GRNarReg">GRNarReg</dfn> = <a class="local col0 ref" href="#70MI" title='MI' data-ref="70MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>((<a class="local col7 ref" href="#77WideOpNo" title='WideOpNo' data-ref="77WideOpNo">WideOpNo</a> == <var>1</var>) ? <var>0</var> : <var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="352">352</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col0 decl" id="80IntGR128" title='IntGR128' data-type='llvm::LiveInterval &amp;' data-ref="80IntGR128">IntGR128</dfn> = <a class="local col6 ref" href="#76LIS" title='LIS' data-ref="76LIS">LIS</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col8 ref" href="#78GR128Reg" title='GR128Reg' data-ref="78GR128Reg">GR128Reg</a>);</td></tr>
<tr><th id="353">353</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col1 decl" id="81IntGRNar" title='IntGRNar' data-type='llvm::LiveInterval &amp;' data-ref="81IntGRNar">IntGRNar</dfn> = <a class="local col6 ref" href="#76LIS" title='LIS' data-ref="76LIS">LIS</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col9 ref" href="#79GRNarReg" title='GRNarReg' data-ref="79GRNarReg">GRNarReg</a>);</td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td>  <i>// Check that the two virtual registers are local to MBB.</i></td></tr>
<tr><th id="356">356</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="82MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="82MBB">MBB</dfn> = <a class="local col0 ref" href="#70MI" title='MI' data-ref="70MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="357">357</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="83FirstMI_GR128" title='FirstMI_GR128' data-type='llvm::MachineInstr *' data-ref="83FirstMI_GR128">FirstMI_GR128</dfn> =</td></tr>
<tr><th id="358">358</th><td>    <a class="local col6 ref" href="#76LIS" title='LIS' data-ref="76LIS">LIS</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE" title='llvm::LiveIntervals::getInstructionFromIndex' data-ref="_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE">getInstructionFromIndex</a>(<a class="local col0 ref" href="#80IntGR128" title='IntGR128' data-ref="80IntGR128">IntGR128</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange10beginIndexEv" title='llvm::LiveRange::beginIndex' data-ref="_ZNK4llvm9LiveRange10beginIndexEv">beginIndex</a>());</td></tr>
<tr><th id="359">359</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="84FirstMI_GRNar" title='FirstMI_GRNar' data-type='llvm::MachineInstr *' data-ref="84FirstMI_GRNar">FirstMI_GRNar</dfn> =</td></tr>
<tr><th id="360">360</th><td>    <a class="local col6 ref" href="#76LIS" title='LIS' data-ref="76LIS">LIS</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE" title='llvm::LiveIntervals::getInstructionFromIndex' data-ref="_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE">getInstructionFromIndex</a>(<a class="local col1 ref" href="#81IntGRNar" title='IntGRNar' data-ref="81IntGRNar">IntGRNar</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange10beginIndexEv" title='llvm::LiveRange::beginIndex' data-ref="_ZNK4llvm9LiveRange10beginIndexEv">beginIndex</a>());</td></tr>
<tr><th id="361">361</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="85LastMI_GR128" title='LastMI_GR128' data-type='llvm::MachineInstr *' data-ref="85LastMI_GR128">LastMI_GR128</dfn> = <a class="local col6 ref" href="#76LIS" title='LIS' data-ref="76LIS">LIS</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE" title='llvm::LiveIntervals::getInstructionFromIndex' data-ref="_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE">getInstructionFromIndex</a>(<a class="local col0 ref" href="#80IntGR128" title='IntGR128' data-ref="80IntGR128">IntGR128</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange8endIndexEv" title='llvm::LiveRange::endIndex' data-ref="_ZNK4llvm9LiveRange8endIndexEv">endIndex</a>());</td></tr>
<tr><th id="362">362</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="86LastMI_GRNar" title='LastMI_GRNar' data-type='llvm::MachineInstr *' data-ref="86LastMI_GRNar">LastMI_GRNar</dfn> = <a class="local col6 ref" href="#76LIS" title='LIS' data-ref="76LIS">LIS</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE" title='llvm::LiveIntervals::getInstructionFromIndex' data-ref="_ZNK4llvm13LiveIntervals23getInstructionFromIndexENS_9SlotIndexE">getInstructionFromIndex</a>(<a class="local col1 ref" href="#81IntGRNar" title='IntGRNar' data-ref="81IntGRNar">IntGRNar</a>.<a class="ref" href="../../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm9LiveRange8endIndexEv" title='llvm::LiveRange::endIndex' data-ref="_ZNK4llvm9LiveRange8endIndexEv">endIndex</a>());</td></tr>
<tr><th id="363">363</th><td>  <b>if</b> ((!<a class="local col3 ref" href="#83FirstMI_GR128" title='FirstMI_GR128' data-ref="83FirstMI_GR128">FirstMI_GR128</a> || <a class="local col3 ref" href="#83FirstMI_GR128" title='FirstMI_GR128' data-ref="83FirstMI_GR128">FirstMI_GR128</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col2 ref" href="#82MBB" title='MBB' data-ref="82MBB">MBB</a>) ||</td></tr>
<tr><th id="364">364</th><td>      (!<a class="local col4 ref" href="#84FirstMI_GRNar" title='FirstMI_GRNar' data-ref="84FirstMI_GRNar">FirstMI_GRNar</a> || <a class="local col4 ref" href="#84FirstMI_GRNar" title='FirstMI_GRNar' data-ref="84FirstMI_GRNar">FirstMI_GRNar</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col2 ref" href="#82MBB" title='MBB' data-ref="82MBB">MBB</a>) ||</td></tr>
<tr><th id="365">365</th><td>      (!<a class="local col5 ref" href="#85LastMI_GR128" title='LastMI_GR128' data-ref="85LastMI_GR128">LastMI_GR128</a> || <a class="local col5 ref" href="#85LastMI_GR128" title='LastMI_GR128' data-ref="85LastMI_GR128">LastMI_GR128</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col2 ref" href="#82MBB" title='MBB' data-ref="82MBB">MBB</a>) ||</td></tr>
<tr><th id="366">366</th><td>      (!<a class="local col6 ref" href="#86LastMI_GRNar" title='LastMI_GRNar' data-ref="86LastMI_GRNar">LastMI_GRNar</a> || <a class="local col6 ref" href="#86LastMI_GRNar" title='LastMI_GRNar' data-ref="86LastMI_GRNar">LastMI_GRNar</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col2 ref" href="#82MBB" title='MBB' data-ref="82MBB">MBB</a>))</td></tr>
<tr><th id="367">367</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col7 decl" id="87MII" title='MII' data-type='MachineBasicBlock::iterator' data-ref="87MII">MII</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><b>nullptr</b>, <dfn class="local col8 decl" id="88MEE" title='MEE' data-type='MachineBasicBlock::iterator' data-ref="88MEE">MEE</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><b>nullptr</b>;</td></tr>
<tr><th id="370">370</th><td>  <b>if</b> (<a class="local col7 ref" href="#77WideOpNo" title='WideOpNo' data-ref="77WideOpNo">WideOpNo</a> == <var>1</var>) {</td></tr>
<tr><th id="371">371</th><td>    <a class="local col7 ref" href="#87MII" title='MII' data-ref="87MII">MII</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col3 ref" href="#83FirstMI_GR128" title='FirstMI_GR128' data-ref="83FirstMI_GR128">FirstMI_GR128</a>;</td></tr>
<tr><th id="372">372</th><td>    <a class="local col8 ref" href="#88MEE" title='MEE' data-ref="88MEE">MEE</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col6 ref" href="#86LastMI_GRNar" title='LastMI_GRNar' data-ref="86LastMI_GRNar">LastMI_GRNar</a>;</td></tr>
<tr><th id="373">373</th><td>  } <b>else</b> {</td></tr>
<tr><th id="374">374</th><td>    <a class="local col7 ref" href="#87MII" title='MII' data-ref="87MII">MII</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col4 ref" href="#84FirstMI_GRNar" title='FirstMI_GRNar' data-ref="84FirstMI_GRNar">FirstMI_GRNar</a>;</td></tr>
<tr><th id="375">375</th><td>    <a class="local col8 ref" href="#88MEE" title='MEE' data-ref="88MEE">MEE</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col5 ref" href="#85LastMI_GR128" title='LastMI_GR128' data-ref="85LastMI_GR128">LastMI_GR128</a>;</td></tr>
<tr><th id="376">376</th><td>  }</td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td>  <i>// Check if coalescing seems safe by finding the set of clobbered physreg</i></td></tr>
<tr><th id="379">379</th><td><i>  // pairs in the region.</i></td></tr>
<tr><th id="380">380</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="local col9 decl" id="89PhysClobbered" title='PhysClobbered' data-type='llvm::BitVector' data-ref="89PhysClobbered">PhysClobbered</dfn>(<span class='error' title="use of undeclared identifier &apos;getNumRegs&apos;">getNumRegs</span>());</td></tr>
<tr><th id="381">381</th><td>  <a class="local col8 ref" href="#88MEE" title='MEE' data-ref="88MEE">MEE</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>;</td></tr>
<tr><th id="382">382</th><td>  <b>for</b> (; <a class="local col7 ref" href="#87MII" title='MII' data-ref="87MII">MII</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col8 ref" href="#88MEE" title='MEE' data-ref="88MEE">MEE</a>; <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col7 ref" href="#87MII" title='MII' data-ref="87MII">MII</a>) {</td></tr>
<tr><th id="383">383</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="90MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="90MO">MO</dfn> : <a class="local col7 ref" href="#87MII" title='MII' data-ref="87MII">MII</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>())</td></tr>
<tr><th id="384">384</th><td>      <b>if</b> (MO.isReg() &amp;&amp; <span class='error' title="use of undeclared identifier &apos;isPhysicalRegister&apos;">isPhysicalRegister</span>(MO.getReg())) {</td></tr>
<tr><th id="385">385</th><td>        <b>for</b> (<a class="type" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSuperRegIterator" title='llvm::MCSuperRegIterator' data-ref="llvm::MCSuperRegIterator">MCSuperRegIterator</a> <span class='error' title="no matching constructor for initialization of &apos;llvm::MCSuperRegIterator&apos;"><dfn class="local col1 decl" id="91SI" title='SI' data-type='llvm::MCSuperRegIterator' data-ref="91SI">SI</dfn></span>(MO.getReg(), <b>this</b>, <b>true</b><i>/*IncludeSelf*/</i>);</td></tr>
<tr><th id="386">386</th><td>             SI.isValid(); ++SI)</td></tr>
<tr><th id="387">387</th><td>          <b>if</b> (NewRC-&gt;contains(*SI)) {</td></tr>
<tr><th id="388">388</th><td>            PhysClobbered.set(*SI);</td></tr>
<tr><th id="389">389</th><td>            <b>break</b>;</td></tr>
<tr><th id="390">390</th><td>          }</td></tr>
<tr><th id="391">391</th><td>      }</td></tr>
<tr><th id="392">392</th><td>  }</td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td>  <i>// Demand an arbitrary margin of free regs.</i></td></tr>
<tr><th id="395">395</th><td>  <em>unsigned</em> <em>const</em> <dfn class="local col2 decl" id="92DemandedFreeGR128" title='DemandedFreeGR128' data-type='const unsigned int' data-ref="92DemandedFreeGR128">DemandedFreeGR128</dfn> = <var>3</var>;</td></tr>
<tr><th id="396">396</th><td>  <b>if</b> (<a class="local col9 ref" href="#89PhysClobbered" title='PhysClobbered' data-ref="89PhysClobbered">PhysClobbered</a>.<a class="ref" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector5countEv" title='llvm::BitVector::count' data-ref="_ZNK4llvm9BitVector5countEv">count</a>() &gt; (<a class="local col5 ref" href="#75NewRC" title='NewRC' data-ref="75NewRC">NewRC</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass10getNumRegsEv" title='llvm::TargetRegisterClass::getNumRegs' data-ref="_ZNK4llvm19TargetRegisterClass10getNumRegsEv">getNumRegs</a>() - <a class="local col2 ref" href="#92DemandedFreeGR128" title='DemandedFreeGR128' data-ref="92DemandedFreeGR128">DemandedFreeGR128</a>))</td></tr>
<tr><th id="397">397</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="400">400</th><td>}</td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td><em>unsigned</em></td></tr>
<tr><th id="403">403</th><td><a class="type" href="SystemZRegisterInfo.h.html#llvm::SystemZRegisterInfo" title='llvm::SystemZRegisterInfo' data-ref="llvm::SystemZRegisterInfo">SystemZRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19SystemZRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" title='llvm::SystemZRegisterInfo::getFrameRegister' data-ref="_ZNK4llvm19SystemZRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE">getFrameRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="93MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="93MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="404">404</th><td>  <em>const</em> <a class="type" href="SystemZFrameLowering.h.html#llvm::SystemZFrameLowering" title='llvm::SystemZFrameLowering' data-ref="llvm::SystemZFrameLowering">SystemZFrameLowering</a> *<dfn class="local col4 decl" id="94TFI" title='TFI' data-type='const llvm::SystemZFrameLowering *' data-ref="94TFI">TFI</dfn> = <span class='error' title="use of undeclared identifier &apos;getFrameLowering&apos;">getFrameLowering</span>(MF);</td></tr>
<tr><th id="405">405</th><td>  <b>return</b> TFI-&gt;hasFP(MF) ? SystemZ::<span class='error' title="no member named &apos;R11D&apos; in namespace &apos;llvm::SystemZ&apos;">R11D</span> : SystemZ::<span class='error' title="no member named &apos;R15D&apos; in namespace &apos;llvm::SystemZ&apos;">R15D</span>;</td></tr>
<tr><th id="406">406</th><td>}</td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="409">409</th><td><a class="type" href="SystemZRegisterInfo.h.html#llvm::SystemZRegisterInfo" title='llvm::SystemZRegisterInfo' data-ref="llvm::SystemZRegisterInfo">SystemZRegisterInfo</a>::<dfn class="decl def" id="_ZNK4llvm19SystemZRegisterInfo20getCrossCopyRegClassEPKNS_19TargetRegisterClassE" title='llvm::SystemZRegisterInfo::getCrossCopyRegClass' data-ref="_ZNK4llvm19SystemZRegisterInfo20getCrossCopyRegClassEPKNS_19TargetRegisterClassE">getCrossCopyRegClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="95RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="95RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="410">410</th><td>  <b>if</b> (RC == &amp;SystemZ::<span class='error' title="no member named &apos;CCRRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">CCRRegClass</span>)</td></tr>
<tr><th id="411">411</th><td>    <b>return</b> &amp;SystemZ::<span class='error' title="no member named &apos;GR32BitRegClass&apos; in namespace &apos;llvm::SystemZ&apos;">GR32BitRegClass</span>;</td></tr>
<tr><th id="412">412</th><td>  <b>return</b> <a class="local col5 ref" href="#95RC" title='RC' data-ref="95RC">RC</a>;</td></tr>
<tr><th id="413">413</th><td>}</td></tr>
<tr><th id="414">414</th><td></td></tr>
<tr><th id="415">415</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
