verilog xil_defaultlib --include "../../../../SDDR_TT_TEST.srcs/sources_1/bd/TEST/ipshared/ec67/hdl" --include "../../../../SDDR_TT_TEST.srcs/sources_1/bd/TEST/ipshared/8c62/hdl" --include "../../../../SDDR_TT_TEST.srcs/sources_1/bd/TEST/ip/TEST_processing_system7_0_0" --include "../../../../SDDR_TT_TEST.srcs/sources_1/bd/TEST/ipshared/c923" \
"../../../bd/TEST/ip/TEST_processing_system7_0_0/sim/TEST_processing_system7_0_0.v" \
"../../../bd/TEST/ip/TEST_xbar_0/sim/TEST_xbar_0.v" \
"../../../bd/TEST/ip/TEST_clk_wiz_0_0/TEST_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/TEST/ip/TEST_clk_wiz_0_0/TEST_clk_wiz_0_0.v" \
"../../../bd/TEST/ip/TEST_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_fifo_generator_0_0/sim/SDDR_TT_AXI_fifo_generator_0_0.v" \
"../../../bd/TEST/ip/TEST_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_xlconcat_1_0/sim/SDDR_TT_AXI_xlconcat_1_0.v" \
"../../../bd/TEST/ip/TEST_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_util_vector_logic_0_0/sim/SDDR_TT_AXI_util_vector_logic_0_0.v" \
"../../../bd/TEST/ip/TEST_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_xlslice_0_0/sim/SDDR_TT_AXI_xlslice_0_0.v" \
"../../../bd/TEST/ip/TEST_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_xlslice_0_1/sim/SDDR_TT_AXI_xlslice_0_1.v" \
"../../../bd/TEST/ip/TEST_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_xlslice_1_0/sim/SDDR_TT_AXI_xlslice_1_0.v" \
"../../../bd/TEST/ip/TEST_SDDR_TT_AXI_wrapper_0_0/src/SDDR_TT_AXI_xlconcat_0_1/sim/SDDR_TT_AXI_xlconcat_0_1.v" \
"../../../bd/TEST/ip/TEST_selectio_wiz_0_0/TEST_selectio_wiz_0_0_selectio_wiz.v" \
"../../../bd/TEST/ip/TEST_selectio_wiz_0_0/TEST_selectio_wiz_0_0.v" \
"../../../bd/TEST/ip/TEST_xlconstant_0_0/sim/TEST_xlconstant_0_0.v" \
"../../../bd/TEST/ip/TEST_selectio_wiz_0_1/TEST_selectio_wiz_0_1_selectio_wiz.v" \
"../../../bd/TEST/ip/TEST_selectio_wiz_0_1/TEST_selectio_wiz_0_1.v" \
"../../../bd/TEST/ip/TEST_selectio_wiz_1_0/TEST_selectio_wiz_1_0_selectio_wiz.v" \
"../../../bd/TEST/ip/TEST_selectio_wiz_1_0/TEST_selectio_wiz_1_0.v" \
"../../../bd/TEST/ip/TEST_selectio_wiz_2_0/TEST_selectio_wiz_2_0_selectio_wiz.v" \
"../../../bd/TEST/ip/TEST_selectio_wiz_2_0/TEST_selectio_wiz_2_0.v" \
"../../../bd/TEST/ip/TEST_selectio_wiz_3_0/TEST_selectio_wiz_3_0_selectio_wiz.v" \
"../../../bd/TEST/ip/TEST_selectio_wiz_3_0/TEST_selectio_wiz_3_0.v" \
"../../../bd/TEST/ip/TEST_util_vector_logic_0_0/sim/TEST_util_vector_logic_0_0.v" \
"../../../bd/TEST/ip/TEST_auto_pc_0/sim/TEST_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
