// Seed: 414479605
module module_0;
  reg id_2;
  initial begin : LABEL_0
    id_1 <= 1;
    if (1 != id_1) begin : LABEL_0
      if (1)
        if (1 - 1) begin : LABEL_0
          id_2 <= id_2;
        end else for (id_1 = 1 == id_1; 1 == 1; id_1 = 1'd0 === 1) id_1 <= 1'b0;
    end
  end
endmodule
module module_1 (
    input tri0 id_0,
    output logic id_1,
    input tri1 id_2,
    input supply0 id_3
);
  module_0 modCall_1 ();
  logic [7:0] id_5;
  assign id_1 = id_3 - id_5[1];
  wire id_6;
  initial id_1 = #1 1'b0;
endmodule
