-------------------------------------------------------------------------------
-- Entity: memory
-- Architecture: memory_arch
-- Description: 8-bit memory system with program memory, data memory, 
--              and I/O ports for the 8-bit computer system
-------------------------------------------------------------------------------

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity memory is
    port (
        clock       : in  std_logic;
        reset       : in  std_logic;
        address     : in  std_logic_vector(7 downto 0);
        write       : in  std_logic;
        datain      : in  std_logic_vector(7 downto 0);
        dataout     : out std_logic_vector(7 downto 0);
        
        -- Input ports (0xF0-0xFF)
        port_in_00  : in  std_logic_vector(7 downto 0);
        port_in_01  : in  std_logic_vector(7 downto 0);
        port_in_02  : in  std_logic_vector(7 downto 0);
        port_in_03  : in  std_logic_vector(7 downto 0);
        port_in_04  : in  std_logic_vector(7 downto 0);
        port_in_05  : in  std_logic_vector(7 downto 0);
        port_in_06  : in  std_logic_vector(7 downto 0);
        port_in_07  : in  std_logic_vector(7 downto 0);
        port_in_08  : in  std_logic_vector(7 downto 0);
        port_in_09  : in  std_logic_vector(7 downto 0);
        port_in_10  : in  std_logic_vector(7 downto 0);
        port_in_11  : in  std_logic_vector(7 downto 0);
        port_in_12  : in  std_logic_vector(7 downto 0);
        port_in_13  : in  std_logic_vector(7 downto 0);
        port_in_14  : in  std_logic_vector(7 downto 0);
        port_in_15  : in  std_logic_vector(7 downto 0);
        
        -- Output ports (0xE0-0xEF)
        port_out_00 : out std_logic_vector(7 downto 0);
        port_out_01 : out std_logic_vector(7 downto 0);
        port_out_02 : out std_logic_vector(7 downto 0);
        port_out_03 : out std_logic_vector(7 downto 0);
        port_out_04 : out std_logic_vector(7 downto 0);
        port_out_05 : out std_logic_vector(7 downto 0);
        port_out_06 : out std_logic_vector(7 downto 0);
        port_out_07 : out std_logic_vector(7 downto 0);
        port_out_08 : out std_logic_vector(7 downto 0);
        port_out_09 : out std_logic_vector(7 downto 0);
        port_out_10 : out std_logic_vector(7 downto 0);
        port_out_11 : out std_logic_vector(7 downto 0);
        port_out_12 : out std_logic_vector(7 downto 0);
        port_out_13 : out std_logic_vector(7 downto 0);
        port_out_14 : out std_logic_vector(7 downto 0);
        port_out_15 : out std_logic_vector(7 downto 0)
    );
end entity;

architecture memory_arch of memory is

    -------------------------------------------------------------------------
    -- INSTRUCTION MNEMONICS (Opcodes)
    -------------------------------------------------------------------------
    constant LDA_IMM : std_logic_vector(7 downto 0) := x"86";
    constant LDA_DIR : std_logic_vector(7 downto 0) := x"87";
    constant LDB_IMM : std_logic_vector(7 downto 0) := x"88";
    constant LDB_DIR : std_logic_vector(7 downto 0) := x"89";
    constant STA_DIR : std_logic_vector(7 downto 0) := x"96";
    constant STB_DIR : std_logic_vector(7 downto 0) := x"97";
    constant ADD_AB  : std_logic_vector(7 downto 0) := x"42";
    constant SUB_AB  : std_logic_vector(7 downto 0) := x"43";
    constant AND_AB  : std_logic_vector(7 downto 0) := x"44";
    constant OR_AB   : std_logic_vector(7 downto 0) := x"45";
    constant INCA    : std_logic_vector(7 downto 0) := x"46";
    constant INCB    : std_logic_vector(7 downto 0) := x"47";
    constant DECA    : std_logic_vector(7 downto 0) := x"48";
    constant DECB    : std_logic_vector(7 downto 0) := x"49";
    constant BRA     : std_logic_vector(7 downto 0) := x"20";
    constant BMI     : std_logic_vector(7 downto 0) := x"21";
    constant BPL     : std_logic_vector(7 downto 0) := x"22";
    constant BEQ     : std_logic_vector(7 downto 0) := x"23";
    constant BNE     : std_logic_vector(7 downto 0) := x"24";
    constant BVS     : std_logic_vector(7 downto 0) := x"25";
    constant BVC     : std_logic_vector(7 downto 0) := x"26";
    constant BCS     : std_logic_vector(7 downto 0) := x"27";
    constant BCC     : std_logic_vector(7 downto 0) := x"28";

    -------------------------------------------------------------------------
    -- PROGRAM MEMORY (ROM) - Addresses 0x00 to 0x7F (128 bytes)
    -------------------------------------------------------------------------
    type rom_type is array (0 to 127) of std_logic_vector(7 downto 0);
    
    constant ROM : rom_type := (
        0  => LDA_IMM,
        1  => x"AA",
        2  => STA_DIR,
        3  => x"E0",
        4  => BRA,
        5  => x"00",
        others => x"00"
    );
    
    signal rom_dataout : std_logic_vector(7 downto 0);
    signal EN_ROM      : std_logic;

    -------------------------------------------------------------------------
    -- DATA MEMORY (RAM) - Addresses 0x80 to 0xDF (96 bytes)
    -------------------------------------------------------------------------
    type rw_type is array (128 to 223) of std_logic_vector(7 downto 0);
    signal RW          : rw_type;
    signal rw_dataout  : std_logic_vector(7 downto 0);
    signal EN_RW       : std_logic;

begin

    -------------------------------------------------------------------------
    -- PROGRAM MEMORY (ROM) LOGIC
    -------------------------------------------------------------------------
    enable_rom_process : process(address)
    begin
        if (to_integer(unsigned(address)) >= 0 and 
            to_integer(unsigned(address)) <= 127) then
            EN_ROM <= '1';
        else
            EN_ROM <= '0';
        end if;
    end process;

    rom_process : process(clock)
    begin
        if rising_edge(clock) then
            if EN_ROM = '1' then
                rom_dataout <= ROM(to_integer(unsigned(address)));
            end if;
        end if;
    end process;

    -------------------------------------------------------------------------
    -- DATA MEMORY (RAM) LOGIC
    -------------------------------------------------------------------------
    enable_rw_process : process(address)
    begin
        if (to_integer(unsigned(address)) >= 128 and 
            to_integer(unsigned(address)) <= 223) then
            EN_RW <= '1';
        else
            EN_RW <= '0';
        end if;
    end process;

    rw_process : process(clock)
    begin
        if rising_edge(clock) then
            if EN_RW = '1' and write = '1' then
                RW(to_integer(unsigned(address))) <= datain;
            elsif EN_RW = '1' and write = '0' then
                rw_dataout <= RW(to_integer(unsigned(address)));
            end if;
        end if;
    end process;

    -------------------------------------------------------------------------
    -- OUTPUT PORTS (0xE0 to 0xEF) - 16 output ports
    -------------------------------------------------------------------------
    port_out_00_process : process(clock, reset)
    begin
        if reset = '0' then
            port_out_00 <= x"00";
        elsif rising_edge(clock) then
            if address = x"E0" and write = '1' then
                port_out_00 <= datain;
            end if;
        end if;
    end process;

    port_out_01_process : process(clock, reset)
    begin
        if reset = '0' then
            port_out_01 <= x"00";
        elsif rising_edge(clock) then
            if address = x"E1" and write = '1' then
                port_out_01 <= datain;
            end if;
        end if;
    end process;

    port_out_02_process : process(clock, reset)
    begin
        if reset = '0' then
            port_out_02 <= x"00";
        elsif rising_edge(clock) then
            if address = x"E2" and write = '1' then
                port_out_02 <= datain;
            end if;
        end if;
    end process;

    port_out_03_process : process(clock, reset)
    begin
        if reset = '0' then
            port_out_03 <= x"00";
        elsif rising_edge(clock) then
            if address = x"E3" and write = '1' then
                port_out_03 <= datain;
            end if;
        end if;
    end process;

    port_out_04_process : process(clock, reset)
    begin
        if reset = '0' then
            port_out_04 <= x"00";
        elsif rising_edge(clock) then
            if address = x"E4" and write = '1' then
                port_out_04 <= datain;
            end if;
        end if;
    end process;

    port_out_05_process : process(clock, reset)
    begin
        if reset = '0' then
            port_out_05 <= x"00";
        elsif rising_edge(clock) then
            if address = x"E5" and write = '1' then
                port_out_05 <= datain;
            end if;
        end if;
    end process;

    port_out_06_process : process(clock, reset)
    begin
        if reset = '0' then
            port_out_06 <= x"00";
        elsif rising_edge(clock) then
            if address = x"E6" and write = '1' then
                port_out_06 <= datain;
            end if;
        end if;
    end process;

    port_out_07_process : process(clock, reset)
    begin
        if reset = '0' then
            port_out_07 <= x"00";
        elsif rising_edge(clock) then
            if address = x"E7" and write = '1' then
                port_out_07 <= datain;
            end if;
        end if;
    end process;

    port_out_08_process : process(clock, reset)
    begin
        if reset = '0' then
            port_out_08 <= x"00";
        elsif rising_edge(clock) then
            if address = x"E8" and write = '1' then
                port_out_08 <= datain;
            end if;
        end if;
    end process;

    port_out_09_process : process(clock, reset)
    begin
        if reset = '0' then
            port_out_09 <= x"00";
        elsif rising_edge(clock) then
            if address = x"E9" and write = '1' then
                port_out_09 <= datain;
            end if;
        end if;
    end process;

    port_out_10_process : process(clock, reset)
    begin
        if reset = '0' then
            port_out_10 <= x"00";
        elsif rising_edge(clock) then
            if address = x"EA" and write = '1' then
                port_out_10 <= datain;
            end if;
        end if;
    end process;

    port_out_11_process : process(clock, reset)
    begin
        if reset = '0' then
            port_out_11 <= x"00";
        elsif rising_edge(clock) then
            if address = x"EB" and write = '1' then
                port_out_11 <= datain;
            end if;
        end if;
    end process;

    port_out_12_process : process(clock, reset)
    begin
        if reset = '0' then
            port_out_12 <= x"00";
        elsif rising_edge(clock) then
            if address = x"EC" and write = '1' then
                port_out_12 <= datain;
            end if;
        end if;
    end process;

    port_out_13_process : process(clock, reset)
    begin
        if reset = '0' then
            port_out_13 <= x"00";
        elsif rising_edge(clock) then
            if address = x"ED" and write = '1' then
                port_out_13 <= datain;
            end if;
        end if;
    end process;

    port_out_14_process : process(clock, reset)
    begin
        if reset = '0' then
            port_out_14 <= x"00";
        elsif rising_edge(clock) then
            if address = x"EE" and write = '1' then
                port_out_14 <= datain;
            end if;
        end if;
    end process;

    port_out_15_process : process(clock, reset)
    begin
        if reset = '0' then
            port_out_15 <= x"00";
        elsif rising_edge(clock) then
            if address = x"EF" and write = '1' then
                port_out_15 <= datain;
            end if;
        end if;
    end process;

    -------------------------------------------------------------------------
    -- MEMORY DATA OUTPUT MULTIPLEXER
    -------------------------------------------------------------------------
    MUX1 : process(address, rom_dataout, rw_dataout, 
                   port_in_00, port_in_01, port_in_02, port_in_03,
                   port_in_04, port_in_05, port_in_06, port_in_07,
                   port_in_08, port_in_09, port_in_10, port_in_11,
                   port_in_12, port_in_13, port_in_14, port_in_15)
    begin
        if (to_integer(unsigned(address)) >= 0 and 
            to_integer(unsigned(address)) <= 127) then
            dataout <= rom_dataout;
        
        elsif (to_integer(unsigned(address)) >= 128 and 
               to_integer(unsigned(address)) <= 223) then
            dataout <= rw_dataout;
        
        elsif address = x"F0" then
            dataout <= port_in_00;
        elsif address = x"F1" then
            dataout <= port_in_01;
        elsif address = x"F2" then
            dataout <= port_in_02;
        elsif address = x"F3" then
            dataout <= port_in_03;
        elsif address = x"F4" then
            dataout <= port_in_04;
        elsif address = x"F5" then
            dataout <= port_in_05;
        elsif address = x"F6" then
            dataout <= port_in_06;
        elsif address = x"F7" then
            dataout <= port_in_07;
        elsif address = x"F8" then
            dataout <= port_in_08;
        elsif address = x"F9" then
            dataout <= port_in_09;
        elsif address = x"FA" then
            dataout <= port_in_10;
        elsif address = x"FB" then
            dataout <= port_in_11;
        elsif address = x"FC" then
            dataout <= port_in_12;
        elsif address = x"FD" then
            dataout <= port_in_13;
        elsif address = x"FE" then
            dataout <= port_in_14;
        elsif address = x"FF" then
            dataout <= port_in_15;
        
        else
            dataout <= x"00";
        end if;
    end process;

end architecture;
