
OLED1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000044b4  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004044b4  004044b4  000144b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000464  20400000  004044bc  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000002e0  20400464  00404920  00020464  2**2
                  ALLOC
  4 .stack        00002004  20400744  00404c00  00020464  2**0
                  ALLOC
  5 .heap         00000200  20402748  00406c04  00020464  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  00020464  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00020492  2**0
                  CONTENTS, READONLY
  8 .debug_info   00018248  00000000  00000000  000204eb  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000032e4  00000000  00000000  00038733  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000060e6  00000000  00000000  0003ba17  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000b48  00000000  00000000  00041afd  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000ac0  00000000  00000000  00042645  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00021829  00000000  00000000  00043105  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000ffe7  00000000  00000000  0006492e  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008ffc3  00000000  00000000  00074915  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00002f94  00000000  00000000  001048d8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	48 27 40 20 29 2b 40 00 d9 2b 40 00 d9 2b 40 00     H'@ )+@..+@..+@.
  400010:	d9 2b 40 00 d9 2b 40 00 d9 2b 40 00 00 00 00 00     .+@..+@..+@.....
	...
  40002c:	d9 2b 40 00 d9 2b 40 00 00 00 00 00 d9 2b 40 00     .+@..+@......+@.
  40003c:	d9 2b 40 00 d9 2b 40 00 d9 2b 40 00 01 30 40 00     .+@..+@..+@..0@.
  40004c:	b1 30 40 00 d9 2b 40 00 d9 2b 40 00 d9 2b 40 00     .0@..+@..+@..+@.
  40005c:	d9 2b 40 00 d9 2b 40 00 00 00 00 00 99 22 40 00     .+@..+@......"@.
  40006c:	b1 22 40 00 c9 22 40 00 d9 2b 40 00 d9 2b 40 00     ."@.."@..+@..+@.
  40007c:	d9 2b 40 00 e1 22 40 00 f9 22 40 00 d9 2b 40 00     .+@.."@.."@..+@.
  40008c:	d9 2b 40 00 d9 2b 40 00 d9 2b 40 00 d9 2b 40 00     .+@..+@..+@..+@.
  40009c:	d9 2b 40 00 d9 2b 40 00 d9 2b 40 00 d9 2b 40 00     .+@..+@..+@..+@.
  4000ac:	d9 2b 40 00 d9 2b 40 00 d9 2b 40 00 d9 2b 40 00     .+@..+@..+@..+@.
  4000bc:	d9 2b 40 00 d9 2b 40 00 d9 2b 40 00 d9 2b 40 00     .+@..+@..+@..+@.
  4000cc:	d9 2b 40 00 00 00 00 00 d9 2b 40 00 00 00 00 00     .+@......+@.....
  4000dc:	d9 2b 40 00 d9 2b 40 00 d9 2b 40 00 d9 2b 40 00     .+@..+@..+@..+@.
  4000ec:	d9 2b 40 00 d9 2b 40 00 d9 2b 40 00 d9 2b 40 00     .+@..+@..+@..+@.
  4000fc:	d9 2b 40 00 d9 2b 40 00 d9 2b 40 00 d9 2b 40 00     .+@..+@..+@..+@.
  40010c:	d9 2b 40 00 d9 2b 40 00 00 00 00 00 00 00 00 00     .+@..+@.........
  40011c:	00 00 00 00 d9 2b 40 00 d9 2b 40 00 d9 2b 40 00     .....+@..+@..+@.
  40012c:	d9 2b 40 00 d9 2b 40 00 00 00 00 00 d9 2b 40 00     .+@..+@......+@.
  40013c:	d9 2b 40 00                                         .+@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	20400464 	.word	0x20400464
  40015c:	00000000 	.word	0x00000000
  400160:	004044bc 	.word	0x004044bc

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	004044bc 	.word	0x004044bc
  4001a0:	20400468 	.word	0x20400468
  4001a4:	004044bc 	.word	0x004044bc
  4001a8:	00000000 	.word	0x00000000

004001ac <rtc_get_status>:
 * \param p_rtc Pointer to an RTC instance.
 *
 * \return Status of the RTC.
 */
uint32_t rtc_get_status(Rtc *p_rtc)
{
  4001ac:	b480      	push	{r7}
  4001ae:	b083      	sub	sp, #12
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
	return (p_rtc->RTC_SR);
  4001b4:	687b      	ldr	r3, [r7, #4]
  4001b6:	699b      	ldr	r3, [r3, #24]
}
  4001b8:	4618      	mov	r0, r3
  4001ba:	370c      	adds	r7, #12
  4001bc:	46bd      	mov	sp, r7
  4001be:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001c2:	4770      	bx	lr

004001c4 <rtc_clear_status>:
 *
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_clear Some flag bits which will be cleared.
 */
void rtc_clear_status(Rtc *p_rtc, uint32_t ul_clear)
{
  4001c4:	b480      	push	{r7}
  4001c6:	b083      	sub	sp, #12
  4001c8:	af00      	add	r7, sp, #0
  4001ca:	6078      	str	r0, [r7, #4]
  4001cc:	6039      	str	r1, [r7, #0]
	p_rtc->RTC_SCCR = ul_clear;
  4001ce:	687b      	ldr	r3, [r7, #4]
  4001d0:	683a      	ldr	r2, [r7, #0]
  4001d2:	61da      	str	r2, [r3, #28]
}
  4001d4:	bf00      	nop
  4001d6:	370c      	adds	r7, #12
  4001d8:	46bd      	mov	sp, r7
  4001da:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001de:	4770      	bx	lr

004001e0 <rtt_init>:
 * \param us_prescaler Prescaler value for the RTT.
 *
 * \return 0 if successful.
 */
uint32_t rtt_init(Rtt *p_rtt, uint16_t us_prescaler)
{
  4001e0:	b480      	push	{r7}
  4001e2:	b083      	sub	sp, #12
  4001e4:	af00      	add	r7, sp, #0
  4001e6:	6078      	str	r0, [r7, #4]
  4001e8:	460b      	mov	r3, r1
  4001ea:	807b      	strh	r3, [r7, #2]
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST | g_wobits_in_rtt_mr);
  4001ec:	887a      	ldrh	r2, [r7, #2]
  4001ee:	4b07      	ldr	r3, [pc, #28]	; (40020c <rtt_init+0x2c>)
  4001f0:	681b      	ldr	r3, [r3, #0]
  4001f2:	4313      	orrs	r3, r2
  4001f4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
  4001f8:	687b      	ldr	r3, [r7, #4]
  4001fa:	601a      	str	r2, [r3, #0]
#else
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST);
#endif
	return 0;
  4001fc:	2300      	movs	r3, #0
}
  4001fe:	4618      	mov	r0, r3
  400200:	370c      	adds	r7, #12
  400202:	46bd      	mov	sp, r7
  400204:	f85d 7b04 	ldr.w	r7, [sp], #4
  400208:	4770      	bx	lr
  40020a:	bf00      	nop
  40020c:	20400480 	.word	0x20400480

00400210 <rtt_sel_source>:
 *
 * \param p_rtt Pointer to an RTT instance.
 * \param is_rtc_sel RTC 1Hz Clock Selection.
 */
void rtt_sel_source(Rtt *p_rtt, bool is_rtc_sel)
{
  400210:	b480      	push	{r7}
  400212:	b083      	sub	sp, #12
  400214:	af00      	add	r7, sp, #0
  400216:	6078      	str	r0, [r7, #4]
  400218:	460b      	mov	r3, r1
  40021a:	70fb      	strb	r3, [r7, #3]
	if(is_rtc_sel) {
  40021c:	78fb      	ldrb	r3, [r7, #3]
  40021e:	2b00      	cmp	r3, #0
  400220:	d00d      	beq.n	40023e <rtt_sel_source+0x2e>
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
  400222:	4b10      	ldr	r3, [pc, #64]	; (400264 <rtt_sel_source+0x54>)
  400224:	681b      	ldr	r3, [r3, #0]
  400226:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  40022a:	4a0e      	ldr	r2, [pc, #56]	; (400264 <rtt_sel_source+0x54>)
  40022c:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  40022e:	687b      	ldr	r3, [r7, #4]
  400230:	681a      	ldr	r2, [r3, #0]
  400232:	4b0c      	ldr	r3, [pc, #48]	; (400264 <rtt_sel_source+0x54>)
  400234:	681b      	ldr	r3, [r3, #0]
  400236:	431a      	orrs	r2, r3
  400238:	687b      	ldr	r3, [r7, #4]
  40023a:	601a      	str	r2, [r3, #0]
	} else {
		g_wobits_in_rtt_mr &= ~RTT_MR_RTC1HZ;
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
	}
}
  40023c:	e00c      	b.n	400258 <rtt_sel_source+0x48>
		g_wobits_in_rtt_mr &= ~RTT_MR_RTC1HZ;
  40023e:	4b09      	ldr	r3, [pc, #36]	; (400264 <rtt_sel_source+0x54>)
  400240:	681b      	ldr	r3, [r3, #0]
  400242:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  400246:	4a07      	ldr	r2, [pc, #28]	; (400264 <rtt_sel_source+0x54>)
  400248:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  40024a:	687b      	ldr	r3, [r7, #4]
  40024c:	681a      	ldr	r2, [r3, #0]
  40024e:	4b05      	ldr	r3, [pc, #20]	; (400264 <rtt_sel_source+0x54>)
  400250:	681b      	ldr	r3, [r3, #0]
  400252:	431a      	orrs	r2, r3
  400254:	687b      	ldr	r3, [r7, #4]
  400256:	601a      	str	r2, [r3, #0]
}
  400258:	bf00      	nop
  40025a:	370c      	adds	r7, #12
  40025c:	46bd      	mov	sp, r7
  40025e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400262:	4770      	bx	lr
  400264:	20400480 	.word	0x20400480

00400268 <rtt_enable_interrupt>:
 *
 * \param p_rtt Pointer to an RTT instance.
 * \param ul_sources Interrupts to be enabled.
 */
void rtt_enable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
  400268:	b480      	push	{r7}
  40026a:	b085      	sub	sp, #20
  40026c:	af00      	add	r7, sp, #0
  40026e:	6078      	str	r0, [r7, #4]
  400270:	6039      	str	r1, [r7, #0]
	uint32_t temp;

	temp = p_rtt->RTT_MR;
  400272:	687b      	ldr	r3, [r7, #4]
  400274:	681b      	ldr	r3, [r3, #0]
  400276:	60fb      	str	r3, [r7, #12]
	temp |= ul_sources;
  400278:	68fa      	ldr	r2, [r7, #12]
  40027a:	683b      	ldr	r3, [r7, #0]
  40027c:	4313      	orrs	r3, r2
  40027e:	60fb      	str	r3, [r7, #12]
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  400280:	4b06      	ldr	r3, [pc, #24]	; (40029c <rtt_enable_interrupt+0x34>)
  400282:	681b      	ldr	r3, [r3, #0]
  400284:	68fa      	ldr	r2, [r7, #12]
  400286:	4313      	orrs	r3, r2
  400288:	60fb      	str	r3, [r7, #12]
#endif
	p_rtt->RTT_MR = temp;
  40028a:	687b      	ldr	r3, [r7, #4]
  40028c:	68fa      	ldr	r2, [r7, #12]
  40028e:	601a      	str	r2, [r3, #0]
}
  400290:	bf00      	nop
  400292:	3714      	adds	r7, #20
  400294:	46bd      	mov	sp, r7
  400296:	f85d 7b04 	ldr.w	r7, [sp], #4
  40029a:	4770      	bx	lr
  40029c:	20400480 	.word	0x20400480

004002a0 <rtt_disable_interrupt>:
 *
 * \param p_rtt Pointer to an RTT instance.
 * \param ul_sources Interrupts to be disabled.
 */
void rtt_disable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
  4002a0:	b480      	push	{r7}
  4002a2:	b085      	sub	sp, #20
  4002a4:	af00      	add	r7, sp, #0
  4002a6:	6078      	str	r0, [r7, #4]
  4002a8:	6039      	str	r1, [r7, #0]
	uint32_t temp = 0;
  4002aa:	2300      	movs	r3, #0
  4002ac:	60fb      	str	r3, [r7, #12]

	temp = p_rtt->RTT_MR;
  4002ae:	687b      	ldr	r3, [r7, #4]
  4002b0:	681b      	ldr	r3, [r3, #0]
  4002b2:	60fb      	str	r3, [r7, #12]
	temp &= (~ul_sources);
  4002b4:	683b      	ldr	r3, [r7, #0]
  4002b6:	43db      	mvns	r3, r3
  4002b8:	68fa      	ldr	r2, [r7, #12]
  4002ba:	4013      	ands	r3, r2
  4002bc:	60fb      	str	r3, [r7, #12]
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  4002be:	4b07      	ldr	r3, [pc, #28]	; (4002dc <rtt_disable_interrupt+0x3c>)
  4002c0:	681b      	ldr	r3, [r3, #0]
  4002c2:	68fa      	ldr	r2, [r7, #12]
  4002c4:	4313      	orrs	r3, r2
  4002c6:	60fb      	str	r3, [r7, #12]
#endif
	p_rtt->RTT_MR = temp;
  4002c8:	687b      	ldr	r3, [r7, #4]
  4002ca:	68fa      	ldr	r2, [r7, #12]
  4002cc:	601a      	str	r2, [r3, #0]
}
  4002ce:	bf00      	nop
  4002d0:	3714      	adds	r7, #20
  4002d2:	46bd      	mov	sp, r7
  4002d4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4002d8:	4770      	bx	lr
  4002da:	bf00      	nop
  4002dc:	20400480 	.word	0x20400480

004002e0 <rtt_read_timer_value>:
 * \param p_rtt Pointer to an RTT instance.
 *
 * \return The current Real-time Timer value.
 */
uint32_t rtt_read_timer_value(Rtt *p_rtt)
{
  4002e0:	b480      	push	{r7}
  4002e2:	b085      	sub	sp, #20
  4002e4:	af00      	add	r7, sp, #0
  4002e6:	6078      	str	r0, [r7, #4]
	uint32_t rtt_val = p_rtt->RTT_VR;
  4002e8:	687b      	ldr	r3, [r7, #4]
  4002ea:	689b      	ldr	r3, [r3, #8]
  4002ec:	60fb      	str	r3, [r7, #12]

	while (rtt_val != p_rtt->RTT_VR) {
  4002ee:	e002      	b.n	4002f6 <rtt_read_timer_value+0x16>
		rtt_val = p_rtt->RTT_VR;
  4002f0:	687b      	ldr	r3, [r7, #4]
  4002f2:	689b      	ldr	r3, [r3, #8]
  4002f4:	60fb      	str	r3, [r7, #12]
	while (rtt_val != p_rtt->RTT_VR) {
  4002f6:	687b      	ldr	r3, [r7, #4]
  4002f8:	689a      	ldr	r2, [r3, #8]
  4002fa:	68fb      	ldr	r3, [r7, #12]
  4002fc:	429a      	cmp	r2, r3
  4002fe:	d1f7      	bne.n	4002f0 <rtt_read_timer_value+0x10>
	}

	return rtt_val;
  400300:	68fb      	ldr	r3, [r7, #12]
}
  400302:	4618      	mov	r0, r3
  400304:	3714      	adds	r7, #20
  400306:	46bd      	mov	sp, r7
  400308:	f85d 7b04 	ldr.w	r7, [sp], #4
  40030c:	4770      	bx	lr

0040030e <rtt_get_status>:
 * \param p_rtt Pointer to an RTT instance.
 *
 * \return The Real-time Timer status.
 */
uint32_t rtt_get_status(Rtt *p_rtt)
{
  40030e:	b480      	push	{r7}
  400310:	b083      	sub	sp, #12
  400312:	af00      	add	r7, sp, #0
  400314:	6078      	str	r0, [r7, #4]
	return p_rtt->RTT_SR;
  400316:	687b      	ldr	r3, [r7, #4]
  400318:	68db      	ldr	r3, [r3, #12]
}
  40031a:	4618      	mov	r0, r3
  40031c:	370c      	adds	r7, #12
  40031e:	46bd      	mov	sp, r7
  400320:	f85d 7b04 	ldr.w	r7, [sp], #4
  400324:	4770      	bx	lr
	...

00400328 <rtt_write_alarm_time>:
 * \param ul_alarm_time Alarm time,Alarm time = ALMV + 1.
 *
 * \retval 0 Configuration is done.
 */
uint32_t rtt_write_alarm_time(Rtt *p_rtt, uint32_t ul_alarm_time)
{
  400328:	b580      	push	{r7, lr}
  40032a:	b084      	sub	sp, #16
  40032c:	af00      	add	r7, sp, #0
  40032e:	6078      	str	r0, [r7, #4]
  400330:	6039      	str	r1, [r7, #0]
	uint32_t flag;

	flag = p_rtt->RTT_MR & RTT_MR_ALMIEN;
  400332:	687b      	ldr	r3, [r7, #4]
  400334:	681b      	ldr	r3, [r3, #0]
  400336:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  40033a:	60fb      	str	r3, [r7, #12]

	rtt_disable_interrupt(RTT, RTT_MR_ALMIEN);
  40033c:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  400340:	480d      	ldr	r0, [pc, #52]	; (400378 <rtt_write_alarm_time+0x50>)
  400342:	4b0e      	ldr	r3, [pc, #56]	; (40037c <rtt_write_alarm_time+0x54>)
  400344:	4798      	blx	r3

	/**
	 * Alarm time = ALMV + 1,If the incoming parameter 
	 * is 0, the ALMV is set to 0xFFFFFFFF.
	*/
	if(ul_alarm_time == 0) {
  400346:	683b      	ldr	r3, [r7, #0]
  400348:	2b00      	cmp	r3, #0
  40034a:	d104      	bne.n	400356 <rtt_write_alarm_time+0x2e>
		p_rtt->RTT_AR = 0xFFFFFFFF;
  40034c:	687b      	ldr	r3, [r7, #4]
  40034e:	f04f 32ff 	mov.w	r2, #4294967295
  400352:	605a      	str	r2, [r3, #4]
  400354:	e003      	b.n	40035e <rtt_write_alarm_time+0x36>
	}
	else {
		p_rtt->RTT_AR = ul_alarm_time - 1;
  400356:	683b      	ldr	r3, [r7, #0]
  400358:	1e5a      	subs	r2, r3, #1
  40035a:	687b      	ldr	r3, [r7, #4]
  40035c:	605a      	str	r2, [r3, #4]
	}

	if (flag) {
  40035e:	68fb      	ldr	r3, [r7, #12]
  400360:	2b00      	cmp	r3, #0
  400362:	d004      	beq.n	40036e <rtt_write_alarm_time+0x46>
		rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
  400364:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  400368:	4803      	ldr	r0, [pc, #12]	; (400378 <rtt_write_alarm_time+0x50>)
  40036a:	4b05      	ldr	r3, [pc, #20]	; (400380 <rtt_write_alarm_time+0x58>)
  40036c:	4798      	blx	r3
	}

	return 0;
  40036e:	2300      	movs	r3, #0
}
  400370:	4618      	mov	r0, r3
  400372:	3710      	adds	r7, #16
  400374:	46bd      	mov	sp, r7
  400376:	bd80      	pop	{r7, pc}
  400378:	400e1830 	.word	0x400e1830
  40037c:	004002a1 	.word	0x004002a1
  400380:	00400269 	.word	0x00400269

00400384 <spi_get_peripheral_select_mode>:
 * \param p_spi Pointer to an SPI instance.
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
  400384:	b480      	push	{r7}
  400386:	b083      	sub	sp, #12
  400388:	af00      	add	r7, sp, #0
  40038a:	6078      	str	r0, [r7, #4]
	if (p_spi->SPI_MR & SPI_MR_PS) {
  40038c:	687b      	ldr	r3, [r7, #4]
  40038e:	685b      	ldr	r3, [r3, #4]
  400390:	f003 0302 	and.w	r3, r3, #2
  400394:	2b00      	cmp	r3, #0
  400396:	d001      	beq.n	40039c <spi_get_peripheral_select_mode+0x18>
		return 1;
  400398:	2301      	movs	r3, #1
  40039a:	e000      	b.n	40039e <spi_get_peripheral_select_mode+0x1a>
	} else {
		return 0;
  40039c:	2300      	movs	r3, #0
	}
}
  40039e:	4618      	mov	r0, r3
  4003a0:	370c      	adds	r7, #12
  4003a2:	46bd      	mov	sp, r7
  4003a4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4003a8:	4770      	bx	lr
	...

004003ac <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  4003ac:	b580      	push	{r7, lr}
  4003ae:	b082      	sub	sp, #8
  4003b0:	af00      	add	r7, sp, #0
  4003b2:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4003b4:	6878      	ldr	r0, [r7, #4]
  4003b6:	4b03      	ldr	r3, [pc, #12]	; (4003c4 <sysclk_enable_peripheral_clock+0x18>)
  4003b8:	4798      	blx	r3
}
  4003ba:	bf00      	nop
  4003bc:	3708      	adds	r7, #8
  4003be:	46bd      	mov	sp, r7
  4003c0:	bd80      	pop	{r7, pc}
  4003c2:	bf00      	nop
  4003c4:	004025d5 	.word	0x004025d5

004003c8 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  4003c8:	b580      	push	{r7, lr}
  4003ca:	b082      	sub	sp, #8
  4003cc:	af00      	add	r7, sp, #0
  4003ce:	6078      	str	r0, [r7, #4]
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  4003d0:	687b      	ldr	r3, [r7, #4]
  4003d2:	4a09      	ldr	r2, [pc, #36]	; (4003f8 <spi_enable_clock+0x30>)
  4003d4:	4293      	cmp	r3, r2
  4003d6:	d103      	bne.n	4003e0 <spi_enable_clock+0x18>
		sysclk_enable_peripheral_clock(ID_SPI0);
  4003d8:	2015      	movs	r0, #21
  4003da:	4b08      	ldr	r3, [pc, #32]	; (4003fc <spi_enable_clock+0x34>)
  4003dc:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  4003de:	e006      	b.n	4003ee <spi_enable_clock+0x26>
	else if (p_spi == SPI1) {
  4003e0:	687b      	ldr	r3, [r7, #4]
  4003e2:	4a07      	ldr	r2, [pc, #28]	; (400400 <spi_enable_clock+0x38>)
  4003e4:	4293      	cmp	r3, r2
  4003e6:	d102      	bne.n	4003ee <spi_enable_clock+0x26>
		sysclk_enable_peripheral_clock(ID_SPI1);
  4003e8:	202a      	movs	r0, #42	; 0x2a
  4003ea:	4b04      	ldr	r3, [pc, #16]	; (4003fc <spi_enable_clock+0x34>)
  4003ec:	4798      	blx	r3
}
  4003ee:	bf00      	nop
  4003f0:	3708      	adds	r7, #8
  4003f2:	46bd      	mov	sp, r7
  4003f4:	bd80      	pop	{r7, pc}
  4003f6:	bf00      	nop
  4003f8:	40008000 	.word	0x40008000
  4003fc:	004003ad 	.word	0x004003ad
  400400:	40058000 	.word	0x40058000

00400404 <spi_set_peripheral_chip_select_value>:
 *                 The decode mode can be enabled/disabled by follow functions:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
  400404:	b480      	push	{r7}
  400406:	b083      	sub	sp, #12
  400408:	af00      	add	r7, sp, #0
  40040a:	6078      	str	r0, [r7, #4]
  40040c:	6039      	str	r1, [r7, #0]
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  40040e:	687b      	ldr	r3, [r7, #4]
  400410:	685b      	ldr	r3, [r3, #4]
  400412:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
  400416:	687b      	ldr	r3, [r7, #4]
  400418:	605a      	str	r2, [r3, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  40041a:	687b      	ldr	r3, [r7, #4]
  40041c:	685a      	ldr	r2, [r3, #4]
  40041e:	683b      	ldr	r3, [r7, #0]
  400420:	041b      	lsls	r3, r3, #16
  400422:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
  400426:	431a      	orrs	r2, r3
  400428:	687b      	ldr	r3, [r7, #4]
  40042a:	605a      	str	r2, [r3, #4]
}
  40042c:	bf00      	nop
  40042e:	370c      	adds	r7, #12
  400430:	46bd      	mov	sp, r7
  400432:	f85d 7b04 	ldr.w	r7, [sp], #4
  400436:	4770      	bx	lr

00400438 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  400438:	b580      	push	{r7, lr}
  40043a:	b084      	sub	sp, #16
  40043c:	af00      	add	r7, sp, #0
  40043e:	6078      	str	r0, [r7, #4]
  400440:	4608      	mov	r0, r1
  400442:	4611      	mov	r1, r2
  400444:	461a      	mov	r2, r3
  400446:	4603      	mov	r3, r0
  400448:	807b      	strh	r3, [r7, #2]
  40044a:	460b      	mov	r3, r1
  40044c:	707b      	strb	r3, [r7, #1]
  40044e:	4613      	mov	r3, r2
  400450:	703b      	strb	r3, [r7, #0]
	uint32_t timeout = SPI_TIMEOUT;
  400452:	f643 2398 	movw	r3, #15000	; 0x3a98
  400456:	60fb      	str	r3, [r7, #12]
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  400458:	e006      	b.n	400468 <spi_write+0x30>
		if (!timeout--) {
  40045a:	68fb      	ldr	r3, [r7, #12]
  40045c:	1e5a      	subs	r2, r3, #1
  40045e:	60fa      	str	r2, [r7, #12]
  400460:	2b00      	cmp	r3, #0
  400462:	d101      	bne.n	400468 <spi_write+0x30>
			return SPI_ERROR_TIMEOUT;
  400464:	2301      	movs	r3, #1
  400466:	e020      	b.n	4004aa <spi_write+0x72>
	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  400468:	687b      	ldr	r3, [r7, #4]
  40046a:	691b      	ldr	r3, [r3, #16]
  40046c:	f003 0302 	and.w	r3, r3, #2
  400470:	2b00      	cmp	r3, #0
  400472:	d0f2      	beq.n	40045a <spi_write+0x22>
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  400474:	6878      	ldr	r0, [r7, #4]
  400476:	4b0f      	ldr	r3, [pc, #60]	; (4004b4 <spi_write+0x7c>)
  400478:	4798      	blx	r3
  40047a:	4603      	mov	r3, r0
  40047c:	2b00      	cmp	r3, #0
  40047e:	d00e      	beq.n	40049e <spi_write+0x66>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  400480:	887a      	ldrh	r2, [r7, #2]
  400482:	787b      	ldrb	r3, [r7, #1]
  400484:	041b      	lsls	r3, r3, #16
  400486:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
  40048a:	4313      	orrs	r3, r2
  40048c:	60bb      	str	r3, [r7, #8]
		if (uc_last) {
  40048e:	783b      	ldrb	r3, [r7, #0]
  400490:	2b00      	cmp	r3, #0
  400492:	d006      	beq.n	4004a2 <spi_write+0x6a>
			value |= SPI_TDR_LASTXFER;
  400494:	68bb      	ldr	r3, [r7, #8]
  400496:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  40049a:	60bb      	str	r3, [r7, #8]
  40049c:	e001      	b.n	4004a2 <spi_write+0x6a>
		}
	} else {
		value = SPI_TDR_TD(us_data);
  40049e:	887b      	ldrh	r3, [r7, #2]
  4004a0:	60bb      	str	r3, [r7, #8]
	}

	p_spi->SPI_TDR = value;
  4004a2:	687b      	ldr	r3, [r7, #4]
  4004a4:	68ba      	ldr	r2, [r7, #8]
  4004a6:	60da      	str	r2, [r3, #12]

	return SPI_OK;
  4004a8:	2300      	movs	r3, #0
}
  4004aa:	4618      	mov	r0, r3
  4004ac:	3710      	adds	r7, #16
  4004ae:	46bd      	mov	sp, r7
  4004b0:	bd80      	pop	{r7, pc}
  4004b2:	bf00      	nop
  4004b4:	00400385 	.word	0x00400385

004004b8 <spi_set_clock_polarity>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
  4004b8:	b480      	push	{r7}
  4004ba:	b085      	sub	sp, #20
  4004bc:	af00      	add	r7, sp, #0
  4004be:	60f8      	str	r0, [r7, #12]
  4004c0:	60b9      	str	r1, [r7, #8]
  4004c2:	607a      	str	r2, [r7, #4]
	if (ul_polarity) {
  4004c4:	687b      	ldr	r3, [r7, #4]
  4004c6:	2b00      	cmp	r3, #0
  4004c8:	d00c      	beq.n	4004e4 <spi_set_clock_polarity+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  4004ca:	68fb      	ldr	r3, [r7, #12]
  4004cc:	68ba      	ldr	r2, [r7, #8]
  4004ce:	320c      	adds	r2, #12
  4004d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4004d4:	f043 0101 	orr.w	r1, r3, #1
  4004d8:	68fb      	ldr	r3, [r7, #12]
  4004da:	68ba      	ldr	r2, [r7, #8]
  4004dc:	320c      	adds	r2, #12
  4004de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
	}
}
  4004e2:	e00b      	b.n	4004fc <spi_set_clock_polarity+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  4004e4:	68fb      	ldr	r3, [r7, #12]
  4004e6:	68ba      	ldr	r2, [r7, #8]
  4004e8:	320c      	adds	r2, #12
  4004ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4004ee:	f023 0101 	bic.w	r1, r3, #1
  4004f2:	68fb      	ldr	r3, [r7, #12]
  4004f4:	68ba      	ldr	r2, [r7, #8]
  4004f6:	320c      	adds	r2, #12
  4004f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  4004fc:	bf00      	nop
  4004fe:	3714      	adds	r7, #20
  400500:	46bd      	mov	sp, r7
  400502:	f85d 7b04 	ldr.w	r7, [sp], #4
  400506:	4770      	bx	lr

00400508 <spi_set_clock_phase>:
 * \param p_spi Pointer to an SPI instance.
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
  400508:	b480      	push	{r7}
  40050a:	b085      	sub	sp, #20
  40050c:	af00      	add	r7, sp, #0
  40050e:	60f8      	str	r0, [r7, #12]
  400510:	60b9      	str	r1, [r7, #8]
  400512:	607a      	str	r2, [r7, #4]
	if (ul_phase) {
  400514:	687b      	ldr	r3, [r7, #4]
  400516:	2b00      	cmp	r3, #0
  400518:	d00c      	beq.n	400534 <spi_set_clock_phase+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  40051a:	68fb      	ldr	r3, [r7, #12]
  40051c:	68ba      	ldr	r2, [r7, #8]
  40051e:	320c      	adds	r2, #12
  400520:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400524:	f043 0102 	orr.w	r1, r3, #2
  400528:	68fb      	ldr	r3, [r7, #12]
  40052a:	68ba      	ldr	r2, [r7, #8]
  40052c:	320c      	adds	r2, #12
  40052e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
	}
}
  400532:	e00b      	b.n	40054c <spi_set_clock_phase+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  400534:	68fb      	ldr	r3, [r7, #12]
  400536:	68ba      	ldr	r2, [r7, #8]
  400538:	320c      	adds	r2, #12
  40053a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40053e:	f023 0102 	bic.w	r1, r3, #2
  400542:	68fb      	ldr	r3, [r7, #12]
  400544:	68ba      	ldr	r2, [r7, #8]
  400546:	320c      	adds	r2, #12
  400548:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  40054c:	bf00      	nop
  40054e:	3714      	adds	r7, #20
  400550:	46bd      	mov	sp, r7
  400552:	f85d 7b04 	ldr.w	r7, [sp], #4
  400556:	4770      	bx	lr

00400558 <spi_configure_cs_behavior>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
  400558:	b480      	push	{r7}
  40055a:	b085      	sub	sp, #20
  40055c:	af00      	add	r7, sp, #0
  40055e:	60f8      	str	r0, [r7, #12]
  400560:	60b9      	str	r1, [r7, #8]
  400562:	607a      	str	r2, [r7, #4]
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  400564:	687b      	ldr	r3, [r7, #4]
  400566:	2b04      	cmp	r3, #4
  400568:	d118      	bne.n	40059c <spi_configure_cs_behavior+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  40056a:	68fb      	ldr	r3, [r7, #12]
  40056c:	68ba      	ldr	r2, [r7, #8]
  40056e:	320c      	adds	r2, #12
  400570:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400574:	f023 0108 	bic.w	r1, r3, #8
  400578:	68fb      	ldr	r3, [r7, #12]
  40057a:	68ba      	ldr	r2, [r7, #8]
  40057c:	320c      	adds	r2, #12
  40057e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  400582:	68fb      	ldr	r3, [r7, #12]
  400584:	68ba      	ldr	r2, [r7, #8]
  400586:	320c      	adds	r2, #12
  400588:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40058c:	f043 0104 	orr.w	r1, r3, #4
  400590:	68fb      	ldr	r3, [r7, #12]
  400592:	68ba      	ldr	r2, [r7, #8]
  400594:	320c      	adds	r2, #12
  400596:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
	}
}
  40059a:	e02a      	b.n	4005f2 <spi_configure_cs_behavior+0x9a>
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  40059c:	687b      	ldr	r3, [r7, #4]
  40059e:	2b00      	cmp	r3, #0
  4005a0:	d118      	bne.n	4005d4 <spi_configure_cs_behavior+0x7c>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4005a2:	68fb      	ldr	r3, [r7, #12]
  4005a4:	68ba      	ldr	r2, [r7, #8]
  4005a6:	320c      	adds	r2, #12
  4005a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4005ac:	f023 0108 	bic.w	r1, r3, #8
  4005b0:	68fb      	ldr	r3, [r7, #12]
  4005b2:	68ba      	ldr	r2, [r7, #8]
  4005b4:	320c      	adds	r2, #12
  4005b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  4005ba:	68fb      	ldr	r3, [r7, #12]
  4005bc:	68ba      	ldr	r2, [r7, #8]
  4005be:	320c      	adds	r2, #12
  4005c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4005c4:	f023 0104 	bic.w	r1, r3, #4
  4005c8:	68fb      	ldr	r3, [r7, #12]
  4005ca:	68ba      	ldr	r2, [r7, #8]
  4005cc:	320c      	adds	r2, #12
  4005ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  4005d2:	e00e      	b.n	4005f2 <spi_configure_cs_behavior+0x9a>
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  4005d4:	687b      	ldr	r3, [r7, #4]
  4005d6:	2b08      	cmp	r3, #8
  4005d8:	d10b      	bne.n	4005f2 <spi_configure_cs_behavior+0x9a>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  4005da:	68fb      	ldr	r3, [r7, #12]
  4005dc:	68ba      	ldr	r2, [r7, #8]
  4005de:	320c      	adds	r2, #12
  4005e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4005e4:	f043 0108 	orr.w	r1, r3, #8
  4005e8:	68fb      	ldr	r3, [r7, #12]
  4005ea:	68ba      	ldr	r2, [r7, #8]
  4005ec:	320c      	adds	r2, #12
  4005ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  4005f2:	bf00      	nop
  4005f4:	3714      	adds	r7, #20
  4005f6:	46bd      	mov	sp, r7
  4005f8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4005fc:	4770      	bx	lr

004005fe <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  4005fe:	b480      	push	{r7}
  400600:	b085      	sub	sp, #20
  400602:	af00      	add	r7, sp, #0
  400604:	60f8      	str	r0, [r7, #12]
  400606:	60b9      	str	r1, [r7, #8]
  400608:	607a      	str	r2, [r7, #4]
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  40060a:	68fb      	ldr	r3, [r7, #12]
  40060c:	68ba      	ldr	r2, [r7, #8]
  40060e:	320c      	adds	r2, #12
  400610:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400614:	f023 01f0 	bic.w	r1, r3, #240	; 0xf0
  400618:	68fb      	ldr	r3, [r7, #12]
  40061a:	68ba      	ldr	r2, [r7, #8]
  40061c:	320c      	adds	r2, #12
  40061e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  400622:	68fb      	ldr	r3, [r7, #12]
  400624:	68ba      	ldr	r2, [r7, #8]
  400626:	320c      	adds	r2, #12
  400628:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  40062c:	687b      	ldr	r3, [r7, #4]
  40062e:	ea42 0103 	orr.w	r1, r2, r3
  400632:	68fb      	ldr	r3, [r7, #12]
  400634:	68ba      	ldr	r2, [r7, #8]
  400636:	320c      	adds	r2, #12
  400638:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  40063c:	bf00      	nop
  40063e:	3714      	adds	r7, #20
  400640:	46bd      	mov	sp, r7
  400642:	f85d 7b04 	ldr.w	r7, [sp], #4
  400646:	4770      	bx	lr

00400648 <spi_calc_baudrate_div>:
 * \return Divider or error code.
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
  400648:	b480      	push	{r7}
  40064a:	b085      	sub	sp, #20
  40064c:	af00      	add	r7, sp, #0
  40064e:	6078      	str	r0, [r7, #4]
  400650:	6039      	str	r1, [r7, #0]
	int baud_div = div_ceil(mck, baudrate);
  400652:	683a      	ldr	r2, [r7, #0]
  400654:	687b      	ldr	r3, [r7, #4]
  400656:	4413      	add	r3, r2
  400658:	1e5a      	subs	r2, r3, #1
  40065a:	687b      	ldr	r3, [r7, #4]
  40065c:	fbb2 f3f3 	udiv	r3, r2, r3
  400660:	60fb      	str	r3, [r7, #12]

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  400662:	68fb      	ldr	r3, [r7, #12]
  400664:	2b00      	cmp	r3, #0
  400666:	dd02      	ble.n	40066e <spi_calc_baudrate_div+0x26>
  400668:	68fb      	ldr	r3, [r7, #12]
  40066a:	2bff      	cmp	r3, #255	; 0xff
  40066c:	dd02      	ble.n	400674 <spi_calc_baudrate_div+0x2c>
		return -1;
  40066e:	f04f 33ff 	mov.w	r3, #4294967295
  400672:	e001      	b.n	400678 <spi_calc_baudrate_div+0x30>
	}

	return baud_div;
  400674:	68fb      	ldr	r3, [r7, #12]
  400676:	b21b      	sxth	r3, r3
}
  400678:	4618      	mov	r0, r3
  40067a:	3714      	adds	r7, #20
  40067c:	46bd      	mov	sp, r7
  40067e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400682:	4770      	bx	lr

00400684 <spi_set_baudrate_div>:
 * \retval is 0 Success.
 * \retval is -1 Error.
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
  400684:	b480      	push	{r7}
  400686:	b085      	sub	sp, #20
  400688:	af00      	add	r7, sp, #0
  40068a:	60f8      	str	r0, [r7, #12]
  40068c:	60b9      	str	r1, [r7, #8]
  40068e:	4613      	mov	r3, r2
  400690:	71fb      	strb	r3, [r7, #7]
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  400692:	79fb      	ldrb	r3, [r7, #7]
  400694:	2b00      	cmp	r3, #0
  400696:	d102      	bne.n	40069e <spi_set_baudrate_div+0x1a>
        return -1;
  400698:	f04f 33ff 	mov.w	r3, #4294967295
  40069c:	e01b      	b.n	4006d6 <spi_set_baudrate_div+0x52>

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  40069e:	68fb      	ldr	r3, [r7, #12]
  4006a0:	68ba      	ldr	r2, [r7, #8]
  4006a2:	320c      	adds	r2, #12
  4006a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4006a8:	f423 417f 	bic.w	r1, r3, #65280	; 0xff00
  4006ac:	68fb      	ldr	r3, [r7, #12]
  4006ae:	68ba      	ldr	r2, [r7, #8]
  4006b0:	320c      	adds	r2, #12
  4006b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4006b6:	68fb      	ldr	r3, [r7, #12]
  4006b8:	68ba      	ldr	r2, [r7, #8]
  4006ba:	320c      	adds	r2, #12
  4006bc:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  4006c0:	79fb      	ldrb	r3, [r7, #7]
  4006c2:	021b      	lsls	r3, r3, #8
  4006c4:	b29b      	uxth	r3, r3
  4006c6:	ea42 0103 	orr.w	r1, r2, r3
  4006ca:	68fb      	ldr	r3, [r7, #12]
  4006cc:	68ba      	ldr	r2, [r7, #8]
  4006ce:	320c      	adds	r2, #12
  4006d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return 0;
  4006d4:	2300      	movs	r3, #0
}
  4006d6:	4618      	mov	r0, r3
  4006d8:	3714      	adds	r7, #20
  4006da:	46bd      	mov	sp, r7
  4006dc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006e0:	4770      	bx	lr
	...

004006e4 <gfx_mono_set_framebuffer>:
	uint8_t framebuffer[FRAMEBUFFER_SIZE];
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
  4006e4:	b480      	push	{r7}
  4006e6:	b083      	sub	sp, #12
  4006e8:	af00      	add	r7, sp, #0
  4006ea:	6078      	str	r0, [r7, #4]
	fbpointer = framebuffer;
  4006ec:	4a04      	ldr	r2, [pc, #16]	; (400700 <gfx_mono_set_framebuffer+0x1c>)
  4006ee:	687b      	ldr	r3, [r7, #4]
  4006f0:	6013      	str	r3, [r2, #0]
}
  4006f2:	bf00      	nop
  4006f4:	370c      	adds	r7, #12
  4006f6:	46bd      	mov	sp, r7
  4006f8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006fc:	4770      	bx	lr
  4006fe:	bf00      	nop
  400700:	20400484 	.word	0x20400484

00400704 <gfx_mono_framebuffer_put_byte>:
	gfx_mono_framebuffer_put_byte(0, 0, 0xFF);
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
  400704:	b480      	push	{r7}
  400706:	b083      	sub	sp, #12
  400708:	af00      	add	r7, sp, #0
  40070a:	4603      	mov	r3, r0
  40070c:	71fb      	strb	r3, [r7, #7]
  40070e:	460b      	mov	r3, r1
  400710:	71bb      	strb	r3, [r7, #6]
  400712:	4613      	mov	r3, r2
  400714:	717b      	strb	r3, [r7, #5]
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  400716:	4b08      	ldr	r3, [pc, #32]	; (400738 <gfx_mono_framebuffer_put_byte+0x34>)
  400718:	681a      	ldr	r2, [r3, #0]
  40071a:	79fb      	ldrb	r3, [r7, #7]
  40071c:	01db      	lsls	r3, r3, #7
  40071e:	4619      	mov	r1, r3
  400720:	79bb      	ldrb	r3, [r7, #6]
  400722:	440b      	add	r3, r1
  400724:	4413      	add	r3, r2
  400726:	797a      	ldrb	r2, [r7, #5]
  400728:	701a      	strb	r2, [r3, #0]
}
  40072a:	bf00      	nop
  40072c:	370c      	adds	r7, #12
  40072e:	46bd      	mov	sp, r7
  400730:	f85d 7b04 	ldr.w	r7, [sp], #4
  400734:	4770      	bx	lr
  400736:	bf00      	nop
  400738:	20400484 	.word	0x20400484

0040073c <gfx_mono_framebuffer_get_byte>:
 * \code
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
  40073c:	b480      	push	{r7}
  40073e:	b083      	sub	sp, #12
  400740:	af00      	add	r7, sp, #0
  400742:	4603      	mov	r3, r0
  400744:	460a      	mov	r2, r1
  400746:	71fb      	strb	r3, [r7, #7]
  400748:	4613      	mov	r3, r2
  40074a:	71bb      	strb	r3, [r7, #6]
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  40074c:	4b07      	ldr	r3, [pc, #28]	; (40076c <gfx_mono_framebuffer_get_byte+0x30>)
  40074e:	681a      	ldr	r2, [r3, #0]
  400750:	79fb      	ldrb	r3, [r7, #7]
  400752:	01db      	lsls	r3, r3, #7
  400754:	4619      	mov	r1, r3
  400756:	79bb      	ldrb	r3, [r7, #6]
  400758:	440b      	add	r3, r1
  40075a:	4413      	add	r3, r2
  40075c:	781b      	ldrb	r3, [r3, #0]
}
  40075e:	4618      	mov	r0, r3
  400760:	370c      	adds	r7, #12
  400762:	46bd      	mov	sp, r7
  400764:	f85d 7b04 	ldr.w	r7, [sp], #4
  400768:	4770      	bx	lr
  40076a:	bf00      	nop
  40076c:	20400484 	.word	0x20400484

00400770 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
  400770:	b590      	push	{r4, r7, lr}
  400772:	b085      	sub	sp, #20
  400774:	af00      	add	r7, sp, #0
  400776:	4604      	mov	r4, r0
  400778:	4608      	mov	r0, r1
  40077a:	4611      	mov	r1, r2
  40077c:	461a      	mov	r2, r3
  40077e:	4623      	mov	r3, r4
  400780:	71fb      	strb	r3, [r7, #7]
  400782:	4603      	mov	r3, r0
  400784:	71bb      	strb	r3, [r7, #6]
  400786:	460b      	mov	r3, r1
  400788:	717b      	strb	r3, [r7, #5]
  40078a:	4613      	mov	r3, r2
  40078c:	713b      	strb	r3, [r7, #4]
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
  40078e:	79fa      	ldrb	r2, [r7, #7]
  400790:	797b      	ldrb	r3, [r7, #5]
  400792:	4413      	add	r3, r2
  400794:	2b80      	cmp	r3, #128	; 0x80
  400796:	dd06      	ble.n	4007a6 <gfx_mono_generic_draw_horizontal_line+0x36>
		length = GFX_MONO_LCD_WIDTH - x;
  400798:	79fb      	ldrb	r3, [r7, #7]
  40079a:	f1c3 23ff 	rsb	r3, r3, #4278255360	; 0xff00ff00
  40079e:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
  4007a2:	3380      	adds	r3, #128	; 0x80
  4007a4:	717b      	strb	r3, [r7, #5]
	}

	page = y / 8;
  4007a6:	79bb      	ldrb	r3, [r7, #6]
  4007a8:	08db      	lsrs	r3, r3, #3
  4007aa:	73fb      	strb	r3, [r7, #15]
	pixelmask = (1 << (y - (page * 8)));
  4007ac:	79ba      	ldrb	r2, [r7, #6]
  4007ae:	7bfb      	ldrb	r3, [r7, #15]
  4007b0:	00db      	lsls	r3, r3, #3
  4007b2:	1ad3      	subs	r3, r2, r3
  4007b4:	2201      	movs	r2, #1
  4007b6:	fa02 f303 	lsl.w	r3, r2, r3
  4007ba:	73bb      	strb	r3, [r7, #14]

	if (length == 0) {
  4007bc:	797b      	ldrb	r3, [r7, #5]
  4007be:	2b00      	cmp	r3, #0
  4007c0:	d066      	beq.n	400890 <gfx_mono_generic_draw_horizontal_line+0x120>
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
  4007c2:	793b      	ldrb	r3, [r7, #4]
  4007c4:	2b01      	cmp	r3, #1
  4007c6:	d01c      	beq.n	400802 <gfx_mono_generic_draw_horizontal_line+0x92>
  4007c8:	2b02      	cmp	r3, #2
  4007ca:	d05b      	beq.n	400884 <gfx_mono_generic_draw_horizontal_line+0x114>
  4007cc:	2b00      	cmp	r3, #0
  4007ce:	d03b      	beq.n	400848 <gfx_mono_generic_draw_horizontal_line+0xd8>
			gfx_mono_put_byte(page, x + length, temp);
		}
		break;

	default:
		break;
  4007d0:	e05f      	b.n	400892 <gfx_mono_generic_draw_horizontal_line+0x122>
			temp = gfx_mono_get_byte(page, x + length);
  4007d2:	79fa      	ldrb	r2, [r7, #7]
  4007d4:	797b      	ldrb	r3, [r7, #5]
  4007d6:	4413      	add	r3, r2
  4007d8:	b2da      	uxtb	r2, r3
  4007da:	7bfb      	ldrb	r3, [r7, #15]
  4007dc:	4611      	mov	r1, r2
  4007de:	4618      	mov	r0, r3
  4007e0:	4b2d      	ldr	r3, [pc, #180]	; (400898 <gfx_mono_generic_draw_horizontal_line+0x128>)
  4007e2:	4798      	blx	r3
  4007e4:	4603      	mov	r3, r0
  4007e6:	737b      	strb	r3, [r7, #13]
			temp |= pixelmask;
  4007e8:	7b7a      	ldrb	r2, [r7, #13]
  4007ea:	7bbb      	ldrb	r3, [r7, #14]
  4007ec:	4313      	orrs	r3, r2
  4007ee:	737b      	strb	r3, [r7, #13]
			gfx_mono_put_byte(page, x + length, temp);
  4007f0:	79fa      	ldrb	r2, [r7, #7]
  4007f2:	797b      	ldrb	r3, [r7, #5]
  4007f4:	4413      	add	r3, r2
  4007f6:	b2d9      	uxtb	r1, r3
  4007f8:	7b7a      	ldrb	r2, [r7, #13]
  4007fa:	7bf8      	ldrb	r0, [r7, #15]
  4007fc:	2300      	movs	r3, #0
  4007fe:	4c27      	ldr	r4, [pc, #156]	; (40089c <gfx_mono_generic_draw_horizontal_line+0x12c>)
  400800:	47a0      	blx	r4
		while (length-- > 0) {
  400802:	797b      	ldrb	r3, [r7, #5]
  400804:	1e5a      	subs	r2, r3, #1
  400806:	717a      	strb	r2, [r7, #5]
  400808:	2b00      	cmp	r3, #0
  40080a:	d1e2      	bne.n	4007d2 <gfx_mono_generic_draw_horizontal_line+0x62>
		break;
  40080c:	e041      	b.n	400892 <gfx_mono_generic_draw_horizontal_line+0x122>
			temp = gfx_mono_get_byte(page, x + length);
  40080e:	79fa      	ldrb	r2, [r7, #7]
  400810:	797b      	ldrb	r3, [r7, #5]
  400812:	4413      	add	r3, r2
  400814:	b2da      	uxtb	r2, r3
  400816:	7bfb      	ldrb	r3, [r7, #15]
  400818:	4611      	mov	r1, r2
  40081a:	4618      	mov	r0, r3
  40081c:	4b1e      	ldr	r3, [pc, #120]	; (400898 <gfx_mono_generic_draw_horizontal_line+0x128>)
  40081e:	4798      	blx	r3
  400820:	4603      	mov	r3, r0
  400822:	737b      	strb	r3, [r7, #13]
			temp &= ~pixelmask;
  400824:	f997 300e 	ldrsb.w	r3, [r7, #14]
  400828:	43db      	mvns	r3, r3
  40082a:	b25a      	sxtb	r2, r3
  40082c:	f997 300d 	ldrsb.w	r3, [r7, #13]
  400830:	4013      	ands	r3, r2
  400832:	b25b      	sxtb	r3, r3
  400834:	737b      	strb	r3, [r7, #13]
			gfx_mono_put_byte(page, x + length, temp);
  400836:	79fa      	ldrb	r2, [r7, #7]
  400838:	797b      	ldrb	r3, [r7, #5]
  40083a:	4413      	add	r3, r2
  40083c:	b2d9      	uxtb	r1, r3
  40083e:	7b7a      	ldrb	r2, [r7, #13]
  400840:	7bf8      	ldrb	r0, [r7, #15]
  400842:	2300      	movs	r3, #0
  400844:	4c15      	ldr	r4, [pc, #84]	; (40089c <gfx_mono_generic_draw_horizontal_line+0x12c>)
  400846:	47a0      	blx	r4
		while (length-- > 0) {
  400848:	797b      	ldrb	r3, [r7, #5]
  40084a:	1e5a      	subs	r2, r3, #1
  40084c:	717a      	strb	r2, [r7, #5]
  40084e:	2b00      	cmp	r3, #0
  400850:	d1dd      	bne.n	40080e <gfx_mono_generic_draw_horizontal_line+0x9e>
		break;
  400852:	e01e      	b.n	400892 <gfx_mono_generic_draw_horizontal_line+0x122>
			temp = gfx_mono_get_byte(page, x + length);
  400854:	79fa      	ldrb	r2, [r7, #7]
  400856:	797b      	ldrb	r3, [r7, #5]
  400858:	4413      	add	r3, r2
  40085a:	b2da      	uxtb	r2, r3
  40085c:	7bfb      	ldrb	r3, [r7, #15]
  40085e:	4611      	mov	r1, r2
  400860:	4618      	mov	r0, r3
  400862:	4b0d      	ldr	r3, [pc, #52]	; (400898 <gfx_mono_generic_draw_horizontal_line+0x128>)
  400864:	4798      	blx	r3
  400866:	4603      	mov	r3, r0
  400868:	737b      	strb	r3, [r7, #13]
			temp ^= pixelmask;
  40086a:	7b7a      	ldrb	r2, [r7, #13]
  40086c:	7bbb      	ldrb	r3, [r7, #14]
  40086e:	4053      	eors	r3, r2
  400870:	737b      	strb	r3, [r7, #13]
			gfx_mono_put_byte(page, x + length, temp);
  400872:	79fa      	ldrb	r2, [r7, #7]
  400874:	797b      	ldrb	r3, [r7, #5]
  400876:	4413      	add	r3, r2
  400878:	b2d9      	uxtb	r1, r3
  40087a:	7b7a      	ldrb	r2, [r7, #13]
  40087c:	7bf8      	ldrb	r0, [r7, #15]
  40087e:	2300      	movs	r3, #0
  400880:	4c06      	ldr	r4, [pc, #24]	; (40089c <gfx_mono_generic_draw_horizontal_line+0x12c>)
  400882:	47a0      	blx	r4
		while (length-- > 0) {
  400884:	797b      	ldrb	r3, [r7, #5]
  400886:	1e5a      	subs	r2, r3, #1
  400888:	717a      	strb	r2, [r7, #5]
  40088a:	2b00      	cmp	r3, #0
  40088c:	d1e2      	bne.n	400854 <gfx_mono_generic_draw_horizontal_line+0xe4>
		break;
  40088e:	e000      	b.n	400892 <gfx_mono_generic_draw_horizontal_line+0x122>
		return;
  400890:	bf00      	nop
	}
}
  400892:	3714      	adds	r7, #20
  400894:	46bd      	mov	sp, r7
  400896:	bd90      	pop	{r4, r7, pc}
  400898:	00400cad 	.word	0x00400cad
  40089c:	00400c29 	.word	0x00400c29

004008a0 <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  4008a0:	b590      	push	{r4, r7, lr}
  4008a2:	b083      	sub	sp, #12
  4008a4:	af00      	add	r7, sp, #0
  4008a6:	4604      	mov	r4, r0
  4008a8:	4608      	mov	r0, r1
  4008aa:	4611      	mov	r1, r2
  4008ac:	461a      	mov	r2, r3
  4008ae:	4623      	mov	r3, r4
  4008b0:	71fb      	strb	r3, [r7, #7]
  4008b2:	4603      	mov	r3, r0
  4008b4:	71bb      	strb	r3, [r7, #6]
  4008b6:	460b      	mov	r3, r1
  4008b8:	717b      	strb	r3, [r7, #5]
  4008ba:	4613      	mov	r3, r2
  4008bc:	713b      	strb	r3, [r7, #4]
	if (height == 0) {
  4008be:	793b      	ldrb	r3, [r7, #4]
  4008c0:	2b00      	cmp	r3, #0
  4008c2:	d00f      	beq.n	4008e4 <gfx_mono_generic_draw_filled_rect+0x44>
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
  4008c4:	e008      	b.n	4008d8 <gfx_mono_generic_draw_filled_rect+0x38>
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
  4008c6:	79ba      	ldrb	r2, [r7, #6]
  4008c8:	793b      	ldrb	r3, [r7, #4]
  4008ca:	4413      	add	r3, r2
  4008cc:	b2d9      	uxtb	r1, r3
  4008ce:	7e3b      	ldrb	r3, [r7, #24]
  4008d0:	797a      	ldrb	r2, [r7, #5]
  4008d2:	79f8      	ldrb	r0, [r7, #7]
  4008d4:	4c05      	ldr	r4, [pc, #20]	; (4008ec <gfx_mono_generic_draw_filled_rect+0x4c>)
  4008d6:	47a0      	blx	r4
	while (height-- > 0) {
  4008d8:	793b      	ldrb	r3, [r7, #4]
  4008da:	1e5a      	subs	r2, r3, #1
  4008dc:	713a      	strb	r2, [r7, #4]
  4008de:	2b00      	cmp	r3, #0
  4008e0:	d1f1      	bne.n	4008c6 <gfx_mono_generic_draw_filled_rect+0x26>
  4008e2:	e000      	b.n	4008e6 <gfx_mono_generic_draw_filled_rect+0x46>
		return;
  4008e4:	bf00      	nop
	}
}
  4008e6:	370c      	adds	r7, #12
  4008e8:	46bd      	mov	sp, r7
  4008ea:	bd90      	pop	{r4, r7, pc}
  4008ec:	00400771 	.word	0x00400771

004008f0 <gfx_mono_draw_char_progmem>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
static void gfx_mono_draw_char_progmem(const char ch, const gfx_coord_t x,
		const gfx_coord_t y, const struct font *font)
{
  4008f0:	b580      	push	{r7, lr}
  4008f2:	b086      	sub	sp, #24
  4008f4:	af00      	add	r7, sp, #0
  4008f6:	603b      	str	r3, [r7, #0]
  4008f8:	4603      	mov	r3, r0
  4008fa:	71fb      	strb	r3, [r7, #7]
  4008fc:	460b      	mov	r3, r1
  4008fe:	71bb      	strb	r3, [r7, #6]
  400900:	4613      	mov	r3, r2
  400902:	717b      	strb	r3, [r7, #5]
	uint8_t i;

	/* Sanity check on parameters, assert if font is NULL. */
	Assert(font != NULL);

	gfx_coord_t inc_x = x;
  400904:	79bb      	ldrb	r3, [r7, #6]
  400906:	743b      	strb	r3, [r7, #16]
	gfx_coord_t inc_y = y;
  400908:	797b      	ldrb	r3, [r7, #5]
  40090a:	73fb      	strb	r3, [r7, #15]

	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
  40090c:	683b      	ldr	r3, [r7, #0]
  40090e:	7a1b      	ldrb	r3, [r3, #8]
  400910:	08db      	lsrs	r3, r3, #3
  400912:	74fb      	strb	r3, [r7, #19]
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
  400914:	683b      	ldr	r3, [r7, #0]
  400916:	7a1b      	ldrb	r3, [r3, #8]
  400918:	f003 0307 	and.w	r3, r3, #7
  40091c:	b2db      	uxtb	r3, r3
  40091e:	2b00      	cmp	r3, #0
  400920:	d002      	beq.n	400928 <gfx_mono_draw_char_progmem+0x38>
		char_row_size++;
  400922:	7cfb      	ldrb	r3, [r7, #19]
  400924:	3301      	adds	r3, #1
  400926:	74fb      	strb	r3, [r7, #19]
	}

	glyph_data_offset = char_row_size * font->height *
  400928:	7cfb      	ldrb	r3, [r7, #19]
  40092a:	b29a      	uxth	r2, r3
  40092c:	683b      	ldr	r3, [r7, #0]
  40092e:	7a5b      	ldrb	r3, [r3, #9]
  400930:	b29b      	uxth	r3, r3
  400932:	fb12 f303 	smulbb	r3, r2, r3
  400936:	b29a      	uxth	r2, r3
			((uint8_t)ch - font->first_char);
  400938:	79fb      	ldrb	r3, [r7, #7]
  40093a:	6839      	ldr	r1, [r7, #0]
  40093c:	7a89      	ldrb	r1, [r1, #10]
  40093e:	1a5b      	subs	r3, r3, r1
	glyph_data_offset = char_row_size * font->height *
  400940:	b29b      	uxth	r3, r3
  400942:	fb12 f303 	smulbb	r3, r2, r3
  400946:	81bb      	strh	r3, [r7, #12]
	glyph_data = font->data.progmem + glyph_data_offset;
  400948:	683b      	ldr	r3, [r7, #0]
  40094a:	685a      	ldr	r2, [r3, #4]
  40094c:	89bb      	ldrh	r3, [r7, #12]
  40094e:	4413      	add	r3, r2
  400950:	617b      	str	r3, [r7, #20]
	rows_left = font->height;
  400952:	683b      	ldr	r3, [r7, #0]
  400954:	7a5b      	ldrb	r3, [r3, #9]
  400956:	74bb      	strb	r3, [r7, #18]

	do {
		uint8_t glyph_byte = 0;
  400958:	2300      	movs	r3, #0
  40095a:	73bb      	strb	r3, [r7, #14]
		uint8_t pixelsToDraw = font->width;
  40095c:	683b      	ldr	r3, [r7, #0]
  40095e:	7a1b      	ldrb	r3, [r3, #8]
  400960:	72fb      	strb	r3, [r7, #11]

		for (i = 0; i < pixelsToDraw; i++) {
  400962:	2300      	movs	r3, #0
  400964:	747b      	strb	r3, [r7, #17]
  400966:	e01e      	b.n	4009a6 <gfx_mono_draw_char_progmem+0xb6>
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
  400968:	7c7b      	ldrb	r3, [r7, #17]
  40096a:	f003 0307 	and.w	r3, r3, #7
  40096e:	b2db      	uxtb	r3, r3
  400970:	2b00      	cmp	r3, #0
  400972:	d105      	bne.n	400980 <gfx_mono_draw_char_progmem+0x90>
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
  400974:	697b      	ldr	r3, [r7, #20]
  400976:	781b      	ldrb	r3, [r3, #0]
  400978:	73bb      	strb	r3, [r7, #14]
				glyph_data++;
  40097a:	697b      	ldr	r3, [r7, #20]
  40097c:	3301      	adds	r3, #1
  40097e:	617b      	str	r3, [r7, #20]
			}

			if ((glyph_byte & 0x80)) {
  400980:	f997 300e 	ldrsb.w	r3, [r7, #14]
  400984:	2b00      	cmp	r3, #0
  400986:	da05      	bge.n	400994 <gfx_mono_draw_char_progmem+0xa4>
				gfx_mono_draw_pixel(inc_x, inc_y,
  400988:	7bf9      	ldrb	r1, [r7, #15]
  40098a:	7c3b      	ldrb	r3, [r7, #16]
  40098c:	2201      	movs	r2, #1
  40098e:	4618      	mov	r0, r3
  400990:	4b0e      	ldr	r3, [pc, #56]	; (4009cc <gfx_mono_draw_char_progmem+0xdc>)
  400992:	4798      	blx	r3
						GFX_PIXEL_SET);
			}

			inc_x += 1;
  400994:	7c3b      	ldrb	r3, [r7, #16]
  400996:	3301      	adds	r3, #1
  400998:	743b      	strb	r3, [r7, #16]
			glyph_byte <<= 1;
  40099a:	7bbb      	ldrb	r3, [r7, #14]
  40099c:	005b      	lsls	r3, r3, #1
  40099e:	73bb      	strb	r3, [r7, #14]
		for (i = 0; i < pixelsToDraw; i++) {
  4009a0:	7c7b      	ldrb	r3, [r7, #17]
  4009a2:	3301      	adds	r3, #1
  4009a4:	747b      	strb	r3, [r7, #17]
  4009a6:	7c7a      	ldrb	r2, [r7, #17]
  4009a8:	7afb      	ldrb	r3, [r7, #11]
  4009aa:	429a      	cmp	r2, r3
  4009ac:	d3dc      	bcc.n	400968 <gfx_mono_draw_char_progmem+0x78>
		}

		inc_y += 1;
  4009ae:	7bfb      	ldrb	r3, [r7, #15]
  4009b0:	3301      	adds	r3, #1
  4009b2:	73fb      	strb	r3, [r7, #15]
		inc_x = x;
  4009b4:	79bb      	ldrb	r3, [r7, #6]
  4009b6:	743b      	strb	r3, [r7, #16]
		rows_left--;
  4009b8:	7cbb      	ldrb	r3, [r7, #18]
  4009ba:	3b01      	subs	r3, #1
  4009bc:	74bb      	strb	r3, [r7, #18]
	} while (rows_left > 0);
  4009be:	7cbb      	ldrb	r3, [r7, #18]
  4009c0:	2b00      	cmp	r3, #0
  4009c2:	d1c9      	bne.n	400958 <gfx_mono_draw_char_progmem+0x68>
}
  4009c4:	bf00      	nop
  4009c6:	3718      	adds	r7, #24
  4009c8:	46bd      	mov	sp, r7
  4009ca:	bd80      	pop	{r7, pc}
  4009cc:	00400b8d 	.word	0x00400b8d

004009d0 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
  4009d0:	b590      	push	{r4, r7, lr}
  4009d2:	b085      	sub	sp, #20
  4009d4:	af02      	add	r7, sp, #8
  4009d6:	603b      	str	r3, [r7, #0]
  4009d8:	4603      	mov	r3, r0
  4009da:	71fb      	strb	r3, [r7, #7]
  4009dc:	460b      	mov	r3, r1
  4009de:	71bb      	strb	r3, [r7, #6]
  4009e0:	4613      	mov	r3, r2
  4009e2:	717b      	strb	r3, [r7, #5]
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
  4009e4:	683b      	ldr	r3, [r7, #0]
  4009e6:	7a1a      	ldrb	r2, [r3, #8]
  4009e8:	683b      	ldr	r3, [r7, #0]
  4009ea:	7a5c      	ldrb	r4, [r3, #9]
  4009ec:	7979      	ldrb	r1, [r7, #5]
  4009ee:	79b8      	ldrb	r0, [r7, #6]
  4009f0:	2300      	movs	r3, #0
  4009f2:	9300      	str	r3, [sp, #0]
  4009f4:	4623      	mov	r3, r4
  4009f6:	4c09      	ldr	r4, [pc, #36]	; (400a1c <gfx_mono_draw_char+0x4c>)
  4009f8:	47a0      	blx	r4
			GFX_PIXEL_CLR);

	switch (font->type) {
  4009fa:	683b      	ldr	r3, [r7, #0]
  4009fc:	781b      	ldrb	r3, [r3, #0]
  4009fe:	2b00      	cmp	r3, #0
  400a00:	d000      	beq.n	400a04 <gfx_mono_draw_char+0x34>

#endif
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
  400a02:	e006      	b.n	400a12 <gfx_mono_draw_char+0x42>
		gfx_mono_draw_char_progmem(c, x, y, font);
  400a04:	797a      	ldrb	r2, [r7, #5]
  400a06:	79b9      	ldrb	r1, [r7, #6]
  400a08:	79f8      	ldrb	r0, [r7, #7]
  400a0a:	683b      	ldr	r3, [r7, #0]
  400a0c:	4c04      	ldr	r4, [pc, #16]	; (400a20 <gfx_mono_draw_char+0x50>)
  400a0e:	47a0      	blx	r4
		break;
  400a10:	bf00      	nop
	}
}
  400a12:	bf00      	nop
  400a14:	370c      	adds	r7, #12
  400a16:	46bd      	mov	sp, r7
  400a18:	bd90      	pop	{r4, r7, pc}
  400a1a:	bf00      	nop
  400a1c:	004008a1 	.word	0x004008a1
  400a20:	004008f1 	.word	0x004008f1

00400a24 <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
  400a24:	b590      	push	{r4, r7, lr}
  400a26:	b087      	sub	sp, #28
  400a28:	af00      	add	r7, sp, #0
  400a2a:	60f8      	str	r0, [r7, #12]
  400a2c:	607b      	str	r3, [r7, #4]
  400a2e:	460b      	mov	r3, r1
  400a30:	72fb      	strb	r3, [r7, #11]
  400a32:	4613      	mov	r3, r2
  400a34:	72bb      	strb	r3, [r7, #10]
	/* Save X in order to know where to return to on CR. */
	const gfx_coord_t start_of_string_position_x = x;
  400a36:	7afb      	ldrb	r3, [r7, #11]
  400a38:	75fb      	strb	r3, [r7, #23]
	Assert(font != NULL);

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
  400a3a:	68fb      	ldr	r3, [r7, #12]
  400a3c:	781b      	ldrb	r3, [r3, #0]
  400a3e:	2b0a      	cmp	r3, #10
  400a40:	d109      	bne.n	400a56 <gfx_mono_draw_string+0x32>
			x = start_of_string_position_x;
  400a42:	7dfb      	ldrb	r3, [r7, #23]
  400a44:	72fb      	strb	r3, [r7, #11]
			y += font->height + 1;
  400a46:	687b      	ldr	r3, [r7, #4]
  400a48:	7a5a      	ldrb	r2, [r3, #9]
  400a4a:	7abb      	ldrb	r3, [r7, #10]
  400a4c:	4413      	add	r3, r2
  400a4e:	b2db      	uxtb	r3, r3
  400a50:	3301      	adds	r3, #1
  400a52:	72bb      	strb	r3, [r7, #10]
  400a54:	e00f      	b.n	400a76 <gfx_mono_draw_string+0x52>
		} else if (*str == '\r') {
  400a56:	68fb      	ldr	r3, [r7, #12]
  400a58:	781b      	ldrb	r3, [r3, #0]
  400a5a:	2b0d      	cmp	r3, #13
  400a5c:	d00b      	beq.n	400a76 <gfx_mono_draw_string+0x52>
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
  400a5e:	68fb      	ldr	r3, [r7, #12]
  400a60:	7818      	ldrb	r0, [r3, #0]
  400a62:	7aba      	ldrb	r2, [r7, #10]
  400a64:	7af9      	ldrb	r1, [r7, #11]
  400a66:	687b      	ldr	r3, [r7, #4]
  400a68:	4c08      	ldr	r4, [pc, #32]	; (400a8c <gfx_mono_draw_string+0x68>)
  400a6a:	47a0      	blx	r4
			x += font->width;
  400a6c:	687b      	ldr	r3, [r7, #4]
  400a6e:	7a1a      	ldrb	r2, [r3, #8]
  400a70:	7afb      	ldrb	r3, [r7, #11]
  400a72:	4413      	add	r3, r2
  400a74:	72fb      	strb	r3, [r7, #11]
		}
	} while (*(++str));
  400a76:	68fb      	ldr	r3, [r7, #12]
  400a78:	3301      	adds	r3, #1
  400a7a:	60fb      	str	r3, [r7, #12]
  400a7c:	68fb      	ldr	r3, [r7, #12]
  400a7e:	781b      	ldrb	r3, [r3, #0]
  400a80:	2b00      	cmp	r3, #0
  400a82:	d1da      	bne.n	400a3a <gfx_mono_draw_string+0x16>
}
  400a84:	bf00      	nop
  400a86:	371c      	adds	r7, #28
  400a88:	46bd      	mov	sp, r7
  400a8a:	bd90      	pop	{r4, r7, pc}
  400a8c:	004009d1 	.word	0x004009d1

00400a90 <ssd1306_set_page_address>:
 * RAM.
 *
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
  400a90:	b580      	push	{r7, lr}
  400a92:	b082      	sub	sp, #8
  400a94:	af00      	add	r7, sp, #0
  400a96:	4603      	mov	r3, r0
  400a98:	71fb      	strb	r3, [r7, #7]
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  400a9a:	79fb      	ldrb	r3, [r7, #7]
  400a9c:	f003 030f 	and.w	r3, r3, #15
  400aa0:	71fb      	strb	r3, [r7, #7]
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  400aa2:	79fb      	ldrb	r3, [r7, #7]
  400aa4:	f063 034f 	orn	r3, r3, #79	; 0x4f
  400aa8:	b2db      	uxtb	r3, r3
  400aaa:	4618      	mov	r0, r3
  400aac:	4b02      	ldr	r3, [pc, #8]	; (400ab8 <ssd1306_set_page_address+0x28>)
  400aae:	4798      	blx	r3
	
}
  400ab0:	bf00      	nop
  400ab2:	3708      	adds	r7, #8
  400ab4:	46bd      	mov	sp, r7
  400ab6:	bd80      	pop	{r7, pc}
  400ab8:	00401395 	.word	0x00401395

00400abc <ssd1306_set_column_address>:
 * \brief Set current column in display RAM
 *
 * \param address the column address
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
  400abc:	b580      	push	{r7, lr}
  400abe:	b082      	sub	sp, #8
  400ac0:	af00      	add	r7, sp, #0
  400ac2:	4603      	mov	r3, r0
  400ac4:	71fb      	strb	r3, [r7, #7]
	// Make sure the address is 7 bits
	address &= 0x7F;
  400ac6:	79fb      	ldrb	r3, [r7, #7]
  400ac8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  400acc:	71fb      	strb	r3, [r7, #7]
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  400ace:	79fb      	ldrb	r3, [r7, #7]
  400ad0:	091b      	lsrs	r3, r3, #4
  400ad2:	b2db      	uxtb	r3, r3
  400ad4:	f043 0310 	orr.w	r3, r3, #16
  400ad8:	b2db      	uxtb	r3, r3
  400ada:	4618      	mov	r0, r3
  400adc:	4b06      	ldr	r3, [pc, #24]	; (400af8 <ssd1306_set_column_address+0x3c>)
  400ade:	4798      	blx	r3
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  400ae0:	79fb      	ldrb	r3, [r7, #7]
  400ae2:	f003 030f 	and.w	r3, r3, #15
  400ae6:	b2db      	uxtb	r3, r3
  400ae8:	4618      	mov	r0, r3
  400aea:	4b03      	ldr	r3, [pc, #12]	; (400af8 <ssd1306_set_column_address+0x3c>)
  400aec:	4798      	blx	r3
}
  400aee:	bf00      	nop
  400af0:	3708      	adds	r7, #8
  400af2:	46bd      	mov	sp, r7
  400af4:	bd80      	pop	{r7, pc}
  400af6:	bf00      	nop
  400af8:	00401395 	.word	0x00401395

00400afc <ssd1306_set_display_start_line_address>:
 * \brief Set the display start draw line address
 *
 * This function will set which line should be the start draw line for the OLED.
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
  400afc:	b580      	push	{r7, lr}
  400afe:	b082      	sub	sp, #8
  400b00:	af00      	add	r7, sp, #0
  400b02:	4603      	mov	r3, r0
  400b04:	71fb      	strb	r3, [r7, #7]
	// Make sure address is 6 bits
	address &= 0x3F;
  400b06:	79fb      	ldrb	r3, [r7, #7]
  400b08:	f003 033f 	and.w	r3, r3, #63	; 0x3f
  400b0c:	71fb      	strb	r3, [r7, #7]
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  400b0e:	79fb      	ldrb	r3, [r7, #7]
  400b10:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  400b14:	b2db      	uxtb	r3, r3
  400b16:	4618      	mov	r0, r3
  400b18:	4b02      	ldr	r3, [pc, #8]	; (400b24 <ssd1306_set_display_start_line_address+0x28>)
  400b1a:	4798      	blx	r3
}
  400b1c:	bf00      	nop
  400b1e:	3708      	adds	r7, #8
  400b20:	46bd      	mov	sp, r7
  400b22:	bd80      	pop	{r7, pc}
  400b24:	00401395 	.word	0x00401395

00400b28 <gfx_mono_ssd1306_init>:
 * It will also write the graphic controller RAM to all zeroes.
 *
 * \note This function will clear the contents of the display.
 */
void gfx_mono_ssd1306_init(void)
{
  400b28:	b590      	push	{r4, r7, lr}
  400b2a:	b083      	sub	sp, #12
  400b2c:	af00      	add	r7, sp, #0
	uint8_t page;
	uint8_t column;

#ifdef CONFIG_SSD1306_FRAMEBUFFER
	gfx_mono_set_framebuffer(framebuffer);
  400b2e:	4812      	ldr	r0, [pc, #72]	; (400b78 <gfx_mono_ssd1306_init+0x50>)
  400b30:	4b12      	ldr	r3, [pc, #72]	; (400b7c <gfx_mono_ssd1306_init+0x54>)
  400b32:	4798      	blx	r3
#endif

	/* Initialize the low-level display controller. */
	ssd1306_init();
  400b34:	4b12      	ldr	r3, [pc, #72]	; (400b80 <gfx_mono_ssd1306_init+0x58>)
  400b36:	4798      	blx	r3

	/* Set display to output data from line 0 */
	ssd1306_set_display_start_line_address(0);
  400b38:	2000      	movs	r0, #0
  400b3a:	4b12      	ldr	r3, [pc, #72]	; (400b84 <gfx_mono_ssd1306_init+0x5c>)
  400b3c:	4798      	blx	r3

	/* Clear the contents of the display.
	 * If using a framebuffer (SPI interface) it will both clear the
	 * controller memory and the framebuffer.
	 */
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400b3e:	2300      	movs	r3, #0
  400b40:	71fb      	strb	r3, [r7, #7]
  400b42:	e012      	b.n	400b6a <gfx_mono_ssd1306_init+0x42>
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  400b44:	2300      	movs	r3, #0
  400b46:	71bb      	strb	r3, [r7, #6]
  400b48:	e008      	b.n	400b5c <gfx_mono_ssd1306_init+0x34>
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  400b4a:	79b9      	ldrb	r1, [r7, #6]
  400b4c:	79f8      	ldrb	r0, [r7, #7]
  400b4e:	2301      	movs	r3, #1
  400b50:	2200      	movs	r2, #0
  400b52:	4c0d      	ldr	r4, [pc, #52]	; (400b88 <gfx_mono_ssd1306_init+0x60>)
  400b54:	47a0      	blx	r4
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  400b56:	79bb      	ldrb	r3, [r7, #6]
  400b58:	3301      	adds	r3, #1
  400b5a:	71bb      	strb	r3, [r7, #6]
  400b5c:	f997 3006 	ldrsb.w	r3, [r7, #6]
  400b60:	2b00      	cmp	r3, #0
  400b62:	daf2      	bge.n	400b4a <gfx_mono_ssd1306_init+0x22>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400b64:	79fb      	ldrb	r3, [r7, #7]
  400b66:	3301      	adds	r3, #1
  400b68:	71fb      	strb	r3, [r7, #7]
  400b6a:	79fb      	ldrb	r3, [r7, #7]
  400b6c:	2b03      	cmp	r3, #3
  400b6e:	d9e9      	bls.n	400b44 <gfx_mono_ssd1306_init+0x1c>
		}
	}
}
  400b70:	bf00      	nop
  400b72:	370c      	adds	r7, #12
  400b74:	46bd      	mov	sp, r7
  400b76:	bd90      	pop	{r4, r7, pc}
  400b78:	20400488 	.word	0x20400488
  400b7c:	004006e5 	.word	0x004006e5
  400b80:	004012e5 	.word	0x004012e5
  400b84:	00400afd 	.word	0x00400afd
  400b88:	00400c29 	.word	0x00400c29

00400b8c <gfx_mono_ssd1306_draw_pixel>:
	gfx_mono_ssd1306_draw_pixel(10, 10, GFX_PIXEL_XOR);
\endcode
 */
void gfx_mono_ssd1306_draw_pixel(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t color)
{
  400b8c:	b590      	push	{r4, r7, lr}
  400b8e:	b085      	sub	sp, #20
  400b90:	af00      	add	r7, sp, #0
  400b92:	4603      	mov	r3, r0
  400b94:	71fb      	strb	r3, [r7, #7]
  400b96:	460b      	mov	r3, r1
  400b98:	71bb      	strb	r3, [r7, #6]
  400b9a:	4613      	mov	r3, r2
  400b9c:	717b      	strb	r3, [r7, #5]
	uint8_t page;
	uint8_t pixel_mask;
	uint8_t pixel_value;

	/* Discard pixels drawn outside the screen */
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
  400b9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400ba2:	2b00      	cmp	r3, #0
  400ba4:	db38      	blt.n	400c18 <gfx_mono_ssd1306_draw_pixel+0x8c>
  400ba6:	79bb      	ldrb	r3, [r7, #6]
  400ba8:	2b1f      	cmp	r3, #31
  400baa:	d835      	bhi.n	400c18 <gfx_mono_ssd1306_draw_pixel+0x8c>
		return;
	}

	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
  400bac:	79bb      	ldrb	r3, [r7, #6]
  400bae:	08db      	lsrs	r3, r3, #3
  400bb0:	73bb      	strb	r3, [r7, #14]
	pixel_mask = (1 << (y - (page * 8)));
  400bb2:	79ba      	ldrb	r2, [r7, #6]
  400bb4:	7bbb      	ldrb	r3, [r7, #14]
  400bb6:	00db      	lsls	r3, r3, #3
  400bb8:	1ad3      	subs	r3, r2, r3
  400bba:	2201      	movs	r2, #1
  400bbc:	fa02 f303 	lsl.w	r3, r2, r3
  400bc0:	737b      	strb	r3, [r7, #13]
	/*
	 * Read the page containing the pixel in interest, then perform the
	 * requested action on this pixel before writing the page back to the
	 * display.
	 */
	pixel_value = gfx_mono_get_byte(page, x);
  400bc2:	79fa      	ldrb	r2, [r7, #7]
  400bc4:	7bbb      	ldrb	r3, [r7, #14]
  400bc6:	4611      	mov	r1, r2
  400bc8:	4618      	mov	r0, r3
  400bca:	4b15      	ldr	r3, [pc, #84]	; (400c20 <gfx_mono_ssd1306_draw_pixel+0x94>)
  400bcc:	4798      	blx	r3
  400bce:	4603      	mov	r3, r0
  400bd0:	73fb      	strb	r3, [r7, #15]

	switch (color) {
  400bd2:	797b      	ldrb	r3, [r7, #5]
  400bd4:	2b01      	cmp	r3, #1
  400bd6:	d004      	beq.n	400be2 <gfx_mono_ssd1306_draw_pixel+0x56>
  400bd8:	2b02      	cmp	r3, #2
  400bda:	d011      	beq.n	400c00 <gfx_mono_ssd1306_draw_pixel+0x74>
  400bdc:	2b00      	cmp	r3, #0
  400bde:	d005      	beq.n	400bec <gfx_mono_ssd1306_draw_pixel+0x60>
	case GFX_PIXEL_XOR:
		pixel_value ^= pixel_mask;
		break;

	default:
		break;
  400be0:	e013      	b.n	400c0a <gfx_mono_ssd1306_draw_pixel+0x7e>
		pixel_value |= pixel_mask;
  400be2:	7bfa      	ldrb	r2, [r7, #15]
  400be4:	7b7b      	ldrb	r3, [r7, #13]
  400be6:	4313      	orrs	r3, r2
  400be8:	73fb      	strb	r3, [r7, #15]
		break;
  400bea:	e00e      	b.n	400c0a <gfx_mono_ssd1306_draw_pixel+0x7e>
		pixel_value &= ~pixel_mask;
  400bec:	f997 300d 	ldrsb.w	r3, [r7, #13]
  400bf0:	43db      	mvns	r3, r3
  400bf2:	b25a      	sxtb	r2, r3
  400bf4:	f997 300f 	ldrsb.w	r3, [r7, #15]
  400bf8:	4013      	ands	r3, r2
  400bfa:	b25b      	sxtb	r3, r3
  400bfc:	73fb      	strb	r3, [r7, #15]
		break;
  400bfe:	e004      	b.n	400c0a <gfx_mono_ssd1306_draw_pixel+0x7e>
		pixel_value ^= pixel_mask;
  400c00:	7bfa      	ldrb	r2, [r7, #15]
  400c02:	7b7b      	ldrb	r3, [r7, #13]
  400c04:	4053      	eors	r3, r2
  400c06:	73fb      	strb	r3, [r7, #15]
		break;
  400c08:	bf00      	nop
	}

	gfx_mono_put_byte(page, x, pixel_value);
  400c0a:	7bfa      	ldrb	r2, [r7, #15]
  400c0c:	79f9      	ldrb	r1, [r7, #7]
  400c0e:	7bb8      	ldrb	r0, [r7, #14]
  400c10:	2300      	movs	r3, #0
  400c12:	4c04      	ldr	r4, [pc, #16]	; (400c24 <gfx_mono_ssd1306_draw_pixel+0x98>)
  400c14:	47a0      	blx	r4
  400c16:	e000      	b.n	400c1a <gfx_mono_ssd1306_draw_pixel+0x8e>
		return;
  400c18:	bf00      	nop
}
  400c1a:	3714      	adds	r7, #20
  400c1c:	46bd      	mov	sp, r7
  400c1e:	bd90      	pop	{r4, r7, pc}
  400c20:	00400cad 	.word	0x00400cad
  400c24:	00400c29 	.word	0x00400c29

00400c28 <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  400c28:	b590      	push	{r4, r7, lr}
  400c2a:	b083      	sub	sp, #12
  400c2c:	af00      	add	r7, sp, #0
  400c2e:	4604      	mov	r4, r0
  400c30:	4608      	mov	r0, r1
  400c32:	4611      	mov	r1, r2
  400c34:	461a      	mov	r2, r3
  400c36:	4623      	mov	r3, r4
  400c38:	71fb      	strb	r3, [r7, #7]
  400c3a:	4603      	mov	r3, r0
  400c3c:	71bb      	strb	r3, [r7, #6]
  400c3e:	460b      	mov	r3, r1
  400c40:	717b      	strb	r3, [r7, #5]
  400c42:	4613      	mov	r3, r2
  400c44:	713b      	strb	r3, [r7, #4]
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  400c46:	793b      	ldrb	r3, [r7, #4]
  400c48:	f083 0301 	eor.w	r3, r3, #1
  400c4c:	b2db      	uxtb	r3, r3
  400c4e:	2b00      	cmp	r3, #0
  400c50:	d00a      	beq.n	400c68 <gfx_mono_ssd1306_put_byte+0x40>
  400c52:	79ba      	ldrb	r2, [r7, #6]
  400c54:	79fb      	ldrb	r3, [r7, #7]
  400c56:	4611      	mov	r1, r2
  400c58:	4618      	mov	r0, r3
  400c5a:	4b0f      	ldr	r3, [pc, #60]	; (400c98 <gfx_mono_ssd1306_put_byte+0x70>)
  400c5c:	4798      	blx	r3
  400c5e:	4603      	mov	r3, r0
  400c60:	461a      	mov	r2, r3
  400c62:	797b      	ldrb	r3, [r7, #5]
  400c64:	4293      	cmp	r3, r2
  400c66:	d012      	beq.n	400c8e <gfx_mono_ssd1306_put_byte+0x66>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  400c68:	797a      	ldrb	r2, [r7, #5]
  400c6a:	79b9      	ldrb	r1, [r7, #6]
  400c6c:	79fb      	ldrb	r3, [r7, #7]
  400c6e:	4618      	mov	r0, r3
  400c70:	4b0a      	ldr	r3, [pc, #40]	; (400c9c <gfx_mono_ssd1306_put_byte+0x74>)
  400c72:	4798      	blx	r3
#endif

	ssd1306_set_page_address(page);
  400c74:	79fb      	ldrb	r3, [r7, #7]
  400c76:	4618      	mov	r0, r3
  400c78:	4b09      	ldr	r3, [pc, #36]	; (400ca0 <gfx_mono_ssd1306_put_byte+0x78>)
  400c7a:	4798      	blx	r3
	ssd1306_set_column_address(column);
  400c7c:	79bb      	ldrb	r3, [r7, #6]
  400c7e:	4618      	mov	r0, r3
  400c80:	4b08      	ldr	r3, [pc, #32]	; (400ca4 <gfx_mono_ssd1306_put_byte+0x7c>)
  400c82:	4798      	blx	r3

	ssd1306_write_data(data);
  400c84:	797b      	ldrb	r3, [r7, #5]
  400c86:	4618      	mov	r0, r3
  400c88:	4b07      	ldr	r3, [pc, #28]	; (400ca8 <gfx_mono_ssd1306_put_byte+0x80>)
  400c8a:	4798      	blx	r3
  400c8c:	e000      	b.n	400c90 <gfx_mono_ssd1306_put_byte+0x68>
		return;
  400c8e:	bf00      	nop
}
  400c90:	370c      	adds	r7, #12
  400c92:	46bd      	mov	sp, r7
  400c94:	bd90      	pop	{r4, r7, pc}
  400c96:	bf00      	nop
  400c98:	0040073d 	.word	0x0040073d
  400c9c:	00400705 	.word	0x00400705
  400ca0:	00400a91 	.word	0x00400a91
  400ca4:	00400abd 	.word	0x00400abd
  400ca8:	00401439 	.word	0x00401439

00400cac <gfx_mono_ssd1306_get_byte>:
 * \code
	data = gfx_mono_ssd1306_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
  400cac:	b580      	push	{r7, lr}
  400cae:	b082      	sub	sp, #8
  400cb0:	af00      	add	r7, sp, #0
  400cb2:	4603      	mov	r3, r0
  400cb4:	460a      	mov	r2, r1
  400cb6:	71fb      	strb	r3, [r7, #7]
  400cb8:	4613      	mov	r3, r2
  400cba:	71bb      	strb	r3, [r7, #6]
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
  400cbc:	79ba      	ldrb	r2, [r7, #6]
  400cbe:	79fb      	ldrb	r3, [r7, #7]
  400cc0:	4611      	mov	r1, r2
  400cc2:	4618      	mov	r0, r3
  400cc4:	4b03      	ldr	r3, [pc, #12]	; (400cd4 <gfx_mono_ssd1306_get_byte+0x28>)
  400cc6:	4798      	blx	r3
  400cc8:	4603      	mov	r3, r0
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
  400cca:	4618      	mov	r0, r3
  400ccc:	3708      	adds	r7, #8
  400cce:	46bd      	mov	sp, r7
  400cd0:	bd80      	pop	{r7, pc}
  400cd2:	bf00      	nop
  400cd4:	0040073d 	.word	0x0040073d

00400cd8 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400cd8:	b480      	push	{r7}
  400cda:	b083      	sub	sp, #12
  400cdc:	af00      	add	r7, sp, #0
  400cde:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400ce0:	687b      	ldr	r3, [r7, #4]
  400ce2:	2b07      	cmp	r3, #7
  400ce4:	d825      	bhi.n	400d32 <osc_get_rate+0x5a>
  400ce6:	a201      	add	r2, pc, #4	; (adr r2, 400cec <osc_get_rate+0x14>)
  400ce8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400cec:	00400d0d 	.word	0x00400d0d
  400cf0:	00400d13 	.word	0x00400d13
  400cf4:	00400d19 	.word	0x00400d19
  400cf8:	00400d1f 	.word	0x00400d1f
  400cfc:	00400d23 	.word	0x00400d23
  400d00:	00400d27 	.word	0x00400d27
  400d04:	00400d2b 	.word	0x00400d2b
  400d08:	00400d2f 	.word	0x00400d2f
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400d0c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400d10:	e010      	b.n	400d34 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  400d12:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400d16:	e00d      	b.n	400d34 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  400d18:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400d1c:	e00a      	b.n	400d34 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400d1e:	4b08      	ldr	r3, [pc, #32]	; (400d40 <osc_get_rate+0x68>)
  400d20:	e008      	b.n	400d34 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  400d22:	4b08      	ldr	r3, [pc, #32]	; (400d44 <osc_get_rate+0x6c>)
  400d24:	e006      	b.n	400d34 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  400d26:	4b08      	ldr	r3, [pc, #32]	; (400d48 <osc_get_rate+0x70>)
  400d28:	e004      	b.n	400d34 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  400d2a:	4b07      	ldr	r3, [pc, #28]	; (400d48 <osc_get_rate+0x70>)
  400d2c:	e002      	b.n	400d34 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400d2e:	4b06      	ldr	r3, [pc, #24]	; (400d48 <osc_get_rate+0x70>)
  400d30:	e000      	b.n	400d34 <osc_get_rate+0x5c>
	}

	return 0;
  400d32:	2300      	movs	r3, #0
}
  400d34:	4618      	mov	r0, r3
  400d36:	370c      	adds	r7, #12
  400d38:	46bd      	mov	sp, r7
  400d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d3e:	4770      	bx	lr
  400d40:	003d0900 	.word	0x003d0900
  400d44:	007a1200 	.word	0x007a1200
  400d48:	00b71b00 	.word	0x00b71b00

00400d4c <sysclk_get_main_hz>:
{
  400d4c:	b580      	push	{r7, lr}
  400d4e:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  400d50:	2006      	movs	r0, #6
  400d52:	4b05      	ldr	r3, [pc, #20]	; (400d68 <sysclk_get_main_hz+0x1c>)
  400d54:	4798      	blx	r3
  400d56:	4602      	mov	r2, r0
  400d58:	4613      	mov	r3, r2
  400d5a:	009b      	lsls	r3, r3, #2
  400d5c:	4413      	add	r3, r2
  400d5e:	009a      	lsls	r2, r3, #2
  400d60:	4413      	add	r3, r2
}
  400d62:	4618      	mov	r0, r3
  400d64:	bd80      	pop	{r7, pc}
  400d66:	bf00      	nop
  400d68:	00400cd9 	.word	0x00400cd9

00400d6c <sysclk_get_cpu_hz>:
{
  400d6c:	b580      	push	{r7, lr}
  400d6e:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  400d70:	4b02      	ldr	r3, [pc, #8]	; (400d7c <sysclk_get_cpu_hz+0x10>)
  400d72:	4798      	blx	r3
  400d74:	4603      	mov	r3, r0
}
  400d76:	4618      	mov	r0, r3
  400d78:	bd80      	pop	{r7, pc}
  400d7a:	bf00      	nop
  400d7c:	00400d4d 	.word	0x00400d4d

00400d80 <sysclk_get_peripheral_hz>:
{
  400d80:	b580      	push	{r7, lr}
  400d82:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  400d84:	4b02      	ldr	r3, [pc, #8]	; (400d90 <sysclk_get_peripheral_hz+0x10>)
  400d86:	4798      	blx	r3
  400d88:	4603      	mov	r3, r0
  400d8a:	085b      	lsrs	r3, r3, #1
}
  400d8c:	4618      	mov	r0, r3
  400d8e:	bd80      	pop	{r7, pc}
  400d90:	00400d4d 	.word	0x00400d4d

00400d94 <ioport_enable_pin>:
 * IOPORT_CREATE_PIN().
 *
 * \param pin  IOPORT pin to enable
 */
static inline void ioport_enable_pin(ioport_pin_t pin)
{
  400d94:	b480      	push	{r7}
  400d96:	b089      	sub	sp, #36	; 0x24
  400d98:	af00      	add	r7, sp, #0
  400d9a:	6078      	str	r0, [r7, #4]
  400d9c:	687b      	ldr	r3, [r7, #4]
  400d9e:	61fb      	str	r3, [r7, #28]
  400da0:	69fb      	ldr	r3, [r7, #28]
  400da2:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  400da4:	69bb      	ldr	r3, [r7, #24]
  400da6:	095a      	lsrs	r2, r3, #5
  400da8:	69fb      	ldr	r3, [r7, #28]
  400daa:	617b      	str	r3, [r7, #20]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400dac:	697b      	ldr	r3, [r7, #20]
  400dae:	f003 031f 	and.w	r3, r3, #31
  400db2:	2101      	movs	r1, #1
  400db4:	fa01 f303 	lsl.w	r3, r1, r3
  400db8:	613a      	str	r2, [r7, #16]
  400dba:	60fb      	str	r3, [r7, #12]
  400dbc:	693b      	ldr	r3, [r7, #16]
  400dbe:	60bb      	str	r3, [r7, #8]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400dc0:	68ba      	ldr	r2, [r7, #8]
  400dc2:	4b06      	ldr	r3, [pc, #24]	; (400ddc <ioport_enable_pin+0x48>)
  400dc4:	4413      	add	r3, r2
  400dc6:	025b      	lsls	r3, r3, #9
  400dc8:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_enable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  400dca:	68fb      	ldr	r3, [r7, #12]
  400dcc:	6013      	str	r3, [r2, #0]
	arch_ioport_enable_pin(pin);
}
  400dce:	bf00      	nop
  400dd0:	3724      	adds	r7, #36	; 0x24
  400dd2:	46bd      	mov	sp, r7
  400dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400dd8:	4770      	bx	lr
  400dda:	bf00      	nop
  400ddc:	00200707 	.word	0x00200707

00400de0 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  400de0:	b480      	push	{r7}
  400de2:	b08d      	sub	sp, #52	; 0x34
  400de4:	af00      	add	r7, sp, #0
  400de6:	6078      	str	r0, [r7, #4]
  400de8:	6039      	str	r1, [r7, #0]
  400dea:	687b      	ldr	r3, [r7, #4]
  400dec:	62fb      	str	r3, [r7, #44]	; 0x2c
  400dee:	683b      	ldr	r3, [r7, #0]
  400df0:	62bb      	str	r3, [r7, #40]	; 0x28
  400df2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400df4:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  400df6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400df8:	095a      	lsrs	r2, r3, #5
  400dfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400dfc:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  400dfe:	6a3b      	ldr	r3, [r7, #32]
  400e00:	f003 031f 	and.w	r3, r3, #31
  400e04:	2101      	movs	r1, #1
  400e06:	fa01 f303 	lsl.w	r3, r1, r3
  400e0a:	61fa      	str	r2, [r7, #28]
  400e0c:	61bb      	str	r3, [r7, #24]
  400e0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400e10:	617b      	str	r3, [r7, #20]
  400e12:	69fb      	ldr	r3, [r7, #28]
  400e14:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400e16:	693a      	ldr	r2, [r7, #16]
  400e18:	4b37      	ldr	r3, [pc, #220]	; (400ef8 <ioport_set_pin_mode+0x118>)
  400e1a:	4413      	add	r3, r2
  400e1c:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  400e1e:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
  400e20:	697b      	ldr	r3, [r7, #20]
  400e22:	f003 0308 	and.w	r3, r3, #8
  400e26:	2b00      	cmp	r3, #0
  400e28:	d003      	beq.n	400e32 <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  400e2a:	68fb      	ldr	r3, [r7, #12]
  400e2c:	69ba      	ldr	r2, [r7, #24]
  400e2e:	665a      	str	r2, [r3, #100]	; 0x64
  400e30:	e002      	b.n	400e38 <ioport_set_pin_mode+0x58>
	} else {
		base->PIO_PUDR = mask;
  400e32:	68fb      	ldr	r3, [r7, #12]
  400e34:	69ba      	ldr	r2, [r7, #24]
  400e36:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  400e38:	697b      	ldr	r3, [r7, #20]
  400e3a:	f003 0310 	and.w	r3, r3, #16
  400e3e:	2b00      	cmp	r3, #0
  400e40:	d004      	beq.n	400e4c <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  400e42:	68fb      	ldr	r3, [r7, #12]
  400e44:	69ba      	ldr	r2, [r7, #24]
  400e46:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  400e4a:	e003      	b.n	400e54 <ioport_set_pin_mode+0x74>
	} else {
		base->PIO_PPDDR = mask;
  400e4c:	68fb      	ldr	r3, [r7, #12]
  400e4e:	69ba      	ldr	r2, [r7, #24]
  400e50:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  400e54:	697b      	ldr	r3, [r7, #20]
  400e56:	f003 0320 	and.w	r3, r3, #32
  400e5a:	2b00      	cmp	r3, #0
  400e5c:	d003      	beq.n	400e66 <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  400e5e:	68fb      	ldr	r3, [r7, #12]
  400e60:	69ba      	ldr	r2, [r7, #24]
  400e62:	651a      	str	r2, [r3, #80]	; 0x50
  400e64:	e002      	b.n	400e6c <ioport_set_pin_mode+0x8c>
	} else {
		base->PIO_MDDR = mask;
  400e66:	68fb      	ldr	r3, [r7, #12]
  400e68:	69ba      	ldr	r2, [r7, #24]
  400e6a:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  400e6c:	697b      	ldr	r3, [r7, #20]
  400e6e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  400e72:	2b00      	cmp	r3, #0
  400e74:	d003      	beq.n	400e7e <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  400e76:	68fb      	ldr	r3, [r7, #12]
  400e78:	69ba      	ldr	r2, [r7, #24]
  400e7a:	621a      	str	r2, [r3, #32]
  400e7c:	e002      	b.n	400e84 <ioport_set_pin_mode+0xa4>
	} else {
		base->PIO_IFDR = mask;
  400e7e:	68fb      	ldr	r3, [r7, #12]
  400e80:	69ba      	ldr	r2, [r7, #24]
  400e82:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  400e84:	697b      	ldr	r3, [r7, #20]
  400e86:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400e8a:	2b00      	cmp	r3, #0
  400e8c:	d004      	beq.n	400e98 <ioport_set_pin_mode+0xb8>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  400e8e:	68fb      	ldr	r3, [r7, #12]
  400e90:	69ba      	ldr	r2, [r7, #24]
  400e92:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  400e96:	e003      	b.n	400ea0 <ioport_set_pin_mode+0xc0>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400e98:	68fb      	ldr	r3, [r7, #12]
  400e9a:	69ba      	ldr	r2, [r7, #24]
  400e9c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  400ea0:	697b      	ldr	r3, [r7, #20]
  400ea2:	f003 0301 	and.w	r3, r3, #1
  400ea6:	2b00      	cmp	r3, #0
  400ea8:	d006      	beq.n	400eb8 <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  400eaa:	68fb      	ldr	r3, [r7, #12]
  400eac:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400eae:	69bb      	ldr	r3, [r7, #24]
  400eb0:	431a      	orrs	r2, r3
  400eb2:	68fb      	ldr	r3, [r7, #12]
  400eb4:	671a      	str	r2, [r3, #112]	; 0x70
  400eb6:	e006      	b.n	400ec6 <ioport_set_pin_mode+0xe6>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400eb8:	68fb      	ldr	r3, [r7, #12]
  400eba:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400ebc:	69bb      	ldr	r3, [r7, #24]
  400ebe:	43db      	mvns	r3, r3
  400ec0:	401a      	ands	r2, r3
  400ec2:	68fb      	ldr	r3, [r7, #12]
  400ec4:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  400ec6:	697b      	ldr	r3, [r7, #20]
  400ec8:	f003 0302 	and.w	r3, r3, #2
  400ecc:	2b00      	cmp	r3, #0
  400ece:	d006      	beq.n	400ede <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  400ed0:	68fb      	ldr	r3, [r7, #12]
  400ed2:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400ed4:	69bb      	ldr	r3, [r7, #24]
  400ed6:	431a      	orrs	r2, r3
  400ed8:	68fb      	ldr	r3, [r7, #12]
  400eda:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  400edc:	e006      	b.n	400eec <ioport_set_pin_mode+0x10c>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400ede:	68fb      	ldr	r3, [r7, #12]
  400ee0:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400ee2:	69bb      	ldr	r3, [r7, #24]
  400ee4:	43db      	mvns	r3, r3
  400ee6:	401a      	ands	r2, r3
  400ee8:	68fb      	ldr	r3, [r7, #12]
  400eea:	675a      	str	r2, [r3, #116]	; 0x74
  400eec:	bf00      	nop
  400eee:	3734      	adds	r7, #52	; 0x34
  400ef0:	46bd      	mov	sp, r7
  400ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ef6:	4770      	bx	lr
  400ef8:	00200707 	.word	0x00200707

00400efc <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  400efc:	b480      	push	{r7}
  400efe:	b08d      	sub	sp, #52	; 0x34
  400f00:	af00      	add	r7, sp, #0
  400f02:	6078      	str	r0, [r7, #4]
  400f04:	460b      	mov	r3, r1
  400f06:	70fb      	strb	r3, [r7, #3]
  400f08:	687b      	ldr	r3, [r7, #4]
  400f0a:	62fb      	str	r3, [r7, #44]	; 0x2c
  400f0c:	78fb      	ldrb	r3, [r7, #3]
  400f0e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  400f12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400f14:	627b      	str	r3, [r7, #36]	; 0x24
  400f16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400f18:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  400f1a:	6a3b      	ldr	r3, [r7, #32]
  400f1c:	095b      	lsrs	r3, r3, #5
  400f1e:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400f20:	69fa      	ldr	r2, [r7, #28]
  400f22:	4b17      	ldr	r3, [pc, #92]	; (400f80 <ioport_set_pin_dir+0x84>)
  400f24:	4413      	add	r3, r2
  400f26:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400f28:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  400f2a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  400f2e:	2b01      	cmp	r3, #1
  400f30:	d109      	bne.n	400f46 <ioport_set_pin_dir+0x4a>
  400f32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400f34:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  400f36:	697b      	ldr	r3, [r7, #20]
  400f38:	f003 031f 	and.w	r3, r3, #31
  400f3c:	2201      	movs	r2, #1
  400f3e:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400f40:	69bb      	ldr	r3, [r7, #24]
  400f42:	611a      	str	r2, [r3, #16]
  400f44:	e00c      	b.n	400f60 <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  400f46:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  400f4a:	2b00      	cmp	r3, #0
  400f4c:	d108      	bne.n	400f60 <ioport_set_pin_dir+0x64>
  400f4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400f50:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  400f52:	693b      	ldr	r3, [r7, #16]
  400f54:	f003 031f 	and.w	r3, r3, #31
  400f58:	2201      	movs	r2, #1
  400f5a:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400f5c:	69bb      	ldr	r3, [r7, #24]
  400f5e:	615a      	str	r2, [r3, #20]
  400f60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400f62:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  400f64:	68fb      	ldr	r3, [r7, #12]
  400f66:	f003 031f 	and.w	r3, r3, #31
  400f6a:	2201      	movs	r2, #1
  400f6c:	409a      	lsls	r2, r3
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400f6e:	69bb      	ldr	r3, [r7, #24]
  400f70:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  400f74:	bf00      	nop
  400f76:	3734      	adds	r7, #52	; 0x34
  400f78:	46bd      	mov	sp, r7
  400f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f7e:	4770      	bx	lr
  400f80:	00200707 	.word	0x00200707

00400f84 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  400f84:	b480      	push	{r7}
  400f86:	b08b      	sub	sp, #44	; 0x2c
  400f88:	af00      	add	r7, sp, #0
  400f8a:	6078      	str	r0, [r7, #4]
  400f8c:	460b      	mov	r3, r1
  400f8e:	70fb      	strb	r3, [r7, #3]
  400f90:	687b      	ldr	r3, [r7, #4]
  400f92:	627b      	str	r3, [r7, #36]	; 0x24
  400f94:	78fb      	ldrb	r3, [r7, #3]
  400f96:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  400f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400f9c:	61fb      	str	r3, [r7, #28]
  400f9e:	69fb      	ldr	r3, [r7, #28]
  400fa0:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  400fa2:	69bb      	ldr	r3, [r7, #24]
  400fa4:	095b      	lsrs	r3, r3, #5
  400fa6:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400fa8:	697a      	ldr	r2, [r7, #20]
  400faa:	4b10      	ldr	r3, [pc, #64]	; (400fec <ioport_set_pin_level+0x68>)
  400fac:	4413      	add	r3, r2
  400fae:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400fb0:	613b      	str	r3, [r7, #16]

	if (level) {
  400fb2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  400fb6:	2b00      	cmp	r3, #0
  400fb8:	d009      	beq.n	400fce <ioport_set_pin_level+0x4a>
  400fba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400fbc:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  400fbe:	68fb      	ldr	r3, [r7, #12]
  400fc0:	f003 031f 	and.w	r3, r3, #31
  400fc4:	2201      	movs	r2, #1
  400fc6:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400fc8:	693b      	ldr	r3, [r7, #16]
  400fca:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  400fcc:	e008      	b.n	400fe0 <ioport_set_pin_level+0x5c>
  400fce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400fd0:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  400fd2:	68bb      	ldr	r3, [r7, #8]
  400fd4:	f003 031f 	and.w	r3, r3, #31
  400fd8:	2201      	movs	r2, #1
  400fda:	409a      	lsls	r2, r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400fdc:	693b      	ldr	r3, [r7, #16]
  400fde:	635a      	str	r2, [r3, #52]	; 0x34
  400fe0:	bf00      	nop
  400fe2:	372c      	adds	r7, #44	; 0x2c
  400fe4:	46bd      	mov	sp, r7
  400fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fea:	4770      	bx	lr
  400fec:	00200707 	.word	0x00200707

00400ff0 <spi_reset>:
{
  400ff0:	b480      	push	{r7}
  400ff2:	b083      	sub	sp, #12
  400ff4:	af00      	add	r7, sp, #0
  400ff6:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  400ff8:	687b      	ldr	r3, [r7, #4]
  400ffa:	2280      	movs	r2, #128	; 0x80
  400ffc:	601a      	str	r2, [r3, #0]
}
  400ffe:	bf00      	nop
  401000:	370c      	adds	r7, #12
  401002:	46bd      	mov	sp, r7
  401004:	f85d 7b04 	ldr.w	r7, [sp], #4
  401008:	4770      	bx	lr

0040100a <spi_enable>:
{
  40100a:	b480      	push	{r7}
  40100c:	b083      	sub	sp, #12
  40100e:	af00      	add	r7, sp, #0
  401010:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SPIEN;
  401012:	687b      	ldr	r3, [r7, #4]
  401014:	2201      	movs	r2, #1
  401016:	601a      	str	r2, [r3, #0]
}
  401018:	bf00      	nop
  40101a:	370c      	adds	r7, #12
  40101c:	46bd      	mov	sp, r7
  40101e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401022:	4770      	bx	lr

00401024 <spi_disable>:
{
  401024:	b480      	push	{r7}
  401026:	b083      	sub	sp, #12
  401028:	af00      	add	r7, sp, #0
  40102a:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  40102c:	687b      	ldr	r3, [r7, #4]
  40102e:	2202      	movs	r2, #2
  401030:	601a      	str	r2, [r3, #0]
}
  401032:	bf00      	nop
  401034:	370c      	adds	r7, #12
  401036:	46bd      	mov	sp, r7
  401038:	f85d 7b04 	ldr.w	r7, [sp], #4
  40103c:	4770      	bx	lr

0040103e <spi_set_master_mode>:
{
  40103e:	b480      	push	{r7}
  401040:	b083      	sub	sp, #12
  401042:	af00      	add	r7, sp, #0
  401044:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  401046:	687b      	ldr	r3, [r7, #4]
  401048:	685b      	ldr	r3, [r3, #4]
  40104a:	f043 0201 	orr.w	r2, r3, #1
  40104e:	687b      	ldr	r3, [r7, #4]
  401050:	605a      	str	r2, [r3, #4]
}
  401052:	bf00      	nop
  401054:	370c      	adds	r7, #12
  401056:	46bd      	mov	sp, r7
  401058:	f85d 7b04 	ldr.w	r7, [sp], #4
  40105c:	4770      	bx	lr

0040105e <spi_set_fixed_peripheral_select>:
{
  40105e:	b480      	push	{r7}
  401060:	b083      	sub	sp, #12
  401062:	af00      	add	r7, sp, #0
  401064:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_PS);
  401066:	687b      	ldr	r3, [r7, #4]
  401068:	685b      	ldr	r3, [r3, #4]
  40106a:	f023 0202 	bic.w	r2, r3, #2
  40106e:	687b      	ldr	r3, [r7, #4]
  401070:	605a      	str	r2, [r3, #4]
}
  401072:	bf00      	nop
  401074:	370c      	adds	r7, #12
  401076:	46bd      	mov	sp, r7
  401078:	f85d 7b04 	ldr.w	r7, [sp], #4
  40107c:	4770      	bx	lr

0040107e <spi_disable_mode_fault_detect>:
 * \brief Disable Mode Fault Detection.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
  40107e:	b480      	push	{r7}
  401080:	b083      	sub	sp, #12
  401082:	af00      	add	r7, sp, #0
  401084:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  401086:	687b      	ldr	r3, [r7, #4]
  401088:	685b      	ldr	r3, [r3, #4]
  40108a:	f043 0210 	orr.w	r2, r3, #16
  40108e:	687b      	ldr	r3, [r7, #4]
  401090:	605a      	str	r2, [r3, #4]
}
  401092:	bf00      	nop
  401094:	370c      	adds	r7, #12
  401096:	46bd      	mov	sp, r7
  401098:	f85d 7b04 	ldr.w	r7, [sp], #4
  40109c:	4770      	bx	lr

0040109e <spi_disable_loopback>:
 * \brief Disable loopback mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
  40109e:	b480      	push	{r7}
  4010a0:	b083      	sub	sp, #12
  4010a2:	af00      	add	r7, sp, #0
  4010a4:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  4010a6:	687b      	ldr	r3, [r7, #4]
  4010a8:	685b      	ldr	r3, [r3, #4]
  4010aa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
  4010ae:	687b      	ldr	r3, [r7, #4]
  4010b0:	605a      	str	r2, [r3, #4]
}
  4010b2:	bf00      	nop
  4010b4:	370c      	adds	r7, #12
  4010b6:	46bd      	mov	sp, r7
  4010b8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010bc:	4770      	bx	lr
	...

004010c0 <ssd1306_hard_reset>:
{
  4010c0:	b580      	push	{r7, lr}
  4010c2:	b082      	sub	sp, #8
  4010c4:	af00      	add	r7, sp, #0
	uint32_t delay_10us = 10 * (sysclk_get_cpu_hz()/1000000);
  4010c6:	4b0f      	ldr	r3, [pc, #60]	; (401104 <ssd1306_hard_reset+0x44>)
  4010c8:	4798      	blx	r3
  4010ca:	4602      	mov	r2, r0
  4010cc:	4b0e      	ldr	r3, [pc, #56]	; (401108 <ssd1306_hard_reset+0x48>)
  4010ce:	fba3 2302 	umull	r2, r3, r3, r2
  4010d2:	0c9a      	lsrs	r2, r3, #18
  4010d4:	4613      	mov	r3, r2
  4010d6:	009b      	lsls	r3, r3, #2
  4010d8:	4413      	add	r3, r2
  4010da:	005b      	lsls	r3, r3, #1
  4010dc:	607b      	str	r3, [r7, #4]
	ioport_set_pin_level(SSD1306_RES_PIN, false);
  4010de:	2100      	movs	r1, #0
  4010e0:	2051      	movs	r0, #81	; 0x51
  4010e2:	4b0a      	ldr	r3, [pc, #40]	; (40110c <ssd1306_hard_reset+0x4c>)
  4010e4:	4798      	blx	r3
	delay_cycles(delay_10us); // At lest 10us
  4010e6:	6878      	ldr	r0, [r7, #4]
  4010e8:	4b09      	ldr	r3, [pc, #36]	; (401110 <ssd1306_hard_reset+0x50>)
  4010ea:	4798      	blx	r3
	ioport_set_pin_level(SSD1306_RES_PIN, true);
  4010ec:	2101      	movs	r1, #1
  4010ee:	2051      	movs	r0, #81	; 0x51
  4010f0:	4b06      	ldr	r3, [pc, #24]	; (40110c <ssd1306_hard_reset+0x4c>)
  4010f2:	4798      	blx	r3
	delay_cycles(delay_10us); // At lest 10us
  4010f4:	6878      	ldr	r0, [r7, #4]
  4010f6:	4b06      	ldr	r3, [pc, #24]	; (401110 <ssd1306_hard_reset+0x50>)
  4010f8:	4798      	blx	r3
}
  4010fa:	bf00      	nop
  4010fc:	3708      	adds	r7, #8
  4010fe:	46bd      	mov	sp, r7
  401100:	bd80      	pop	{r7, pc}
  401102:	bf00      	nop
  401104:	00400d6d 	.word	0x00400d6d
  401108:	431bde83 	.word	0x431bde83
  40110c:	00400f85 	.word	0x00400f85
  401110:	20400001 	.word	0x20400001

00401114 <ssd1306_display_on>:
 * \brief Turn the OLED display on
 *
 * This function will turn on the OLED.
 */
static inline void ssd1306_display_on(void)
{
  401114:	b580      	push	{r7, lr}
  401116:	af00      	add	r7, sp, #0
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  401118:	20af      	movs	r0, #175	; 0xaf
  40111a:	4b02      	ldr	r3, [pc, #8]	; (401124 <ssd1306_display_on+0x10>)
  40111c:	4798      	blx	r3
}
  40111e:	bf00      	nop
  401120:	bd80      	pop	{r7, pc}
  401122:	bf00      	nop
  401124:	00401395 	.word	0x00401395

00401128 <ssd1306_set_contrast>:
 * \param contrast a number between 0 and 0xFF
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
  401128:	b580      	push	{r7, lr}
  40112a:	b082      	sub	sp, #8
  40112c:	af00      	add	r7, sp, #0
  40112e:	4603      	mov	r3, r0
  401130:	71fb      	strb	r3, [r7, #7]
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  401132:	2081      	movs	r0, #129	; 0x81
  401134:	4b05      	ldr	r3, [pc, #20]	; (40114c <ssd1306_set_contrast+0x24>)
  401136:	4798      	blx	r3
	ssd1306_write_command(contrast);
  401138:	79fb      	ldrb	r3, [r7, #7]
  40113a:	4618      	mov	r0, r3
  40113c:	4b03      	ldr	r3, [pc, #12]	; (40114c <ssd1306_set_contrast+0x24>)
  40113e:	4798      	blx	r3
	return contrast;
  401140:	79fb      	ldrb	r3, [r7, #7]
}
  401142:	4618      	mov	r0, r3
  401144:	3708      	adds	r7, #8
  401146:	46bd      	mov	sp, r7
  401148:	bd80      	pop	{r7, pc}
  40114a:	bf00      	nop
  40114c:	00401395 	.word	0x00401395

00401150 <ssd1306_display_invert_disable>:
 *
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
  401150:	b580      	push	{r7, lr}
  401152:	af00      	add	r7, sp, #0
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  401154:	20a6      	movs	r0, #166	; 0xa6
  401156:	4b02      	ldr	r3, [pc, #8]	; (401160 <ssd1306_display_invert_disable+0x10>)
  401158:	4798      	blx	r3
}
  40115a:	bf00      	nop
  40115c:	bd80      	pop	{r7, pc}
  40115e:	bf00      	nop
  401160:	00401395 	.word	0x00401395

00401164 <ssd1306_interface_init>:
#define SPI_MOSI_MASK 21
#define SPI_CLK_MASK 22


static void ssd1306_interface_init(void)
{
  401164:	b590      	push	{r4, r7, lr}
  401166:	b083      	sub	sp, #12
  401168:	af00      	add	r7, sp, #0
	
	ioport_set_pin_dir(SSD1306_RES_PIN, IOPORT_DIR_OUTPUT);
  40116a:	2101      	movs	r1, #1
  40116c:	2051      	movs	r0, #81	; 0x51
  40116e:	4b46      	ldr	r3, [pc, #280]	; (401288 <ssd1306_interface_init+0x124>)
  401170:	4798      	blx	r3
	ioport_set_pin_dir(SSD1306_DC_PIN, IOPORT_DIR_OUTPUT);
  401172:	2101      	movs	r1, #1
  401174:	2023      	movs	r0, #35	; 0x23
  401176:	4b44      	ldr	r3, [pc, #272]	; (401288 <ssd1306_interface_init+0x124>)
  401178:	4798      	blx	r3
	ioport_set_pin_mode(SSD1306_RES_PIN, IOPORT_MODE_PULLUP);
  40117a:	2108      	movs	r1, #8
  40117c:	2051      	movs	r0, #81	; 0x51
  40117e:	4b43      	ldr	r3, [pc, #268]	; (40128c <ssd1306_interface_init+0x128>)
  401180:	4798      	blx	r3
	ioport_set_pin_mode(SSD1306_DC_PIN, IOPORT_MODE_PULLUP);
  401182:	2108      	movs	r1, #8
  401184:	2023      	movs	r0, #35	; 0x23
  401186:	4b41      	ldr	r3, [pc, #260]	; (40128c <ssd1306_interface_init+0x128>)
  401188:	4798      	blx	r3
	ioport_enable_pin(SSD1306_DC_PIN);
  40118a:	2023      	movs	r0, #35	; 0x23
  40118c:	4b40      	ldr	r3, [pc, #256]	; (401290 <ssd1306_interface_init+0x12c>)
  40118e:	4798      	blx	r3
	ioport_enable_pin(SSD1306_RES_PIN);
  401190:	2051      	movs	r0, #81	; 0x51
  401192:	4b3f      	ldr	r3, [pc, #252]	; (401290 <ssd1306_interface_init+0x12c>)
  401194:	4798      	blx	r3
	ioport_set_pin_level(SSD1306_DC_PIN, true);
  401196:	2101      	movs	r1, #1
  401198:	2023      	movs	r0, #35	; 0x23
  40119a:	4b3e      	ldr	r3, [pc, #248]	; (401294 <ssd1306_interface_init+0x130>)
  40119c:	4798      	blx	r3
	ioport_set_pin_level(SSD1306_RES_PIN, true);
  40119e:	2101      	movs	r1, #1
  4011a0:	2051      	movs	r0, #81	; 0x51
  4011a2:	4b3c      	ldr	r3, [pc, #240]	; (401294 <ssd1306_interface_init+0x130>)
  4011a4:	4798      	blx	r3
	
	
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  4011a6:	2300      	movs	r3, #0
  4011a8:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  4011ac:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4011b0:	4839      	ldr	r0, [pc, #228]	; (401298 <ssd1306_interface_init+0x134>)
  4011b2:	4c3a      	ldr	r4, [pc, #232]	; (40129c <ssd1306_interface_init+0x138>)
  4011b4:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  4011b6:	2300      	movs	r3, #0
  4011b8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4011bc:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4011c0:	4835      	ldr	r0, [pc, #212]	; (401298 <ssd1306_interface_init+0x134>)
  4011c2:	4c36      	ldr	r4, [pc, #216]	; (40129c <ssd1306_interface_init+0x138>)
  4011c4:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  4011c6:	2300      	movs	r3, #0
  4011c8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  4011cc:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4011d0:	4831      	ldr	r0, [pc, #196]	; (401298 <ssd1306_interface_init+0x134>)
  4011d2:	4c32      	ldr	r4, [pc, #200]	; (40129c <ssd1306_interface_init+0x138>)
  4011d4:	47a0      	blx	r4
	
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  4011d6:	2300      	movs	r3, #0
  4011d8:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  4011dc:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4011e0:	482d      	ldr	r0, [pc, #180]	; (401298 <ssd1306_interface_init+0x134>)
  4011e2:	4c2e      	ldr	r4, [pc, #184]	; (40129c <ssd1306_interface_init+0x138>)
  4011e4:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  4011e6:	2300      	movs	r3, #0
  4011e8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4011ec:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4011f0:	4829      	ldr	r0, [pc, #164]	; (401298 <ssd1306_interface_init+0x134>)
  4011f2:	4c2a      	ldr	r4, [pc, #168]	; (40129c <ssd1306_interface_init+0x138>)
  4011f4:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  4011f6:	2300      	movs	r3, #0
  4011f8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  4011fc:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401200:	4825      	ldr	r0, [pc, #148]	; (401298 <ssd1306_interface_init+0x134>)
  401202:	4c26      	ldr	r4, [pc, #152]	; (40129c <ssd1306_interface_init+0x138>)
  401204:	47a0      	blx	r4
		
		spi_disable(SPI0);
  401206:	4826      	ldr	r0, [pc, #152]	; (4012a0 <ssd1306_interface_init+0x13c>)
  401208:	4b26      	ldr	r3, [pc, #152]	; (4012a4 <ssd1306_interface_init+0x140>)
  40120a:	4798      	blx	r3
		spi_reset(SPI0);
  40120c:	4824      	ldr	r0, [pc, #144]	; (4012a0 <ssd1306_interface_init+0x13c>)
  40120e:	4b26      	ldr	r3, [pc, #152]	; (4012a8 <ssd1306_interface_init+0x144>)
  401210:	4798      	blx	r3
		spi_set_master_mode(SPI0);
  401212:	4823      	ldr	r0, [pc, #140]	; (4012a0 <ssd1306_interface_init+0x13c>)
  401214:	4b25      	ldr	r3, [pc, #148]	; (4012ac <ssd1306_interface_init+0x148>)
  401216:	4798      	blx	r3
		//spi_set_transfer_delay(SPI0, 1, 40, 30);
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  401218:	2208      	movs	r2, #8
  40121a:	2101      	movs	r1, #1
  40121c:	4820      	ldr	r0, [pc, #128]	; (4012a0 <ssd1306_interface_init+0x13c>)
  40121e:	4b24      	ldr	r3, [pc, #144]	; (4012b0 <ssd1306_interface_init+0x14c>)
  401220:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  401222:	2200      	movs	r2, #0
  401224:	2101      	movs	r1, #1
  401226:	481e      	ldr	r0, [pc, #120]	; (4012a0 <ssd1306_interface_init+0x13c>)
  401228:	4b22      	ldr	r3, [pc, #136]	; (4012b4 <ssd1306_interface_init+0x150>)
  40122a:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  40122c:	2200      	movs	r2, #0
  40122e:	2101      	movs	r1, #1
  401230:	481b      	ldr	r0, [pc, #108]	; (4012a0 <ssd1306_interface_init+0x13c>)
  401232:	4b21      	ldr	r3, [pc, #132]	; (4012b8 <ssd1306_interface_init+0x154>)
  401234:	4798      	blx	r3
		spi_set_fixed_peripheral_select(SPI0);
  401236:	481a      	ldr	r0, [pc, #104]	; (4012a0 <ssd1306_interface_init+0x13c>)
  401238:	4b20      	ldr	r3, [pc, #128]	; (4012bc <ssd1306_interface_init+0x158>)
  40123a:	4798      	blx	r3
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  40123c:	2200      	movs	r2, #0
  40123e:	2101      	movs	r1, #1
  401240:	4817      	ldr	r0, [pc, #92]	; (4012a0 <ssd1306_interface_init+0x13c>)
  401242:	4b1f      	ldr	r3, [pc, #124]	; (4012c0 <ssd1306_interface_init+0x15c>)
  401244:	4798      	blx	r3
		spi_disable_loopback(SPI0);
  401246:	4816      	ldr	r0, [pc, #88]	; (4012a0 <ssd1306_interface_init+0x13c>)
  401248:	4b1e      	ldr	r3, [pc, #120]	; (4012c4 <ssd1306_interface_init+0x160>)
  40124a:	4798      	blx	r3

		spi_disable_mode_fault_detect(SPI0);
  40124c:	4814      	ldr	r0, [pc, #80]	; (4012a0 <ssd1306_interface_init+0x13c>)
  40124e:	4b1e      	ldr	r3, [pc, #120]	; (4012c8 <ssd1306_interface_init+0x164>)
  401250:	4798      	blx	r3
		int div = spi_calc_baudrate_div(1000000, sysclk_get_peripheral_hz());
  401252:	4b1e      	ldr	r3, [pc, #120]	; (4012cc <ssd1306_interface_init+0x168>)
  401254:	4798      	blx	r3
  401256:	4603      	mov	r3, r0
  401258:	4619      	mov	r1, r3
  40125a:	481d      	ldr	r0, [pc, #116]	; (4012d0 <ssd1306_interface_init+0x16c>)
  40125c:	4b1d      	ldr	r3, [pc, #116]	; (4012d4 <ssd1306_interface_init+0x170>)
  40125e:	4798      	blx	r3
  401260:	4603      	mov	r3, r0
  401262:	607b      	str	r3, [r7, #4]
		spi_set_baudrate_div(SPI0,1, div);
  401264:	687b      	ldr	r3, [r7, #4]
  401266:	b2db      	uxtb	r3, r3
  401268:	461a      	mov	r2, r3
  40126a:	2101      	movs	r1, #1
  40126c:	480c      	ldr	r0, [pc, #48]	; (4012a0 <ssd1306_interface_init+0x13c>)
  40126e:	4b1a      	ldr	r3, [pc, #104]	; (4012d8 <ssd1306_interface_init+0x174>)
  401270:	4798      	blx	r3
		spi_enable_clock(SPI0);
  401272:	480b      	ldr	r0, [pc, #44]	; (4012a0 <ssd1306_interface_init+0x13c>)
  401274:	4b19      	ldr	r3, [pc, #100]	; (4012dc <ssd1306_interface_init+0x178>)
  401276:	4798      	blx	r3
		
		spi_enable(SPI0);
  401278:	4809      	ldr	r0, [pc, #36]	; (4012a0 <ssd1306_interface_init+0x13c>)
  40127a:	4b19      	ldr	r3, [pc, #100]	; (4012e0 <ssd1306_interface_init+0x17c>)
  40127c:	4798      	blx	r3
}
  40127e:	bf00      	nop
  401280:	370c      	adds	r7, #12
  401282:	46bd      	mov	sp, r7
  401284:	bd90      	pop	{r4, r7, pc}
  401286:	bf00      	nop
  401288:	00400efd 	.word	0x00400efd
  40128c:	00400de1 	.word	0x00400de1
  401290:	00400d95 	.word	0x00400d95
  401294:	00400f85 	.word	0x00400f85
  401298:	400e1400 	.word	0x400e1400
  40129c:	00401f7d 	.word	0x00401f7d
  4012a0:	40008000 	.word	0x40008000
  4012a4:	00401025 	.word	0x00401025
  4012a8:	00400ff1 	.word	0x00400ff1
  4012ac:	0040103f 	.word	0x0040103f
  4012b0:	00400559 	.word	0x00400559
  4012b4:	004004b9 	.word	0x004004b9
  4012b8:	00400509 	.word	0x00400509
  4012bc:	0040105f 	.word	0x0040105f
  4012c0:	004005ff 	.word	0x004005ff
  4012c4:	0040109f 	.word	0x0040109f
  4012c8:	0040107f 	.word	0x0040107f
  4012cc:	00400d81 	.word	0x00400d81
  4012d0:	000f4240 	.word	0x000f4240
  4012d4:	00400649 	.word	0x00400649
  4012d8:	00400685 	.word	0x00400685
  4012dc:	004003c9 	.word	0x004003c9
  4012e0:	0040100b 	.word	0x0040100b

004012e4 <ssd1306_init>:
 a
 a
 a
 */
void ssd1306_init(void)
{
  4012e4:	b580      	push	{r7, lr}
  4012e6:	af00      	add	r7, sp, #0
	// Initialize delay routine
	delay_init();

	// Initialize the interface
	ssd1306_interface_init();
  4012e8:	4b23      	ldr	r3, [pc, #140]	; (401378 <ssd1306_init+0x94>)
  4012ea:	4798      	blx	r3

	// Do a hard reset of the OLED display controller
	ssd1306_hard_reset();
  4012ec:	4b23      	ldr	r3, [pc, #140]	; (40137c <ssd1306_init+0x98>)
  4012ee:	4798      	blx	r3

	// Set the reset pin to the default state
	ioport_set_pin_level(SSD1306_RES_PIN, true);
  4012f0:	2101      	movs	r1, #1
  4012f2:	2051      	movs	r0, #81	; 0x51
  4012f4:	4b22      	ldr	r3, [pc, #136]	; (401380 <ssd1306_init+0x9c>)
  4012f6:	4798      	blx	r3
	
	// 1/32 Duty (0x0F~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  4012f8:	20a8      	movs	r0, #168	; 0xa8
  4012fa:	4b22      	ldr	r3, [pc, #136]	; (401384 <ssd1306_init+0xa0>)
  4012fc:	4798      	blx	r3
	ssd1306_write_command(0x1F);
  4012fe:	201f      	movs	r0, #31
  401300:	4b20      	ldr	r3, [pc, #128]	; (401384 <ssd1306_init+0xa0>)
  401302:	4798      	blx	r3

	// Shift Mapping RAM Counter (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  401304:	20d3      	movs	r0, #211	; 0xd3
  401306:	4b1f      	ldr	r3, [pc, #124]	; (401384 <ssd1306_init+0xa0>)
  401308:	4798      	blx	r3
	ssd1306_write_command(0x00);
  40130a:	2000      	movs	r0, #0
  40130c:	4b1d      	ldr	r3, [pc, #116]	; (401384 <ssd1306_init+0xa0>)
  40130e:	4798      	blx	r3

	// Set Mapping RAM Display Start Line (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  401310:	2040      	movs	r0, #64	; 0x40
  401312:	4b1c      	ldr	r3, [pc, #112]	; (401384 <ssd1306_init+0xa0>)
  401314:	4798      	blx	r3

	// Set Column Address 0 Mapped to SEG0
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  401316:	20a1      	movs	r0, #161	; 0xa1
  401318:	4b1a      	ldr	r3, [pc, #104]	; (401384 <ssd1306_init+0xa0>)
  40131a:	4798      	blx	r3

	// Set COM/Row Scan Scan from COM63 to 0
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  40131c:	20c8      	movs	r0, #200	; 0xc8
  40131e:	4b19      	ldr	r3, [pc, #100]	; (401384 <ssd1306_init+0xa0>)
  401320:	4798      	blx	r3

	// Set COM Pins hardware configuration
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  401322:	20da      	movs	r0, #218	; 0xda
  401324:	4b17      	ldr	r3, [pc, #92]	; (401384 <ssd1306_init+0xa0>)
  401326:	4798      	blx	r3
	ssd1306_write_command(0x02);
  401328:	2002      	movs	r0, #2
  40132a:	4b16      	ldr	r3, [pc, #88]	; (401384 <ssd1306_init+0xa0>)
  40132c:	4798      	blx	r3

	ssd1306_set_contrast(0x8F);
  40132e:	208f      	movs	r0, #143	; 0x8f
  401330:	4b15      	ldr	r3, [pc, #84]	; (401388 <ssd1306_init+0xa4>)
  401332:	4798      	blx	r3

	// Disable Entire display On
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  401334:	20a4      	movs	r0, #164	; 0xa4
  401336:	4b13      	ldr	r3, [pc, #76]	; (401384 <ssd1306_init+0xa0>)
  401338:	4798      	blx	r3

	ssd1306_display_invert_disable();
  40133a:	4b14      	ldr	r3, [pc, #80]	; (40138c <ssd1306_init+0xa8>)
  40133c:	4798      	blx	r3

	// Set Display Clock Divide Ratio / Oscillator Frequency (Default => 0x80)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  40133e:	20d5      	movs	r0, #213	; 0xd5
  401340:	4b10      	ldr	r3, [pc, #64]	; (401384 <ssd1306_init+0xa0>)
  401342:	4798      	blx	r3
	ssd1306_write_command(0x80);
  401344:	2080      	movs	r0, #128	; 0x80
  401346:	4b0f      	ldr	r3, [pc, #60]	; (401384 <ssd1306_init+0xa0>)
  401348:	4798      	blx	r3

	// Enable charge pump regulator
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  40134a:	208d      	movs	r0, #141	; 0x8d
  40134c:	4b0d      	ldr	r3, [pc, #52]	; (401384 <ssd1306_init+0xa0>)
  40134e:	4798      	blx	r3
	ssd1306_write_command(0x14);
  401350:	2014      	movs	r0, #20
  401352:	4b0c      	ldr	r3, [pc, #48]	; (401384 <ssd1306_init+0xa0>)
  401354:	4798      	blx	r3

	// Set VCOMH Deselect Level
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  401356:	20db      	movs	r0, #219	; 0xdb
  401358:	4b0a      	ldr	r3, [pc, #40]	; (401384 <ssd1306_init+0xa0>)
  40135a:	4798      	blx	r3
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  40135c:	2040      	movs	r0, #64	; 0x40
  40135e:	4b09      	ldr	r3, [pc, #36]	; (401384 <ssd1306_init+0xa0>)
  401360:	4798      	blx	r3

	// Set Pre-Charge as 15 Clocks & Discharge as 1 Clock
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  401362:	20d9      	movs	r0, #217	; 0xd9
  401364:	4b07      	ldr	r3, [pc, #28]	; (401384 <ssd1306_init+0xa0>)
  401366:	4798      	blx	r3
	ssd1306_write_command(0xF1);
  401368:	20f1      	movs	r0, #241	; 0xf1
  40136a:	4b06      	ldr	r3, [pc, #24]	; (401384 <ssd1306_init+0xa0>)
  40136c:	4798      	blx	r3

	
	ssd1306_display_on();
  40136e:	4b08      	ldr	r3, [pc, #32]	; (401390 <ssd1306_init+0xac>)
  401370:	4798      	blx	r3
}
  401372:	bf00      	nop
  401374:	bd80      	pop	{r7, pc}
  401376:	bf00      	nop
  401378:	00401165 	.word	0x00401165
  40137c:	004010c1 	.word	0x004010c1
  401380:	00400f85 	.word	0x00400f85
  401384:	00401395 	.word	0x00401395
  401388:	00401129 	.word	0x00401129
  40138c:	00401151 	.word	0x00401151
  401390:	00401115 	.word	0x00401115

00401394 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  401394:	b5f0      	push	{r4, r5, r6, r7, lr}
  401396:	b083      	sub	sp, #12
  401398:	af00      	add	r7, sp, #0
  40139a:	4603      	mov	r3, r0
  40139c:	71fb      	strb	r3, [r7, #7]
	ioport_set_pin_level(SSD1306_DC_PIN, false);
  40139e:	2100      	movs	r1, #0
  4013a0:	2023      	movs	r0, #35	; 0x23
  4013a2:	4b1c      	ldr	r3, [pc, #112]	; (401414 <ssd1306_write_command+0x80>)
  4013a4:	4798      	blx	r3
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  4013a6:	2101      	movs	r1, #1
  4013a8:	481b      	ldr	r0, [pc, #108]	; (401418 <ssd1306_write_command+0x84>)
  4013aa:	4b1c      	ldr	r3, [pc, #112]	; (40141c <ssd1306_write_command+0x88>)
  4013ac:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  4013ae:	79fb      	ldrb	r3, [r7, #7]
  4013b0:	b299      	uxth	r1, r3
  4013b2:	2301      	movs	r3, #1
  4013b4:	2201      	movs	r2, #1
  4013b6:	4818      	ldr	r0, [pc, #96]	; (401418 <ssd1306_write_command+0x84>)
  4013b8:	4c19      	ldr	r4, [pc, #100]	; (401420 <ssd1306_write_command+0x8c>)
  4013ba:	47a0      	blx	r4
	delay_us(10);
  4013bc:	4b19      	ldr	r3, [pc, #100]	; (401424 <ssd1306_write_command+0x90>)
  4013be:	4798      	blx	r3
  4013c0:	4603      	mov	r3, r0
  4013c2:	4619      	mov	r1, r3
  4013c4:	f04f 0200 	mov.w	r2, #0
  4013c8:	460b      	mov	r3, r1
  4013ca:	4614      	mov	r4, r2
  4013cc:	00a6      	lsls	r6, r4, #2
  4013ce:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
  4013d2:	009d      	lsls	r5, r3, #2
  4013d4:	462b      	mov	r3, r5
  4013d6:	4634      	mov	r4, r6
  4013d8:	185b      	adds	r3, r3, r1
  4013da:	eb44 0402 	adc.w	r4, r4, r2
  4013de:	18db      	adds	r3, r3, r3
  4013e0:	eb44 0404 	adc.w	r4, r4, r4
  4013e4:	4619      	mov	r1, r3
  4013e6:	4622      	mov	r2, r4
  4013e8:	4b0f      	ldr	r3, [pc, #60]	; (401428 <ssd1306_write_command+0x94>)
  4013ea:	f04f 0400 	mov.w	r4, #0
  4013ee:	18cd      	adds	r5, r1, r3
  4013f0:	eb42 0604 	adc.w	r6, r2, r4
  4013f4:	4628      	mov	r0, r5
  4013f6:	4631      	mov	r1, r6
  4013f8:	4c0c      	ldr	r4, [pc, #48]	; (40142c <ssd1306_write_command+0x98>)
  4013fa:	4a0d      	ldr	r2, [pc, #52]	; (401430 <ssd1306_write_command+0x9c>)
  4013fc:	f04f 0300 	mov.w	r3, #0
  401400:	47a0      	blx	r4
  401402:	4603      	mov	r3, r0
  401404:	460c      	mov	r4, r1
  401406:	4618      	mov	r0, r3
  401408:	4b0a      	ldr	r3, [pc, #40]	; (401434 <ssd1306_write_command+0xa0>)
  40140a:	4798      	blx	r3
}
  40140c:	bf00      	nop
  40140e:	370c      	adds	r7, #12
  401410:	46bd      	mov	sp, r7
  401412:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401414:	00400f85 	.word	0x00400f85
  401418:	40008000 	.word	0x40008000
  40141c:	00400405 	.word	0x00400405
  401420:	00400439 	.word	0x00400439
  401424:	00400d6d 	.word	0x00400d6d
  401428:	005a83df 	.word	0x005a83df
  40142c:	00403549 	.word	0x00403549
  401430:	005a83e0 	.word	0x005a83e0
  401434:	20400001 	.word	0x20400001

00401438 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  401438:	b5f0      	push	{r4, r5, r6, r7, lr}
  40143a:	b083      	sub	sp, #12
  40143c:	af00      	add	r7, sp, #0
  40143e:	4603      	mov	r3, r0
  401440:	71fb      	strb	r3, [r7, #7]
	ioport_set_pin_level(SSD1306_DC_PIN, true);
  401442:	2101      	movs	r1, #1
  401444:	2023      	movs	r0, #35	; 0x23
  401446:	4b1c      	ldr	r3, [pc, #112]	; (4014b8 <ssd1306_write_data+0x80>)
  401448:	4798      	blx	r3
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  40144a:	2101      	movs	r1, #1
  40144c:	481b      	ldr	r0, [pc, #108]	; (4014bc <ssd1306_write_data+0x84>)
  40144e:	4b1c      	ldr	r3, [pc, #112]	; (4014c0 <ssd1306_write_data+0x88>)
  401450:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  401452:	79fb      	ldrb	r3, [r7, #7]
  401454:	b299      	uxth	r1, r3
  401456:	2301      	movs	r3, #1
  401458:	2201      	movs	r2, #1
  40145a:	4818      	ldr	r0, [pc, #96]	; (4014bc <ssd1306_write_data+0x84>)
  40145c:	4c19      	ldr	r4, [pc, #100]	; (4014c4 <ssd1306_write_data+0x8c>)
  40145e:	47a0      	blx	r4
	delay_us(10);
  401460:	4b19      	ldr	r3, [pc, #100]	; (4014c8 <ssd1306_write_data+0x90>)
  401462:	4798      	blx	r3
  401464:	4603      	mov	r3, r0
  401466:	4619      	mov	r1, r3
  401468:	f04f 0200 	mov.w	r2, #0
  40146c:	460b      	mov	r3, r1
  40146e:	4614      	mov	r4, r2
  401470:	00a6      	lsls	r6, r4, #2
  401472:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
  401476:	009d      	lsls	r5, r3, #2
  401478:	462b      	mov	r3, r5
  40147a:	4634      	mov	r4, r6
  40147c:	185b      	adds	r3, r3, r1
  40147e:	eb44 0402 	adc.w	r4, r4, r2
  401482:	18db      	adds	r3, r3, r3
  401484:	eb44 0404 	adc.w	r4, r4, r4
  401488:	4619      	mov	r1, r3
  40148a:	4622      	mov	r2, r4
  40148c:	4b0f      	ldr	r3, [pc, #60]	; (4014cc <ssd1306_write_data+0x94>)
  40148e:	f04f 0400 	mov.w	r4, #0
  401492:	18cd      	adds	r5, r1, r3
  401494:	eb42 0604 	adc.w	r6, r2, r4
  401498:	4628      	mov	r0, r5
  40149a:	4631      	mov	r1, r6
  40149c:	4c0c      	ldr	r4, [pc, #48]	; (4014d0 <ssd1306_write_data+0x98>)
  40149e:	4a0d      	ldr	r2, [pc, #52]	; (4014d4 <ssd1306_write_data+0x9c>)
  4014a0:	f04f 0300 	mov.w	r3, #0
  4014a4:	47a0      	blx	r4
  4014a6:	4603      	mov	r3, r0
  4014a8:	460c      	mov	r4, r1
  4014aa:	4618      	mov	r0, r3
  4014ac:	4b0a      	ldr	r3, [pc, #40]	; (4014d8 <ssd1306_write_data+0xa0>)
  4014ae:	4798      	blx	r3
}
  4014b0:	bf00      	nop
  4014b2:	370c      	adds	r7, #12
  4014b4:	46bd      	mov	sp, r7
  4014b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4014b8:	00400f85 	.word	0x00400f85
  4014bc:	40008000 	.word	0x40008000
  4014c0:	00400405 	.word	0x00400405
  4014c4:	00400439 	.word	0x00400439
  4014c8:	00400d6d 	.word	0x00400d6d
  4014cc:	005a83df 	.word	0x005a83df
  4014d0:	00403549 	.word	0x00403549
  4014d4:	005a83e0 	.word	0x005a83e0
  4014d8:	20400001 	.word	0x20400001

004014dc <osc_enable>:
{
  4014dc:	b580      	push	{r7, lr}
  4014de:	b082      	sub	sp, #8
  4014e0:	af00      	add	r7, sp, #0
  4014e2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4014e4:	687b      	ldr	r3, [r7, #4]
  4014e6:	2b07      	cmp	r3, #7
  4014e8:	d831      	bhi.n	40154e <osc_enable+0x72>
  4014ea:	a201      	add	r2, pc, #4	; (adr r2, 4014f0 <osc_enable+0x14>)
  4014ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4014f0:	0040154d 	.word	0x0040154d
  4014f4:	00401511 	.word	0x00401511
  4014f8:	00401519 	.word	0x00401519
  4014fc:	00401521 	.word	0x00401521
  401500:	00401529 	.word	0x00401529
  401504:	00401531 	.word	0x00401531
  401508:	00401539 	.word	0x00401539
  40150c:	00401543 	.word	0x00401543
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  401510:	2000      	movs	r0, #0
  401512:	4b11      	ldr	r3, [pc, #68]	; (401558 <osc_enable+0x7c>)
  401514:	4798      	blx	r3
		break;
  401516:	e01a      	b.n	40154e <osc_enable+0x72>
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  401518:	2001      	movs	r0, #1
  40151a:	4b0f      	ldr	r3, [pc, #60]	; (401558 <osc_enable+0x7c>)
  40151c:	4798      	blx	r3
		break;
  40151e:	e016      	b.n	40154e <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  401520:	2000      	movs	r0, #0
  401522:	4b0e      	ldr	r3, [pc, #56]	; (40155c <osc_enable+0x80>)
  401524:	4798      	blx	r3
		break;
  401526:	e012      	b.n	40154e <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  401528:	2010      	movs	r0, #16
  40152a:	4b0c      	ldr	r3, [pc, #48]	; (40155c <osc_enable+0x80>)
  40152c:	4798      	blx	r3
		break;
  40152e:	e00e      	b.n	40154e <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  401530:	2020      	movs	r0, #32
  401532:	4b0a      	ldr	r3, [pc, #40]	; (40155c <osc_enable+0x80>)
  401534:	4798      	blx	r3
		break;
  401536:	e00a      	b.n	40154e <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  401538:	213e      	movs	r1, #62	; 0x3e
  40153a:	2000      	movs	r0, #0
  40153c:	4b08      	ldr	r3, [pc, #32]	; (401560 <osc_enable+0x84>)
  40153e:	4798      	blx	r3
		break;
  401540:	e005      	b.n	40154e <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  401542:	213e      	movs	r1, #62	; 0x3e
  401544:	2001      	movs	r0, #1
  401546:	4b06      	ldr	r3, [pc, #24]	; (401560 <osc_enable+0x84>)
  401548:	4798      	blx	r3
		break;
  40154a:	e000      	b.n	40154e <osc_enable+0x72>
		break;
  40154c:	bf00      	nop
}
  40154e:	bf00      	nop
  401550:	3708      	adds	r7, #8
  401552:	46bd      	mov	sp, r7
  401554:	bd80      	pop	{r7, pc}
  401556:	bf00      	nop
  401558:	00402411 	.word	0x00402411
  40155c:	0040247d 	.word	0x0040247d
  401560:	004024ed 	.word	0x004024ed

00401564 <osc_is_ready>:
{
  401564:	b580      	push	{r7, lr}
  401566:	b082      	sub	sp, #8
  401568:	af00      	add	r7, sp, #0
  40156a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40156c:	687b      	ldr	r3, [r7, #4]
  40156e:	2b07      	cmp	r3, #7
  401570:	d826      	bhi.n	4015c0 <osc_is_ready+0x5c>
  401572:	a201      	add	r2, pc, #4	; (adr r2, 401578 <osc_is_ready+0x14>)
  401574:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401578:	00401599 	.word	0x00401599
  40157c:	0040159d 	.word	0x0040159d
  401580:	0040159d 	.word	0x0040159d
  401584:	004015af 	.word	0x004015af
  401588:	004015af 	.word	0x004015af
  40158c:	004015af 	.word	0x004015af
  401590:	004015af 	.word	0x004015af
  401594:	004015af 	.word	0x004015af
		return 1;
  401598:	2301      	movs	r3, #1
  40159a:	e012      	b.n	4015c2 <osc_is_ready+0x5e>
		return pmc_osc_is_ready_32kxtal();
  40159c:	4b0b      	ldr	r3, [pc, #44]	; (4015cc <osc_is_ready+0x68>)
  40159e:	4798      	blx	r3
  4015a0:	4603      	mov	r3, r0
  4015a2:	2b00      	cmp	r3, #0
  4015a4:	bf14      	ite	ne
  4015a6:	2301      	movne	r3, #1
  4015a8:	2300      	moveq	r3, #0
  4015aa:	b2db      	uxtb	r3, r3
  4015ac:	e009      	b.n	4015c2 <osc_is_ready+0x5e>
		return pmc_osc_is_ready_mainck();
  4015ae:	4b08      	ldr	r3, [pc, #32]	; (4015d0 <osc_is_ready+0x6c>)
  4015b0:	4798      	blx	r3
  4015b2:	4603      	mov	r3, r0
  4015b4:	2b00      	cmp	r3, #0
  4015b6:	bf14      	ite	ne
  4015b8:	2301      	movne	r3, #1
  4015ba:	2300      	moveq	r3, #0
  4015bc:	b2db      	uxtb	r3, r3
  4015be:	e000      	b.n	4015c2 <osc_is_ready+0x5e>
	return 0;
  4015c0:	2300      	movs	r3, #0
}
  4015c2:	4618      	mov	r0, r3
  4015c4:	3708      	adds	r7, #8
  4015c6:	46bd      	mov	sp, r7
  4015c8:	bd80      	pop	{r7, pc}
  4015ca:	bf00      	nop
  4015cc:	00402449 	.word	0x00402449
  4015d0:	00402565 	.word	0x00402565

004015d4 <osc_get_rate>:
{
  4015d4:	b480      	push	{r7}
  4015d6:	b083      	sub	sp, #12
  4015d8:	af00      	add	r7, sp, #0
  4015da:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4015dc:	687b      	ldr	r3, [r7, #4]
  4015de:	2b07      	cmp	r3, #7
  4015e0:	d825      	bhi.n	40162e <osc_get_rate+0x5a>
  4015e2:	a201      	add	r2, pc, #4	; (adr r2, 4015e8 <osc_get_rate+0x14>)
  4015e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4015e8:	00401609 	.word	0x00401609
  4015ec:	0040160f 	.word	0x0040160f
  4015f0:	00401615 	.word	0x00401615
  4015f4:	0040161b 	.word	0x0040161b
  4015f8:	0040161f 	.word	0x0040161f
  4015fc:	00401623 	.word	0x00401623
  401600:	00401627 	.word	0x00401627
  401604:	0040162b 	.word	0x0040162b
		return OSC_SLCK_32K_RC_HZ;
  401608:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  40160c:	e010      	b.n	401630 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  40160e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401612:	e00d      	b.n	401630 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  401614:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401618:	e00a      	b.n	401630 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  40161a:	4b08      	ldr	r3, [pc, #32]	; (40163c <osc_get_rate+0x68>)
  40161c:	e008      	b.n	401630 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  40161e:	4b08      	ldr	r3, [pc, #32]	; (401640 <osc_get_rate+0x6c>)
  401620:	e006      	b.n	401630 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  401622:	4b08      	ldr	r3, [pc, #32]	; (401644 <osc_get_rate+0x70>)
  401624:	e004      	b.n	401630 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  401626:	4b07      	ldr	r3, [pc, #28]	; (401644 <osc_get_rate+0x70>)
  401628:	e002      	b.n	401630 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  40162a:	4b06      	ldr	r3, [pc, #24]	; (401644 <osc_get_rate+0x70>)
  40162c:	e000      	b.n	401630 <osc_get_rate+0x5c>
	return 0;
  40162e:	2300      	movs	r3, #0
}
  401630:	4618      	mov	r0, r3
  401632:	370c      	adds	r7, #12
  401634:	46bd      	mov	sp, r7
  401636:	f85d 7b04 	ldr.w	r7, [sp], #4
  40163a:	4770      	bx	lr
  40163c:	003d0900 	.word	0x003d0900
  401640:	007a1200 	.word	0x007a1200
  401644:	00b71b00 	.word	0x00b71b00

00401648 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  401648:	b580      	push	{r7, lr}
  40164a:	b082      	sub	sp, #8
  40164c:	af00      	add	r7, sp, #0
  40164e:	4603      	mov	r3, r0
  401650:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  401652:	bf00      	nop
  401654:	79fb      	ldrb	r3, [r7, #7]
  401656:	4618      	mov	r0, r3
  401658:	4b05      	ldr	r3, [pc, #20]	; (401670 <osc_wait_ready+0x28>)
  40165a:	4798      	blx	r3
  40165c:	4603      	mov	r3, r0
  40165e:	f083 0301 	eor.w	r3, r3, #1
  401662:	b2db      	uxtb	r3, r3
  401664:	2b00      	cmp	r3, #0
  401666:	d1f5      	bne.n	401654 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  401668:	bf00      	nop
  40166a:	3708      	adds	r7, #8
  40166c:	46bd      	mov	sp, r7
  40166e:	bd80      	pop	{r7, pc}
  401670:	00401565 	.word	0x00401565

00401674 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  401674:	b580      	push	{r7, lr}
  401676:	b086      	sub	sp, #24
  401678:	af00      	add	r7, sp, #0
  40167a:	60f8      	str	r0, [r7, #12]
  40167c:	607a      	str	r2, [r7, #4]
  40167e:	603b      	str	r3, [r7, #0]
  401680:	460b      	mov	r3, r1
  401682:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  401684:	687b      	ldr	r3, [r7, #4]
  401686:	2b00      	cmp	r3, #0
  401688:	d107      	bne.n	40169a <pll_config_init+0x26>
  40168a:	683b      	ldr	r3, [r7, #0]
  40168c:	2b00      	cmp	r3, #0
  40168e:	d104      	bne.n	40169a <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  401690:	68fb      	ldr	r3, [r7, #12]
  401692:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  401696:	601a      	str	r2, [r3, #0]
  401698:	e019      	b.n	4016ce <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40169a:	7afb      	ldrb	r3, [r7, #11]
  40169c:	4618      	mov	r0, r3
  40169e:	4b0e      	ldr	r3, [pc, #56]	; (4016d8 <pll_config_init+0x64>)
  4016a0:	4798      	blx	r3
  4016a2:	4602      	mov	r2, r0
  4016a4:	687b      	ldr	r3, [r7, #4]
  4016a6:	fbb2 f3f3 	udiv	r3, r2, r3
  4016aa:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  4016ac:	697b      	ldr	r3, [r7, #20]
  4016ae:	683a      	ldr	r2, [r7, #0]
  4016b0:	fb02 f303 	mul.w	r3, r2, r3
  4016b4:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  4016b6:	683b      	ldr	r3, [r7, #0]
  4016b8:	3b01      	subs	r3, #1
  4016ba:	041a      	lsls	r2, r3, #16
  4016bc:	4b07      	ldr	r3, [pc, #28]	; (4016dc <pll_config_init+0x68>)
  4016be:	4013      	ands	r3, r2
  4016c0:	687a      	ldr	r2, [r7, #4]
  4016c2:	b2d2      	uxtb	r2, r2
  4016c4:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  4016c6:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  4016ca:	68fb      	ldr	r3, [r7, #12]
  4016cc:	601a      	str	r2, [r3, #0]
	}
}
  4016ce:	bf00      	nop
  4016d0:	3718      	adds	r7, #24
  4016d2:	46bd      	mov	sp, r7
  4016d4:	bd80      	pop	{r7, pc}
  4016d6:	bf00      	nop
  4016d8:	004015d5 	.word	0x004015d5
  4016dc:	07ff0000 	.word	0x07ff0000

004016e0 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4016e0:	b580      	push	{r7, lr}
  4016e2:	b082      	sub	sp, #8
  4016e4:	af00      	add	r7, sp, #0
  4016e6:	6078      	str	r0, [r7, #4]
  4016e8:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4016ea:	683b      	ldr	r3, [r7, #0]
  4016ec:	2b00      	cmp	r3, #0
  4016ee:	d108      	bne.n	401702 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4016f0:	4b09      	ldr	r3, [pc, #36]	; (401718 <pll_enable+0x38>)
  4016f2:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4016f4:	4a09      	ldr	r2, [pc, #36]	; (40171c <pll_enable+0x3c>)
  4016f6:	687b      	ldr	r3, [r7, #4]
  4016f8:	681b      	ldr	r3, [r3, #0]
  4016fa:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4016fe:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  401700:	e005      	b.n	40170e <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  401702:	4a06      	ldr	r2, [pc, #24]	; (40171c <pll_enable+0x3c>)
  401704:	687b      	ldr	r3, [r7, #4]
  401706:	681b      	ldr	r3, [r3, #0]
  401708:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  40170c:	61d3      	str	r3, [r2, #28]
}
  40170e:	bf00      	nop
  401710:	3708      	adds	r7, #8
  401712:	46bd      	mov	sp, r7
  401714:	bd80      	pop	{r7, pc}
  401716:	bf00      	nop
  401718:	00402581 	.word	0x00402581
  40171c:	400e0600 	.word	0x400e0600

00401720 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  401720:	b580      	push	{r7, lr}
  401722:	b082      	sub	sp, #8
  401724:	af00      	add	r7, sp, #0
  401726:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  401728:	687b      	ldr	r3, [r7, #4]
  40172a:	2b00      	cmp	r3, #0
  40172c:	d103      	bne.n	401736 <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  40172e:	4b05      	ldr	r3, [pc, #20]	; (401744 <pll_is_locked+0x24>)
  401730:	4798      	blx	r3
  401732:	4603      	mov	r3, r0
  401734:	e002      	b.n	40173c <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  401736:	4b04      	ldr	r3, [pc, #16]	; (401748 <pll_is_locked+0x28>)
  401738:	4798      	blx	r3
  40173a:	4603      	mov	r3, r0
	}
}
  40173c:	4618      	mov	r0, r3
  40173e:	3708      	adds	r7, #8
  401740:	46bd      	mov	sp, r7
  401742:	bd80      	pop	{r7, pc}
  401744:	0040259d 	.word	0x0040259d
  401748:	004025b9 	.word	0x004025b9

0040174c <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  40174c:	b580      	push	{r7, lr}
  40174e:	b082      	sub	sp, #8
  401750:	af00      	add	r7, sp, #0
  401752:	4603      	mov	r3, r0
  401754:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  401756:	79fb      	ldrb	r3, [r7, #7]
  401758:	3b03      	subs	r3, #3
  40175a:	2b04      	cmp	r3, #4
  40175c:	d808      	bhi.n	401770 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40175e:	79fb      	ldrb	r3, [r7, #7]
  401760:	4618      	mov	r0, r3
  401762:	4b06      	ldr	r3, [pc, #24]	; (40177c <pll_enable_source+0x30>)
  401764:	4798      	blx	r3
		osc_wait_ready(e_src);
  401766:	79fb      	ldrb	r3, [r7, #7]
  401768:	4618      	mov	r0, r3
  40176a:	4b05      	ldr	r3, [pc, #20]	; (401780 <pll_enable_source+0x34>)
  40176c:	4798      	blx	r3
		break;
  40176e:	e000      	b.n	401772 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  401770:	bf00      	nop
	}
}
  401772:	bf00      	nop
  401774:	3708      	adds	r7, #8
  401776:	46bd      	mov	sp, r7
  401778:	bd80      	pop	{r7, pc}
  40177a:	bf00      	nop
  40177c:	004014dd 	.word	0x004014dd
  401780:	00401649 	.word	0x00401649

00401784 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  401784:	b580      	push	{r7, lr}
  401786:	b082      	sub	sp, #8
  401788:	af00      	add	r7, sp, #0
  40178a:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40178c:	bf00      	nop
  40178e:	6878      	ldr	r0, [r7, #4]
  401790:	4b04      	ldr	r3, [pc, #16]	; (4017a4 <pll_wait_for_lock+0x20>)
  401792:	4798      	blx	r3
  401794:	4603      	mov	r3, r0
  401796:	2b00      	cmp	r3, #0
  401798:	d0f9      	beq.n	40178e <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40179a:	2300      	movs	r3, #0
}
  40179c:	4618      	mov	r0, r3
  40179e:	3708      	adds	r7, #8
  4017a0:	46bd      	mov	sp, r7
  4017a2:	bd80      	pop	{r7, pc}
  4017a4:	00401721 	.word	0x00401721

004017a8 <sysclk_get_main_hz>:
{
  4017a8:	b580      	push	{r7, lr}
  4017aa:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  4017ac:	2006      	movs	r0, #6
  4017ae:	4b05      	ldr	r3, [pc, #20]	; (4017c4 <sysclk_get_main_hz+0x1c>)
  4017b0:	4798      	blx	r3
  4017b2:	4602      	mov	r2, r0
  4017b4:	4613      	mov	r3, r2
  4017b6:	009b      	lsls	r3, r3, #2
  4017b8:	4413      	add	r3, r2
  4017ba:	009a      	lsls	r2, r3, #2
  4017bc:	4413      	add	r3, r2
}
  4017be:	4618      	mov	r0, r3
  4017c0:	bd80      	pop	{r7, pc}
  4017c2:	bf00      	nop
  4017c4:	004015d5 	.word	0x004015d5

004017c8 <sysclk_get_cpu_hz>:
{
  4017c8:	b580      	push	{r7, lr}
  4017ca:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  4017cc:	4b02      	ldr	r3, [pc, #8]	; (4017d8 <sysclk_get_cpu_hz+0x10>)
  4017ce:	4798      	blx	r3
  4017d0:	4603      	mov	r3, r0
}
  4017d2:	4618      	mov	r0, r3
  4017d4:	bd80      	pop	{r7, pc}
  4017d6:	bf00      	nop
  4017d8:	004017a9 	.word	0x004017a9

004017dc <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4017dc:	b590      	push	{r4, r7, lr}
  4017de:	b083      	sub	sp, #12
  4017e0:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4017e2:	4813      	ldr	r0, [pc, #76]	; (401830 <sysclk_init+0x54>)
  4017e4:	4b13      	ldr	r3, [pc, #76]	; (401834 <sysclk_init+0x58>)
  4017e6:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  4017e8:	2006      	movs	r0, #6
  4017ea:	4b13      	ldr	r3, [pc, #76]	; (401838 <sysclk_init+0x5c>)
  4017ec:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4017ee:	1d38      	adds	r0, r7, #4
  4017f0:	2319      	movs	r3, #25
  4017f2:	2201      	movs	r2, #1
  4017f4:	2106      	movs	r1, #6
  4017f6:	4c11      	ldr	r4, [pc, #68]	; (40183c <sysclk_init+0x60>)
  4017f8:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4017fa:	1d3b      	adds	r3, r7, #4
  4017fc:	2100      	movs	r1, #0
  4017fe:	4618      	mov	r0, r3
  401800:	4b0f      	ldr	r3, [pc, #60]	; (401840 <sysclk_init+0x64>)
  401802:	4798      	blx	r3
		pll_wait_for_lock(0);
  401804:	2000      	movs	r0, #0
  401806:	4b0f      	ldr	r3, [pc, #60]	; (401844 <sysclk_init+0x68>)
  401808:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  40180a:	2002      	movs	r0, #2
  40180c:	4b0e      	ldr	r3, [pc, #56]	; (401848 <sysclk_init+0x6c>)
  40180e:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  401810:	2000      	movs	r0, #0
  401812:	4b0e      	ldr	r3, [pc, #56]	; (40184c <sysclk_init+0x70>)
  401814:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  401816:	4b0e      	ldr	r3, [pc, #56]	; (401850 <sysclk_init+0x74>)
  401818:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40181a:	4b0e      	ldr	r3, [pc, #56]	; (401854 <sysclk_init+0x78>)
  40181c:	4798      	blx	r3
  40181e:	4603      	mov	r3, r0
  401820:	4618      	mov	r0, r3
  401822:	4b04      	ldr	r3, [pc, #16]	; (401834 <sysclk_init+0x58>)
  401824:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  401826:	bf00      	nop
  401828:	370c      	adds	r7, #12
  40182a:	46bd      	mov	sp, r7
  40182c:	bd90      	pop	{r4, r7, pc}
  40182e:	bf00      	nop
  401830:	11e1a300 	.word	0x11e1a300
  401834:	00402d49 	.word	0x00402d49
  401838:	0040174d 	.word	0x0040174d
  40183c:	00401675 	.word	0x00401675
  401840:	004016e1 	.word	0x004016e1
  401844:	00401785 	.word	0x00401785
  401848:	00402311 	.word	0x00402311
  40184c:	0040238d 	.word	0x0040238d
  401850:	00402be1 	.word	0x00402be1
  401854:	004017c9 	.word	0x004017c9

00401858 <SCB_EnableICache>:
/** \brief Enable I-Cache

    The function turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache(void)
{
  401858:	b480      	push	{r7}
  40185a:	af00      	add	r7, sp, #0
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  40185c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401860:	f3bf 8f6f 	isb	sy
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  401864:	4b09      	ldr	r3, [pc, #36]	; (40188c <SCB_EnableICache+0x34>)
  401866:	2200      	movs	r2, #0
  401868:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  40186c:	4a07      	ldr	r2, [pc, #28]	; (40188c <SCB_EnableICache+0x34>)
  40186e:	4b07      	ldr	r3, [pc, #28]	; (40188c <SCB_EnableICache+0x34>)
  401870:	695b      	ldr	r3, [r3, #20]
  401872:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  401876:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb");
  401878:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40187c:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
  401880:	bf00      	nop
  401882:	46bd      	mov	sp, r7
  401884:	f85d 7b04 	ldr.w	r7, [sp], #4
  401888:	4770      	bx	lr
  40188a:	bf00      	nop
  40188c:	e000ed00 	.word	0xe000ed00

00401890 <SCB_EnableDCache>:
/** \brief Enable D-Cache

    The function turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache(void)
{
  401890:	b480      	push	{r7}
  401892:	b08b      	sub	sp, #44	; 0x2c
  401894:	af00      	add	r7, sp, #0
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  401896:	4b26      	ldr	r3, [pc, #152]	; (401930 <SCB_EnableDCache+0xa0>)
  401898:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
  40189c:	61fb      	str	r3, [r7, #28]
    sets    = CCSIDR_SETS(ccsidr);
  40189e:	69fb      	ldr	r3, [r7, #28]
  4018a0:	0b5b      	lsrs	r3, r3, #13
  4018a2:	f3c3 030e 	ubfx	r3, r3, #0, #15
  4018a6:	627b      	str	r3, [r7, #36]	; 0x24
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  4018a8:	69fb      	ldr	r3, [r7, #28]
  4018aa:	f003 0307 	and.w	r3, r3, #7
  4018ae:	3304      	adds	r3, #4
  4018b0:	61bb      	str	r3, [r7, #24]
    ways    = CCSIDR_WAYS(ccsidr);
  4018b2:	69fb      	ldr	r3, [r7, #28]
  4018b4:	08db      	lsrs	r3, r3, #3
  4018b6:	f3c3 0309 	ubfx	r3, r3, #0, #10
  4018ba:	617b      	str	r3, [r7, #20]
  4018bc:	697b      	ldr	r3, [r7, #20]
  4018be:	60bb      	str	r3, [r7, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  4018c0:	68bb      	ldr	r3, [r7, #8]
  4018c2:	fab3 f383 	clz	r3, r3
  4018c6:	607b      	str	r3, [r7, #4]
   return ((uint8_t) result);    /* Add explicit type cast here */
  4018c8:	687b      	ldr	r3, [r7, #4]
  4018ca:	b2db      	uxtb	r3, r3
    wshift  = __CLZ(ways) & 0x1f;
  4018cc:	f003 031f 	and.w	r3, r3, #31
  4018d0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("dsb");
  4018d2:	f3bf 8f4f 	dsb	sy

    __DSB();

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
  4018d6:	697b      	ldr	r3, [r7, #20]
  4018d8:	623b      	str	r3, [r7, #32]
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  4018da:	6a3a      	ldr	r2, [r7, #32]
  4018dc:	693b      	ldr	r3, [r7, #16]
  4018de:	fa02 f303 	lsl.w	r3, r2, r3
  4018e2:	4619      	mov	r1, r3
  4018e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  4018e6:	69bb      	ldr	r3, [r7, #24]
  4018e8:	fa02 f303 	lsl.w	r3, r2, r3
  4018ec:	430b      	orrs	r3, r1
  4018ee:	60fb      	str	r3, [r7, #12]
              SCB->DCISW = sw;
  4018f0:	4a0f      	ldr	r2, [pc, #60]	; (401930 <SCB_EnableDCache+0xa0>)
  4018f2:	68fb      	ldr	r3, [r7, #12]
  4018f4:	f8c2 3260 	str.w	r3, [r2, #608]	; 0x260
            } while(tmpways--);
  4018f8:	6a3b      	ldr	r3, [r7, #32]
  4018fa:	1e5a      	subs	r2, r3, #1
  4018fc:	623a      	str	r2, [r7, #32]
  4018fe:	2b00      	cmp	r3, #0
  401900:	d1eb      	bne.n	4018da <SCB_EnableDCache+0x4a>
        } while(sets--);
  401902:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401904:	1e5a      	subs	r2, r3, #1
  401906:	627a      	str	r2, [r7, #36]	; 0x24
  401908:	2b00      	cmp	r3, #0
  40190a:	d1e4      	bne.n	4018d6 <SCB_EnableDCache+0x46>
  40190c:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  401910:	4a07      	ldr	r2, [pc, #28]	; (401930 <SCB_EnableDCache+0xa0>)
  401912:	4b07      	ldr	r3, [pc, #28]	; (401930 <SCB_EnableDCache+0xa0>)
  401914:	695b      	ldr	r3, [r3, #20]
  401916:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  40191a:	6153      	str	r3, [r2, #20]
  40191c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401920:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
  #endif
}
  401924:	bf00      	nop
  401926:	372c      	adds	r7, #44	; 0x2c
  401928:	46bd      	mov	sp, r7
  40192a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40192e:	4770      	bx	lr
  401930:	e000ed00 	.word	0xe000ed00

00401934 <sysclk_enable_peripheral_clock>:
{
  401934:	b580      	push	{r7, lr}
  401936:	b082      	sub	sp, #8
  401938:	af00      	add	r7, sp, #0
  40193a:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  40193c:	6878      	ldr	r0, [r7, #4]
  40193e:	4b03      	ldr	r3, [pc, #12]	; (40194c <sysclk_enable_peripheral_clock+0x18>)
  401940:	4798      	blx	r3
}
  401942:	bf00      	nop
  401944:	3708      	adds	r7, #8
  401946:	46bd      	mov	sp, r7
  401948:	bd80      	pop	{r7, pc}
  40194a:	bf00      	nop
  40194c:	004025d5 	.word	0x004025d5

00401950 <ioport_init>:
{
  401950:	b580      	push	{r7, lr}
  401952:	af00      	add	r7, sp, #0
	sysclk_enable_peripheral_clock(ID_PIOA);
  401954:	200a      	movs	r0, #10
  401956:	4b08      	ldr	r3, [pc, #32]	; (401978 <ioport_init+0x28>)
  401958:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOB);
  40195a:	200b      	movs	r0, #11
  40195c:	4b06      	ldr	r3, [pc, #24]	; (401978 <ioport_init+0x28>)
  40195e:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOC);
  401960:	200c      	movs	r0, #12
  401962:	4b05      	ldr	r3, [pc, #20]	; (401978 <ioport_init+0x28>)
  401964:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOD);
  401966:	2010      	movs	r0, #16
  401968:	4b03      	ldr	r3, [pc, #12]	; (401978 <ioport_init+0x28>)
  40196a:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOE);
  40196c:	2011      	movs	r0, #17
  40196e:	4b02      	ldr	r3, [pc, #8]	; (401978 <ioport_init+0x28>)
  401970:	4798      	blx	r3
}
  401972:	bf00      	nop
  401974:	bd80      	pop	{r7, pc}
  401976:	bf00      	nop
  401978:	00401935 	.word	0x00401935

0040197c <ioport_set_pin_mode>:
{
  40197c:	b480      	push	{r7}
  40197e:	b08d      	sub	sp, #52	; 0x34
  401980:	af00      	add	r7, sp, #0
  401982:	6078      	str	r0, [r7, #4]
  401984:	6039      	str	r1, [r7, #0]
  401986:	687b      	ldr	r3, [r7, #4]
  401988:	62fb      	str	r3, [r7, #44]	; 0x2c
  40198a:	683b      	ldr	r3, [r7, #0]
  40198c:	62bb      	str	r3, [r7, #40]	; 0x28
  40198e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401990:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  401992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401994:	095a      	lsrs	r2, r3, #5
  401996:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401998:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  40199a:	6a3b      	ldr	r3, [r7, #32]
  40199c:	f003 031f 	and.w	r3, r3, #31
  4019a0:	2101      	movs	r1, #1
  4019a2:	fa01 f303 	lsl.w	r3, r1, r3
  4019a6:	61fa      	str	r2, [r7, #28]
  4019a8:	61bb      	str	r3, [r7, #24]
  4019aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4019ac:	617b      	str	r3, [r7, #20]
  4019ae:	69fb      	ldr	r3, [r7, #28]
  4019b0:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4019b2:	693a      	ldr	r2, [r7, #16]
  4019b4:	4b37      	ldr	r3, [pc, #220]	; (401a94 <ioport_set_pin_mode+0x118>)
  4019b6:	4413      	add	r3, r2
  4019b8:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_port_to_base(port);
  4019ba:	60fb      	str	r3, [r7, #12]
	if (mode & IOPORT_MODE_PULLUP) {
  4019bc:	697b      	ldr	r3, [r7, #20]
  4019be:	f003 0308 	and.w	r3, r3, #8
  4019c2:	2b00      	cmp	r3, #0
  4019c4:	d003      	beq.n	4019ce <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  4019c6:	68fb      	ldr	r3, [r7, #12]
  4019c8:	69ba      	ldr	r2, [r7, #24]
  4019ca:	665a      	str	r2, [r3, #100]	; 0x64
  4019cc:	e002      	b.n	4019d4 <ioport_set_pin_mode+0x58>
		base->PIO_PUDR = mask;
  4019ce:	68fb      	ldr	r3, [r7, #12]
  4019d0:	69ba      	ldr	r2, [r7, #24]
  4019d2:	661a      	str	r2, [r3, #96]	; 0x60
	if (mode & IOPORT_MODE_PULLDOWN) {
  4019d4:	697b      	ldr	r3, [r7, #20]
  4019d6:	f003 0310 	and.w	r3, r3, #16
  4019da:	2b00      	cmp	r3, #0
  4019dc:	d004      	beq.n	4019e8 <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  4019de:	68fb      	ldr	r3, [r7, #12]
  4019e0:	69ba      	ldr	r2, [r7, #24]
  4019e2:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  4019e6:	e003      	b.n	4019f0 <ioport_set_pin_mode+0x74>
		base->PIO_PPDDR = mask;
  4019e8:	68fb      	ldr	r3, [r7, #12]
  4019ea:	69ba      	ldr	r2, [r7, #24]
  4019ec:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  4019f0:	697b      	ldr	r3, [r7, #20]
  4019f2:	f003 0320 	and.w	r3, r3, #32
  4019f6:	2b00      	cmp	r3, #0
  4019f8:	d003      	beq.n	401a02 <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  4019fa:	68fb      	ldr	r3, [r7, #12]
  4019fc:	69ba      	ldr	r2, [r7, #24]
  4019fe:	651a      	str	r2, [r3, #80]	; 0x50
  401a00:	e002      	b.n	401a08 <ioport_set_pin_mode+0x8c>
		base->PIO_MDDR = mask;
  401a02:	68fb      	ldr	r3, [r7, #12]
  401a04:	69ba      	ldr	r2, [r7, #24]
  401a06:	655a      	str	r2, [r3, #84]	; 0x54
	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  401a08:	697b      	ldr	r3, [r7, #20]
  401a0a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  401a0e:	2b00      	cmp	r3, #0
  401a10:	d003      	beq.n	401a1a <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  401a12:	68fb      	ldr	r3, [r7, #12]
  401a14:	69ba      	ldr	r2, [r7, #24]
  401a16:	621a      	str	r2, [r3, #32]
  401a18:	e002      	b.n	401a20 <ioport_set_pin_mode+0xa4>
		base->PIO_IFDR = mask;
  401a1a:	68fb      	ldr	r3, [r7, #12]
  401a1c:	69ba      	ldr	r2, [r7, #24]
  401a1e:	625a      	str	r2, [r3, #36]	; 0x24
	if (mode & IOPORT_MODE_DEBOUNCE) {
  401a20:	697b      	ldr	r3, [r7, #20]
  401a22:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401a26:	2b00      	cmp	r3, #0
  401a28:	d004      	beq.n	401a34 <ioport_set_pin_mode+0xb8>
		base->PIO_IFSCER = mask;
  401a2a:	68fb      	ldr	r3, [r7, #12]
  401a2c:	69ba      	ldr	r2, [r7, #24]
  401a2e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  401a32:	e003      	b.n	401a3c <ioport_set_pin_mode+0xc0>
		base->PIO_IFSCDR = mask;
  401a34:	68fb      	ldr	r3, [r7, #12]
  401a36:	69ba      	ldr	r2, [r7, #24]
  401a38:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	if (mode & IOPORT_MODE_MUX_BIT0) {
  401a3c:	697b      	ldr	r3, [r7, #20]
  401a3e:	f003 0301 	and.w	r3, r3, #1
  401a42:	2b00      	cmp	r3, #0
  401a44:	d006      	beq.n	401a54 <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  401a46:	68fb      	ldr	r3, [r7, #12]
  401a48:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401a4a:	69bb      	ldr	r3, [r7, #24]
  401a4c:	431a      	orrs	r2, r3
  401a4e:	68fb      	ldr	r3, [r7, #12]
  401a50:	671a      	str	r2, [r3, #112]	; 0x70
  401a52:	e006      	b.n	401a62 <ioport_set_pin_mode+0xe6>
		base->PIO_ABCDSR[0] &= ~mask;
  401a54:	68fb      	ldr	r3, [r7, #12]
  401a56:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401a58:	69bb      	ldr	r3, [r7, #24]
  401a5a:	43db      	mvns	r3, r3
  401a5c:	401a      	ands	r2, r3
  401a5e:	68fb      	ldr	r3, [r7, #12]
  401a60:	671a      	str	r2, [r3, #112]	; 0x70
	if (mode & IOPORT_MODE_MUX_BIT1) {
  401a62:	697b      	ldr	r3, [r7, #20]
  401a64:	f003 0302 	and.w	r3, r3, #2
  401a68:	2b00      	cmp	r3, #0
  401a6a:	d006      	beq.n	401a7a <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  401a6c:	68fb      	ldr	r3, [r7, #12]
  401a6e:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401a70:	69bb      	ldr	r3, [r7, #24]
  401a72:	431a      	orrs	r2, r3
  401a74:	68fb      	ldr	r3, [r7, #12]
  401a76:	675a      	str	r2, [r3, #116]	; 0x74
}
  401a78:	e006      	b.n	401a88 <ioport_set_pin_mode+0x10c>
		base->PIO_ABCDSR[1] &= ~mask;
  401a7a:	68fb      	ldr	r3, [r7, #12]
  401a7c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401a7e:	69bb      	ldr	r3, [r7, #24]
  401a80:	43db      	mvns	r3, r3
  401a82:	401a      	ands	r2, r3
  401a84:	68fb      	ldr	r3, [r7, #12]
  401a86:	675a      	str	r2, [r3, #116]	; 0x74
  401a88:	bf00      	nop
  401a8a:	3734      	adds	r7, #52	; 0x34
  401a8c:	46bd      	mov	sp, r7
  401a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a92:	4770      	bx	lr
  401a94:	00200707 	.word	0x00200707

00401a98 <ioport_set_pin_dir>:
{
  401a98:	b480      	push	{r7}
  401a9a:	b08d      	sub	sp, #52	; 0x34
  401a9c:	af00      	add	r7, sp, #0
  401a9e:	6078      	str	r0, [r7, #4]
  401aa0:	460b      	mov	r3, r1
  401aa2:	70fb      	strb	r3, [r7, #3]
  401aa4:	687b      	ldr	r3, [r7, #4]
  401aa6:	62fb      	str	r3, [r7, #44]	; 0x2c
  401aa8:	78fb      	ldrb	r3, [r7, #3]
  401aaa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  401aae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401ab0:	627b      	str	r3, [r7, #36]	; 0x24
  401ab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401ab4:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  401ab6:	6a3b      	ldr	r3, [r7, #32]
  401ab8:	095b      	lsrs	r3, r3, #5
  401aba:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401abc:	69fa      	ldr	r2, [r7, #28]
  401abe:	4b17      	ldr	r3, [pc, #92]	; (401b1c <ioport_set_pin_dir+0x84>)
  401ac0:	4413      	add	r3, r2
  401ac2:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
  401ac4:	61bb      	str	r3, [r7, #24]
	if (dir == IOPORT_DIR_OUTPUT) {
  401ac6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  401aca:	2b01      	cmp	r3, #1
  401acc:	d109      	bne.n	401ae2 <ioport_set_pin_dir+0x4a>
  401ace:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401ad0:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  401ad2:	697b      	ldr	r3, [r7, #20]
  401ad4:	f003 031f 	and.w	r3, r3, #31
  401ad8:	2201      	movs	r2, #1
  401ada:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401adc:	69bb      	ldr	r3, [r7, #24]
  401ade:	611a      	str	r2, [r3, #16]
  401ae0:	e00c      	b.n	401afc <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  401ae2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  401ae6:	2b00      	cmp	r3, #0
  401ae8:	d108      	bne.n	401afc <ioport_set_pin_dir+0x64>
  401aea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401aec:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  401aee:	693b      	ldr	r3, [r7, #16]
  401af0:	f003 031f 	and.w	r3, r3, #31
  401af4:	2201      	movs	r2, #1
  401af6:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  401af8:	69bb      	ldr	r3, [r7, #24]
  401afa:	615a      	str	r2, [r3, #20]
  401afc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401afe:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  401b00:	68fb      	ldr	r3, [r7, #12]
  401b02:	f003 031f 	and.w	r3, r3, #31
  401b06:	2201      	movs	r2, #1
  401b08:	409a      	lsls	r2, r3
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401b0a:	69bb      	ldr	r3, [r7, #24]
  401b0c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
}
  401b10:	bf00      	nop
  401b12:	3734      	adds	r7, #52	; 0x34
  401b14:	46bd      	mov	sp, r7
  401b16:	f85d 7b04 	ldr.w	r7, [sp], #4
  401b1a:	4770      	bx	lr
  401b1c:	00200707 	.word	0x00200707

00401b20 <ioport_set_pin_level>:
{
  401b20:	b480      	push	{r7}
  401b22:	b08b      	sub	sp, #44	; 0x2c
  401b24:	af00      	add	r7, sp, #0
  401b26:	6078      	str	r0, [r7, #4]
  401b28:	460b      	mov	r3, r1
  401b2a:	70fb      	strb	r3, [r7, #3]
  401b2c:	687b      	ldr	r3, [r7, #4]
  401b2e:	627b      	str	r3, [r7, #36]	; 0x24
  401b30:	78fb      	ldrb	r3, [r7, #3]
  401b32:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  401b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401b38:	61fb      	str	r3, [r7, #28]
  401b3a:	69fb      	ldr	r3, [r7, #28]
  401b3c:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  401b3e:	69bb      	ldr	r3, [r7, #24]
  401b40:	095b      	lsrs	r3, r3, #5
  401b42:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401b44:	697a      	ldr	r2, [r7, #20]
  401b46:	4b10      	ldr	r3, [pc, #64]	; (401b88 <ioport_set_pin_level+0x68>)
  401b48:	4413      	add	r3, r2
  401b4a:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
  401b4c:	613b      	str	r3, [r7, #16]
	if (level) {
  401b4e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  401b52:	2b00      	cmp	r3, #0
  401b54:	d009      	beq.n	401b6a <ioport_set_pin_level+0x4a>
  401b56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401b58:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  401b5a:	68fb      	ldr	r3, [r7, #12]
  401b5c:	f003 031f 	and.w	r3, r3, #31
  401b60:	2201      	movs	r2, #1
  401b62:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  401b64:	693b      	ldr	r3, [r7, #16]
  401b66:	631a      	str	r2, [r3, #48]	; 0x30
}
  401b68:	e008      	b.n	401b7c <ioport_set_pin_level+0x5c>
  401b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401b6c:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  401b6e:	68bb      	ldr	r3, [r7, #8]
  401b70:	f003 031f 	and.w	r3, r3, #31
  401b74:	2201      	movs	r2, #1
  401b76:	409a      	lsls	r2, r3
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  401b78:	693b      	ldr	r3, [r7, #16]
  401b7a:	635a      	str	r2, [r3, #52]	; 0x34
  401b7c:	bf00      	nop
  401b7e:	372c      	adds	r7, #44	; 0x2c
  401b80:	46bd      	mov	sp, r7
  401b82:	f85d 7b04 	ldr.w	r7, [sp], #4
  401b86:	4770      	bx	lr
  401b88:	00200707 	.word	0x00200707

00401b8c <ioport_set_pin_sense_mode>:
 * \param pin IOPORT pin to configure
 * \param pin_sense Edge to sense for the pin (\ref ioport_sense)
 */
static inline void ioport_set_pin_sense_mode(ioport_pin_t pin,
		enum ioport_sense pin_sense)
{
  401b8c:	b480      	push	{r7}
  401b8e:	b08d      	sub	sp, #52	; 0x34
  401b90:	af00      	add	r7, sp, #0
  401b92:	6078      	str	r0, [r7, #4]
  401b94:	460b      	mov	r3, r1
  401b96:	70fb      	strb	r3, [r7, #3]
  401b98:	687b      	ldr	r3, [r7, #4]
  401b9a:	62fb      	str	r3, [r7, #44]	; 0x2c
  401b9c:	78fb      	ldrb	r3, [r7, #3]
  401b9e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  401ba2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401ba4:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  401ba6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401ba8:	095a      	lsrs	r2, r3, #5
  401baa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401bac:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  401bae:	6a3b      	ldr	r3, [r7, #32]
  401bb0:	f003 031f 	and.w	r3, r3, #31
  401bb4:	2101      	movs	r1, #1
  401bb6:	fa01 f303 	lsl.w	r3, r1, r3
  401bba:	61fa      	str	r2, [r7, #28]
  401bbc:	61bb      	str	r3, [r7, #24]
  401bbe:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  401bc2:	75fb      	strb	r3, [r7, #23]
  401bc4:	69fb      	ldr	r3, [r7, #28]
  401bc6:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401bc8:	693a      	ldr	r2, [r7, #16]
  401bca:	4b23      	ldr	r3, [pc, #140]	; (401c58 <ioport_set_pin_sense_mode+0xcc>)
  401bcc:	4413      	add	r3, r2
  401bce:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_sense_mode(ioport_port_t port,
		ioport_port_mask_t mask, enum ioport_sense pin_sense)
{
	Pio *base = arch_ioport_port_to_base(port);
  401bd0:	60fb      	str	r3, [r7, #12]
	 *       1       0         0    IOPORT_SENSE_FALLING
	 *       1       0         1    IOPORT_SENSE_RISING
	 *       1       1         0    IOPORT_SENSE_LEVEL_LOW
	 *       1       1         1    IOPORT_SENSE_LEVEL_HIGH
	 */
	switch(pin_sense) {
  401bd2:	7dfb      	ldrb	r3, [r7, #23]
  401bd4:	3b01      	subs	r3, #1
  401bd6:	2b03      	cmp	r3, #3
  401bd8:	d82e      	bhi.n	401c38 <ioport_set_pin_sense_mode+0xac>
  401bda:	a201      	add	r2, pc, #4	; (adr r2, 401be0 <ioport_set_pin_sense_mode+0x54>)
  401bdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401be0:	00401c15 	.word	0x00401c15
  401be4:	00401c27 	.word	0x00401c27
  401be8:	00401bf1 	.word	0x00401bf1
  401bec:	00401c03 	.word	0x00401c03
	case IOPORT_SENSE_LEVEL_LOW:
		base->PIO_LSR = mask;
  401bf0:	68fb      	ldr	r3, [r7, #12]
  401bf2:	69ba      	ldr	r2, [r7, #24]
  401bf4:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_FELLSR = mask;
  401bf8:	68fb      	ldr	r3, [r7, #12]
  401bfa:	69ba      	ldr	r2, [r7, #24]
  401bfc:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  401c00:	e01f      	b.n	401c42 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_LEVEL_HIGH:
		base->PIO_LSR = mask;
  401c02:	68fb      	ldr	r3, [r7, #12]
  401c04:	69ba      	ldr	r2, [r7, #24]
  401c06:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_REHLSR = mask;
  401c0a:	68fb      	ldr	r3, [r7, #12]
  401c0c:	69ba      	ldr	r2, [r7, #24]
  401c0e:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  401c12:	e016      	b.n	401c42 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
  401c14:	68fb      	ldr	r3, [r7, #12]
  401c16:	69ba      	ldr	r2, [r7, #24]
  401c18:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_FELLSR = mask;
  401c1c:	68fb      	ldr	r3, [r7, #12]
  401c1e:	69ba      	ldr	r2, [r7, #24]
  401c20:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  401c24:	e00d      	b.n	401c42 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  401c26:	68fb      	ldr	r3, [r7, #12]
  401c28:	69ba      	ldr	r2, [r7, #24]
  401c2a:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  401c2e:	68fb      	ldr	r3, [r7, #12]
  401c30:	69ba      	ldr	r2, [r7, #24]
  401c32:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  401c36:	e004      	b.n	401c42 <ioport_set_pin_sense_mode+0xb6>
		break;
	default:
		base->PIO_AIMDR = mask;
  401c38:	68fb      	ldr	r3, [r7, #12]
  401c3a:	69ba      	ldr	r2, [r7, #24]
  401c3c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	arch_ioport_set_pin_sense_mode(pin, pin_sense);
}
  401c40:	e003      	b.n	401c4a <ioport_set_pin_sense_mode+0xbe>
		return;
	}
	base->PIO_AIMER = mask;
  401c42:	68fb      	ldr	r3, [r7, #12]
  401c44:	69ba      	ldr	r2, [r7, #24]
  401c46:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  401c4a:	bf00      	nop
  401c4c:	3734      	adds	r7, #52	; 0x34
  401c4e:	46bd      	mov	sp, r7
  401c50:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c54:	4770      	bx	lr
  401c56:	bf00      	nop
  401c58:	00200707 	.word	0x00200707

00401c5c <tcm_disable>:
/** \brief  TCM memory Disable

	The function enables TCM memories
 */
static inline void tcm_disable(void) 
{
  401c5c:	b480      	push	{r7}
  401c5e:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb");
  401c60:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401c64:	f3bf 8f6f 	isb	sy

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  401c68:	4a0c      	ldr	r2, [pc, #48]	; (401c9c <tcm_disable+0x40>)
  401c6a:	4b0c      	ldr	r3, [pc, #48]	; (401c9c <tcm_disable+0x40>)
  401c6c:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
  401c70:	f023 0301 	bic.w	r3, r3, #1
  401c74:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  401c78:	4a08      	ldr	r2, [pc, #32]	; (401c9c <tcm_disable+0x40>)
  401c7a:	4b08      	ldr	r3, [pc, #32]	; (401c9c <tcm_disable+0x40>)
  401c7c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
  401c80:	f023 0301 	bic.w	r3, r3, #1
  401c84:	f8c2 3294 	str.w	r3, [r2, #660]	; 0x294
  __ASM volatile ("dsb");
  401c88:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401c8c:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
}
  401c90:	bf00      	nop
  401c92:	46bd      	mov	sp, r7
  401c94:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c98:	4770      	bx	lr
  401c9a:	bf00      	nop
  401c9c:	e000ed00 	.word	0xe000ed00

00401ca0 <board_init>:
#endif

void board_init(void)
{
  401ca0:	b580      	push	{r7, lr}
  401ca2:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  401ca4:	4b13      	ldr	r3, [pc, #76]	; (401cf4 <board_init+0x54>)
  401ca6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401caa:	605a      	str	r2, [r3, #4]
	_setup_memory_region();
#endif

#ifdef CONF_BOARD_ENABLE_CACHE
	/* Enabling the Cache */
	SCB_EnableICache(); 
  401cac:	4b12      	ldr	r3, [pc, #72]	; (401cf8 <board_init+0x58>)
  401cae:	4798      	blx	r3
	SCB_EnableDCache();
  401cb0:	4b12      	ldr	r3, [pc, #72]	; (401cfc <board_init+0x5c>)
  401cb2:	4798      	blx	r3
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  401cb4:	4b12      	ldr	r3, [pc, #72]	; (401d00 <board_init+0x60>)
  401cb6:	4a13      	ldr	r2, [pc, #76]	; (401d04 <board_init+0x64>)
  401cb8:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  401cba:	4b11      	ldr	r3, [pc, #68]	; (401d00 <board_init+0x60>)
  401cbc:	4a12      	ldr	r2, [pc, #72]	; (401d08 <board_init+0x68>)
  401cbe:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(7));
	
	tcm_disable();
  401cc0:	4b12      	ldr	r3, [pc, #72]	; (401d0c <board_init+0x6c>)
  401cc2:	4798      	blx	r3
#endif

	/* Initialize IOPORTs */
	ioport_init();
  401cc4:	4b12      	ldr	r3, [pc, #72]	; (401d10 <board_init+0x70>)
  401cc6:	4798      	blx	r3

	/* Configure the pins connected to LED as output and set their
	 * default initial state to high (LED off).
	 */
	ioport_set_pin_dir(LED0_GPIO, IOPORT_DIR_OUTPUT);
  401cc8:	2101      	movs	r1, #1
  401cca:	2048      	movs	r0, #72	; 0x48
  401ccc:	4b11      	ldr	r3, [pc, #68]	; (401d14 <board_init+0x74>)
  401cce:	4798      	blx	r3
	ioport_set_pin_level(LED0_GPIO, LED0_INACTIVE_LEVEL);
  401cd0:	2101      	movs	r1, #1
  401cd2:	2048      	movs	r0, #72	; 0x48
  401cd4:	4b10      	ldr	r3, [pc, #64]	; (401d18 <board_init+0x78>)
  401cd6:	4798      	blx	r3

	/* Configure Push Button pins */
	ioport_set_pin_input_mode(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS,
  401cd8:	2100      	movs	r1, #0
  401cda:	200b      	movs	r0, #11
  401cdc:	4b0d      	ldr	r3, [pc, #52]	; (401d14 <board_init+0x74>)
  401cde:	4798      	blx	r3
  401ce0:	2188      	movs	r1, #136	; 0x88
  401ce2:	200b      	movs	r0, #11
  401ce4:	4b0d      	ldr	r3, [pc, #52]	; (401d1c <board_init+0x7c>)
  401ce6:	4798      	blx	r3
  401ce8:	2102      	movs	r1, #2
  401cea:	200b      	movs	r0, #11
  401cec:	4b0c      	ldr	r3, [pc, #48]	; (401d20 <board_init+0x80>)
  401cee:	4798      	blx	r3
	pio_configure_pin(LCD_SPI_CDS_PIO, LCD_SPI_CDS_FLAGS);
	pio_configure_pin(LCD_SPI_BACKLIGHT_PIO, LCD_SPI_BACKLIGHT_FLAGS);
	pio_set_pin_high(LCD_SPI_BACKLIGHT_PIO);

#endif
}
  401cf0:	bf00      	nop
  401cf2:	bd80      	pop	{r7, pc}
  401cf4:	400e1850 	.word	0x400e1850
  401cf8:	00401859 	.word	0x00401859
  401cfc:	00401891 	.word	0x00401891
  401d00:	400e0c00 	.word	0x400e0c00
  401d04:	5a00080c 	.word	0x5a00080c
  401d08:	5a00070c 	.word	0x5a00070c
  401d0c:	00401c5d 	.word	0x00401c5d
  401d10:	00401951 	.word	0x00401951
  401d14:	00401a99 	.word	0x00401a99
  401d18:	00401b21 	.word	0x00401b21
  401d1c:	0040197d 	.word	0x0040197d
  401d20:	00401b8d 	.word	0x00401b8d

00401d24 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  401d24:	b480      	push	{r7}
  401d26:	b085      	sub	sp, #20
  401d28:	af00      	add	r7, sp, #0
  401d2a:	60f8      	str	r0, [r7, #12]
  401d2c:	60b9      	str	r1, [r7, #8]
  401d2e:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401d30:	687b      	ldr	r3, [r7, #4]
  401d32:	2b00      	cmp	r3, #0
  401d34:	d003      	beq.n	401d3e <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  401d36:	68fb      	ldr	r3, [r7, #12]
  401d38:	68ba      	ldr	r2, [r7, #8]
  401d3a:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  401d3c:	e002      	b.n	401d44 <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  401d3e:	68fb      	ldr	r3, [r7, #12]
  401d40:	68ba      	ldr	r2, [r7, #8]
  401d42:	661a      	str	r2, [r3, #96]	; 0x60
}
  401d44:	bf00      	nop
  401d46:	3714      	adds	r7, #20
  401d48:	46bd      	mov	sp, r7
  401d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d4e:	4770      	bx	lr

00401d50 <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  401d50:	b480      	push	{r7}
  401d52:	b083      	sub	sp, #12
  401d54:	af00      	add	r7, sp, #0
  401d56:	6078      	str	r0, [r7, #4]
  401d58:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  401d5a:	687b      	ldr	r3, [r7, #4]
  401d5c:	683a      	ldr	r2, [r7, #0]
  401d5e:	631a      	str	r2, [r3, #48]	; 0x30
}
  401d60:	bf00      	nop
  401d62:	370c      	adds	r7, #12
  401d64:	46bd      	mov	sp, r7
  401d66:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d6a:	4770      	bx	lr

00401d6c <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  401d6c:	b480      	push	{r7}
  401d6e:	b083      	sub	sp, #12
  401d70:	af00      	add	r7, sp, #0
  401d72:	6078      	str	r0, [r7, #4]
  401d74:	6039      	str	r1, [r7, #0]
	p_pio->PIO_CODR = ul_mask;
  401d76:	687b      	ldr	r3, [r7, #4]
  401d78:	683a      	ldr	r2, [r7, #0]
  401d7a:	635a      	str	r2, [r3, #52]	; 0x34
}
  401d7c:	bf00      	nop
  401d7e:	370c      	adds	r7, #12
  401d80:	46bd      	mov	sp, r7
  401d82:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d86:	4770      	bx	lr

00401d88 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  401d88:	b480      	push	{r7}
  401d8a:	b087      	sub	sp, #28
  401d8c:	af00      	add	r7, sp, #0
  401d8e:	60f8      	str	r0, [r7, #12]
  401d90:	60b9      	str	r1, [r7, #8]
  401d92:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  401d94:	68fb      	ldr	r3, [r7, #12]
  401d96:	687a      	ldr	r2, [r7, #4]
  401d98:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  401d9a:	68bb      	ldr	r3, [r7, #8]
  401d9c:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401da0:	d04a      	beq.n	401e38 <pio_set_peripheral+0xb0>
  401da2:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401da6:	d808      	bhi.n	401dba <pio_set_peripheral+0x32>
  401da8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401dac:	d016      	beq.n	401ddc <pio_set_peripheral+0x54>
  401dae:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401db2:	d02c      	beq.n	401e0e <pio_set_peripheral+0x86>
  401db4:	2b00      	cmp	r3, #0
  401db6:	d069      	beq.n	401e8c <pio_set_peripheral+0x104>
  401db8:	e064      	b.n	401e84 <pio_set_peripheral+0xfc>
  401dba:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401dbe:	d065      	beq.n	401e8c <pio_set_peripheral+0x104>
  401dc0:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401dc4:	d803      	bhi.n	401dce <pio_set_peripheral+0x46>
  401dc6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401dca:	d04a      	beq.n	401e62 <pio_set_peripheral+0xda>
  401dcc:	e05a      	b.n	401e84 <pio_set_peripheral+0xfc>
  401dce:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401dd2:	d05b      	beq.n	401e8c <pio_set_peripheral+0x104>
  401dd4:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401dd8:	d058      	beq.n	401e8c <pio_set_peripheral+0x104>
  401dda:	e053      	b.n	401e84 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401ddc:	68fb      	ldr	r3, [r7, #12]
  401dde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401de0:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401de2:	68fb      	ldr	r3, [r7, #12]
  401de4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401de6:	687b      	ldr	r3, [r7, #4]
  401de8:	43d9      	mvns	r1, r3
  401dea:	697b      	ldr	r3, [r7, #20]
  401dec:	400b      	ands	r3, r1
  401dee:	401a      	ands	r2, r3
  401df0:	68fb      	ldr	r3, [r7, #12]
  401df2:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401df4:	68fb      	ldr	r3, [r7, #12]
  401df6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401df8:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401dfa:	68fb      	ldr	r3, [r7, #12]
  401dfc:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401dfe:	687b      	ldr	r3, [r7, #4]
  401e00:	43d9      	mvns	r1, r3
  401e02:	697b      	ldr	r3, [r7, #20]
  401e04:	400b      	ands	r3, r1
  401e06:	401a      	ands	r2, r3
  401e08:	68fb      	ldr	r3, [r7, #12]
  401e0a:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401e0c:	e03a      	b.n	401e84 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401e0e:	68fb      	ldr	r3, [r7, #12]
  401e10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401e12:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401e14:	687a      	ldr	r2, [r7, #4]
  401e16:	697b      	ldr	r3, [r7, #20]
  401e18:	431a      	orrs	r2, r3
  401e1a:	68fb      	ldr	r3, [r7, #12]
  401e1c:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401e1e:	68fb      	ldr	r3, [r7, #12]
  401e20:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401e22:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401e24:	68fb      	ldr	r3, [r7, #12]
  401e26:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401e28:	687b      	ldr	r3, [r7, #4]
  401e2a:	43d9      	mvns	r1, r3
  401e2c:	697b      	ldr	r3, [r7, #20]
  401e2e:	400b      	ands	r3, r1
  401e30:	401a      	ands	r2, r3
  401e32:	68fb      	ldr	r3, [r7, #12]
  401e34:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401e36:	e025      	b.n	401e84 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401e38:	68fb      	ldr	r3, [r7, #12]
  401e3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401e3c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401e3e:	68fb      	ldr	r3, [r7, #12]
  401e40:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401e42:	687b      	ldr	r3, [r7, #4]
  401e44:	43d9      	mvns	r1, r3
  401e46:	697b      	ldr	r3, [r7, #20]
  401e48:	400b      	ands	r3, r1
  401e4a:	401a      	ands	r2, r3
  401e4c:	68fb      	ldr	r3, [r7, #12]
  401e4e:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401e50:	68fb      	ldr	r3, [r7, #12]
  401e52:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401e54:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401e56:	687a      	ldr	r2, [r7, #4]
  401e58:	697b      	ldr	r3, [r7, #20]
  401e5a:	431a      	orrs	r2, r3
  401e5c:	68fb      	ldr	r3, [r7, #12]
  401e5e:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401e60:	e010      	b.n	401e84 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401e62:	68fb      	ldr	r3, [r7, #12]
  401e64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401e66:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401e68:	687a      	ldr	r2, [r7, #4]
  401e6a:	697b      	ldr	r3, [r7, #20]
  401e6c:	431a      	orrs	r2, r3
  401e6e:	68fb      	ldr	r3, [r7, #12]
  401e70:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401e72:	68fb      	ldr	r3, [r7, #12]
  401e74:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401e76:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401e78:	687a      	ldr	r2, [r7, #4]
  401e7a:	697b      	ldr	r3, [r7, #20]
  401e7c:	431a      	orrs	r2, r3
  401e7e:	68fb      	ldr	r3, [r7, #12]
  401e80:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401e82:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  401e84:	68fb      	ldr	r3, [r7, #12]
  401e86:	687a      	ldr	r2, [r7, #4]
  401e88:	605a      	str	r2, [r3, #4]
  401e8a:	e000      	b.n	401e8e <pio_set_peripheral+0x106>
		return;
  401e8c:	bf00      	nop
}
  401e8e:	371c      	adds	r7, #28
  401e90:	46bd      	mov	sp, r7
  401e92:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e96:	4770      	bx	lr

00401e98 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  401e98:	b580      	push	{r7, lr}
  401e9a:	b084      	sub	sp, #16
  401e9c:	af00      	add	r7, sp, #0
  401e9e:	60f8      	str	r0, [r7, #12]
  401ea0:	60b9      	str	r1, [r7, #8]
  401ea2:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  401ea4:	68b9      	ldr	r1, [r7, #8]
  401ea6:	68f8      	ldr	r0, [r7, #12]
  401ea8:	4b19      	ldr	r3, [pc, #100]	; (401f10 <pio_set_input+0x78>)
  401eaa:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  401eac:	687b      	ldr	r3, [r7, #4]
  401eae:	f003 0301 	and.w	r3, r3, #1
  401eb2:	461a      	mov	r2, r3
  401eb4:	68b9      	ldr	r1, [r7, #8]
  401eb6:	68f8      	ldr	r0, [r7, #12]
  401eb8:	4b16      	ldr	r3, [pc, #88]	; (401f14 <pio_set_input+0x7c>)
  401eba:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401ebc:	687b      	ldr	r3, [r7, #4]
  401ebe:	f003 030a 	and.w	r3, r3, #10
  401ec2:	2b00      	cmp	r3, #0
  401ec4:	d003      	beq.n	401ece <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  401ec6:	68fb      	ldr	r3, [r7, #12]
  401ec8:	68ba      	ldr	r2, [r7, #8]
  401eca:	621a      	str	r2, [r3, #32]
  401ecc:	e002      	b.n	401ed4 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  401ece:	68fb      	ldr	r3, [r7, #12]
  401ed0:	68ba      	ldr	r2, [r7, #8]
  401ed2:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  401ed4:	687b      	ldr	r3, [r7, #4]
  401ed6:	f003 0302 	and.w	r3, r3, #2
  401eda:	2b00      	cmp	r3, #0
  401edc:	d004      	beq.n	401ee8 <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  401ede:	68fb      	ldr	r3, [r7, #12]
  401ee0:	68ba      	ldr	r2, [r7, #8]
  401ee2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  401ee6:	e008      	b.n	401efa <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  401ee8:	687b      	ldr	r3, [r7, #4]
  401eea:	f003 0308 	and.w	r3, r3, #8
  401eee:	2b00      	cmp	r3, #0
  401ef0:	d003      	beq.n	401efa <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  401ef2:	68fb      	ldr	r3, [r7, #12]
  401ef4:	68ba      	ldr	r2, [r7, #8]
  401ef6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  401efa:	68fb      	ldr	r3, [r7, #12]
  401efc:	68ba      	ldr	r2, [r7, #8]
  401efe:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  401f00:	68fb      	ldr	r3, [r7, #12]
  401f02:	68ba      	ldr	r2, [r7, #8]
  401f04:	601a      	str	r2, [r3, #0]
}
  401f06:	bf00      	nop
  401f08:	3710      	adds	r7, #16
  401f0a:	46bd      	mov	sp, r7
  401f0c:	bd80      	pop	{r7, pc}
  401f0e:	bf00      	nop
  401f10:	004020f9 	.word	0x004020f9
  401f14:	00401d25 	.word	0x00401d25

00401f18 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  401f18:	b580      	push	{r7, lr}
  401f1a:	b084      	sub	sp, #16
  401f1c:	af00      	add	r7, sp, #0
  401f1e:	60f8      	str	r0, [r7, #12]
  401f20:	60b9      	str	r1, [r7, #8]
  401f22:	607a      	str	r2, [r7, #4]
  401f24:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  401f26:	68b9      	ldr	r1, [r7, #8]
  401f28:	68f8      	ldr	r0, [r7, #12]
  401f2a:	4b12      	ldr	r3, [pc, #72]	; (401f74 <pio_set_output+0x5c>)
  401f2c:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  401f2e:	69ba      	ldr	r2, [r7, #24]
  401f30:	68b9      	ldr	r1, [r7, #8]
  401f32:	68f8      	ldr	r0, [r7, #12]
  401f34:	4b10      	ldr	r3, [pc, #64]	; (401f78 <pio_set_output+0x60>)
  401f36:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  401f38:	683b      	ldr	r3, [r7, #0]
  401f3a:	2b00      	cmp	r3, #0
  401f3c:	d003      	beq.n	401f46 <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  401f3e:	68fb      	ldr	r3, [r7, #12]
  401f40:	68ba      	ldr	r2, [r7, #8]
  401f42:	651a      	str	r2, [r3, #80]	; 0x50
  401f44:	e002      	b.n	401f4c <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  401f46:	68fb      	ldr	r3, [r7, #12]
  401f48:	68ba      	ldr	r2, [r7, #8]
  401f4a:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  401f4c:	687b      	ldr	r3, [r7, #4]
  401f4e:	2b00      	cmp	r3, #0
  401f50:	d003      	beq.n	401f5a <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  401f52:	68fb      	ldr	r3, [r7, #12]
  401f54:	68ba      	ldr	r2, [r7, #8]
  401f56:	631a      	str	r2, [r3, #48]	; 0x30
  401f58:	e002      	b.n	401f60 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  401f5a:	68fb      	ldr	r3, [r7, #12]
  401f5c:	68ba      	ldr	r2, [r7, #8]
  401f5e:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  401f60:	68fb      	ldr	r3, [r7, #12]
  401f62:	68ba      	ldr	r2, [r7, #8]
  401f64:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  401f66:	68fb      	ldr	r3, [r7, #12]
  401f68:	68ba      	ldr	r2, [r7, #8]
  401f6a:	601a      	str	r2, [r3, #0]
}
  401f6c:	bf00      	nop
  401f6e:	3710      	adds	r7, #16
  401f70:	46bd      	mov	sp, r7
  401f72:	bd80      	pop	{r7, pc}
  401f74:	004020f9 	.word	0x004020f9
  401f78:	00401d25 	.word	0x00401d25

00401f7c <pio_configure>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask, const uint32_t ul_attribute)
{
  401f7c:	b590      	push	{r4, r7, lr}
  401f7e:	b087      	sub	sp, #28
  401f80:	af02      	add	r7, sp, #8
  401f82:	60f8      	str	r0, [r7, #12]
  401f84:	60b9      	str	r1, [r7, #8]
  401f86:	607a      	str	r2, [r7, #4]
  401f88:	603b      	str	r3, [r7, #0]
	/* Configure pins */
	switch (ul_type) {
  401f8a:	68bb      	ldr	r3, [r7, #8]
  401f8c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401f90:	d016      	beq.n	401fc0 <pio_configure+0x44>
  401f92:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401f96:	d809      	bhi.n	401fac <pio_configure+0x30>
  401f98:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401f9c:	d010      	beq.n	401fc0 <pio_configure+0x44>
  401f9e:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401fa2:	d00d      	beq.n	401fc0 <pio_configure+0x44>
  401fa4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401fa8:	d00a      	beq.n	401fc0 <pio_configure+0x44>
  401faa:	e03d      	b.n	402028 <pio_configure+0xac>
  401fac:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401fb0:	d01a      	beq.n	401fe8 <pio_configure+0x6c>
  401fb2:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401fb6:	d017      	beq.n	401fe8 <pio_configure+0x6c>
  401fb8:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401fbc:	d00e      	beq.n	401fdc <pio_configure+0x60>
  401fbe:	e033      	b.n	402028 <pio_configure+0xac>
	case PIO_PERIPH_B:
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_PERIPH_C:
	case PIO_PERIPH_D:
#endif
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  401fc0:	687a      	ldr	r2, [r7, #4]
  401fc2:	68b9      	ldr	r1, [r7, #8]
  401fc4:	68f8      	ldr	r0, [r7, #12]
  401fc6:	4b1c      	ldr	r3, [pc, #112]	; (402038 <pio_configure+0xbc>)
  401fc8:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
  401fca:	683b      	ldr	r3, [r7, #0]
  401fcc:	f003 0301 	and.w	r3, r3, #1
  401fd0:	461a      	mov	r2, r3
  401fd2:	6879      	ldr	r1, [r7, #4]
  401fd4:	68f8      	ldr	r0, [r7, #12]
  401fd6:	4b19      	ldr	r3, [pc, #100]	; (40203c <pio_configure+0xc0>)
  401fd8:	4798      	blx	r3
		break;
  401fda:	e027      	b.n	40202c <pio_configure+0xb0>

	case PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_attribute);
  401fdc:	683a      	ldr	r2, [r7, #0]
  401fde:	6879      	ldr	r1, [r7, #4]
  401fe0:	68f8      	ldr	r0, [r7, #12]
  401fe2:	4b17      	ldr	r3, [pc, #92]	; (402040 <pio_configure+0xc4>)
  401fe4:	4798      	blx	r3
		break;
  401fe6:	e021      	b.n	40202c <pio_configure+0xb0>

	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  401fe8:	68bb      	ldr	r3, [r7, #8]
  401fea:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401fee:	bf0c      	ite	eq
  401ff0:	2301      	moveq	r3, #1
  401ff2:	2300      	movne	r3, #0
  401ff4:	b2db      	uxtb	r3, r3
  401ff6:	461a      	mov	r2, r3
				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
  401ff8:	683b      	ldr	r3, [r7, #0]
  401ffa:	f003 0304 	and.w	r3, r3, #4
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  401ffe:	2b00      	cmp	r3, #0
  402000:	bf14      	ite	ne
  402002:	2301      	movne	r3, #1
  402004:	2300      	moveq	r3, #0
  402006:	b2db      	uxtb	r3, r3
  402008:	4619      	mov	r1, r3
				(ul_attribute & PIO_PULLUP) ? 1 : 0);
  40200a:	683b      	ldr	r3, [r7, #0]
  40200c:	f003 0301 	and.w	r3, r3, #1
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  402010:	2b00      	cmp	r3, #0
  402012:	bf14      	ite	ne
  402014:	2301      	movne	r3, #1
  402016:	2300      	moveq	r3, #0
  402018:	b2db      	uxtb	r3, r3
  40201a:	9300      	str	r3, [sp, #0]
  40201c:	460b      	mov	r3, r1
  40201e:	6879      	ldr	r1, [r7, #4]
  402020:	68f8      	ldr	r0, [r7, #12]
  402022:	4c08      	ldr	r4, [pc, #32]	; (402044 <pio_configure+0xc8>)
  402024:	47a0      	blx	r4
		break;
  402026:	e001      	b.n	40202c <pio_configure+0xb0>

	default:
		return 0;
  402028:	2300      	movs	r3, #0
  40202a:	e000      	b.n	40202e <pio_configure+0xb2>
	}

	return 1;
  40202c:	2301      	movs	r3, #1
}
  40202e:	4618      	mov	r0, r3
  402030:	3714      	adds	r7, #20
  402032:	46bd      	mov	sp, r7
  402034:	bd90      	pop	{r4, r7, pc}
  402036:	bf00      	nop
  402038:	00401d89 	.word	0x00401d89
  40203c:	00401d25 	.word	0x00401d25
  402040:	00401e99 	.word	0x00401e99
  402044:	00401f19 	.word	0x00401f19

00402048 <pio_get_output_data_status>:
 * \retval 1 At least one PIO is configured to output a high level.
 * \retval 0 All PIOs are configured to output a low level.
 */
uint32_t pio_get_output_data_status(const Pio *p_pio,
		const uint32_t ul_mask)
{
  402048:	b480      	push	{r7}
  40204a:	b083      	sub	sp, #12
  40204c:	af00      	add	r7, sp, #0
  40204e:	6078      	str	r0, [r7, #4]
  402050:	6039      	str	r1, [r7, #0]
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  402052:	687b      	ldr	r3, [r7, #4]
  402054:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  402056:	683b      	ldr	r3, [r7, #0]
  402058:	4013      	ands	r3, r2
  40205a:	2b00      	cmp	r3, #0
  40205c:	d101      	bne.n	402062 <pio_get_output_data_status+0x1a>
		return 0;
  40205e:	2300      	movs	r3, #0
  402060:	e000      	b.n	402064 <pio_get_output_data_status+0x1c>
	} else {
		return 1;
  402062:	2301      	movs	r3, #1
	}
}
  402064:	4618      	mov	r0, r3
  402066:	370c      	adds	r7, #12
  402068:	46bd      	mov	sp, r7
  40206a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40206e:	4770      	bx	lr

00402070 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  402070:	b480      	push	{r7}
  402072:	b085      	sub	sp, #20
  402074:	af00      	add	r7, sp, #0
  402076:	60f8      	str	r0, [r7, #12]
  402078:	60b9      	str	r1, [r7, #8]
  40207a:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  40207c:	687b      	ldr	r3, [r7, #4]
  40207e:	f003 0310 	and.w	r3, r3, #16
  402082:	2b00      	cmp	r3, #0
  402084:	d020      	beq.n	4020c8 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  402086:	68fb      	ldr	r3, [r7, #12]
  402088:	68ba      	ldr	r2, [r7, #8]
  40208a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  40208e:	687b      	ldr	r3, [r7, #4]
  402090:	f003 0320 	and.w	r3, r3, #32
  402094:	2b00      	cmp	r3, #0
  402096:	d004      	beq.n	4020a2 <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  402098:	68fb      	ldr	r3, [r7, #12]
  40209a:	68ba      	ldr	r2, [r7, #8]
  40209c:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  4020a0:	e003      	b.n	4020aa <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  4020a2:	68fb      	ldr	r3, [r7, #12]
  4020a4:	68ba      	ldr	r2, [r7, #8]
  4020a6:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  4020aa:	687b      	ldr	r3, [r7, #4]
  4020ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
  4020b0:	2b00      	cmp	r3, #0
  4020b2:	d004      	beq.n	4020be <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  4020b4:	68fb      	ldr	r3, [r7, #12]
  4020b6:	68ba      	ldr	r2, [r7, #8]
  4020b8:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  4020bc:	e008      	b.n	4020d0 <pio_configure_interrupt+0x60>
			p_pio->PIO_LSR = ul_mask;
  4020be:	68fb      	ldr	r3, [r7, #12]
  4020c0:	68ba      	ldr	r2, [r7, #8]
  4020c2:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
  4020c6:	e003      	b.n	4020d0 <pio_configure_interrupt+0x60>
		p_pio->PIO_AIMDR = ul_mask;
  4020c8:	68fb      	ldr	r3, [r7, #12]
  4020ca:	68ba      	ldr	r2, [r7, #8]
  4020cc:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
  4020d0:	bf00      	nop
  4020d2:	3714      	adds	r7, #20
  4020d4:	46bd      	mov	sp, r7
  4020d6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4020da:	4770      	bx	lr

004020dc <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4020dc:	b480      	push	{r7}
  4020de:	b083      	sub	sp, #12
  4020e0:	af00      	add	r7, sp, #0
  4020e2:	6078      	str	r0, [r7, #4]
  4020e4:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  4020e6:	687b      	ldr	r3, [r7, #4]
  4020e8:	683a      	ldr	r2, [r7, #0]
  4020ea:	641a      	str	r2, [r3, #64]	; 0x40
}
  4020ec:	bf00      	nop
  4020ee:	370c      	adds	r7, #12
  4020f0:	46bd      	mov	sp, r7
  4020f2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4020f6:	4770      	bx	lr

004020f8 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4020f8:	b480      	push	{r7}
  4020fa:	b083      	sub	sp, #12
  4020fc:	af00      	add	r7, sp, #0
  4020fe:	6078      	str	r0, [r7, #4]
  402100:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  402102:	687b      	ldr	r3, [r7, #4]
  402104:	683a      	ldr	r2, [r7, #0]
  402106:	645a      	str	r2, [r3, #68]	; 0x44
}
  402108:	bf00      	nop
  40210a:	370c      	adds	r7, #12
  40210c:	46bd      	mov	sp, r7
  40210e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402112:	4770      	bx	lr

00402114 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  402114:	b480      	push	{r7}
  402116:	b083      	sub	sp, #12
  402118:	af00      	add	r7, sp, #0
  40211a:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  40211c:	687b      	ldr	r3, [r7, #4]
  40211e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  402120:	4618      	mov	r0, r3
  402122:	370c      	adds	r7, #12
  402124:	46bd      	mov	sp, r7
  402126:	f85d 7b04 	ldr.w	r7, [sp], #4
  40212a:	4770      	bx	lr

0040212c <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  40212c:	b480      	push	{r7}
  40212e:	b083      	sub	sp, #12
  402130:	af00      	add	r7, sp, #0
  402132:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  402134:	687b      	ldr	r3, [r7, #4]
  402136:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  402138:	4618      	mov	r0, r3
  40213a:	370c      	adds	r7, #12
  40213c:	46bd      	mov	sp, r7
  40213e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402142:	4770      	bx	lr

00402144 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  402144:	b580      	push	{r7, lr}
  402146:	b084      	sub	sp, #16
  402148:	af00      	add	r7, sp, #0
  40214a:	6078      	str	r0, [r7, #4]
  40214c:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  40214e:	6878      	ldr	r0, [r7, #4]
  402150:	4b26      	ldr	r3, [pc, #152]	; (4021ec <pio_handler_process+0xa8>)
  402152:	4798      	blx	r3
  402154:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  402156:	6878      	ldr	r0, [r7, #4]
  402158:	4b25      	ldr	r3, [pc, #148]	; (4021f0 <pio_handler_process+0xac>)
  40215a:	4798      	blx	r3
  40215c:	4602      	mov	r2, r0
  40215e:	68fb      	ldr	r3, [r7, #12]
  402160:	4013      	ands	r3, r2
  402162:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  402164:	68fb      	ldr	r3, [r7, #12]
  402166:	2b00      	cmp	r3, #0
  402168:	d03c      	beq.n	4021e4 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  40216a:	2300      	movs	r3, #0
  40216c:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  40216e:	e034      	b.n	4021da <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  402170:	4a20      	ldr	r2, [pc, #128]	; (4021f4 <pio_handler_process+0xb0>)
  402172:	68bb      	ldr	r3, [r7, #8]
  402174:	011b      	lsls	r3, r3, #4
  402176:	4413      	add	r3, r2
  402178:	681a      	ldr	r2, [r3, #0]
  40217a:	683b      	ldr	r3, [r7, #0]
  40217c:	429a      	cmp	r2, r3
  40217e:	d126      	bne.n	4021ce <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  402180:	4a1c      	ldr	r2, [pc, #112]	; (4021f4 <pio_handler_process+0xb0>)
  402182:	68bb      	ldr	r3, [r7, #8]
  402184:	011b      	lsls	r3, r3, #4
  402186:	4413      	add	r3, r2
  402188:	3304      	adds	r3, #4
  40218a:	681a      	ldr	r2, [r3, #0]
  40218c:	68fb      	ldr	r3, [r7, #12]
  40218e:	4013      	ands	r3, r2
  402190:	2b00      	cmp	r3, #0
  402192:	d01c      	beq.n	4021ce <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  402194:	4a17      	ldr	r2, [pc, #92]	; (4021f4 <pio_handler_process+0xb0>)
  402196:	68bb      	ldr	r3, [r7, #8]
  402198:	011b      	lsls	r3, r3, #4
  40219a:	4413      	add	r3, r2
  40219c:	330c      	adds	r3, #12
  40219e:	681b      	ldr	r3, [r3, #0]
  4021a0:	4914      	ldr	r1, [pc, #80]	; (4021f4 <pio_handler_process+0xb0>)
  4021a2:	68ba      	ldr	r2, [r7, #8]
  4021a4:	0112      	lsls	r2, r2, #4
  4021a6:	440a      	add	r2, r1
  4021a8:	6810      	ldr	r0, [r2, #0]
  4021aa:	4912      	ldr	r1, [pc, #72]	; (4021f4 <pio_handler_process+0xb0>)
  4021ac:	68ba      	ldr	r2, [r7, #8]
  4021ae:	0112      	lsls	r2, r2, #4
  4021b0:	440a      	add	r2, r1
  4021b2:	3204      	adds	r2, #4
  4021b4:	6812      	ldr	r2, [r2, #0]
  4021b6:	4611      	mov	r1, r2
  4021b8:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4021ba:	4a0e      	ldr	r2, [pc, #56]	; (4021f4 <pio_handler_process+0xb0>)
  4021bc:	68bb      	ldr	r3, [r7, #8]
  4021be:	011b      	lsls	r3, r3, #4
  4021c0:	4413      	add	r3, r2
  4021c2:	3304      	adds	r3, #4
  4021c4:	681b      	ldr	r3, [r3, #0]
  4021c6:	43db      	mvns	r3, r3
  4021c8:	68fa      	ldr	r2, [r7, #12]
  4021ca:	4013      	ands	r3, r2
  4021cc:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  4021ce:	68bb      	ldr	r3, [r7, #8]
  4021d0:	3301      	adds	r3, #1
  4021d2:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  4021d4:	68bb      	ldr	r3, [r7, #8]
  4021d6:	2b06      	cmp	r3, #6
  4021d8:	d803      	bhi.n	4021e2 <pio_handler_process+0x9e>
		while (status != 0) {
  4021da:	68fb      	ldr	r3, [r7, #12]
  4021dc:	2b00      	cmp	r3, #0
  4021de:	d1c7      	bne.n	402170 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  4021e0:	e000      	b.n	4021e4 <pio_handler_process+0xa0>
				break;
  4021e2:	bf00      	nop
}
  4021e4:	bf00      	nop
  4021e6:	3710      	adds	r7, #16
  4021e8:	46bd      	mov	sp, r7
  4021ea:	bd80      	pop	{r7, pc}
  4021ec:	00402115 	.word	0x00402115
  4021f0:	0040212d 	.word	0x0040212d
  4021f4:	20400688 	.word	0x20400688

004021f8 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  4021f8:	b580      	push	{r7, lr}
  4021fa:	b086      	sub	sp, #24
  4021fc:	af00      	add	r7, sp, #0
  4021fe:	60f8      	str	r0, [r7, #12]
  402200:	60b9      	str	r1, [r7, #8]
  402202:	607a      	str	r2, [r7, #4]
  402204:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  402206:	4b21      	ldr	r3, [pc, #132]	; (40228c <pio_handler_set+0x94>)
  402208:	681b      	ldr	r3, [r3, #0]
  40220a:	2b06      	cmp	r3, #6
  40220c:	d901      	bls.n	402212 <pio_handler_set+0x1a>
		return 1;
  40220e:	2301      	movs	r3, #1
  402210:	e038      	b.n	402284 <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  402212:	2300      	movs	r3, #0
  402214:	75fb      	strb	r3, [r7, #23]
  402216:	e011      	b.n	40223c <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  402218:	7dfb      	ldrb	r3, [r7, #23]
  40221a:	011b      	lsls	r3, r3, #4
  40221c:	4a1c      	ldr	r2, [pc, #112]	; (402290 <pio_handler_set+0x98>)
  40221e:	4413      	add	r3, r2
  402220:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  402222:	693b      	ldr	r3, [r7, #16]
  402224:	681a      	ldr	r2, [r3, #0]
  402226:	68bb      	ldr	r3, [r7, #8]
  402228:	429a      	cmp	r2, r3
  40222a:	d104      	bne.n	402236 <pio_handler_set+0x3e>
  40222c:	693b      	ldr	r3, [r7, #16]
  40222e:	685a      	ldr	r2, [r3, #4]
  402230:	687b      	ldr	r3, [r7, #4]
  402232:	429a      	cmp	r2, r3
  402234:	d008      	beq.n	402248 <pio_handler_set+0x50>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  402236:	7dfb      	ldrb	r3, [r7, #23]
  402238:	3301      	adds	r3, #1
  40223a:	75fb      	strb	r3, [r7, #23]
  40223c:	7dfa      	ldrb	r2, [r7, #23]
  40223e:	4b13      	ldr	r3, [pc, #76]	; (40228c <pio_handler_set+0x94>)
  402240:	681b      	ldr	r3, [r3, #0]
  402242:	429a      	cmp	r2, r3
  402244:	d9e8      	bls.n	402218 <pio_handler_set+0x20>
  402246:	e000      	b.n	40224a <pio_handler_set+0x52>
			break;
  402248:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  40224a:	693b      	ldr	r3, [r7, #16]
  40224c:	68ba      	ldr	r2, [r7, #8]
  40224e:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  402250:	693b      	ldr	r3, [r7, #16]
  402252:	687a      	ldr	r2, [r7, #4]
  402254:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  402256:	693b      	ldr	r3, [r7, #16]
  402258:	683a      	ldr	r2, [r7, #0]
  40225a:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  40225c:	693b      	ldr	r3, [r7, #16]
  40225e:	6a3a      	ldr	r2, [r7, #32]
  402260:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  402262:	7dfa      	ldrb	r2, [r7, #23]
  402264:	4b09      	ldr	r3, [pc, #36]	; (40228c <pio_handler_set+0x94>)
  402266:	681b      	ldr	r3, [r3, #0]
  402268:	3301      	adds	r3, #1
  40226a:	429a      	cmp	r2, r3
  40226c:	d104      	bne.n	402278 <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  40226e:	4b07      	ldr	r3, [pc, #28]	; (40228c <pio_handler_set+0x94>)
  402270:	681b      	ldr	r3, [r3, #0]
  402272:	3301      	adds	r3, #1
  402274:	4a05      	ldr	r2, [pc, #20]	; (40228c <pio_handler_set+0x94>)
  402276:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  402278:	683a      	ldr	r2, [r7, #0]
  40227a:	6879      	ldr	r1, [r7, #4]
  40227c:	68f8      	ldr	r0, [r7, #12]
  40227e:	4b05      	ldr	r3, [pc, #20]	; (402294 <pio_handler_set+0x9c>)
  402280:	4798      	blx	r3

	return 0;
  402282:	2300      	movs	r3, #0
}
  402284:	4618      	mov	r0, r3
  402286:	3718      	adds	r7, #24
  402288:	46bd      	mov	sp, r7
  40228a:	bd80      	pop	{r7, pc}
  40228c:	204006f8 	.word	0x204006f8
  402290:	20400688 	.word	0x20400688
  402294:	00402071 	.word	0x00402071

00402298 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  402298:	b580      	push	{r7, lr}
  40229a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  40229c:	210a      	movs	r1, #10
  40229e:	4802      	ldr	r0, [pc, #8]	; (4022a8 <PIOA_Handler+0x10>)
  4022a0:	4b02      	ldr	r3, [pc, #8]	; (4022ac <PIOA_Handler+0x14>)
  4022a2:	4798      	blx	r3
}
  4022a4:	bf00      	nop
  4022a6:	bd80      	pop	{r7, pc}
  4022a8:	400e0e00 	.word	0x400e0e00
  4022ac:	00402145 	.word	0x00402145

004022b0 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4022b0:	b580      	push	{r7, lr}
  4022b2:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  4022b4:	210b      	movs	r1, #11
  4022b6:	4802      	ldr	r0, [pc, #8]	; (4022c0 <PIOB_Handler+0x10>)
  4022b8:	4b02      	ldr	r3, [pc, #8]	; (4022c4 <PIOB_Handler+0x14>)
  4022ba:	4798      	blx	r3
}
  4022bc:	bf00      	nop
  4022be:	bd80      	pop	{r7, pc}
  4022c0:	400e1000 	.word	0x400e1000
  4022c4:	00402145 	.word	0x00402145

004022c8 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4022c8:	b580      	push	{r7, lr}
  4022ca:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  4022cc:	210c      	movs	r1, #12
  4022ce:	4802      	ldr	r0, [pc, #8]	; (4022d8 <PIOC_Handler+0x10>)
  4022d0:	4b02      	ldr	r3, [pc, #8]	; (4022dc <PIOC_Handler+0x14>)
  4022d2:	4798      	blx	r3
}
  4022d4:	bf00      	nop
  4022d6:	bd80      	pop	{r7, pc}
  4022d8:	400e1200 	.word	0x400e1200
  4022dc:	00402145 	.word	0x00402145

004022e0 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  4022e0:	b580      	push	{r7, lr}
  4022e2:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  4022e4:	2110      	movs	r1, #16
  4022e6:	4802      	ldr	r0, [pc, #8]	; (4022f0 <PIOD_Handler+0x10>)
  4022e8:	4b02      	ldr	r3, [pc, #8]	; (4022f4 <PIOD_Handler+0x14>)
  4022ea:	4798      	blx	r3
}
  4022ec:	bf00      	nop
  4022ee:	bd80      	pop	{r7, pc}
  4022f0:	400e1400 	.word	0x400e1400
  4022f4:	00402145 	.word	0x00402145

004022f8 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  4022f8:	b580      	push	{r7, lr}
  4022fa:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  4022fc:	2111      	movs	r1, #17
  4022fe:	4802      	ldr	r0, [pc, #8]	; (402308 <PIOE_Handler+0x10>)
  402300:	4b02      	ldr	r3, [pc, #8]	; (40230c <PIOE_Handler+0x14>)
  402302:	4798      	blx	r3
}
  402304:	bf00      	nop
  402306:	bd80      	pop	{r7, pc}
  402308:	400e1600 	.word	0x400e1600
  40230c:	00402145 	.word	0x00402145

00402310 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  402310:	b480      	push	{r7}
  402312:	b083      	sub	sp, #12
  402314:	af00      	add	r7, sp, #0
  402316:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  402318:	687b      	ldr	r3, [r7, #4]
  40231a:	3b01      	subs	r3, #1
  40231c:	2b03      	cmp	r3, #3
  40231e:	d81a      	bhi.n	402356 <pmc_mck_set_division+0x46>
  402320:	a201      	add	r2, pc, #4	; (adr r2, 402328 <pmc_mck_set_division+0x18>)
  402322:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402326:	bf00      	nop
  402328:	00402339 	.word	0x00402339
  40232c:	0040233f 	.word	0x0040233f
  402330:	00402347 	.word	0x00402347
  402334:	0040234f 	.word	0x0040234f
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  402338:	2300      	movs	r3, #0
  40233a:	607b      	str	r3, [r7, #4]
			break;
  40233c:	e00e      	b.n	40235c <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  40233e:	f44f 7380 	mov.w	r3, #256	; 0x100
  402342:	607b      	str	r3, [r7, #4]
			break;
  402344:	e00a      	b.n	40235c <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  402346:	f44f 7340 	mov.w	r3, #768	; 0x300
  40234a:	607b      	str	r3, [r7, #4]
			break;
  40234c:	e006      	b.n	40235c <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  40234e:	f44f 7300 	mov.w	r3, #512	; 0x200
  402352:	607b      	str	r3, [r7, #4]
			break;
  402354:	e002      	b.n	40235c <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  402356:	2300      	movs	r3, #0
  402358:	607b      	str	r3, [r7, #4]
			break;
  40235a:	bf00      	nop
	}
	PMC->PMC_MCKR =
  40235c:	490a      	ldr	r1, [pc, #40]	; (402388 <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  40235e:	4b0a      	ldr	r3, [pc, #40]	; (402388 <pmc_mck_set_division+0x78>)
  402360:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402362:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  402366:	687b      	ldr	r3, [r7, #4]
  402368:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  40236a:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40236c:	bf00      	nop
  40236e:	4b06      	ldr	r3, [pc, #24]	; (402388 <pmc_mck_set_division+0x78>)
  402370:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402372:	f003 0308 	and.w	r3, r3, #8
  402376:	2b00      	cmp	r3, #0
  402378:	d0f9      	beq.n	40236e <pmc_mck_set_division+0x5e>
}
  40237a:	bf00      	nop
  40237c:	370c      	adds	r7, #12
  40237e:	46bd      	mov	sp, r7
  402380:	f85d 7b04 	ldr.w	r7, [sp], #4
  402384:	4770      	bx	lr
  402386:	bf00      	nop
  402388:	400e0600 	.word	0x400e0600

0040238c <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  40238c:	b480      	push	{r7}
  40238e:	b085      	sub	sp, #20
  402390:	af00      	add	r7, sp, #0
  402392:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  402394:	491d      	ldr	r1, [pc, #116]	; (40240c <pmc_switch_mck_to_pllack+0x80>)
  402396:	4b1d      	ldr	r3, [pc, #116]	; (40240c <pmc_switch_mck_to_pllack+0x80>)
  402398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40239a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  40239e:	687b      	ldr	r3, [r7, #4]
  4023a0:	4313      	orrs	r3, r2
  4023a2:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4023a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4023a8:	60fb      	str	r3, [r7, #12]
  4023aa:	e007      	b.n	4023bc <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4023ac:	68fb      	ldr	r3, [r7, #12]
  4023ae:	2b00      	cmp	r3, #0
  4023b0:	d101      	bne.n	4023b6 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  4023b2:	2301      	movs	r3, #1
  4023b4:	e023      	b.n	4023fe <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  4023b6:	68fb      	ldr	r3, [r7, #12]
  4023b8:	3b01      	subs	r3, #1
  4023ba:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4023bc:	4b13      	ldr	r3, [pc, #76]	; (40240c <pmc_switch_mck_to_pllack+0x80>)
  4023be:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4023c0:	f003 0308 	and.w	r3, r3, #8
  4023c4:	2b00      	cmp	r3, #0
  4023c6:	d0f1      	beq.n	4023ac <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4023c8:	4a10      	ldr	r2, [pc, #64]	; (40240c <pmc_switch_mck_to_pllack+0x80>)
  4023ca:	4b10      	ldr	r3, [pc, #64]	; (40240c <pmc_switch_mck_to_pllack+0x80>)
  4023cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4023ce:	f023 0303 	bic.w	r3, r3, #3
  4023d2:	f043 0302 	orr.w	r3, r3, #2
  4023d6:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4023d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4023dc:	60fb      	str	r3, [r7, #12]
  4023de:	e007      	b.n	4023f0 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4023e0:	68fb      	ldr	r3, [r7, #12]
  4023e2:	2b00      	cmp	r3, #0
  4023e4:	d101      	bne.n	4023ea <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  4023e6:	2301      	movs	r3, #1
  4023e8:	e009      	b.n	4023fe <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  4023ea:	68fb      	ldr	r3, [r7, #12]
  4023ec:	3b01      	subs	r3, #1
  4023ee:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4023f0:	4b06      	ldr	r3, [pc, #24]	; (40240c <pmc_switch_mck_to_pllack+0x80>)
  4023f2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4023f4:	f003 0308 	and.w	r3, r3, #8
  4023f8:	2b00      	cmp	r3, #0
  4023fa:	d0f1      	beq.n	4023e0 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  4023fc:	2300      	movs	r3, #0
}
  4023fe:	4618      	mov	r0, r3
  402400:	3714      	adds	r7, #20
  402402:	46bd      	mov	sp, r7
  402404:	f85d 7b04 	ldr.w	r7, [sp], #4
  402408:	4770      	bx	lr
  40240a:	bf00      	nop
  40240c:	400e0600 	.word	0x400e0600

00402410 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  402410:	b480      	push	{r7}
  402412:	b083      	sub	sp, #12
  402414:	af00      	add	r7, sp, #0
  402416:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  402418:	687b      	ldr	r3, [r7, #4]
  40241a:	2b01      	cmp	r3, #1
  40241c:	d105      	bne.n	40242a <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  40241e:	4907      	ldr	r1, [pc, #28]	; (40243c <pmc_switch_sclk_to_32kxtal+0x2c>)
  402420:	4b06      	ldr	r3, [pc, #24]	; (40243c <pmc_switch_sclk_to_32kxtal+0x2c>)
  402422:	689a      	ldr	r2, [r3, #8]
  402424:	4b06      	ldr	r3, [pc, #24]	; (402440 <pmc_switch_sclk_to_32kxtal+0x30>)
  402426:	4313      	orrs	r3, r2
  402428:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  40242a:	4b04      	ldr	r3, [pc, #16]	; (40243c <pmc_switch_sclk_to_32kxtal+0x2c>)
  40242c:	4a05      	ldr	r2, [pc, #20]	; (402444 <pmc_switch_sclk_to_32kxtal+0x34>)
  40242e:	601a      	str	r2, [r3, #0]
}
  402430:	bf00      	nop
  402432:	370c      	adds	r7, #12
  402434:	46bd      	mov	sp, r7
  402436:	f85d 7b04 	ldr.w	r7, [sp], #4
  40243a:	4770      	bx	lr
  40243c:	400e1810 	.word	0x400e1810
  402440:	a5100000 	.word	0xa5100000
  402444:	a5000008 	.word	0xa5000008

00402448 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  402448:	b480      	push	{r7}
  40244a:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  40244c:	4b09      	ldr	r3, [pc, #36]	; (402474 <pmc_osc_is_ready_32kxtal+0x2c>)
  40244e:	695b      	ldr	r3, [r3, #20]
  402450:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  402454:	2b00      	cmp	r3, #0
  402456:	d007      	beq.n	402468 <pmc_osc_is_ready_32kxtal+0x20>
  402458:	4b07      	ldr	r3, [pc, #28]	; (402478 <pmc_osc_is_ready_32kxtal+0x30>)
  40245a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40245c:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402460:	2b00      	cmp	r3, #0
  402462:	d001      	beq.n	402468 <pmc_osc_is_ready_32kxtal+0x20>
  402464:	2301      	movs	r3, #1
  402466:	e000      	b.n	40246a <pmc_osc_is_ready_32kxtal+0x22>
  402468:	2300      	movs	r3, #0
}
  40246a:	4618      	mov	r0, r3
  40246c:	46bd      	mov	sp, r7
  40246e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402472:	4770      	bx	lr
  402474:	400e1810 	.word	0x400e1810
  402478:	400e0600 	.word	0x400e0600

0040247c <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  40247c:	b480      	push	{r7}
  40247e:	b083      	sub	sp, #12
  402480:	af00      	add	r7, sp, #0
  402482:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  402484:	4915      	ldr	r1, [pc, #84]	; (4024dc <pmc_switch_mainck_to_fastrc+0x60>)
  402486:	4b15      	ldr	r3, [pc, #84]	; (4024dc <pmc_switch_mainck_to_fastrc+0x60>)
  402488:	6a1a      	ldr	r2, [r3, #32]
  40248a:	4b15      	ldr	r3, [pc, #84]	; (4024e0 <pmc_switch_mainck_to_fastrc+0x64>)
  40248c:	4313      	orrs	r3, r2
  40248e:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  402490:	bf00      	nop
  402492:	4b12      	ldr	r3, [pc, #72]	; (4024dc <pmc_switch_mainck_to_fastrc+0x60>)
  402494:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402496:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  40249a:	2b00      	cmp	r3, #0
  40249c:	d0f9      	beq.n	402492 <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  40249e:	490f      	ldr	r1, [pc, #60]	; (4024dc <pmc_switch_mainck_to_fastrc+0x60>)
  4024a0:	4b0e      	ldr	r3, [pc, #56]	; (4024dc <pmc_switch_mainck_to_fastrc+0x60>)
  4024a2:	6a1a      	ldr	r2, [r3, #32]
  4024a4:	4b0f      	ldr	r3, [pc, #60]	; (4024e4 <pmc_switch_mainck_to_fastrc+0x68>)
  4024a6:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  4024a8:	687a      	ldr	r2, [r7, #4]
  4024aa:	4313      	orrs	r3, r2
  4024ac:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4024b0:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4024b2:	bf00      	nop
  4024b4:	4b09      	ldr	r3, [pc, #36]	; (4024dc <pmc_switch_mainck_to_fastrc+0x60>)
  4024b6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4024b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  4024bc:	2b00      	cmp	r3, #0
  4024be:	d0f9      	beq.n	4024b4 <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  4024c0:	4906      	ldr	r1, [pc, #24]	; (4024dc <pmc_switch_mainck_to_fastrc+0x60>)
  4024c2:	4b06      	ldr	r3, [pc, #24]	; (4024dc <pmc_switch_mainck_to_fastrc+0x60>)
  4024c4:	6a1a      	ldr	r2, [r3, #32]
  4024c6:	4b08      	ldr	r3, [pc, #32]	; (4024e8 <pmc_switch_mainck_to_fastrc+0x6c>)
  4024c8:	4013      	ands	r3, r2
  4024ca:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4024ce:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  4024d0:	bf00      	nop
  4024d2:	370c      	adds	r7, #12
  4024d4:	46bd      	mov	sp, r7
  4024d6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4024da:	4770      	bx	lr
  4024dc:	400e0600 	.word	0x400e0600
  4024e0:	00370008 	.word	0x00370008
  4024e4:	ffc8ff8f 	.word	0xffc8ff8f
  4024e8:	fec8ffff 	.word	0xfec8ffff

004024ec <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  4024ec:	b480      	push	{r7}
  4024ee:	b083      	sub	sp, #12
  4024f0:	af00      	add	r7, sp, #0
  4024f2:	6078      	str	r0, [r7, #4]
  4024f4:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4024f6:	687b      	ldr	r3, [r7, #4]
  4024f8:	2b00      	cmp	r3, #0
  4024fa:	d008      	beq.n	40250e <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4024fc:	4913      	ldr	r1, [pc, #76]	; (40254c <pmc_switch_mainck_to_xtal+0x60>)
  4024fe:	4b13      	ldr	r3, [pc, #76]	; (40254c <pmc_switch_mainck_to_xtal+0x60>)
  402500:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  402502:	4a13      	ldr	r2, [pc, #76]	; (402550 <pmc_switch_mainck_to_xtal+0x64>)
  402504:	401a      	ands	r2, r3
  402506:	4b13      	ldr	r3, [pc, #76]	; (402554 <pmc_switch_mainck_to_xtal+0x68>)
  402508:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40250a:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  40250c:	e018      	b.n	402540 <pmc_switch_mainck_to_xtal+0x54>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40250e:	490f      	ldr	r1, [pc, #60]	; (40254c <pmc_switch_mainck_to_xtal+0x60>)
  402510:	4b0e      	ldr	r3, [pc, #56]	; (40254c <pmc_switch_mainck_to_xtal+0x60>)
  402512:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  402514:	4b10      	ldr	r3, [pc, #64]	; (402558 <pmc_switch_mainck_to_xtal+0x6c>)
  402516:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  402518:	683a      	ldr	r2, [r7, #0]
  40251a:	0212      	lsls	r2, r2, #8
  40251c:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40251e:	431a      	orrs	r2, r3
  402520:	4b0e      	ldr	r3, [pc, #56]	; (40255c <pmc_switch_mainck_to_xtal+0x70>)
  402522:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  402524:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  402526:	bf00      	nop
  402528:	4b08      	ldr	r3, [pc, #32]	; (40254c <pmc_switch_mainck_to_xtal+0x60>)
  40252a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40252c:	f003 0301 	and.w	r3, r3, #1
  402530:	2b00      	cmp	r3, #0
  402532:	d0f9      	beq.n	402528 <pmc_switch_mainck_to_xtal+0x3c>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  402534:	4905      	ldr	r1, [pc, #20]	; (40254c <pmc_switch_mainck_to_xtal+0x60>)
  402536:	4b05      	ldr	r3, [pc, #20]	; (40254c <pmc_switch_mainck_to_xtal+0x60>)
  402538:	6a1a      	ldr	r2, [r3, #32]
  40253a:	4b09      	ldr	r3, [pc, #36]	; (402560 <pmc_switch_mainck_to_xtal+0x74>)
  40253c:	4313      	orrs	r3, r2
  40253e:	620b      	str	r3, [r1, #32]
}
  402540:	bf00      	nop
  402542:	370c      	adds	r7, #12
  402544:	46bd      	mov	sp, r7
  402546:	f85d 7b04 	ldr.w	r7, [sp], #4
  40254a:	4770      	bx	lr
  40254c:	400e0600 	.word	0x400e0600
  402550:	fec8fffc 	.word	0xfec8fffc
  402554:	01370002 	.word	0x01370002
  402558:	ffc8fffc 	.word	0xffc8fffc
  40255c:	00370001 	.word	0x00370001
  402560:	01370000 	.word	0x01370000

00402564 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  402564:	b480      	push	{r7}
  402566:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  402568:	4b04      	ldr	r3, [pc, #16]	; (40257c <pmc_osc_is_ready_mainck+0x18>)
  40256a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40256c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  402570:	4618      	mov	r0, r3
  402572:	46bd      	mov	sp, r7
  402574:	f85d 7b04 	ldr.w	r7, [sp], #4
  402578:	4770      	bx	lr
  40257a:	bf00      	nop
  40257c:	400e0600 	.word	0x400e0600

00402580 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  402580:	b480      	push	{r7}
  402582:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  402584:	4b04      	ldr	r3, [pc, #16]	; (402598 <pmc_disable_pllack+0x18>)
  402586:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40258a:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  40258c:	bf00      	nop
  40258e:	46bd      	mov	sp, r7
  402590:	f85d 7b04 	ldr.w	r7, [sp], #4
  402594:	4770      	bx	lr
  402596:	bf00      	nop
  402598:	400e0600 	.word	0x400e0600

0040259c <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  40259c:	b480      	push	{r7}
  40259e:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4025a0:	4b04      	ldr	r3, [pc, #16]	; (4025b4 <pmc_is_locked_pllack+0x18>)
  4025a2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4025a4:	f003 0302 	and.w	r3, r3, #2
}
  4025a8:	4618      	mov	r0, r3
  4025aa:	46bd      	mov	sp, r7
  4025ac:	f85d 7b04 	ldr.w	r7, [sp], #4
  4025b0:	4770      	bx	lr
  4025b2:	bf00      	nop
  4025b4:	400e0600 	.word	0x400e0600

004025b8 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  4025b8:	b480      	push	{r7}
  4025ba:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  4025bc:	4b04      	ldr	r3, [pc, #16]	; (4025d0 <pmc_is_locked_upll+0x18>)
  4025be:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4025c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  4025c4:	4618      	mov	r0, r3
  4025c6:	46bd      	mov	sp, r7
  4025c8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4025cc:	4770      	bx	lr
  4025ce:	bf00      	nop
  4025d0:	400e0600 	.word	0x400e0600

004025d4 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  4025d4:	b480      	push	{r7}
  4025d6:	b083      	sub	sp, #12
  4025d8:	af00      	add	r7, sp, #0
  4025da:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  4025dc:	687b      	ldr	r3, [r7, #4]
  4025de:	2b3f      	cmp	r3, #63	; 0x3f
  4025e0:	d901      	bls.n	4025e6 <pmc_enable_periph_clk+0x12>
		return 1;
  4025e2:	2301      	movs	r3, #1
  4025e4:	e02f      	b.n	402646 <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  4025e6:	687b      	ldr	r3, [r7, #4]
  4025e8:	2b1f      	cmp	r3, #31
  4025ea:	d813      	bhi.n	402614 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4025ec:	4b19      	ldr	r3, [pc, #100]	; (402654 <pmc_enable_periph_clk+0x80>)
  4025ee:	699a      	ldr	r2, [r3, #24]
  4025f0:	2101      	movs	r1, #1
  4025f2:	687b      	ldr	r3, [r7, #4]
  4025f4:	fa01 f303 	lsl.w	r3, r1, r3
  4025f8:	401a      	ands	r2, r3
  4025fa:	2101      	movs	r1, #1
  4025fc:	687b      	ldr	r3, [r7, #4]
  4025fe:	fa01 f303 	lsl.w	r3, r1, r3
  402602:	429a      	cmp	r2, r3
  402604:	d01e      	beq.n	402644 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  402606:	4a13      	ldr	r2, [pc, #76]	; (402654 <pmc_enable_periph_clk+0x80>)
  402608:	2101      	movs	r1, #1
  40260a:	687b      	ldr	r3, [r7, #4]
  40260c:	fa01 f303 	lsl.w	r3, r1, r3
  402610:	6113      	str	r3, [r2, #16]
  402612:	e017      	b.n	402644 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  402614:	687b      	ldr	r3, [r7, #4]
  402616:	3b20      	subs	r3, #32
  402618:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40261a:	4b0e      	ldr	r3, [pc, #56]	; (402654 <pmc_enable_periph_clk+0x80>)
  40261c:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  402620:	2101      	movs	r1, #1
  402622:	687b      	ldr	r3, [r7, #4]
  402624:	fa01 f303 	lsl.w	r3, r1, r3
  402628:	401a      	ands	r2, r3
  40262a:	2101      	movs	r1, #1
  40262c:	687b      	ldr	r3, [r7, #4]
  40262e:	fa01 f303 	lsl.w	r3, r1, r3
  402632:	429a      	cmp	r2, r3
  402634:	d006      	beq.n	402644 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  402636:	4a07      	ldr	r2, [pc, #28]	; (402654 <pmc_enable_periph_clk+0x80>)
  402638:	2101      	movs	r1, #1
  40263a:	687b      	ldr	r3, [r7, #4]
  40263c:	fa01 f303 	lsl.w	r3, r1, r3
  402640:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  402644:	2300      	movs	r3, #0
}
  402646:	4618      	mov	r0, r3
  402648:	370c      	adds	r7, #12
  40264a:	46bd      	mov	sp, r7
  40264c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402650:	4770      	bx	lr
  402652:	bf00      	nop
  402654:	400e0600 	.word	0x400e0600

00402658 <pmc_set_flash_in_wait_mode>:
 *
 * \param ul_flash_state PMC_WAIT_MODE_FLASH_STANDBY flash in standby mode,
 * PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN flash in deep power down mode.
 */
void pmc_set_flash_in_wait_mode(uint32_t ul_flash_state)
{
  402658:	b480      	push	{r7}
  40265a:	b083      	sub	sp, #12
  40265c:	af00      	add	r7, sp, #0
  40265e:	6078      	str	r0, [r7, #4]
	ul_flash_in_wait_mode = ul_flash_state;
  402660:	4a04      	ldr	r2, [pc, #16]	; (402674 <pmc_set_flash_in_wait_mode+0x1c>)
  402662:	687b      	ldr	r3, [r7, #4]
  402664:	6013      	str	r3, [r2, #0]
}
  402666:	bf00      	nop
  402668:	370c      	adds	r7, #12
  40266a:	46bd      	mov	sp, r7
  40266c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402670:	4770      	bx	lr
  402672:	bf00      	nop
  402674:	2040001c 	.word	0x2040001c

00402678 <pmc_enable_waitmode>:
 * Generally, this function will be called by pmc_sleep() in order to
 * complete all sequence entering wait mode.
 * See \ref pmc_sleep() for entering different sleep modes.
 */
void pmc_enable_waitmode(void)
{
  402678:	b480      	push	{r7}
  40267a:	b083      	sub	sp, #12
  40267c:	af00      	add	r7, sp, #0
	uint32_t i;

	/* Flash in wait mode */
	i = PMC->PMC_FSMR;
  40267e:	4b20      	ldr	r3, [pc, #128]	; (402700 <pmc_enable_waitmode+0x88>)
  402680:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  402682:	607b      	str	r3, [r7, #4]
	i &= ~PMC_FSMR_FLPM_Msk;
  402684:	687b      	ldr	r3, [r7, #4]
  402686:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
  40268a:	607b      	str	r3, [r7, #4]
#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
	i |= ul_flash_in_wait_mode;
#else
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  40268c:	687b      	ldr	r3, [r7, #4]
  40268e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  402692:	607b      	str	r3, [r7, #4]
#endif
	PMC->PMC_FSMR = i;
  402694:	4a1a      	ldr	r2, [pc, #104]	; (402700 <pmc_enable_waitmode+0x88>)
  402696:	687b      	ldr	r3, [r7, #4]
  402698:	6713      	str	r3, [r2, #112]	; 0x70

	/* Set the WAITMODE bit = 1 */
	PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_WAITMODE;
  40269a:	4919      	ldr	r1, [pc, #100]	; (402700 <pmc_enable_waitmode+0x88>)
  40269c:	4b18      	ldr	r3, [pc, #96]	; (402700 <pmc_enable_waitmode+0x88>)
  40269e:	6a1a      	ldr	r2, [r3, #32]
  4026a0:	4b18      	ldr	r3, [pc, #96]	; (402704 <pmc_enable_waitmode+0x8c>)
  4026a2:	4313      	orrs	r3, r2
  4026a4:	620b      	str	r3, [r1, #32]

	/* Waiting for Master Clock Ready MCKRDY = 1 */
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4026a6:	bf00      	nop
  4026a8:	4b15      	ldr	r3, [pc, #84]	; (402700 <pmc_enable_waitmode+0x88>)
  4026aa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4026ac:	f003 0308 	and.w	r3, r3, #8
  4026b0:	2b00      	cmp	r3, #0
  4026b2:	d0f9      	beq.n	4026a8 <pmc_enable_waitmode+0x30>

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
  4026b4:	2300      	movs	r3, #0
  4026b6:	607b      	str	r3, [r7, #4]
  4026b8:	e003      	b.n	4026c2 <pmc_enable_waitmode+0x4a>
  __ASM volatile ("nop");
  4026ba:	bf00      	nop
  4026bc:	687b      	ldr	r3, [r7, #4]
  4026be:	3301      	adds	r3, #1
  4026c0:	607b      	str	r3, [r7, #4]
  4026c2:	687b      	ldr	r3, [r7, #4]
  4026c4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
  4026c8:	d3f7      	bcc.n	4026ba <pmc_enable_waitmode+0x42>
		__NOP();
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
  4026ca:	bf00      	nop
  4026cc:	4b0c      	ldr	r3, [pc, #48]	; (402700 <pmc_enable_waitmode+0x88>)
  4026ce:	6a1b      	ldr	r3, [r3, #32]
  4026d0:	f003 0308 	and.w	r3, r3, #8
  4026d4:	2b00      	cmp	r3, #0
  4026d6:	d0f9      	beq.n	4026cc <pmc_enable_waitmode+0x54>

#if (!SAMG)
	/* Restore Flash in idle mode */
	i = PMC->PMC_FSMR;
  4026d8:	4b09      	ldr	r3, [pc, #36]	; (402700 <pmc_enable_waitmode+0x88>)
  4026da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4026dc:	607b      	str	r3, [r7, #4]
	i &= ~PMC_FSMR_FLPM_Msk;
  4026de:	687b      	ldr	r3, [r7, #4]
  4026e0:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
  4026e4:	607b      	str	r3, [r7, #4]
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  4026e6:	687b      	ldr	r3, [r7, #4]
  4026e8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  4026ec:	607b      	str	r3, [r7, #4]
	PMC->PMC_FSMR = i;
  4026ee:	4a04      	ldr	r2, [pc, #16]	; (402700 <pmc_enable_waitmode+0x88>)
  4026f0:	687b      	ldr	r3, [r7, #4]
  4026f2:	6713      	str	r3, [r2, #112]	; 0x70
#endif
}
  4026f4:	bf00      	nop
  4026f6:	370c      	adds	r7, #12
  4026f8:	46bd      	mov	sp, r7
  4026fa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4026fe:	4770      	bx	lr
  402700:	400e0600 	.word	0x400e0600
  402704:	00370004 	.word	0x00370004

00402708 <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
  402708:	b590      	push	{r4, r7, lr}
  40270a:	b099      	sub	sp, #100	; 0x64
  40270c:	af00      	add	r7, sp, #0
  40270e:	6078      	str	r0, [r7, #4]
	switch (sleep_mode) {
  402710:	687b      	ldr	r3, [r7, #4]
  402712:	3b01      	subs	r3, #1
  402714:	2b04      	cmp	r3, #4
  402716:	f200 81a5 	bhi.w	402a64 <pmc_sleep+0x35c>
  40271a:	a201      	add	r2, pc, #4	; (adr r2, 402720 <pmc_sleep+0x18>)
  40271c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402720:	00402735 	.word	0x00402735
  402724:	00402735 	.word	0x00402735
  402728:	00402755 	.word	0x00402755
  40272c:	00402755 	.word	0x00402755
  402730:	00402a43 	.word	0x00402a43
	case SAM_PM_SMODE_SLEEP_WFI:
	case SAM_PM_SMODE_SLEEP_WFE:
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
  402734:	4a72      	ldr	r2, [pc, #456]	; (402900 <pmc_sleep+0x1f8>)
  402736:	4b72      	ldr	r3, [pc, #456]	; (402900 <pmc_sleep+0x1f8>)
  402738:	691b      	ldr	r3, [r3, #16]
  40273a:	f023 0304 	bic.w	r3, r3, #4
  40273e:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
  402740:	4b70      	ldr	r3, [pc, #448]	; (402904 <pmc_sleep+0x1fc>)
  402742:	2201      	movs	r2, #1
  402744:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  402746:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  40274a:	b662      	cpsie	i
  __ASM volatile ("dsb");
  40274c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("wfi");
  402750:	bf30      	wfi
		__DSB();
		__WFI();
		break;
  402752:	e187      	b.n	402a64 <pmc_sleep+0x35c>
#if defined(EFC1)
		uint32_t fmr1;
#endif
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
  402754:	687b      	ldr	r3, [r7, #4]
  402756:	2b03      	cmp	r3, #3
  402758:	d103      	bne.n	402762 <pmc_sleep+0x5a>
  40275a:	2000      	movs	r0, #0
  40275c:	4b6a      	ldr	r3, [pc, #424]	; (402908 <pmc_sleep+0x200>)
  40275e:	4798      	blx	r3
  402760:	e003      	b.n	40276a <pmc_sleep+0x62>
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
  402762:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
  402766:	4b68      	ldr	r3, [pc, #416]	; (402908 <pmc_sleep+0x200>)
  402768:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  40276a:	b672      	cpsid	i
  __ASM volatile ("dmb");
  40276c:	f3bf 8f5f 	dmb	sy
#endif
		cpu_irq_disable();
  402770:	4b64      	ldr	r3, [pc, #400]	; (402904 <pmc_sleep+0x1fc>)
  402772:	2200      	movs	r2, #0
  402774:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
  402776:	4b65      	ldr	r3, [pc, #404]	; (40290c <pmc_sleep+0x204>)
  402778:	2201      	movs	r2, #1
  40277a:	701a      	strb	r2, [r3, #0]
		/* Backup the sub-system 1 status and stop sub-system 1 */
		uint32_t cpclk_backup = PMC->PMC_SCSR &
				(PMC_SCSR_CPCK | PMC_SCSR_CPBMCK);
		PMC->PMC_SCDR = cpclk_backup | PMC_SCDR_CPKEY_PASSWD;
#endif
		pmc_save_clock_settings(&mor, &pllr0, &pllr1, &mckr, &fmr,
  40277c:	687b      	ldr	r3, [r7, #4]
  40277e:	2b04      	cmp	r3, #4
  402780:	bf0c      	ite	eq
  402782:	2301      	moveq	r3, #1
  402784:	2300      	movne	r3, #0
  402786:	b2da      	uxtb	r2, r3
  402788:	f107 031c 	add.w	r3, r7, #28
  40278c:	643b      	str	r3, [r7, #64]	; 0x40
  40278e:	f107 0318 	add.w	r3, r7, #24
  402792:	63fb      	str	r3, [r7, #60]	; 0x3c
  402794:	f107 0314 	add.w	r3, r7, #20
  402798:	63bb      	str	r3, [r7, #56]	; 0x38
  40279a:	f107 0310 	add.w	r3, r7, #16
  40279e:	637b      	str	r3, [r7, #52]	; 0x34
  4027a0:	f107 030c 	add.w	r3, r7, #12
  4027a4:	633b      	str	r3, [r7, #48]	; 0x30
  4027a6:	4613      	mov	r3, r2
  4027a8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t mor  = PMC->CKGR_MOR;
  4027ac:	4b58      	ldr	r3, [pc, #352]	; (402910 <pmc_sleep+0x208>)
  4027ae:	6a1b      	ldr	r3, [r3, #32]
  4027b0:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t mckr = PMC->PMC_MCKR;
  4027b2:	4b57      	ldr	r3, [pc, #348]	; (402910 <pmc_sleep+0x208>)
  4027b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4027b6:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t fmr  = EFC0->EEFC_FMR;
  4027b8:	4b56      	ldr	r3, [pc, #344]	; (402914 <pmc_sleep+0x20c>)
  4027ba:	681b      	ldr	r3, [r3, #0]
  4027bc:	623b      	str	r3, [r7, #32]
	if (p_osc_setting) {
  4027be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
  4027c0:	2b00      	cmp	r3, #0
  4027c2:	d002      	beq.n	4027ca <pmc_sleep+0xc2>
		*p_osc_setting = mor;
  4027c4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
  4027c6:	6aba      	ldr	r2, [r7, #40]	; 0x28
  4027c8:	601a      	str	r2, [r3, #0]
	if (p_pll0_setting) {
  4027ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  4027cc:	2b00      	cmp	r3, #0
  4027ce:	d003      	beq.n	4027d8 <pmc_sleep+0xd0>
		*p_pll0_setting = PMC->CKGR_PLLAR;
  4027d0:	4b4f      	ldr	r3, [pc, #316]	; (402910 <pmc_sleep+0x208>)
  4027d2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  4027d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  4027d6:	601a      	str	r2, [r3, #0]
	if (p_pll1_setting) {
  4027d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  4027da:	2b00      	cmp	r3, #0
  4027dc:	d002      	beq.n	4027e4 <pmc_sleep+0xdc>
		*p_pll1_setting = 0;
  4027de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  4027e0:	2200      	movs	r2, #0
  4027e2:	601a      	str	r2, [r3, #0]
	if (p_mck_setting) {
  4027e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  4027e6:	2b00      	cmp	r3, #0
  4027e8:	d002      	beq.n	4027f0 <pmc_sleep+0xe8>
		*p_mck_setting  = mckr;
  4027ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  4027ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  4027ee:	601a      	str	r2, [r3, #0]
	if (p_fmr_setting) {
  4027f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  4027f2:	2b00      	cmp	r3, #0
  4027f4:	d002      	beq.n	4027fc <pmc_sleep+0xf4>
		*p_fmr_setting  = fmr;
  4027f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  4027f8:	6a3a      	ldr	r2, [r7, #32]
  4027fa:	601a      	str	r2, [r3, #0]
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
  4027fc:	4944      	ldr	r1, [pc, #272]	; (402910 <pmc_sleep+0x208>)
  4027fe:	6aba      	ldr	r2, [r7, #40]	; 0x28
  402800:	4b45      	ldr	r3, [pc, #276]	; (402918 <pmc_sleep+0x210>)
  402802:	4313      	orrs	r3, r2
  402804:	620b      	str	r3, [r1, #32]
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
  402806:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402808:	f003 0303 	and.w	r3, r3, #3
  40280c:	2b01      	cmp	r3, #1
  40280e:	d90e      	bls.n	40282e <pmc_sleep+0x126>
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
  402810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402812:	f023 0303 	bic.w	r3, r3, #3
  402816:	f043 0301 	orr.w	r3, r3, #1
  40281a:	627b      	str	r3, [r7, #36]	; 0x24
		PMC->PMC_MCKR = mckr;
  40281c:	4a3c      	ldr	r2, [pc, #240]	; (402910 <pmc_sleep+0x208>)
  40281e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402820:	6313      	str	r3, [r2, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  402822:	4b3b      	ldr	r3, [pc, #236]	; (402910 <pmc_sleep+0x208>)
  402824:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402826:	f003 0308 	and.w	r3, r3, #8
  40282a:	2b00      	cmp	r3, #0
  40282c:	d0f9      	beq.n	402822 <pmc_sleep+0x11a>
	if (mckr & PMC_MCKR_PRES_Msk) {
  40282e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402830:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402834:	2b00      	cmp	r3, #0
  402836:	d00c      	beq.n	402852 <pmc_sleep+0x14a>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
  402838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40283a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  40283e:	627b      	str	r3, [r7, #36]	; 0x24
		PMC->PMC_MCKR = mckr;
  402840:	4a33      	ldr	r2, [pc, #204]	; (402910 <pmc_sleep+0x208>)
  402842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402844:	6313      	str	r3, [r2, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  402846:	4b32      	ldr	r3, [pc, #200]	; (402910 <pmc_sleep+0x208>)
  402848:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40284a:	f003 0308 	and.w	r3, r3, #8
  40284e:	2b00      	cmp	r3, #0
  402850:	d0f9      	beq.n	402846 <pmc_sleep+0x13e>
	pmc_disable_pllack();
  402852:	4b32      	ldr	r3, [pc, #200]	; (40291c <pmc_sleep+0x214>)
  402854:	4798      	blx	r3
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  402856:	4b2e      	ldr	r3, [pc, #184]	; (402910 <pmc_sleep+0x208>)
  402858:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40285a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  40285e:	2b00      	cmp	r3, #0
  402860:	d0f9      	beq.n	402856 <pmc_sleep+0x14e>
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  402862:	492b      	ldr	r1, [pc, #172]	; (402910 <pmc_sleep+0x208>)
  402864:	4b2a      	ldr	r3, [pc, #168]	; (402910 <pmc_sleep+0x208>)
  402866:	6a1a      	ldr	r2, [r3, #32]
  402868:	4b2d      	ldr	r3, [pc, #180]	; (402920 <pmc_sleep+0x218>)
  40286a:	4013      	ands	r3, r2
  40286c:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  402870:	620b      	str	r3, [r1, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  402872:	4b27      	ldr	r3, [pc, #156]	; (402910 <pmc_sleep+0x208>)
  402874:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402876:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  40287a:	2b00      	cmp	r3, #0
  40287c:	d0f9      	beq.n	402872 <pmc_sleep+0x16a>
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
  40287e:	4a25      	ldr	r2, [pc, #148]	; (402914 <pmc_sleep+0x20c>)
  402880:	6a3b      	ldr	r3, [r7, #32]
  402882:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
  402886:	6013      	str	r3, [r2, #0]
	if (disable_xtal) {
  402888:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
  40288c:	2b00      	cmp	r3, #0
  40288e:	d007      	beq.n	4028a0 <pmc_sleep+0x198>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402890:	491f      	ldr	r1, [pc, #124]	; (402910 <pmc_sleep+0x208>)
  402892:	4b1f      	ldr	r3, [pc, #124]	; (402910 <pmc_sleep+0x208>)
  402894:	6a1a      	ldr	r2, [r3, #32]
  402896:	4b23      	ldr	r3, [pc, #140]	; (402924 <pmc_sleep+0x21c>)
  402898:	4013      	ands	r3, r2
  40289a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40289e:	620b      	str	r3, [r1, #32]
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
  4028a0:	4b18      	ldr	r3, [pc, #96]	; (402904 <pmc_sleep+0x1fc>)
  4028a2:	2201      	movs	r2, #1
  4028a4:	701a      	strb	r2, [r3, #0]
  4028a6:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4028aa:	b662      	cpsie	i

		pmc_enable_waitmode();
  4028ac:	4b1e      	ldr	r3, [pc, #120]	; (402928 <pmc_sleep+0x220>)
  4028ae:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
  4028b0:	b672      	cpsid	i
  4028b2:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
  4028b6:	4b13      	ldr	r3, [pc, #76]	; (402904 <pmc_sleep+0x1fc>)
  4028b8:	2200      	movs	r2, #0
  4028ba:	701a      	strb	r2, [r3, #0]
		pmc_restore_clock_setting(mor, pllr0, pllr1, mckr, fmr
  4028bc:	69fc      	ldr	r4, [r7, #28]
  4028be:	69b8      	ldr	r0, [r7, #24]
  4028c0:	6979      	ldr	r1, [r7, #20]
  4028c2:	693a      	ldr	r2, [r7, #16]
  4028c4:	68fb      	ldr	r3, [r7, #12]
  4028c6:	65fc      	str	r4, [r7, #92]	; 0x5c
  4028c8:	65b8      	str	r0, [r7, #88]	; 0x58
  4028ca:	6579      	str	r1, [r7, #84]	; 0x54
  4028cc:	653a      	str	r2, [r7, #80]	; 0x50
  4028ce:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint32_t pll_sr = 0;
  4028d0:	2300      	movs	r3, #0
  4028d2:	64bb      	str	r3, [r7, #72]	; 0x48
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
  4028d4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  4028d6:	f003 0302 	and.w	r3, r3, #2
  4028da:	2b00      	cmp	r3, #0
  4028dc:	d02c      	beq.n	402938 <pmc_sleep+0x230>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4028de:	490c      	ldr	r1, [pc, #48]	; (402910 <pmc_sleep+0x208>)
  4028e0:	4b0b      	ldr	r3, [pc, #44]	; (402910 <pmc_sleep+0x208>)
  4028e2:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4028e4:	4a11      	ldr	r2, [pc, #68]	; (40292c <pmc_sleep+0x224>)
  4028e6:	401a      	ands	r2, r3
  4028e8:	4b11      	ldr	r3, [pc, #68]	; (402930 <pmc_sleep+0x228>)
  4028ea:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4028ec:	620b      	str	r3, [r1, #32]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  4028ee:	4908      	ldr	r1, [pc, #32]	; (402910 <pmc_sleep+0x208>)
  4028f0:	4b07      	ldr	r3, [pc, #28]	; (402910 <pmc_sleep+0x208>)
  4028f2:	6a1a      	ldr	r2, [r3, #32]
				| CKGR_MOR_KEY_PASSWD;
  4028f4:	4b0f      	ldr	r3, [pc, #60]	; (402934 <pmc_sleep+0x22c>)
  4028f6:	4013      	ands	r3, r2
  4028f8:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  4028fc:	620b      	str	r3, [r1, #32]
  4028fe:	e04e      	b.n	40299e <pmc_sleep+0x296>
  402900:	e000ed00 	.word	0xe000ed00
  402904:	20400018 	.word	0x20400018
  402908:	00402659 	.word	0x00402659
  40290c:	204006fc 	.word	0x204006fc
  402910:	400e0600 	.word	0x400e0600
  402914:	400e0c00 	.word	0x400e0c00
  402918:	00370008 	.word	0x00370008
  40291c:	00402581 	.word	0x00402581
  402920:	fec8ffff 	.word	0xfec8ffff
  402924:	ffc8fffe 	.word	0xffc8fffe
  402928:	00402679 	.word	0x00402679
  40292c:	fec8fffc 	.word	0xfec8fffc
  402930:	01370002 	.word	0x01370002
  402934:	ffc8ff87 	.word	0xffc8ff87
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
  402938:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  40293a:	f003 0301 	and.w	r3, r3, #1
  40293e:	2b00      	cmp	r3, #0
  402940:	d02d      	beq.n	40299e <pmc_sleep+0x296>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
  402942:	4b4a      	ldr	r3, [pc, #296]	; (402a6c <pmc_sleep+0x364>)
  402944:	6a1b      	ldr	r3, [r3, #32]
  402946:	f003 0301 	and.w	r3, r3, #1
  40294a:	2b00      	cmp	r3, #0
  40294c:	d10d      	bne.n	40296a <pmc_sleep+0x262>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40294e:	4947      	ldr	r1, [pc, #284]	; (402a6c <pmc_sleep+0x364>)
  402950:	4b46      	ldr	r3, [pc, #280]	; (402a6c <pmc_sleep+0x364>)
  402952:	6a1b      	ldr	r3, [r3, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
  402954:	4a46      	ldr	r2, [pc, #280]	; (402a70 <pmc_sleep+0x368>)
  402956:	401a      	ands	r2, r3
  402958:	4b46      	ldr	r3, [pc, #280]	; (402a74 <pmc_sleep+0x36c>)
  40295a:	4313      	orrs	r3, r2
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40295c:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40295e:	4b43      	ldr	r3, [pc, #268]	; (402a6c <pmc_sleep+0x364>)
  402960:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402962:	f003 0301 	and.w	r3, r3, #1
  402966:	2b00      	cmp	r3, #0
  402968:	d0f9      	beq.n	40295e <pmc_sleep+0x256>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
  40296a:	4b40      	ldr	r3, [pc, #256]	; (402a6c <pmc_sleep+0x364>)
  40296c:	6a1b      	ldr	r3, [r3, #32]
  40296e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402972:	2b00      	cmp	r3, #0
  402974:	d10b      	bne.n	40298e <pmc_sleep+0x286>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  402976:	493d      	ldr	r1, [pc, #244]	; (402a6c <pmc_sleep+0x364>)
  402978:	4b3c      	ldr	r3, [pc, #240]	; (402a6c <pmc_sleep+0x364>)
  40297a:	6a1a      	ldr	r2, [r3, #32]
  40297c:	4b3e      	ldr	r3, [pc, #248]	; (402a78 <pmc_sleep+0x370>)
  40297e:	4313      	orrs	r3, r2
  402980:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  402982:	4b3a      	ldr	r3, [pc, #232]	; (402a6c <pmc_sleep+0x364>)
  402984:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402986:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  40298a:	2b00      	cmp	r3, #0
  40298c:	d0f9      	beq.n	402982 <pmc_sleep+0x27a>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  40298e:	4937      	ldr	r1, [pc, #220]	; (402a6c <pmc_sleep+0x364>)
  402990:	4b36      	ldr	r3, [pc, #216]	; (402a6c <pmc_sleep+0x364>)
  402992:	6a1a      	ldr	r2, [r3, #32]
					| CKGR_MOR_KEY_PASSWD;
  402994:	4b39      	ldr	r3, [pc, #228]	; (402a7c <pmc_sleep+0x374>)
  402996:	4013      	ands	r3, r2
  402998:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  40299c:	620b      	str	r3, [r1, #32]
	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
  40299e:	6dba      	ldr	r2, [r7, #88]	; 0x58
  4029a0:	4b37      	ldr	r3, [pc, #220]	; (402a80 <pmc_sleep+0x378>)
  4029a2:	4013      	ands	r3, r2
  4029a4:	2b00      	cmp	r3, #0
  4029a6:	d008      	beq.n	4029ba <pmc_sleep+0x2b2>
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
  4029a8:	4a30      	ldr	r2, [pc, #192]	; (402a6c <pmc_sleep+0x364>)
  4029aa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
  4029ac:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4029b0:	6293      	str	r3, [r2, #40]	; 0x28
		pll_sr |= PMC_SR_LOCKA;
  4029b2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
  4029b4:	f043 0302 	orr.w	r3, r3, #2
  4029b8:	64bb      	str	r3, [r7, #72]	; 0x48
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
  4029ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  4029bc:	f003 0303 	and.w	r3, r3, #3
  4029c0:	2b02      	cmp	r3, #2
  4029c2:	d105      	bne.n	4029d0 <pmc_sleep+0x2c8>
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
  4029c4:	4b29      	ldr	r3, [pc, #164]	; (402a6c <pmc_sleep+0x364>)
  4029c6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4029c8:	f003 0302 	and.w	r3, r3, #2
  4029cc:	2b00      	cmp	r3, #0
  4029ce:	d0f9      	beq.n	4029c4 <pmc_sleep+0x2bc>
	mckr = PMC->PMC_MCKR;
  4029d0:	4b26      	ldr	r3, [pc, #152]	; (402a6c <pmc_sleep+0x364>)
  4029d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4029d4:	647b      	str	r3, [r7, #68]	; 0x44
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  4029d6:	4925      	ldr	r1, [pc, #148]	; (402a6c <pmc_sleep+0x364>)
  4029d8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
  4029da:	f023 0270 	bic.w	r2, r3, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
  4029de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  4029e0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4029e4:	4313      	orrs	r3, r2
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  4029e6:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4029e8:	4b20      	ldr	r3, [pc, #128]	; (402a6c <pmc_sleep+0x364>)
  4029ea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4029ec:	f003 0308 	and.w	r3, r3, #8
  4029f0:	2b00      	cmp	r3, #0
  4029f2:	d0f9      	beq.n	4029e8 <pmc_sleep+0x2e0>
	EFC0->EEFC_FMR = fmr_setting;
  4029f4:	4a23      	ldr	r2, [pc, #140]	; (402a84 <pmc_sleep+0x37c>)
  4029f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4029f8:	6013      	str	r3, [r2, #0]
	PMC->PMC_MCKR = mck_setting;
  4029fa:	4a1c      	ldr	r2, [pc, #112]	; (402a6c <pmc_sleep+0x364>)
  4029fc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  4029fe:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  402a00:	4b1a      	ldr	r3, [pc, #104]	; (402a6c <pmc_sleep+0x364>)
  402a02:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402a04:	f003 0308 	and.w	r3, r3, #8
  402a08:	2b00      	cmp	r3, #0
  402a0a:	d0f9      	beq.n	402a00 <pmc_sleep+0x2f8>
	while (!(PMC->PMC_SR & pll_sr));
  402a0c:	4b17      	ldr	r3, [pc, #92]	; (402a6c <pmc_sleep+0x364>)
  402a0e:	6e9a      	ldr	r2, [r3, #104]	; 0x68
  402a10:	6cbb      	ldr	r3, [r7, #72]	; 0x48
  402a12:	4013      	ands	r3, r2
  402a14:	2b00      	cmp	r3, #0
  402a16:	d0f9      	beq.n	402a0c <pmc_sleep+0x304>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
  402a18:	4b1b      	ldr	r3, [pc, #108]	; (402a88 <pmc_sleep+0x380>)
  402a1a:	2200      	movs	r2, #0
  402a1c:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
  402a1e:	4b1b      	ldr	r3, [pc, #108]	; (402a8c <pmc_sleep+0x384>)
  402a20:	681b      	ldr	r3, [r3, #0]
  402a22:	2b00      	cmp	r3, #0
  402a24:	d005      	beq.n	402a32 <pmc_sleep+0x32a>
			callback_clocks_restored();
  402a26:	4b19      	ldr	r3, [pc, #100]	; (402a8c <pmc_sleep+0x384>)
  402a28:	681b      	ldr	r3, [r3, #0]
  402a2a:	4798      	blx	r3
			callback_clocks_restored = NULL;
  402a2c:	4b17      	ldr	r3, [pc, #92]	; (402a8c <pmc_sleep+0x384>)
  402a2e:	2200      	movs	r2, #0
  402a30:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
  402a32:	4b17      	ldr	r3, [pc, #92]	; (402a90 <pmc_sleep+0x388>)
  402a34:	2201      	movs	r2, #1
  402a36:	701a      	strb	r2, [r3, #0]
  402a38:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  402a3c:	b662      	cpsie	i

		break;
  402a3e:	bf00      	nop
  402a40:	e010      	b.n	402a64 <pmc_sleep+0x35c>
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
  402a42:	4a14      	ldr	r2, [pc, #80]	; (402a94 <pmc_sleep+0x38c>)
  402a44:	4b13      	ldr	r3, [pc, #76]	; (402a94 <pmc_sleep+0x38c>)
  402a46:	691b      	ldr	r3, [r3, #16]
  402a48:	f043 0304 	orr.w	r3, r3, #4
  402a4c:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
  402a4e:	4b12      	ldr	r3, [pc, #72]	; (402a98 <pmc_sleep+0x390>)
  402a50:	4a12      	ldr	r2, [pc, #72]	; (402a9c <pmc_sleep+0x394>)
  402a52:	601a      	str	r2, [r3, #0]
		cpu_irq_enable();
  402a54:	4b0e      	ldr	r3, [pc, #56]	; (402a90 <pmc_sleep+0x388>)
  402a56:	2201      	movs	r2, #1
  402a58:	701a      	strb	r2, [r3, #0]
  402a5a:	f3bf 8f5f 	dmb	sy
  402a5e:	b662      	cpsie	i
  __ASM volatile ("wfi");
  402a60:	bf30      	wfi
		__WFI() ;
#else
		cpu_irq_enable();
		__WFE() ;
#endif
		break;
  402a62:	bf00      	nop
#endif
	}
}
  402a64:	bf00      	nop
  402a66:	3764      	adds	r7, #100	; 0x64
  402a68:	46bd      	mov	sp, r7
  402a6a:	bd90      	pop	{r4, r7, pc}
  402a6c:	400e0600 	.word	0x400e0600
  402a70:	ffc8fffc 	.word	0xffc8fffc
  402a74:	00370001 	.word	0x00370001
  402a78:	01370000 	.word	0x01370000
  402a7c:	ffc8ff87 	.word	0xffc8ff87
  402a80:	07ff0000 	.word	0x07ff0000
  402a84:	400e0c00 	.word	0x400e0c00
  402a88:	204006fc 	.word	0x204006fc
  402a8c:	20400700 	.word	0x20400700
  402a90:	20400018 	.word	0x20400018
  402a94:	e000ed00 	.word	0xe000ed00
  402a98:	400e1810 	.word	0x400e1810
  402a9c:	a5000004 	.word	0xa5000004

00402aa0 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  402aa0:	b480      	push	{r7}
  402aa2:	b083      	sub	sp, #12
  402aa4:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  402aa6:	f3ef 8310 	mrs	r3, PRIMASK
  402aaa:	607b      	str	r3, [r7, #4]
  return(result);
  402aac:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  402aae:	2b00      	cmp	r3, #0
  402ab0:	bf0c      	ite	eq
  402ab2:	2301      	moveq	r3, #1
  402ab4:	2300      	movne	r3, #0
  402ab6:	b2db      	uxtb	r3, r3
  402ab8:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  402aba:	b672      	cpsid	i
  __ASM volatile ("dmb");
  402abc:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  402ac0:	4b04      	ldr	r3, [pc, #16]	; (402ad4 <cpu_irq_save+0x34>)
  402ac2:	2200      	movs	r2, #0
  402ac4:	701a      	strb	r2, [r3, #0]
	return flags;
  402ac6:	683b      	ldr	r3, [r7, #0]
}
  402ac8:	4618      	mov	r0, r3
  402aca:	370c      	adds	r7, #12
  402acc:	46bd      	mov	sp, r7
  402ace:	f85d 7b04 	ldr.w	r7, [sp], #4
  402ad2:	4770      	bx	lr
  402ad4:	20400018 	.word	0x20400018

00402ad8 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  402ad8:	b480      	push	{r7}
  402ada:	b083      	sub	sp, #12
  402adc:	af00      	add	r7, sp, #0
  402ade:	6078      	str	r0, [r7, #4]
	return (flags);
  402ae0:	687b      	ldr	r3, [r7, #4]
  402ae2:	2b00      	cmp	r3, #0
  402ae4:	bf14      	ite	ne
  402ae6:	2301      	movne	r3, #1
  402ae8:	2300      	moveq	r3, #0
  402aea:	b2db      	uxtb	r3, r3
}
  402aec:	4618      	mov	r0, r3
  402aee:	370c      	adds	r7, #12
  402af0:	46bd      	mov	sp, r7
  402af2:	f85d 7b04 	ldr.w	r7, [sp], #4
  402af6:	4770      	bx	lr

00402af8 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  402af8:	b580      	push	{r7, lr}
  402afa:	b082      	sub	sp, #8
  402afc:	af00      	add	r7, sp, #0
  402afe:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  402b00:	6878      	ldr	r0, [r7, #4]
  402b02:	4b07      	ldr	r3, [pc, #28]	; (402b20 <cpu_irq_restore+0x28>)
  402b04:	4798      	blx	r3
  402b06:	4603      	mov	r3, r0
  402b08:	2b00      	cmp	r3, #0
  402b0a:	d005      	beq.n	402b18 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  402b0c:	4b05      	ldr	r3, [pc, #20]	; (402b24 <cpu_irq_restore+0x2c>)
  402b0e:	2201      	movs	r2, #1
  402b10:	701a      	strb	r2, [r3, #0]
  402b12:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  402b16:	b662      	cpsie	i
}
  402b18:	bf00      	nop
  402b1a:	3708      	adds	r7, #8
  402b1c:	46bd      	mov	sp, r7
  402b1e:	bd80      	pop	{r7, pc}
  402b20:	00402ad9 	.word	0x00402ad9
  402b24:	20400018 	.word	0x20400018

00402b28 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  402b28:	b580      	push	{r7, lr}
  402b2a:	b084      	sub	sp, #16
  402b2c:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  402b2e:	4b1e      	ldr	r3, [pc, #120]	; (402ba8 <Reset_Handler+0x80>)
  402b30:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  402b32:	4b1e      	ldr	r3, [pc, #120]	; (402bac <Reset_Handler+0x84>)
  402b34:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  402b36:	68fa      	ldr	r2, [r7, #12]
  402b38:	68bb      	ldr	r3, [r7, #8]
  402b3a:	429a      	cmp	r2, r3
  402b3c:	d00c      	beq.n	402b58 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  402b3e:	e007      	b.n	402b50 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  402b40:	68bb      	ldr	r3, [r7, #8]
  402b42:	1d1a      	adds	r2, r3, #4
  402b44:	60ba      	str	r2, [r7, #8]
  402b46:	68fa      	ldr	r2, [r7, #12]
  402b48:	1d11      	adds	r1, r2, #4
  402b4a:	60f9      	str	r1, [r7, #12]
  402b4c:	6812      	ldr	r2, [r2, #0]
  402b4e:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  402b50:	68bb      	ldr	r3, [r7, #8]
  402b52:	4a17      	ldr	r2, [pc, #92]	; (402bb0 <Reset_Handler+0x88>)
  402b54:	4293      	cmp	r3, r2
  402b56:	d3f3      	bcc.n	402b40 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  402b58:	4b16      	ldr	r3, [pc, #88]	; (402bb4 <Reset_Handler+0x8c>)
  402b5a:	60bb      	str	r3, [r7, #8]
  402b5c:	e004      	b.n	402b68 <Reset_Handler+0x40>
                *pDest++ = 0;
  402b5e:	68bb      	ldr	r3, [r7, #8]
  402b60:	1d1a      	adds	r2, r3, #4
  402b62:	60ba      	str	r2, [r7, #8]
  402b64:	2200      	movs	r2, #0
  402b66:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  402b68:	68bb      	ldr	r3, [r7, #8]
  402b6a:	4a13      	ldr	r2, [pc, #76]	; (402bb8 <Reset_Handler+0x90>)
  402b6c:	4293      	cmp	r3, r2
  402b6e:	d3f6      	bcc.n	402b5e <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  402b70:	4b12      	ldr	r3, [pc, #72]	; (402bbc <Reset_Handler+0x94>)
  402b72:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  402b74:	4a12      	ldr	r2, [pc, #72]	; (402bc0 <Reset_Handler+0x98>)
  402b76:	68fb      	ldr	r3, [r7, #12]
  402b78:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  402b7c:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  402b7e:	4b11      	ldr	r3, [pc, #68]	; (402bc4 <Reset_Handler+0x9c>)
  402b80:	4798      	blx	r3
  402b82:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  402b84:	4a10      	ldr	r2, [pc, #64]	; (402bc8 <Reset_Handler+0xa0>)
  402b86:	4b10      	ldr	r3, [pc, #64]	; (402bc8 <Reset_Handler+0xa0>)
  402b88:	681b      	ldr	r3, [r3, #0]
  402b8a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  402b8e:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  402b90:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  402b94:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  402b98:	6878      	ldr	r0, [r7, #4]
  402b9a:	4b0c      	ldr	r3, [pc, #48]	; (402bcc <Reset_Handler+0xa4>)
  402b9c:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  402b9e:	4b0c      	ldr	r3, [pc, #48]	; (402bd0 <Reset_Handler+0xa8>)
  402ba0:	4798      	blx	r3

        /* Branch to main function */
        main();
  402ba2:	4b0c      	ldr	r3, [pc, #48]	; (402bd4 <Reset_Handler+0xac>)
  402ba4:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  402ba6:	e7fe      	b.n	402ba6 <Reset_Handler+0x7e>
  402ba8:	004044bc 	.word	0x004044bc
  402bac:	20400000 	.word	0x20400000
  402bb0:	20400464 	.word	0x20400464
  402bb4:	20400464 	.word	0x20400464
  402bb8:	20400744 	.word	0x20400744
  402bbc:	00400000 	.word	0x00400000
  402bc0:	e000ed00 	.word	0xe000ed00
  402bc4:	00402aa1 	.word	0x00402aa1
  402bc8:	e000ed88 	.word	0xe000ed88
  402bcc:	00402af9 	.word	0x00402af9
  402bd0:	00403859 	.word	0x00403859
  402bd4:	004033f1 	.word	0x004033f1

00402bd8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  402bd8:	b480      	push	{r7}
  402bda:	af00      	add	r7, sp, #0
        while (1) {
  402bdc:	e7fe      	b.n	402bdc <Dummy_Handler+0x4>
	...

00402be0 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  402be0:	b480      	push	{r7}
  402be2:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  402be4:	4b52      	ldr	r3, [pc, #328]	; (402d30 <SystemCoreClockUpdate+0x150>)
  402be6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402be8:	f003 0303 	and.w	r3, r3, #3
  402bec:	2b01      	cmp	r3, #1
  402bee:	d014      	beq.n	402c1a <SystemCoreClockUpdate+0x3a>
  402bf0:	2b01      	cmp	r3, #1
  402bf2:	d302      	bcc.n	402bfa <SystemCoreClockUpdate+0x1a>
  402bf4:	2b02      	cmp	r3, #2
  402bf6:	d038      	beq.n	402c6a <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  402bf8:	e07a      	b.n	402cf0 <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  402bfa:	4b4e      	ldr	r3, [pc, #312]	; (402d34 <SystemCoreClockUpdate+0x154>)
  402bfc:	695b      	ldr	r3, [r3, #20]
  402bfe:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402c02:	2b00      	cmp	r3, #0
  402c04:	d004      	beq.n	402c10 <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  402c06:	4b4c      	ldr	r3, [pc, #304]	; (402d38 <SystemCoreClockUpdate+0x158>)
  402c08:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402c0c:	601a      	str	r2, [r3, #0]
    break;
  402c0e:	e06f      	b.n	402cf0 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  402c10:	4b49      	ldr	r3, [pc, #292]	; (402d38 <SystemCoreClockUpdate+0x158>)
  402c12:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  402c16:	601a      	str	r2, [r3, #0]
    break;
  402c18:	e06a      	b.n	402cf0 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  402c1a:	4b45      	ldr	r3, [pc, #276]	; (402d30 <SystemCoreClockUpdate+0x150>)
  402c1c:	6a1b      	ldr	r3, [r3, #32]
  402c1e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402c22:	2b00      	cmp	r3, #0
  402c24:	d003      	beq.n	402c2e <SystemCoreClockUpdate+0x4e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  402c26:	4b44      	ldr	r3, [pc, #272]	; (402d38 <SystemCoreClockUpdate+0x158>)
  402c28:	4a44      	ldr	r2, [pc, #272]	; (402d3c <SystemCoreClockUpdate+0x15c>)
  402c2a:	601a      	str	r2, [r3, #0]
    break;
  402c2c:	e060      	b.n	402cf0 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402c2e:	4b42      	ldr	r3, [pc, #264]	; (402d38 <SystemCoreClockUpdate+0x158>)
  402c30:	4a43      	ldr	r2, [pc, #268]	; (402d40 <SystemCoreClockUpdate+0x160>)
  402c32:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402c34:	4b3e      	ldr	r3, [pc, #248]	; (402d30 <SystemCoreClockUpdate+0x150>)
  402c36:	6a1b      	ldr	r3, [r3, #32]
  402c38:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402c3c:	2b10      	cmp	r3, #16
  402c3e:	d004      	beq.n	402c4a <SystemCoreClockUpdate+0x6a>
  402c40:	2b20      	cmp	r3, #32
  402c42:	d008      	beq.n	402c56 <SystemCoreClockUpdate+0x76>
  402c44:	2b00      	cmp	r3, #0
  402c46:	d00e      	beq.n	402c66 <SystemCoreClockUpdate+0x86>
          break;
  402c48:	e00e      	b.n	402c68 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 2U;
  402c4a:	4b3b      	ldr	r3, [pc, #236]	; (402d38 <SystemCoreClockUpdate+0x158>)
  402c4c:	681b      	ldr	r3, [r3, #0]
  402c4e:	005b      	lsls	r3, r3, #1
  402c50:	4a39      	ldr	r2, [pc, #228]	; (402d38 <SystemCoreClockUpdate+0x158>)
  402c52:	6013      	str	r3, [r2, #0]
          break;
  402c54:	e008      	b.n	402c68 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 3U;
  402c56:	4b38      	ldr	r3, [pc, #224]	; (402d38 <SystemCoreClockUpdate+0x158>)
  402c58:	681a      	ldr	r2, [r3, #0]
  402c5a:	4613      	mov	r3, r2
  402c5c:	005b      	lsls	r3, r3, #1
  402c5e:	4413      	add	r3, r2
  402c60:	4a35      	ldr	r2, [pc, #212]	; (402d38 <SystemCoreClockUpdate+0x158>)
  402c62:	6013      	str	r3, [r2, #0]
          break;
  402c64:	e000      	b.n	402c68 <SystemCoreClockUpdate+0x88>
          break;
  402c66:	bf00      	nop
    break;
  402c68:	e042      	b.n	402cf0 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  402c6a:	4b31      	ldr	r3, [pc, #196]	; (402d30 <SystemCoreClockUpdate+0x150>)
  402c6c:	6a1b      	ldr	r3, [r3, #32]
  402c6e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402c72:	2b00      	cmp	r3, #0
  402c74:	d003      	beq.n	402c7e <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  402c76:	4b30      	ldr	r3, [pc, #192]	; (402d38 <SystemCoreClockUpdate+0x158>)
  402c78:	4a30      	ldr	r2, [pc, #192]	; (402d3c <SystemCoreClockUpdate+0x15c>)
  402c7a:	601a      	str	r2, [r3, #0]
  402c7c:	e01c      	b.n	402cb8 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402c7e:	4b2e      	ldr	r3, [pc, #184]	; (402d38 <SystemCoreClockUpdate+0x158>)
  402c80:	4a2f      	ldr	r2, [pc, #188]	; (402d40 <SystemCoreClockUpdate+0x160>)
  402c82:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402c84:	4b2a      	ldr	r3, [pc, #168]	; (402d30 <SystemCoreClockUpdate+0x150>)
  402c86:	6a1b      	ldr	r3, [r3, #32]
  402c88:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402c8c:	2b10      	cmp	r3, #16
  402c8e:	d004      	beq.n	402c9a <SystemCoreClockUpdate+0xba>
  402c90:	2b20      	cmp	r3, #32
  402c92:	d008      	beq.n	402ca6 <SystemCoreClockUpdate+0xc6>
  402c94:	2b00      	cmp	r3, #0
  402c96:	d00e      	beq.n	402cb6 <SystemCoreClockUpdate+0xd6>
          break;
  402c98:	e00e      	b.n	402cb8 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  402c9a:	4b27      	ldr	r3, [pc, #156]	; (402d38 <SystemCoreClockUpdate+0x158>)
  402c9c:	681b      	ldr	r3, [r3, #0]
  402c9e:	005b      	lsls	r3, r3, #1
  402ca0:	4a25      	ldr	r2, [pc, #148]	; (402d38 <SystemCoreClockUpdate+0x158>)
  402ca2:	6013      	str	r3, [r2, #0]
          break;
  402ca4:	e008      	b.n	402cb8 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  402ca6:	4b24      	ldr	r3, [pc, #144]	; (402d38 <SystemCoreClockUpdate+0x158>)
  402ca8:	681a      	ldr	r2, [r3, #0]
  402caa:	4613      	mov	r3, r2
  402cac:	005b      	lsls	r3, r3, #1
  402cae:	4413      	add	r3, r2
  402cb0:	4a21      	ldr	r2, [pc, #132]	; (402d38 <SystemCoreClockUpdate+0x158>)
  402cb2:	6013      	str	r3, [r2, #0]
          break;
  402cb4:	e000      	b.n	402cb8 <SystemCoreClockUpdate+0xd8>
          break;
  402cb6:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  402cb8:	4b1d      	ldr	r3, [pc, #116]	; (402d30 <SystemCoreClockUpdate+0x150>)
  402cba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402cbc:	f003 0303 	and.w	r3, r3, #3
  402cc0:	2b02      	cmp	r3, #2
  402cc2:	d114      	bne.n	402cee <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  402cc4:	4b1a      	ldr	r3, [pc, #104]	; (402d30 <SystemCoreClockUpdate+0x150>)
  402cc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  402cc8:	0c1b      	lsrs	r3, r3, #16
  402cca:	f3c3 030a 	ubfx	r3, r3, #0, #11
  402cce:	3301      	adds	r3, #1
  402cd0:	4a19      	ldr	r2, [pc, #100]	; (402d38 <SystemCoreClockUpdate+0x158>)
  402cd2:	6812      	ldr	r2, [r2, #0]
  402cd4:	fb02 f303 	mul.w	r3, r2, r3
  402cd8:	4a17      	ldr	r2, [pc, #92]	; (402d38 <SystemCoreClockUpdate+0x158>)
  402cda:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  402cdc:	4b14      	ldr	r3, [pc, #80]	; (402d30 <SystemCoreClockUpdate+0x150>)
  402cde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  402ce0:	b2db      	uxtb	r3, r3
  402ce2:	4a15      	ldr	r2, [pc, #84]	; (402d38 <SystemCoreClockUpdate+0x158>)
  402ce4:	6812      	ldr	r2, [r2, #0]
  402ce6:	fbb2 f3f3 	udiv	r3, r2, r3
  402cea:	4a13      	ldr	r2, [pc, #76]	; (402d38 <SystemCoreClockUpdate+0x158>)
  402cec:	6013      	str	r3, [r2, #0]
    break;
  402cee:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  402cf0:	4b0f      	ldr	r3, [pc, #60]	; (402d30 <SystemCoreClockUpdate+0x150>)
  402cf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402cf4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402cf8:	2b70      	cmp	r3, #112	; 0x70
  402cfa:	d108      	bne.n	402d0e <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  402cfc:	4b0e      	ldr	r3, [pc, #56]	; (402d38 <SystemCoreClockUpdate+0x158>)
  402cfe:	681b      	ldr	r3, [r3, #0]
  402d00:	4a10      	ldr	r2, [pc, #64]	; (402d44 <SystemCoreClockUpdate+0x164>)
  402d02:	fba2 2303 	umull	r2, r3, r2, r3
  402d06:	085b      	lsrs	r3, r3, #1
  402d08:	4a0b      	ldr	r2, [pc, #44]	; (402d38 <SystemCoreClockUpdate+0x158>)
  402d0a:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  402d0c:	e00a      	b.n	402d24 <SystemCoreClockUpdate+0x144>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  402d0e:	4b08      	ldr	r3, [pc, #32]	; (402d30 <SystemCoreClockUpdate+0x150>)
  402d10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402d12:	091b      	lsrs	r3, r3, #4
  402d14:	f003 0307 	and.w	r3, r3, #7
  402d18:	4a07      	ldr	r2, [pc, #28]	; (402d38 <SystemCoreClockUpdate+0x158>)
  402d1a:	6812      	ldr	r2, [r2, #0]
  402d1c:	fa22 f303 	lsr.w	r3, r2, r3
  402d20:	4a05      	ldr	r2, [pc, #20]	; (402d38 <SystemCoreClockUpdate+0x158>)
  402d22:	6013      	str	r3, [r2, #0]
}
  402d24:	bf00      	nop
  402d26:	46bd      	mov	sp, r7
  402d28:	f85d 7b04 	ldr.w	r7, [sp], #4
  402d2c:	4770      	bx	lr
  402d2e:	bf00      	nop
  402d30:	400e0600 	.word	0x400e0600
  402d34:	400e1810 	.word	0x400e1810
  402d38:	20400020 	.word	0x20400020
  402d3c:	00b71b00 	.word	0x00b71b00
  402d40:	003d0900 	.word	0x003d0900
  402d44:	aaaaaaab 	.word	0xaaaaaaab

00402d48 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  402d48:	b480      	push	{r7}
  402d4a:	b083      	sub	sp, #12
  402d4c:	af00      	add	r7, sp, #0
  402d4e:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  402d50:	687b      	ldr	r3, [r7, #4]
  402d52:	4a1d      	ldr	r2, [pc, #116]	; (402dc8 <system_init_flash+0x80>)
  402d54:	4293      	cmp	r3, r2
  402d56:	d804      	bhi.n	402d62 <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  402d58:	4b1c      	ldr	r3, [pc, #112]	; (402dcc <system_init_flash+0x84>)
  402d5a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  402d5e:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  402d60:	e02b      	b.n	402dba <system_init_flash+0x72>
    if (ul_clk < CHIP_FREQ_FWS_1)
  402d62:	687b      	ldr	r3, [r7, #4]
  402d64:	4a1a      	ldr	r2, [pc, #104]	; (402dd0 <system_init_flash+0x88>)
  402d66:	4293      	cmp	r3, r2
  402d68:	d803      	bhi.n	402d72 <system_init_flash+0x2a>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  402d6a:	4b18      	ldr	r3, [pc, #96]	; (402dcc <system_init_flash+0x84>)
  402d6c:	4a19      	ldr	r2, [pc, #100]	; (402dd4 <system_init_flash+0x8c>)
  402d6e:	601a      	str	r2, [r3, #0]
}
  402d70:	e023      	b.n	402dba <system_init_flash+0x72>
      if (ul_clk < CHIP_FREQ_FWS_2)
  402d72:	687b      	ldr	r3, [r7, #4]
  402d74:	4a18      	ldr	r2, [pc, #96]	; (402dd8 <system_init_flash+0x90>)
  402d76:	4293      	cmp	r3, r2
  402d78:	d803      	bhi.n	402d82 <system_init_flash+0x3a>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  402d7a:	4b14      	ldr	r3, [pc, #80]	; (402dcc <system_init_flash+0x84>)
  402d7c:	4a17      	ldr	r2, [pc, #92]	; (402ddc <system_init_flash+0x94>)
  402d7e:	601a      	str	r2, [r3, #0]
}
  402d80:	e01b      	b.n	402dba <system_init_flash+0x72>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  402d82:	687b      	ldr	r3, [r7, #4]
  402d84:	4a16      	ldr	r2, [pc, #88]	; (402de0 <system_init_flash+0x98>)
  402d86:	4293      	cmp	r3, r2
  402d88:	d803      	bhi.n	402d92 <system_init_flash+0x4a>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  402d8a:	4b10      	ldr	r3, [pc, #64]	; (402dcc <system_init_flash+0x84>)
  402d8c:	4a15      	ldr	r2, [pc, #84]	; (402de4 <system_init_flash+0x9c>)
  402d8e:	601a      	str	r2, [r3, #0]
}
  402d90:	e013      	b.n	402dba <system_init_flash+0x72>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  402d92:	687b      	ldr	r3, [r7, #4]
  402d94:	4a14      	ldr	r2, [pc, #80]	; (402de8 <system_init_flash+0xa0>)
  402d96:	4293      	cmp	r3, r2
  402d98:	d804      	bhi.n	402da4 <system_init_flash+0x5c>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  402d9a:	4b0c      	ldr	r3, [pc, #48]	; (402dcc <system_init_flash+0x84>)
  402d9c:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  402da0:	601a      	str	r2, [r3, #0]
}
  402da2:	e00a      	b.n	402dba <system_init_flash+0x72>
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  402da4:	687b      	ldr	r3, [r7, #4]
  402da6:	4a11      	ldr	r2, [pc, #68]	; (402dec <system_init_flash+0xa4>)
  402da8:	4293      	cmp	r3, r2
  402daa:	d803      	bhi.n	402db4 <system_init_flash+0x6c>
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  402dac:	4b07      	ldr	r3, [pc, #28]	; (402dcc <system_init_flash+0x84>)
  402dae:	4a10      	ldr	r2, [pc, #64]	; (402df0 <system_init_flash+0xa8>)
  402db0:	601a      	str	r2, [r3, #0]
}
  402db2:	e002      	b.n	402dba <system_init_flash+0x72>
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  402db4:	4b05      	ldr	r3, [pc, #20]	; (402dcc <system_init_flash+0x84>)
  402db6:	4a0f      	ldr	r2, [pc, #60]	; (402df4 <system_init_flash+0xac>)
  402db8:	601a      	str	r2, [r3, #0]
}
  402dba:	bf00      	nop
  402dbc:	370c      	adds	r7, #12
  402dbe:	46bd      	mov	sp, r7
  402dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
  402dc4:	4770      	bx	lr
  402dc6:	bf00      	nop
  402dc8:	015ef3bf 	.word	0x015ef3bf
  402dcc:	400e0c00 	.word	0x400e0c00
  402dd0:	02bde77f 	.word	0x02bde77f
  402dd4:	04000100 	.word	0x04000100
  402dd8:	041cdb3f 	.word	0x041cdb3f
  402ddc:	04000200 	.word	0x04000200
  402de0:	057bceff 	.word	0x057bceff
  402de4:	04000300 	.word	0x04000300
  402de8:	06dac2bf 	.word	0x06dac2bf
  402dec:	0839b67f 	.word	0x0839b67f
  402df0:	04000500 	.word	0x04000500
  402df4:	04000600 	.word	0x04000600

00402df8 <NVIC_EnableIRQ>:
{
  402df8:	b480      	push	{r7}
  402dfa:	b083      	sub	sp, #12
  402dfc:	af00      	add	r7, sp, #0
  402dfe:	4603      	mov	r3, r0
  402e00:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  402e02:	4909      	ldr	r1, [pc, #36]	; (402e28 <NVIC_EnableIRQ+0x30>)
  402e04:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402e08:	095b      	lsrs	r3, r3, #5
  402e0a:	79fa      	ldrb	r2, [r7, #7]
  402e0c:	f002 021f 	and.w	r2, r2, #31
  402e10:	2001      	movs	r0, #1
  402e12:	fa00 f202 	lsl.w	r2, r0, r2
  402e16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  402e1a:	bf00      	nop
  402e1c:	370c      	adds	r7, #12
  402e1e:	46bd      	mov	sp, r7
  402e20:	f85d 7b04 	ldr.w	r7, [sp], #4
  402e24:	4770      	bx	lr
  402e26:	bf00      	nop
  402e28:	e000e100 	.word	0xe000e100

00402e2c <NVIC_DisableIRQ>:
{
  402e2c:	b480      	push	{r7}
  402e2e:	b083      	sub	sp, #12
  402e30:	af00      	add	r7, sp, #0
  402e32:	4603      	mov	r3, r0
  402e34:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  402e36:	4909      	ldr	r1, [pc, #36]	; (402e5c <NVIC_DisableIRQ+0x30>)
  402e38:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402e3c:	095b      	lsrs	r3, r3, #5
  402e3e:	79fa      	ldrb	r2, [r7, #7]
  402e40:	f002 021f 	and.w	r2, r2, #31
  402e44:	2001      	movs	r0, #1
  402e46:	fa00 f202 	lsl.w	r2, r0, r2
  402e4a:	3320      	adds	r3, #32
  402e4c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  402e50:	bf00      	nop
  402e52:	370c      	adds	r7, #12
  402e54:	46bd      	mov	sp, r7
  402e56:	f85d 7b04 	ldr.w	r7, [sp], #4
  402e5a:	4770      	bx	lr
  402e5c:	e000e100 	.word	0xe000e100

00402e60 <NVIC_ClearPendingIRQ>:
{
  402e60:	b480      	push	{r7}
  402e62:	b083      	sub	sp, #12
  402e64:	af00      	add	r7, sp, #0
  402e66:	4603      	mov	r3, r0
  402e68:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  402e6a:	4909      	ldr	r1, [pc, #36]	; (402e90 <NVIC_ClearPendingIRQ+0x30>)
  402e6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402e70:	095b      	lsrs	r3, r3, #5
  402e72:	79fa      	ldrb	r2, [r7, #7]
  402e74:	f002 021f 	and.w	r2, r2, #31
  402e78:	2001      	movs	r0, #1
  402e7a:	fa00 f202 	lsl.w	r2, r0, r2
  402e7e:	3360      	adds	r3, #96	; 0x60
  402e80:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  402e84:	bf00      	nop
  402e86:	370c      	adds	r7, #12
  402e88:	46bd      	mov	sp, r7
  402e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
  402e8e:	4770      	bx	lr
  402e90:	e000e100 	.word	0xe000e100

00402e94 <NVIC_SetPriority>:
{
  402e94:	b480      	push	{r7}
  402e96:	b083      	sub	sp, #12
  402e98:	af00      	add	r7, sp, #0
  402e9a:	4603      	mov	r3, r0
  402e9c:	6039      	str	r1, [r7, #0]
  402e9e:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  402ea0:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402ea4:	2b00      	cmp	r3, #0
  402ea6:	da0b      	bge.n	402ec0 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  402ea8:	490d      	ldr	r1, [pc, #52]	; (402ee0 <NVIC_SetPriority+0x4c>)
  402eaa:	79fb      	ldrb	r3, [r7, #7]
  402eac:	f003 030f 	and.w	r3, r3, #15
  402eb0:	3b04      	subs	r3, #4
  402eb2:	683a      	ldr	r2, [r7, #0]
  402eb4:	b2d2      	uxtb	r2, r2
  402eb6:	0152      	lsls	r2, r2, #5
  402eb8:	b2d2      	uxtb	r2, r2
  402eba:	440b      	add	r3, r1
  402ebc:	761a      	strb	r2, [r3, #24]
}
  402ebe:	e009      	b.n	402ed4 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  402ec0:	4908      	ldr	r1, [pc, #32]	; (402ee4 <NVIC_SetPriority+0x50>)
  402ec2:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402ec6:	683a      	ldr	r2, [r7, #0]
  402ec8:	b2d2      	uxtb	r2, r2
  402eca:	0152      	lsls	r2, r2, #5
  402ecc:	b2d2      	uxtb	r2, r2
  402ece:	440b      	add	r3, r1
  402ed0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  402ed4:	bf00      	nop
  402ed6:	370c      	adds	r7, #12
  402ed8:	46bd      	mov	sp, r7
  402eda:	f85d 7b04 	ldr.w	r7, [sp], #4
  402ede:	4770      	bx	lr
  402ee0:	e000ed00 	.word	0xe000ed00
  402ee4:	e000e100 	.word	0xe000e100

00402ee8 <pin_toggle>:


void pin_toggle(Pio *pio, uint32_t mask) {
  402ee8:	b580      	push	{r7, lr}
  402eea:	b082      	sub	sp, #8
  402eec:	af00      	add	r7, sp, #0
  402eee:	6078      	str	r0, [r7, #4]
  402ef0:	6039      	str	r1, [r7, #0]
	if(pio_get_output_data_status(pio, mask))
  402ef2:	6839      	ldr	r1, [r7, #0]
  402ef4:	6878      	ldr	r0, [r7, #4]
  402ef6:	4b09      	ldr	r3, [pc, #36]	; (402f1c <pin_toggle+0x34>)
  402ef8:	4798      	blx	r3
  402efa:	4603      	mov	r3, r0
  402efc:	2b00      	cmp	r3, #0
  402efe:	d004      	beq.n	402f0a <pin_toggle+0x22>
	pio_clear(pio, mask);
  402f00:	6839      	ldr	r1, [r7, #0]
  402f02:	6878      	ldr	r0, [r7, #4]
  402f04:	4b06      	ldr	r3, [pc, #24]	; (402f20 <pin_toggle+0x38>)
  402f06:	4798      	blx	r3
	else
	pio_set(pio,mask);
}
  402f08:	e003      	b.n	402f12 <pin_toggle+0x2a>
	pio_set(pio,mask);
  402f0a:	6839      	ldr	r1, [r7, #0]
  402f0c:	6878      	ldr	r0, [r7, #4]
  402f0e:	4b05      	ldr	r3, [pc, #20]	; (402f24 <pin_toggle+0x3c>)
  402f10:	4798      	blx	r3
}
  402f12:	bf00      	nop
  402f14:	3708      	adds	r7, #8
  402f16:	46bd      	mov	sp, r7
  402f18:	bd80      	pop	{r7, pc}
  402f1a:	bf00      	nop
  402f1c:	00402049 	.word	0x00402049
  402f20:	00401d6d 	.word	0x00401d6d
  402f24:	00401d51 	.word	0x00401d51

00402f28 <RTT_init>:

uint32_t current_hour, current_min, current_sec;
uint32_t current_year, current_month, current_day, current_week;


static void RTT_init(float freqPrescale, uint32_t IrqNPulses, uint32_t rttIRQSource) {
  402f28:	b580      	push	{r7, lr}
  402f2a:	b086      	sub	sp, #24
  402f2c:	af00      	add	r7, sp, #0
  402f2e:	60f8      	str	r0, [r7, #12]
  402f30:	60b9      	str	r1, [r7, #8]
  402f32:	607a      	str	r2, [r7, #4]

	uint16_t pllPreScale = (int) (((float) 32768) / freqPrescale);
  402f34:	eddf 6a26 	vldr	s13, [pc, #152]	; 402fd0 <RTT_init+0xa8>
  402f38:	ed97 7a03 	vldr	s14, [r7, #12]
  402f3c:	eec6 7a87 	vdiv.f32	s15, s13, s14
  402f40:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  402f44:	edc7 7a00 	vstr	s15, [r7]
  402f48:	883b      	ldrh	r3, [r7, #0]
  402f4a:	82fb      	strh	r3, [r7, #22]
	
	rtt_sel_source(RTT, false);
  402f4c:	2100      	movs	r1, #0
  402f4e:	4821      	ldr	r0, [pc, #132]	; (402fd4 <RTT_init+0xac>)
  402f50:	4b21      	ldr	r3, [pc, #132]	; (402fd8 <RTT_init+0xb0>)
  402f52:	4798      	blx	r3
	rtt_init(RTT, pllPreScale);
  402f54:	8afb      	ldrh	r3, [r7, #22]
  402f56:	4619      	mov	r1, r3
  402f58:	481e      	ldr	r0, [pc, #120]	; (402fd4 <RTT_init+0xac>)
  402f5a:	4b20      	ldr	r3, [pc, #128]	; (402fdc <RTT_init+0xb4>)
  402f5c:	4798      	blx	r3
	
	if (rttIRQSource & RTT_MR_ALMIEN) {
  402f5e:	687b      	ldr	r3, [r7, #4]
  402f60:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  402f64:	2b00      	cmp	r3, #0
  402f66:	d012      	beq.n	402f8e <RTT_init+0x66>
		uint32_t ul_previous_time;
		ul_previous_time = rtt_read_timer_value(RTT);
  402f68:	481a      	ldr	r0, [pc, #104]	; (402fd4 <RTT_init+0xac>)
  402f6a:	4b1d      	ldr	r3, [pc, #116]	; (402fe0 <RTT_init+0xb8>)
  402f6c:	4798      	blx	r3
  402f6e:	6138      	str	r0, [r7, #16]
		while (ul_previous_time == rtt_read_timer_value(RTT));
  402f70:	bf00      	nop
  402f72:	4818      	ldr	r0, [pc, #96]	; (402fd4 <RTT_init+0xac>)
  402f74:	4b1a      	ldr	r3, [pc, #104]	; (402fe0 <RTT_init+0xb8>)
  402f76:	4798      	blx	r3
  402f78:	4602      	mov	r2, r0
  402f7a:	693b      	ldr	r3, [r7, #16]
  402f7c:	429a      	cmp	r2, r3
  402f7e:	d0f8      	beq.n	402f72 <RTT_init+0x4a>
		rtt_write_alarm_time(RTT, IrqNPulses+ul_previous_time);
  402f80:	68ba      	ldr	r2, [r7, #8]
  402f82:	693b      	ldr	r3, [r7, #16]
  402f84:	4413      	add	r3, r2
  402f86:	4619      	mov	r1, r3
  402f88:	4812      	ldr	r0, [pc, #72]	; (402fd4 <RTT_init+0xac>)
  402f8a:	4b16      	ldr	r3, [pc, #88]	; (402fe4 <RTT_init+0xbc>)
  402f8c:	4798      	blx	r3
	}

	/* config NVIC */
	NVIC_DisableIRQ(RTT_IRQn);
  402f8e:	2003      	movs	r0, #3
  402f90:	4b15      	ldr	r3, [pc, #84]	; (402fe8 <RTT_init+0xc0>)
  402f92:	4798      	blx	r3
	NVIC_ClearPendingIRQ(RTT_IRQn);
  402f94:	2003      	movs	r0, #3
  402f96:	4b15      	ldr	r3, [pc, #84]	; (402fec <RTT_init+0xc4>)
  402f98:	4798      	blx	r3
	NVIC_SetPriority(RTT_IRQn, 4);
  402f9a:	2104      	movs	r1, #4
  402f9c:	2003      	movs	r0, #3
  402f9e:	4b14      	ldr	r3, [pc, #80]	; (402ff0 <RTT_init+0xc8>)
  402fa0:	4798      	blx	r3
	NVIC_EnableIRQ(RTT_IRQn);
  402fa2:	2003      	movs	r0, #3
  402fa4:	4b13      	ldr	r3, [pc, #76]	; (402ff4 <RTT_init+0xcc>)
  402fa6:	4798      	blx	r3

	/* Enable RTT interrupt */
	if (rttIRQSource & (RTT_MR_RTTINCIEN | RTT_MR_ALMIEN))
  402fa8:	687b      	ldr	r3, [r7, #4]
  402faa:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
  402fae:	2b00      	cmp	r3, #0
  402fb0:	d004      	beq.n	402fbc <RTT_init+0x94>
	rtt_enable_interrupt(RTT, rttIRQSource);
  402fb2:	6879      	ldr	r1, [r7, #4]
  402fb4:	4807      	ldr	r0, [pc, #28]	; (402fd4 <RTT_init+0xac>)
  402fb6:	4b10      	ldr	r3, [pc, #64]	; (402ff8 <RTT_init+0xd0>)
  402fb8:	4798      	blx	r3
	else
	rtt_disable_interrupt(RTT, RTT_MR_RTTINCIEN | RTT_MR_ALMIEN);
	
}
  402fba:	e004      	b.n	402fc6 <RTT_init+0x9e>
	rtt_disable_interrupt(RTT, RTT_MR_RTTINCIEN | RTT_MR_ALMIEN);
  402fbc:	f44f 3140 	mov.w	r1, #196608	; 0x30000
  402fc0:	4804      	ldr	r0, [pc, #16]	; (402fd4 <RTT_init+0xac>)
  402fc2:	4b0e      	ldr	r3, [pc, #56]	; (402ffc <RTT_init+0xd4>)
  402fc4:	4798      	blx	r3
}
  402fc6:	bf00      	nop
  402fc8:	3718      	adds	r7, #24
  402fca:	46bd      	mov	sp, r7
  402fcc:	bd80      	pop	{r7, pc}
  402fce:	bf00      	nop
  402fd0:	47000000 	.word	0x47000000
  402fd4:	400e1830 	.word	0x400e1830
  402fd8:	00400211 	.word	0x00400211
  402fdc:	004001e1 	.word	0x004001e1
  402fe0:	004002e1 	.word	0x004002e1
  402fe4:	00400329 	.word	0x00400329
  402fe8:	00402e2d 	.word	0x00402e2d
  402fec:	00402e61 	.word	0x00402e61
  402ff0:	00402e95 	.word	0x00402e95
  402ff4:	00402df9 	.word	0x00402df9
  402ff8:	00400269 	.word	0x00400269
  402ffc:	004002a1 	.word	0x004002a1

00403000 <RTC_Handler>:

void RTC_Handler(void) {
  403000:	b580      	push	{r7, lr}
  403002:	b082      	sub	sp, #8
  403004:	af00      	add	r7, sp, #0
	uint32_t ul_status = rtc_get_status(RTC);
  403006:	4814      	ldr	r0, [pc, #80]	; (403058 <RTC_Handler+0x58>)
  403008:	4b14      	ldr	r3, [pc, #80]	; (40305c <RTC_Handler+0x5c>)
  40300a:	4798      	blx	r3
  40300c:	6078      	str	r0, [r7, #4]
	if ((ul_status & RTC_SR_SEC) == RTC_SR_SEC) {
		// o cdigo para irq de segundo vem aqui
	}
	
	/* Time or date alarm */
	if ((ul_status & RTC_SR_ALARM) == RTC_SR_ALARM) {
  40300e:	687b      	ldr	r3, [r7, #4]
  403010:	f003 0302 	and.w	r3, r3, #2
  403014:	2b00      	cmp	r3, #0
  403016:	d002      	beq.n	40301e <RTC_Handler+0x1e>
		// o cdigo para irq de alame vem aqui
		flag_rtc_alarm = 1;
  403018:	4b11      	ldr	r3, [pc, #68]	; (403060 <RTC_Handler+0x60>)
  40301a:	2201      	movs	r2, #1
  40301c:	701a      	strb	r2, [r3, #0]
	}

	rtc_clear_status(RTC, RTC_SCCR_SECCLR);
  40301e:	2104      	movs	r1, #4
  403020:	480d      	ldr	r0, [pc, #52]	; (403058 <RTC_Handler+0x58>)
  403022:	4b10      	ldr	r3, [pc, #64]	; (403064 <RTC_Handler+0x64>)
  403024:	4798      	blx	r3
	rtc_clear_status(RTC, RTC_SCCR_ALRCLR);
  403026:	2102      	movs	r1, #2
  403028:	480b      	ldr	r0, [pc, #44]	; (403058 <RTC_Handler+0x58>)
  40302a:	4b0e      	ldr	r3, [pc, #56]	; (403064 <RTC_Handler+0x64>)
  40302c:	4798      	blx	r3
	rtc_clear_status(RTC, RTC_SCCR_ACKCLR);
  40302e:	2101      	movs	r1, #1
  403030:	4809      	ldr	r0, [pc, #36]	; (403058 <RTC_Handler+0x58>)
  403032:	4b0c      	ldr	r3, [pc, #48]	; (403064 <RTC_Handler+0x64>)
  403034:	4798      	blx	r3
	rtc_clear_status(RTC, RTC_SCCR_TIMCLR);
  403036:	2108      	movs	r1, #8
  403038:	4807      	ldr	r0, [pc, #28]	; (403058 <RTC_Handler+0x58>)
  40303a:	4b0a      	ldr	r3, [pc, #40]	; (403064 <RTC_Handler+0x64>)
  40303c:	4798      	blx	r3
	rtc_clear_status(RTC, RTC_SCCR_CALCLR);
  40303e:	2110      	movs	r1, #16
  403040:	4805      	ldr	r0, [pc, #20]	; (403058 <RTC_Handler+0x58>)
  403042:	4b08      	ldr	r3, [pc, #32]	; (403064 <RTC_Handler+0x64>)
  403044:	4798      	blx	r3
	rtc_clear_status(RTC, RTC_SCCR_TDERRCLR);
  403046:	2120      	movs	r1, #32
  403048:	4803      	ldr	r0, [pc, #12]	; (403058 <RTC_Handler+0x58>)
  40304a:	4b06      	ldr	r3, [pc, #24]	; (403064 <RTC_Handler+0x64>)
  40304c:	4798      	blx	r3
}
  40304e:	bf00      	nop
  403050:	3708      	adds	r7, #8
  403052:	46bd      	mov	sp, r7
  403054:	bd80      	pop	{r7, pc}
  403056:	bf00      	nop
  403058:	400e1860 	.word	0x400e1860
  40305c:	004001ad 	.word	0x004001ad
  403060:	20400704 	.word	0x20400704
  403064:	004001c5 	.word	0x004001c5

00403068 <but1_callback>:
int gabarito[] = {1, 1, 2, 3};
	

int contador = 0;

void but1_callback(void) {
  403068:	b480      	push	{r7}
  40306a:	af00      	add	r7, sp, #0
	flag_but1 = 1;
  40306c:	4b03      	ldr	r3, [pc, #12]	; (40307c <but1_callback+0x14>)
  40306e:	2201      	movs	r2, #1
  403070:	701a      	strb	r2, [r3, #0]
}
  403072:	bf00      	nop
  403074:	46bd      	mov	sp, r7
  403076:	f85d 7b04 	ldr.w	r7, [sp], #4
  40307a:	4770      	bx	lr
  40307c:	20400705 	.word	0x20400705

00403080 <but2_callback>:

void but2_callback(void) {
  403080:	b480      	push	{r7}
  403082:	af00      	add	r7, sp, #0
	flag_but2 = 1;
  403084:	4b03      	ldr	r3, [pc, #12]	; (403094 <but2_callback+0x14>)
  403086:	2201      	movs	r2, #1
  403088:	701a      	strb	r2, [r3, #0]
}
  40308a:	bf00      	nop
  40308c:	46bd      	mov	sp, r7
  40308e:	f85d 7b04 	ldr.w	r7, [sp], #4
  403092:	4770      	bx	lr
  403094:	20400706 	.word	0x20400706

00403098 <but3_callback>:

void but3_callback(void) {
  403098:	b480      	push	{r7}
  40309a:	af00      	add	r7, sp, #0
	flag_but3 = 1;
  40309c:	4b03      	ldr	r3, [pc, #12]	; (4030ac <but3_callback+0x14>)
  40309e:	2201      	movs	r2, #1
  4030a0:	701a      	strb	r2, [r3, #0]
}
  4030a2:	bf00      	nop
  4030a4:	46bd      	mov	sp, r7
  4030a6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4030aa:	4770      	bx	lr
  4030ac:	20400707 	.word	0x20400707

004030b0 <RTT_Handler>:

void RTT_Handler(void) {
  4030b0:	b590      	push	{r4, r7, lr}
  4030b2:	b083      	sub	sp, #12
  4030b4:	af00      	add	r7, sp, #0
	uint32_t ul_status;

	/* Get RTT status - ACK */
	ul_status = rtt_get_status(RTT);
  4030b6:	480f      	ldr	r0, [pc, #60]	; (4030f4 <RTT_Handler+0x44>)
  4030b8:	4b0f      	ldr	r3, [pc, #60]	; (4030f8 <RTT_Handler+0x48>)
  4030ba:	4798      	blx	r3
  4030bc:	6078      	str	r0, [r7, #4]

	/* IRQ due to Time has changed */
	if ((ul_status & RTT_SR_ALMS) == RTT_SR_ALMS) {
  4030be:	687b      	ldr	r3, [r7, #4]
  4030c0:	f003 0301 	and.w	r3, r3, #1
  4030c4:	2b00      	cmp	r3, #0
  4030c6:	d011      	beq.n	4030ec <RTT_Handler+0x3c>
		rtt_flag = 0;
  4030c8:	4b0c      	ldr	r3, [pc, #48]	; (4030fc <RTT_Handler+0x4c>)
  4030ca:	2200      	movs	r2, #0
  4030cc:	701a      	strb	r2, [r3, #0]
		gfx_mono_draw_string("Cofre fechado", 0,0, &sysfont);
  4030ce:	4b0c      	ldr	r3, [pc, #48]	; (403100 <RTT_Handler+0x50>)
  4030d0:	2200      	movs	r2, #0
  4030d2:	2100      	movs	r1, #0
  4030d4:	480b      	ldr	r0, [pc, #44]	; (403104 <RTT_Handler+0x54>)
  4030d6:	4c0c      	ldr	r4, [pc, #48]	; (403108 <RTT_Handler+0x58>)
  4030d8:	47a0      	blx	r4
		gfx_mono_draw_string("         ", 0,18, &sysfont);
  4030da:	4b09      	ldr	r3, [pc, #36]	; (403100 <RTT_Handler+0x50>)
  4030dc:	2212      	movs	r2, #18
  4030de:	2100      	movs	r1, #0
  4030e0:	480a      	ldr	r0, [pc, #40]	; (40310c <RTT_Handler+0x5c>)
  4030e2:	4c09      	ldr	r4, [pc, #36]	; (403108 <RTT_Handler+0x58>)
  4030e4:	47a0      	blx	r4
		contador = 0;		
  4030e6:	4b0a      	ldr	r3, [pc, #40]	; (403110 <RTT_Handler+0x60>)
  4030e8:	2200      	movs	r2, #0
  4030ea:	601a      	str	r2, [r3, #0]
	}
}
  4030ec:	bf00      	nop
  4030ee:	370c      	adds	r7, #12
  4030f0:	46bd      	mov	sp, r7
  4030f2:	bd90      	pop	{r4, r7, pc}
  4030f4:	400e1830 	.word	0x400e1830
  4030f8:	0040030f 	.word	0x0040030f
  4030fc:	20400708 	.word	0x20400708
  403100:	2040000c 	.word	0x2040000c
  403104:	00404410 	.word	0x00404410
  403108:	00400a25 	.word	0x00400a25
  40310c:	00404420 	.word	0x00404420
  403110:	2040071c 	.word	0x2040071c

00403114 <verifica_senhas>:

void verifica_senhas(void) {
  403114:	b590      	push	{r4, r7, lr}
  403116:	b083      	sub	sp, #12
  403118:	af00      	add	r7, sp, #0
	for (int i = 0; i < 4; i++){
  40311a:	2300      	movs	r3, #0
  40311c:	607b      	str	r3, [r7, #4]
  40311e:	e023      	b.n	403168 <verifica_senhas+0x54>
		if (senha[i] != gabarito[i]) {
  403120:	4a24      	ldr	r2, [pc, #144]	; (4031b4 <verifica_senhas+0xa0>)
  403122:	687b      	ldr	r3, [r7, #4]
  403124:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  403128:	4923      	ldr	r1, [pc, #140]	; (4031b8 <verifica_senhas+0xa4>)
  40312a:	687b      	ldr	r3, [r7, #4]
  40312c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
  403130:	429a      	cmp	r2, r3
  403132:	d016      	beq.n	403162 <verifica_senhas+0x4e>
			RTT_init(4, 16, RTT_MR_ALMIEN);
  403134:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  403138:	2110      	movs	r1, #16
  40313a:	f04f 4081 	mov.w	r0, #1082130432	; 0x40800000
  40313e:	4b1f      	ldr	r3, [pc, #124]	; (4031bc <verifica_senhas+0xa8>)
  403140:	4798      	blx	r3
			rtt_flag = 1;
  403142:	4b1f      	ldr	r3, [pc, #124]	; (4031c0 <verifica_senhas+0xac>)
  403144:	2201      	movs	r2, #1
  403146:	701a      	strb	r2, [r3, #0]
			gfx_mono_draw_string("Senha errada ", 0,0, &sysfont);
  403148:	4b1e      	ldr	r3, [pc, #120]	; (4031c4 <verifica_senhas+0xb0>)
  40314a:	2200      	movs	r2, #0
  40314c:	2100      	movs	r1, #0
  40314e:	481e      	ldr	r0, [pc, #120]	; (4031c8 <verifica_senhas+0xb4>)
  403150:	4c1e      	ldr	r4, [pc, #120]	; (4031cc <verifica_senhas+0xb8>)
  403152:	47a0      	blx	r4
			gfx_mono_draw_string("Bloqueado", 0,18, &sysfont);
  403154:	4b1b      	ldr	r3, [pc, #108]	; (4031c4 <verifica_senhas+0xb0>)
  403156:	2212      	movs	r2, #18
  403158:	2100      	movs	r1, #0
  40315a:	481d      	ldr	r0, [pc, #116]	; (4031d0 <verifica_senhas+0xbc>)
  40315c:	4c1b      	ldr	r4, [pc, #108]	; (4031cc <verifica_senhas+0xb8>)
  40315e:	47a0      	blx	r4
			return;
  403160:	e024      	b.n	4031ac <verifica_senhas+0x98>
	for (int i = 0; i < 4; i++){
  403162:	687b      	ldr	r3, [r7, #4]
  403164:	3301      	adds	r3, #1
  403166:	607b      	str	r3, [r7, #4]
  403168:	687b      	ldr	r3, [r7, #4]
  40316a:	2b03      	cmp	r3, #3
  40316c:	ddd8      	ble.n	403120 <verifica_senhas+0xc>
		}
	}
	gfx_mono_draw_string("Cofre aberto ", 0,0, &sysfont);
  40316e:	4b15      	ldr	r3, [pc, #84]	; (4031c4 <verifica_senhas+0xb0>)
  403170:	2200      	movs	r2, #0
  403172:	2100      	movs	r1, #0
  403174:	4817      	ldr	r0, [pc, #92]	; (4031d4 <verifica_senhas+0xc0>)
  403176:	4c15      	ldr	r4, [pc, #84]	; (4031cc <verifica_senhas+0xb8>)
  403178:	47a0      	blx	r4
	gfx_mono_draw_string("         ", 0,18, &sysfont);
  40317a:	4b12      	ldr	r3, [pc, #72]	; (4031c4 <verifica_senhas+0xb0>)
  40317c:	2212      	movs	r2, #18
  40317e:	2100      	movs	r1, #0
  403180:	4815      	ldr	r0, [pc, #84]	; (4031d8 <verifica_senhas+0xc4>)
  403182:	4c12      	ldr	r4, [pc, #72]	; (4031cc <verifica_senhas+0xb8>)
  403184:	47a0      	blx	r4
	pin_toggle(LED_1_PIO, LED_1_IDX_MASK);
  403186:	2101      	movs	r1, #1
  403188:	4814      	ldr	r0, [pc, #80]	; (4031dc <verifica_senhas+0xc8>)
  40318a:	4b15      	ldr	r3, [pc, #84]	; (4031e0 <verifica_senhas+0xcc>)
  40318c:	4798      	blx	r3
	pin_toggle(LED_2_PIO, LED_2_IDX_MASK);
  40318e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  403192:	4814      	ldr	r0, [pc, #80]	; (4031e4 <verifica_senhas+0xd0>)
  403194:	4b12      	ldr	r3, [pc, #72]	; (4031e0 <verifica_senhas+0xcc>)
  403196:	4798      	blx	r3
	pin_toggle(LED_3_PIO, LED_3_IDX_MASK);
  403198:	2104      	movs	r1, #4
  40319a:	4813      	ldr	r0, [pc, #76]	; (4031e8 <verifica_senhas+0xd4>)
  40319c:	4b10      	ldr	r3, [pc, #64]	; (4031e0 <verifica_senhas+0xcc>)
  40319e:	4798      	blx	r3
	contador = 0;
  4031a0:	4b12      	ldr	r3, [pc, #72]	; (4031ec <verifica_senhas+0xd8>)
  4031a2:	2200      	movs	r2, #0
  4031a4:	601a      	str	r2, [r3, #0]
	cofre_aberto = 1;
  4031a6:	4b12      	ldr	r3, [pc, #72]	; (4031f0 <verifica_senhas+0xdc>)
  4031a8:	2201      	movs	r2, #1
  4031aa:	701a      	strb	r2, [r3, #0]
	
}
  4031ac:	370c      	adds	r7, #12
  4031ae:	46bd      	mov	sp, r7
  4031b0:	bd90      	pop	{r4, r7, pc}
  4031b2:	bf00      	nop
  4031b4:	2040070c 	.word	0x2040070c
  4031b8:	20400024 	.word	0x20400024
  4031bc:	00402f29 	.word	0x00402f29
  4031c0:	20400708 	.word	0x20400708
  4031c4:	2040000c 	.word	0x2040000c
  4031c8:	0040442c 	.word	0x0040442c
  4031cc:	00400a25 	.word	0x00400a25
  4031d0:	0040443c 	.word	0x0040443c
  4031d4:	00404448 	.word	0x00404448
  4031d8:	00404420 	.word	0x00404420
  4031dc:	400e0e00 	.word	0x400e0e00
  4031e0:	00402ee9 	.word	0x00402ee9
  4031e4:	400e1200 	.word	0x400e1200
  4031e8:	400e1000 	.word	0x400e1000
  4031ec:	2040071c 	.word	0x2040071c
  4031f0:	20400709 	.word	0x20400709

004031f4 <desenha_asterisco>:

void desenha_asterisco(void) {
  4031f4:	b598      	push	{r3, r4, r7, lr}
  4031f6:	af00      	add	r7, sp, #0
	gfx_mono_draw_string("Cofre fechado", 0,0, &sysfont);
  4031f8:	4b1e      	ldr	r3, [pc, #120]	; (403274 <desenha_asterisco+0x80>)
  4031fa:	2200      	movs	r2, #0
  4031fc:	2100      	movs	r1, #0
  4031fe:	481e      	ldr	r0, [pc, #120]	; (403278 <desenha_asterisco+0x84>)
  403200:	4c1e      	ldr	r4, [pc, #120]	; (40327c <desenha_asterisco+0x88>)
  403202:	47a0      	blx	r4
	
	if (contador == 0) {
  403204:	4b1e      	ldr	r3, [pc, #120]	; (403280 <desenha_asterisco+0x8c>)
  403206:	681b      	ldr	r3, [r3, #0]
  403208:	2b00      	cmp	r3, #0
  40320a:	d106      	bne.n	40321a <desenha_asterisco+0x26>
		gfx_mono_draw_string("      ", 0,18, &sysfont);
  40320c:	4b19      	ldr	r3, [pc, #100]	; (403274 <desenha_asterisco+0x80>)
  40320e:	2212      	movs	r2, #18
  403210:	2100      	movs	r1, #0
  403212:	481c      	ldr	r0, [pc, #112]	; (403284 <desenha_asterisco+0x90>)
  403214:	4c19      	ldr	r4, [pc, #100]	; (40327c <desenha_asterisco+0x88>)
  403216:	47a0      	blx	r4
		 gfx_mono_draw_string("***     ", 0,18, &sysfont);
	} else if (contador == 4) {
		 gfx_mono_draw_string("****    ", 0,18, &sysfont);
	}
	
}
  403218:	e02a      	b.n	403270 <desenha_asterisco+0x7c>
	} else if (contador == 1) {
  40321a:	4b19      	ldr	r3, [pc, #100]	; (403280 <desenha_asterisco+0x8c>)
  40321c:	681b      	ldr	r3, [r3, #0]
  40321e:	2b01      	cmp	r3, #1
  403220:	d106      	bne.n	403230 <desenha_asterisco+0x3c>
		 gfx_mono_draw_string("*     ", 0,18, &sysfont);
  403222:	4b14      	ldr	r3, [pc, #80]	; (403274 <desenha_asterisco+0x80>)
  403224:	2212      	movs	r2, #18
  403226:	2100      	movs	r1, #0
  403228:	4817      	ldr	r0, [pc, #92]	; (403288 <desenha_asterisco+0x94>)
  40322a:	4c14      	ldr	r4, [pc, #80]	; (40327c <desenha_asterisco+0x88>)
  40322c:	47a0      	blx	r4
}
  40322e:	e01f      	b.n	403270 <desenha_asterisco+0x7c>
	} else if (contador == 2) {
  403230:	4b13      	ldr	r3, [pc, #76]	; (403280 <desenha_asterisco+0x8c>)
  403232:	681b      	ldr	r3, [r3, #0]
  403234:	2b02      	cmp	r3, #2
  403236:	d106      	bne.n	403246 <desenha_asterisco+0x52>
		 gfx_mono_draw_string("**      ", 0,18, &sysfont);
  403238:	4b0e      	ldr	r3, [pc, #56]	; (403274 <desenha_asterisco+0x80>)
  40323a:	2212      	movs	r2, #18
  40323c:	2100      	movs	r1, #0
  40323e:	4813      	ldr	r0, [pc, #76]	; (40328c <desenha_asterisco+0x98>)
  403240:	4c0e      	ldr	r4, [pc, #56]	; (40327c <desenha_asterisco+0x88>)
  403242:	47a0      	blx	r4
}
  403244:	e014      	b.n	403270 <desenha_asterisco+0x7c>
	} else if (contador == 3) {
  403246:	4b0e      	ldr	r3, [pc, #56]	; (403280 <desenha_asterisco+0x8c>)
  403248:	681b      	ldr	r3, [r3, #0]
  40324a:	2b03      	cmp	r3, #3
  40324c:	d106      	bne.n	40325c <desenha_asterisco+0x68>
		 gfx_mono_draw_string("***     ", 0,18, &sysfont);
  40324e:	4b09      	ldr	r3, [pc, #36]	; (403274 <desenha_asterisco+0x80>)
  403250:	2212      	movs	r2, #18
  403252:	2100      	movs	r1, #0
  403254:	480e      	ldr	r0, [pc, #56]	; (403290 <desenha_asterisco+0x9c>)
  403256:	4c09      	ldr	r4, [pc, #36]	; (40327c <desenha_asterisco+0x88>)
  403258:	47a0      	blx	r4
}
  40325a:	e009      	b.n	403270 <desenha_asterisco+0x7c>
	} else if (contador == 4) {
  40325c:	4b08      	ldr	r3, [pc, #32]	; (403280 <desenha_asterisco+0x8c>)
  40325e:	681b      	ldr	r3, [r3, #0]
  403260:	2b04      	cmp	r3, #4
  403262:	d105      	bne.n	403270 <desenha_asterisco+0x7c>
		 gfx_mono_draw_string("****    ", 0,18, &sysfont);
  403264:	4b03      	ldr	r3, [pc, #12]	; (403274 <desenha_asterisco+0x80>)
  403266:	2212      	movs	r2, #18
  403268:	2100      	movs	r1, #0
  40326a:	480a      	ldr	r0, [pc, #40]	; (403294 <desenha_asterisco+0xa0>)
  40326c:	4c03      	ldr	r4, [pc, #12]	; (40327c <desenha_asterisco+0x88>)
  40326e:	47a0      	blx	r4
}
  403270:	bf00      	nop
  403272:	bd98      	pop	{r3, r4, r7, pc}
  403274:	2040000c 	.word	0x2040000c
  403278:	00404410 	.word	0x00404410
  40327c:	00400a25 	.word	0x00400a25
  403280:	2040071c 	.word	0x2040071c
  403284:	00404458 	.word	0x00404458
  403288:	00404460 	.word	0x00404460
  40328c:	00404468 	.word	0x00404468
  403290:	00404474 	.word	0x00404474
  403294:	00404480 	.word	0x00404480

00403298 <io_init>:

void io_init(void) {
  403298:	b590      	push	{r4, r7, lr}
  40329a:	b083      	sub	sp, #12
  40329c:	af02      	add	r7, sp, #8
  pmc_enable_periph_clk(LED_1_PIO_ID);
  40329e:	200a      	movs	r0, #10
  4032a0:	4b45      	ldr	r3, [pc, #276]	; (4033b8 <io_init+0x120>)
  4032a2:	4798      	blx	r3
  pmc_enable_periph_clk(LED_2_PIO_ID);
  4032a4:	200c      	movs	r0, #12
  4032a6:	4b44      	ldr	r3, [pc, #272]	; (4033b8 <io_init+0x120>)
  4032a8:	4798      	blx	r3
  pmc_enable_periph_clk(LED_3_PIO_ID);
  4032aa:	200b      	movs	r0, #11
  4032ac:	4b42      	ldr	r3, [pc, #264]	; (4033b8 <io_init+0x120>)
  4032ae:	4798      	blx	r3
  pmc_enable_periph_clk(BUT_1_PIO_ID);
  4032b0:	2010      	movs	r0, #16
  4032b2:	4b41      	ldr	r3, [pc, #260]	; (4033b8 <io_init+0x120>)
  4032b4:	4798      	blx	r3
  pmc_enable_periph_clk(BUT_2_PIO_ID);
  4032b6:	200c      	movs	r0, #12
  4032b8:	4b3f      	ldr	r3, [pc, #252]	; (4033b8 <io_init+0x120>)
  4032ba:	4798      	blx	r3
  pmc_enable_periph_clk(BUT_3_PIO_ID);
  4032bc:	200a      	movs	r0, #10
  4032be:	4b3e      	ldr	r3, [pc, #248]	; (4033b8 <io_init+0x120>)
  4032c0:	4798      	blx	r3

  pio_configure(LED_1_PIO, PIO_OUTPUT_0, LED_1_IDX_MASK, PIO_DEFAULT);
  4032c2:	2300      	movs	r3, #0
  4032c4:	2201      	movs	r2, #1
  4032c6:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4032ca:	483c      	ldr	r0, [pc, #240]	; (4033bc <io_init+0x124>)
  4032cc:	4c3c      	ldr	r4, [pc, #240]	; (4033c0 <io_init+0x128>)
  4032ce:	47a0      	blx	r4
  pio_configure(LED_2_PIO, PIO_OUTPUT_0, LED_2_IDX_MASK, PIO_DEFAULT);
  4032d0:	2300      	movs	r3, #0
  4032d2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  4032d6:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4032da:	483a      	ldr	r0, [pc, #232]	; (4033c4 <io_init+0x12c>)
  4032dc:	4c38      	ldr	r4, [pc, #224]	; (4033c0 <io_init+0x128>)
  4032de:	47a0      	blx	r4
  pio_configure(LED_3_PIO, PIO_OUTPUT_0, LED_3_IDX_MASK, PIO_DEFAULT);
  4032e0:	2300      	movs	r3, #0
  4032e2:	2204      	movs	r2, #4
  4032e4:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4032e8:	4837      	ldr	r0, [pc, #220]	; (4033c8 <io_init+0x130>)
  4032ea:	4c35      	ldr	r4, [pc, #212]	; (4033c0 <io_init+0x128>)
  4032ec:	47a0      	blx	r4

  pio_configure(BUT_1_PIO, PIO_INPUT, BUT_1_IDX_MASK, PIO_PULLUP| PIO_DEBOUNCE);
  4032ee:	2309      	movs	r3, #9
  4032f0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4032f4:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4032f8:	4834      	ldr	r0, [pc, #208]	; (4033cc <io_init+0x134>)
  4032fa:	4c31      	ldr	r4, [pc, #196]	; (4033c0 <io_init+0x128>)
  4032fc:	47a0      	blx	r4
  pio_configure(BUT_2_PIO, PIO_INPUT, BUT_2_IDX_MASK, PIO_PULLUP| PIO_DEBOUNCE);
  4032fe:	2309      	movs	r3, #9
  403300:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  403304:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  403308:	482e      	ldr	r0, [pc, #184]	; (4033c4 <io_init+0x12c>)
  40330a:	4c2d      	ldr	r4, [pc, #180]	; (4033c0 <io_init+0x128>)
  40330c:	47a0      	blx	r4
  pio_configure(BUT_3_PIO, PIO_INPUT, BUT_3_IDX_MASK, PIO_PULLUP| PIO_DEBOUNCE);
  40330e:	2309      	movs	r3, #9
  403310:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  403314:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  403318:	4828      	ldr	r0, [pc, #160]	; (4033bc <io_init+0x124>)
  40331a:	4c29      	ldr	r4, [pc, #164]	; (4033c0 <io_init+0x128>)
  40331c:	47a0      	blx	r4

  pio_handler_set(BUT_1_PIO, BUT_1_PIO_ID, BUT_1_IDX_MASK, PIO_IT_FALL_EDGE,
  40331e:	4b2c      	ldr	r3, [pc, #176]	; (4033d0 <io_init+0x138>)
  403320:	9300      	str	r3, [sp, #0]
  403322:	2350      	movs	r3, #80	; 0x50
  403324:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  403328:	2110      	movs	r1, #16
  40332a:	4828      	ldr	r0, [pc, #160]	; (4033cc <io_init+0x134>)
  40332c:	4c29      	ldr	r4, [pc, #164]	; (4033d4 <io_init+0x13c>)
  40332e:	47a0      	blx	r4
  but1_callback);
  pio_handler_set(BUT_2_PIO, BUT_2_PIO_ID, BUT_2_IDX_MASK, PIO_IT_FALL_EDGE,
  403330:	4b29      	ldr	r3, [pc, #164]	; (4033d8 <io_init+0x140>)
  403332:	9300      	str	r3, [sp, #0]
  403334:	2350      	movs	r3, #80	; 0x50
  403336:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  40333a:	210c      	movs	r1, #12
  40333c:	4821      	ldr	r0, [pc, #132]	; (4033c4 <io_init+0x12c>)
  40333e:	4c25      	ldr	r4, [pc, #148]	; (4033d4 <io_init+0x13c>)
  403340:	47a0      	blx	r4
  but2_callback);
  pio_handler_set(BUT_3_PIO, BUT_3_PIO_ID, BUT_3_IDX_MASK, PIO_IT_FALL_EDGE,
  403342:	4b26      	ldr	r3, [pc, #152]	; (4033dc <io_init+0x144>)
  403344:	9300      	str	r3, [sp, #0]
  403346:	2350      	movs	r3, #80	; 0x50
  403348:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  40334c:	210a      	movs	r1, #10
  40334e:	481b      	ldr	r0, [pc, #108]	; (4033bc <io_init+0x124>)
  403350:	4c20      	ldr	r4, [pc, #128]	; (4033d4 <io_init+0x13c>)
  403352:	47a0      	blx	r4
  but3_callback);

  pio_enable_interrupt(BUT_1_PIO, BUT_1_IDX_MASK);
  403354:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  403358:	481c      	ldr	r0, [pc, #112]	; (4033cc <io_init+0x134>)
  40335a:	4b21      	ldr	r3, [pc, #132]	; (4033e0 <io_init+0x148>)
  40335c:	4798      	blx	r3
  pio_enable_interrupt(BUT_2_PIO, BUT_2_IDX_MASK);
  40335e:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  403362:	4818      	ldr	r0, [pc, #96]	; (4033c4 <io_init+0x12c>)
  403364:	4b1e      	ldr	r3, [pc, #120]	; (4033e0 <io_init+0x148>)
  403366:	4798      	blx	r3
  pio_enable_interrupt(BUT_3_PIO, BUT_3_IDX_MASK);
  403368:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  40336c:	4813      	ldr	r0, [pc, #76]	; (4033bc <io_init+0x124>)
  40336e:	4b1c      	ldr	r3, [pc, #112]	; (4033e0 <io_init+0x148>)
  403370:	4798      	blx	r3

  pio_get_interrupt_status(BUT_1_PIO);
  403372:	4816      	ldr	r0, [pc, #88]	; (4033cc <io_init+0x134>)
  403374:	4b1b      	ldr	r3, [pc, #108]	; (4033e4 <io_init+0x14c>)
  403376:	4798      	blx	r3
  pio_get_interrupt_status(BUT_2_PIO);
  403378:	4812      	ldr	r0, [pc, #72]	; (4033c4 <io_init+0x12c>)
  40337a:	4b1a      	ldr	r3, [pc, #104]	; (4033e4 <io_init+0x14c>)
  40337c:	4798      	blx	r3
  pio_get_interrupt_status(BUT_3_PIO);
  40337e:	480f      	ldr	r0, [pc, #60]	; (4033bc <io_init+0x124>)
  403380:	4b18      	ldr	r3, [pc, #96]	; (4033e4 <io_init+0x14c>)
  403382:	4798      	blx	r3

  NVIC_EnableIRQ(BUT_1_PIO_ID);
  403384:	2010      	movs	r0, #16
  403386:	4b18      	ldr	r3, [pc, #96]	; (4033e8 <io_init+0x150>)
  403388:	4798      	blx	r3
  NVIC_SetPriority(BUT_1_PIO_ID, 4);
  40338a:	2104      	movs	r1, #4
  40338c:	2010      	movs	r0, #16
  40338e:	4b17      	ldr	r3, [pc, #92]	; (4033ec <io_init+0x154>)
  403390:	4798      	blx	r3

  NVIC_EnableIRQ(BUT_2_PIO_ID);
  403392:	200c      	movs	r0, #12
  403394:	4b14      	ldr	r3, [pc, #80]	; (4033e8 <io_init+0x150>)
  403396:	4798      	blx	r3
  NVIC_SetPriority(BUT_2_PIO_ID, 4);
  403398:	2104      	movs	r1, #4
  40339a:	200c      	movs	r0, #12
  40339c:	4b13      	ldr	r3, [pc, #76]	; (4033ec <io_init+0x154>)
  40339e:	4798      	blx	r3

  NVIC_EnableIRQ(BUT_3_PIO_ID);
  4033a0:	200a      	movs	r0, #10
  4033a2:	4b11      	ldr	r3, [pc, #68]	; (4033e8 <io_init+0x150>)
  4033a4:	4798      	blx	r3
  NVIC_SetPriority(BUT_3_PIO_ID, 4);
  4033a6:	2104      	movs	r1, #4
  4033a8:	200a      	movs	r0, #10
  4033aa:	4b10      	ldr	r3, [pc, #64]	; (4033ec <io_init+0x154>)
  4033ac:	4798      	blx	r3
}
  4033ae:	bf00      	nop
  4033b0:	3704      	adds	r7, #4
  4033b2:	46bd      	mov	sp, r7
  4033b4:	bd90      	pop	{r4, r7, pc}
  4033b6:	bf00      	nop
  4033b8:	004025d5 	.word	0x004025d5
  4033bc:	400e0e00 	.word	0x400e0e00
  4033c0:	00401f7d 	.word	0x00401f7d
  4033c4:	400e1200 	.word	0x400e1200
  4033c8:	400e1000 	.word	0x400e1000
  4033cc:	400e1400 	.word	0x400e1400
  4033d0:	00403069 	.word	0x00403069
  4033d4:	004021f9 	.word	0x004021f9
  4033d8:	00403081 	.word	0x00403081
  4033dc:	00403099 	.word	0x00403099
  4033e0:	004020dd 	.word	0x004020dd
  4033e4:	00402115 	.word	0x00402115
  4033e8:	00402df9 	.word	0x00402df9
  4033ec:	00402e95 	.word	0x00402e95

004033f0 <main>:

int main(void) {
  4033f0:	b598      	push	{r3, r4, r7, lr}
  4033f2:	af00      	add	r7, sp, #0
  board_init();
  4033f4:	4b3f      	ldr	r3, [pc, #252]	; (4034f4 <main+0x104>)
  4033f6:	4798      	blx	r3
  sysclk_init();
  4033f8:	4b3f      	ldr	r3, [pc, #252]	; (4034f8 <main+0x108>)
  4033fa:	4798      	blx	r3
  delay_init();
  io_init();
  4033fc:	4b3f      	ldr	r3, [pc, #252]	; (4034fc <main+0x10c>)
  4033fe:	4798      	blx	r3
  gfx_mono_ssd1306_init();
  403400:	4b3f      	ldr	r3, [pc, #252]	; (403500 <main+0x110>)
  403402:	4798      	blx	r3
  gfx_mono_draw_string("Cofre fechado", 0,0, &sysfont);
  403404:	4b3f      	ldr	r3, [pc, #252]	; (403504 <main+0x114>)
  403406:	2200      	movs	r2, #0
  403408:	2100      	movs	r1, #0
  40340a:	483f      	ldr	r0, [pc, #252]	; (403508 <main+0x118>)
  40340c:	4c3f      	ldr	r4, [pc, #252]	; (40350c <main+0x11c>)
  40340e:	47a0      	blx	r4
  while (1) {
	  
	  if (!rtt_flag && !cofre_aberto) {
  403410:	4b3f      	ldr	r3, [pc, #252]	; (403510 <main+0x120>)
  403412:	781b      	ldrb	r3, [r3, #0]
  403414:	b2db      	uxtb	r3, r3
  403416:	2b00      	cmp	r3, #0
  403418:	d145      	bne.n	4034a6 <main+0xb6>
  40341a:	4b3e      	ldr	r3, [pc, #248]	; (403514 <main+0x124>)
  40341c:	781b      	ldrb	r3, [r3, #0]
  40341e:	b2db      	uxtb	r3, r3
  403420:	2b00      	cmp	r3, #0
  403422:	d140      	bne.n	4034a6 <main+0xb6>
		
		
		if (flag_but1) {
  403424:	4b3c      	ldr	r3, [pc, #240]	; (403518 <main+0x128>)
  403426:	781b      	ldrb	r3, [r3, #0]
  403428:	b2db      	uxtb	r3, r3
  40342a:	2b00      	cmp	r3, #0
  40342c:	d00d      	beq.n	40344a <main+0x5a>
			senha[contador] = 1;	
  40342e:	4b3b      	ldr	r3, [pc, #236]	; (40351c <main+0x12c>)
  403430:	681b      	ldr	r3, [r3, #0]
  403432:	4a3b      	ldr	r2, [pc, #236]	; (403520 <main+0x130>)
  403434:	2101      	movs	r1, #1
  403436:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			contador += 1;
  40343a:	4b38      	ldr	r3, [pc, #224]	; (40351c <main+0x12c>)
  40343c:	681b      	ldr	r3, [r3, #0]
  40343e:	3301      	adds	r3, #1
  403440:	4a36      	ldr	r2, [pc, #216]	; (40351c <main+0x12c>)
  403442:	6013      	str	r3, [r2, #0]
			
			flag_but1 = 0;
  403444:	4b34      	ldr	r3, [pc, #208]	; (403518 <main+0x128>)
  403446:	2200      	movs	r2, #0
  403448:	701a      	strb	r2, [r3, #0]
		
		}
		
		if (flag_but2) {
  40344a:	4b36      	ldr	r3, [pc, #216]	; (403524 <main+0x134>)
  40344c:	781b      	ldrb	r3, [r3, #0]
  40344e:	b2db      	uxtb	r3, r3
  403450:	2b00      	cmp	r3, #0
  403452:	d00d      	beq.n	403470 <main+0x80>
			senha[contador] = 2;
  403454:	4b31      	ldr	r3, [pc, #196]	; (40351c <main+0x12c>)
  403456:	681b      	ldr	r3, [r3, #0]
  403458:	4a31      	ldr	r2, [pc, #196]	; (403520 <main+0x130>)
  40345a:	2102      	movs	r1, #2
  40345c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			contador += 1;
  403460:	4b2e      	ldr	r3, [pc, #184]	; (40351c <main+0x12c>)
  403462:	681b      	ldr	r3, [r3, #0]
  403464:	3301      	adds	r3, #1
  403466:	4a2d      	ldr	r2, [pc, #180]	; (40351c <main+0x12c>)
  403468:	6013      	str	r3, [r2, #0]
			
			flag_but2 = 0;
  40346a:	4b2e      	ldr	r3, [pc, #184]	; (403524 <main+0x134>)
  40346c:	2200      	movs	r2, #0
  40346e:	701a      	strb	r2, [r3, #0]
		}  
	  
		if (flag_but3) {
  403470:	4b2d      	ldr	r3, [pc, #180]	; (403528 <main+0x138>)
  403472:	781b      	ldrb	r3, [r3, #0]
  403474:	b2db      	uxtb	r3, r3
  403476:	2b00      	cmp	r3, #0
  403478:	d00d      	beq.n	403496 <main+0xa6>
			senha[contador] = 3;
  40347a:	4b28      	ldr	r3, [pc, #160]	; (40351c <main+0x12c>)
  40347c:	681b      	ldr	r3, [r3, #0]
  40347e:	4a28      	ldr	r2, [pc, #160]	; (403520 <main+0x130>)
  403480:	2103      	movs	r1, #3
  403482:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			contador += 1;
  403486:	4b25      	ldr	r3, [pc, #148]	; (40351c <main+0x12c>)
  403488:	681b      	ldr	r3, [r3, #0]
  40348a:	3301      	adds	r3, #1
  40348c:	4a23      	ldr	r2, [pc, #140]	; (40351c <main+0x12c>)
  40348e:	6013      	str	r3, [r2, #0]
			
			flag_but3 = 0;
  403490:	4b25      	ldr	r3, [pc, #148]	; (403528 <main+0x138>)
  403492:	2200      	movs	r2, #0
  403494:	701a      	strb	r2, [r3, #0]
		}
		
		desenha_asterisco();
  403496:	4b25      	ldr	r3, [pc, #148]	; (40352c <main+0x13c>)
  403498:	4798      	blx	r3
		if (contador == 4) {
  40349a:	4b20      	ldr	r3, [pc, #128]	; (40351c <main+0x12c>)
  40349c:	681b      	ldr	r3, [r3, #0]
  40349e:	2b04      	cmp	r3, #4
  4034a0:	d101      	bne.n	4034a6 <main+0xb6>
			verifica_senhas();
  4034a2:	4b23      	ldr	r3, [pc, #140]	; (403530 <main+0x140>)
  4034a4:	4798      	blx	r3
		}
		
	  }
	  
	  if (cofre_aberto) {
  4034a6:	4b1b      	ldr	r3, [pc, #108]	; (403514 <main+0x124>)
  4034a8:	781b      	ldrb	r3, [r3, #0]
  4034aa:	b2db      	uxtb	r3, r3
  4034ac:	2b00      	cmp	r3, #0
  4034ae:	d01d      	beq.n	4034ec <main+0xfc>
		  if (flag_but1) {
  4034b0:	4b19      	ldr	r3, [pc, #100]	; (403518 <main+0x128>)
  4034b2:	781b      	ldrb	r3, [r3, #0]
  4034b4:	b2db      	uxtb	r3, r3
  4034b6:	2b00      	cmp	r3, #0
  4034b8:	d018      	beq.n	4034ec <main+0xfc>
			  cofre_aberto = 0;		
  4034ba:	4b16      	ldr	r3, [pc, #88]	; (403514 <main+0x124>)
  4034bc:	2200      	movs	r2, #0
  4034be:	701a      	strb	r2, [r3, #0]
			  pin_toggle(LED_1_PIO, LED_1_IDX_MASK);
  4034c0:	2101      	movs	r1, #1
  4034c2:	481c      	ldr	r0, [pc, #112]	; (403534 <main+0x144>)
  4034c4:	4b1c      	ldr	r3, [pc, #112]	; (403538 <main+0x148>)
  4034c6:	4798      	blx	r3
			  pin_toggle(LED_2_PIO, LED_2_IDX_MASK);
  4034c8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4034cc:	481b      	ldr	r0, [pc, #108]	; (40353c <main+0x14c>)
  4034ce:	4b1a      	ldr	r3, [pc, #104]	; (403538 <main+0x148>)
  4034d0:	4798      	blx	r3
			  pin_toggle(LED_3_PIO, LED_3_IDX_MASK);
  4034d2:	2104      	movs	r1, #4
  4034d4:	481a      	ldr	r0, [pc, #104]	; (403540 <main+0x150>)
  4034d6:	4b18      	ldr	r3, [pc, #96]	; (403538 <main+0x148>)
  4034d8:	4798      	blx	r3
			  gfx_mono_draw_string("Cofre fechado", 0,0, &sysfont);	  
  4034da:	4b0a      	ldr	r3, [pc, #40]	; (403504 <main+0x114>)
  4034dc:	2200      	movs	r2, #0
  4034de:	2100      	movs	r1, #0
  4034e0:	4809      	ldr	r0, [pc, #36]	; (403508 <main+0x118>)
  4034e2:	4c0a      	ldr	r4, [pc, #40]	; (40350c <main+0x11c>)
  4034e4:	47a0      	blx	r4
			  flag_but1 = 0;
  4034e6:	4b0c      	ldr	r3, [pc, #48]	; (403518 <main+0x128>)
  4034e8:	2200      	movs	r2, #0
  4034ea:	701a      	strb	r2, [r3, #0]
		  }
	  }
	  pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);
  4034ec:	2002      	movs	r0, #2
  4034ee:	4b15      	ldr	r3, [pc, #84]	; (403544 <main+0x154>)
  4034f0:	4798      	blx	r3
	  if (!rtt_flag && !cofre_aberto) {
  4034f2:	e78d      	b.n	403410 <main+0x20>
  4034f4:	00401ca1 	.word	0x00401ca1
  4034f8:	004017dd 	.word	0x004017dd
  4034fc:	00403299 	.word	0x00403299
  403500:	00400b29 	.word	0x00400b29
  403504:	2040000c 	.word	0x2040000c
  403508:	00404410 	.word	0x00404410
  40350c:	00400a25 	.word	0x00400a25
  403510:	20400708 	.word	0x20400708
  403514:	20400709 	.word	0x20400709
  403518:	20400705 	.word	0x20400705
  40351c:	2040071c 	.word	0x2040071c
  403520:	2040070c 	.word	0x2040070c
  403524:	20400706 	.word	0x20400706
  403528:	20400707 	.word	0x20400707
  40352c:	004031f5 	.word	0x004031f5
  403530:	00403115 	.word	0x00403115
  403534:	400e0e00 	.word	0x400e0e00
  403538:	00402ee9 	.word	0x00402ee9
  40353c:	400e1200 	.word	0x400e1200
  403540:	400e1000 	.word	0x400e1000
  403544:	00402709 	.word	0x00402709

00403548 <__aeabi_uldivmod>:
  403548:	b953      	cbnz	r3, 403560 <__aeabi_uldivmod+0x18>
  40354a:	b94a      	cbnz	r2, 403560 <__aeabi_uldivmod+0x18>
  40354c:	2900      	cmp	r1, #0
  40354e:	bf08      	it	eq
  403550:	2800      	cmpeq	r0, #0
  403552:	bf1c      	itt	ne
  403554:	f04f 31ff 	movne.w	r1, #4294967295
  403558:	f04f 30ff 	movne.w	r0, #4294967295
  40355c:	f000 b97a 	b.w	403854 <__aeabi_idiv0>
  403560:	f1ad 0c08 	sub.w	ip, sp, #8
  403564:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  403568:	f000 f806 	bl	403578 <__udivmoddi4>
  40356c:	f8dd e004 	ldr.w	lr, [sp, #4]
  403570:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403574:	b004      	add	sp, #16
  403576:	4770      	bx	lr

00403578 <__udivmoddi4>:
  403578:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40357c:	468c      	mov	ip, r1
  40357e:	460d      	mov	r5, r1
  403580:	4604      	mov	r4, r0
  403582:	9e08      	ldr	r6, [sp, #32]
  403584:	2b00      	cmp	r3, #0
  403586:	d151      	bne.n	40362c <__udivmoddi4+0xb4>
  403588:	428a      	cmp	r2, r1
  40358a:	4617      	mov	r7, r2
  40358c:	d96d      	bls.n	40366a <__udivmoddi4+0xf2>
  40358e:	fab2 fe82 	clz	lr, r2
  403592:	f1be 0f00 	cmp.w	lr, #0
  403596:	d00b      	beq.n	4035b0 <__udivmoddi4+0x38>
  403598:	f1ce 0c20 	rsb	ip, lr, #32
  40359c:	fa01 f50e 	lsl.w	r5, r1, lr
  4035a0:	fa20 fc0c 	lsr.w	ip, r0, ip
  4035a4:	fa02 f70e 	lsl.w	r7, r2, lr
  4035a8:	ea4c 0c05 	orr.w	ip, ip, r5
  4035ac:	fa00 f40e 	lsl.w	r4, r0, lr
  4035b0:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  4035b4:	0c25      	lsrs	r5, r4, #16
  4035b6:	fbbc f8fa 	udiv	r8, ip, sl
  4035ba:	fa1f f987 	uxth.w	r9, r7
  4035be:	fb0a cc18 	mls	ip, sl, r8, ip
  4035c2:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  4035c6:	fb08 f309 	mul.w	r3, r8, r9
  4035ca:	42ab      	cmp	r3, r5
  4035cc:	d90a      	bls.n	4035e4 <__udivmoddi4+0x6c>
  4035ce:	19ed      	adds	r5, r5, r7
  4035d0:	f108 32ff 	add.w	r2, r8, #4294967295
  4035d4:	f080 8123 	bcs.w	40381e <__udivmoddi4+0x2a6>
  4035d8:	42ab      	cmp	r3, r5
  4035da:	f240 8120 	bls.w	40381e <__udivmoddi4+0x2a6>
  4035de:	f1a8 0802 	sub.w	r8, r8, #2
  4035e2:	443d      	add	r5, r7
  4035e4:	1aed      	subs	r5, r5, r3
  4035e6:	b2a4      	uxth	r4, r4
  4035e8:	fbb5 f0fa 	udiv	r0, r5, sl
  4035ec:	fb0a 5510 	mls	r5, sl, r0, r5
  4035f0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  4035f4:	fb00 f909 	mul.w	r9, r0, r9
  4035f8:	45a1      	cmp	r9, r4
  4035fa:	d909      	bls.n	403610 <__udivmoddi4+0x98>
  4035fc:	19e4      	adds	r4, r4, r7
  4035fe:	f100 33ff 	add.w	r3, r0, #4294967295
  403602:	f080 810a 	bcs.w	40381a <__udivmoddi4+0x2a2>
  403606:	45a1      	cmp	r9, r4
  403608:	f240 8107 	bls.w	40381a <__udivmoddi4+0x2a2>
  40360c:	3802      	subs	r0, #2
  40360e:	443c      	add	r4, r7
  403610:	eba4 0409 	sub.w	r4, r4, r9
  403614:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  403618:	2100      	movs	r1, #0
  40361a:	2e00      	cmp	r6, #0
  40361c:	d061      	beq.n	4036e2 <__udivmoddi4+0x16a>
  40361e:	fa24 f40e 	lsr.w	r4, r4, lr
  403622:	2300      	movs	r3, #0
  403624:	6034      	str	r4, [r6, #0]
  403626:	6073      	str	r3, [r6, #4]
  403628:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40362c:	428b      	cmp	r3, r1
  40362e:	d907      	bls.n	403640 <__udivmoddi4+0xc8>
  403630:	2e00      	cmp	r6, #0
  403632:	d054      	beq.n	4036de <__udivmoddi4+0x166>
  403634:	2100      	movs	r1, #0
  403636:	e886 0021 	stmia.w	r6, {r0, r5}
  40363a:	4608      	mov	r0, r1
  40363c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403640:	fab3 f183 	clz	r1, r3
  403644:	2900      	cmp	r1, #0
  403646:	f040 808e 	bne.w	403766 <__udivmoddi4+0x1ee>
  40364a:	42ab      	cmp	r3, r5
  40364c:	d302      	bcc.n	403654 <__udivmoddi4+0xdc>
  40364e:	4282      	cmp	r2, r0
  403650:	f200 80fa 	bhi.w	403848 <__udivmoddi4+0x2d0>
  403654:	1a84      	subs	r4, r0, r2
  403656:	eb65 0503 	sbc.w	r5, r5, r3
  40365a:	2001      	movs	r0, #1
  40365c:	46ac      	mov	ip, r5
  40365e:	2e00      	cmp	r6, #0
  403660:	d03f      	beq.n	4036e2 <__udivmoddi4+0x16a>
  403662:	e886 1010 	stmia.w	r6, {r4, ip}
  403666:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40366a:	b912      	cbnz	r2, 403672 <__udivmoddi4+0xfa>
  40366c:	2701      	movs	r7, #1
  40366e:	fbb7 f7f2 	udiv	r7, r7, r2
  403672:	fab7 fe87 	clz	lr, r7
  403676:	f1be 0f00 	cmp.w	lr, #0
  40367a:	d134      	bne.n	4036e6 <__udivmoddi4+0x16e>
  40367c:	1beb      	subs	r3, r5, r7
  40367e:	0c3a      	lsrs	r2, r7, #16
  403680:	fa1f fc87 	uxth.w	ip, r7
  403684:	2101      	movs	r1, #1
  403686:	fbb3 f8f2 	udiv	r8, r3, r2
  40368a:	0c25      	lsrs	r5, r4, #16
  40368c:	fb02 3318 	mls	r3, r2, r8, r3
  403690:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  403694:	fb0c f308 	mul.w	r3, ip, r8
  403698:	42ab      	cmp	r3, r5
  40369a:	d907      	bls.n	4036ac <__udivmoddi4+0x134>
  40369c:	19ed      	adds	r5, r5, r7
  40369e:	f108 30ff 	add.w	r0, r8, #4294967295
  4036a2:	d202      	bcs.n	4036aa <__udivmoddi4+0x132>
  4036a4:	42ab      	cmp	r3, r5
  4036a6:	f200 80d1 	bhi.w	40384c <__udivmoddi4+0x2d4>
  4036aa:	4680      	mov	r8, r0
  4036ac:	1aed      	subs	r5, r5, r3
  4036ae:	b2a3      	uxth	r3, r4
  4036b0:	fbb5 f0f2 	udiv	r0, r5, r2
  4036b4:	fb02 5510 	mls	r5, r2, r0, r5
  4036b8:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  4036bc:	fb0c fc00 	mul.w	ip, ip, r0
  4036c0:	45a4      	cmp	ip, r4
  4036c2:	d907      	bls.n	4036d4 <__udivmoddi4+0x15c>
  4036c4:	19e4      	adds	r4, r4, r7
  4036c6:	f100 33ff 	add.w	r3, r0, #4294967295
  4036ca:	d202      	bcs.n	4036d2 <__udivmoddi4+0x15a>
  4036cc:	45a4      	cmp	ip, r4
  4036ce:	f200 80b8 	bhi.w	403842 <__udivmoddi4+0x2ca>
  4036d2:	4618      	mov	r0, r3
  4036d4:	eba4 040c 	sub.w	r4, r4, ip
  4036d8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4036dc:	e79d      	b.n	40361a <__udivmoddi4+0xa2>
  4036de:	4631      	mov	r1, r6
  4036e0:	4630      	mov	r0, r6
  4036e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4036e6:	f1ce 0420 	rsb	r4, lr, #32
  4036ea:	fa05 f30e 	lsl.w	r3, r5, lr
  4036ee:	fa07 f70e 	lsl.w	r7, r7, lr
  4036f2:	fa20 f804 	lsr.w	r8, r0, r4
  4036f6:	0c3a      	lsrs	r2, r7, #16
  4036f8:	fa25 f404 	lsr.w	r4, r5, r4
  4036fc:	ea48 0803 	orr.w	r8, r8, r3
  403700:	fbb4 f1f2 	udiv	r1, r4, r2
  403704:	ea4f 4518 	mov.w	r5, r8, lsr #16
  403708:	fb02 4411 	mls	r4, r2, r1, r4
  40370c:	fa1f fc87 	uxth.w	ip, r7
  403710:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  403714:	fb01 f30c 	mul.w	r3, r1, ip
  403718:	42ab      	cmp	r3, r5
  40371a:	fa00 f40e 	lsl.w	r4, r0, lr
  40371e:	d909      	bls.n	403734 <__udivmoddi4+0x1bc>
  403720:	19ed      	adds	r5, r5, r7
  403722:	f101 30ff 	add.w	r0, r1, #4294967295
  403726:	f080 808a 	bcs.w	40383e <__udivmoddi4+0x2c6>
  40372a:	42ab      	cmp	r3, r5
  40372c:	f240 8087 	bls.w	40383e <__udivmoddi4+0x2c6>
  403730:	3902      	subs	r1, #2
  403732:	443d      	add	r5, r7
  403734:	1aeb      	subs	r3, r5, r3
  403736:	fa1f f588 	uxth.w	r5, r8
  40373a:	fbb3 f0f2 	udiv	r0, r3, r2
  40373e:	fb02 3310 	mls	r3, r2, r0, r3
  403742:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  403746:	fb00 f30c 	mul.w	r3, r0, ip
  40374a:	42ab      	cmp	r3, r5
  40374c:	d907      	bls.n	40375e <__udivmoddi4+0x1e6>
  40374e:	19ed      	adds	r5, r5, r7
  403750:	f100 38ff 	add.w	r8, r0, #4294967295
  403754:	d26f      	bcs.n	403836 <__udivmoddi4+0x2be>
  403756:	42ab      	cmp	r3, r5
  403758:	d96d      	bls.n	403836 <__udivmoddi4+0x2be>
  40375a:	3802      	subs	r0, #2
  40375c:	443d      	add	r5, r7
  40375e:	1aeb      	subs	r3, r5, r3
  403760:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  403764:	e78f      	b.n	403686 <__udivmoddi4+0x10e>
  403766:	f1c1 0720 	rsb	r7, r1, #32
  40376a:	fa22 f807 	lsr.w	r8, r2, r7
  40376e:	408b      	lsls	r3, r1
  403770:	fa05 f401 	lsl.w	r4, r5, r1
  403774:	ea48 0303 	orr.w	r3, r8, r3
  403778:	fa20 fe07 	lsr.w	lr, r0, r7
  40377c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  403780:	40fd      	lsrs	r5, r7
  403782:	ea4e 0e04 	orr.w	lr, lr, r4
  403786:	fbb5 f9fc 	udiv	r9, r5, ip
  40378a:	ea4f 441e 	mov.w	r4, lr, lsr #16
  40378e:	fb0c 5519 	mls	r5, ip, r9, r5
  403792:	fa1f f883 	uxth.w	r8, r3
  403796:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  40379a:	fb09 f408 	mul.w	r4, r9, r8
  40379e:	42ac      	cmp	r4, r5
  4037a0:	fa02 f201 	lsl.w	r2, r2, r1
  4037a4:	fa00 fa01 	lsl.w	sl, r0, r1
  4037a8:	d908      	bls.n	4037bc <__udivmoddi4+0x244>
  4037aa:	18ed      	adds	r5, r5, r3
  4037ac:	f109 30ff 	add.w	r0, r9, #4294967295
  4037b0:	d243      	bcs.n	40383a <__udivmoddi4+0x2c2>
  4037b2:	42ac      	cmp	r4, r5
  4037b4:	d941      	bls.n	40383a <__udivmoddi4+0x2c2>
  4037b6:	f1a9 0902 	sub.w	r9, r9, #2
  4037ba:	441d      	add	r5, r3
  4037bc:	1b2d      	subs	r5, r5, r4
  4037be:	fa1f fe8e 	uxth.w	lr, lr
  4037c2:	fbb5 f0fc 	udiv	r0, r5, ip
  4037c6:	fb0c 5510 	mls	r5, ip, r0, r5
  4037ca:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  4037ce:	fb00 f808 	mul.w	r8, r0, r8
  4037d2:	45a0      	cmp	r8, r4
  4037d4:	d907      	bls.n	4037e6 <__udivmoddi4+0x26e>
  4037d6:	18e4      	adds	r4, r4, r3
  4037d8:	f100 35ff 	add.w	r5, r0, #4294967295
  4037dc:	d229      	bcs.n	403832 <__udivmoddi4+0x2ba>
  4037de:	45a0      	cmp	r8, r4
  4037e0:	d927      	bls.n	403832 <__udivmoddi4+0x2ba>
  4037e2:	3802      	subs	r0, #2
  4037e4:	441c      	add	r4, r3
  4037e6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  4037ea:	eba4 0408 	sub.w	r4, r4, r8
  4037ee:	fba0 8902 	umull	r8, r9, r0, r2
  4037f2:	454c      	cmp	r4, r9
  4037f4:	46c6      	mov	lr, r8
  4037f6:	464d      	mov	r5, r9
  4037f8:	d315      	bcc.n	403826 <__udivmoddi4+0x2ae>
  4037fa:	d012      	beq.n	403822 <__udivmoddi4+0x2aa>
  4037fc:	b156      	cbz	r6, 403814 <__udivmoddi4+0x29c>
  4037fe:	ebba 030e 	subs.w	r3, sl, lr
  403802:	eb64 0405 	sbc.w	r4, r4, r5
  403806:	fa04 f707 	lsl.w	r7, r4, r7
  40380a:	40cb      	lsrs	r3, r1
  40380c:	431f      	orrs	r7, r3
  40380e:	40cc      	lsrs	r4, r1
  403810:	6037      	str	r7, [r6, #0]
  403812:	6074      	str	r4, [r6, #4]
  403814:	2100      	movs	r1, #0
  403816:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40381a:	4618      	mov	r0, r3
  40381c:	e6f8      	b.n	403610 <__udivmoddi4+0x98>
  40381e:	4690      	mov	r8, r2
  403820:	e6e0      	b.n	4035e4 <__udivmoddi4+0x6c>
  403822:	45c2      	cmp	sl, r8
  403824:	d2ea      	bcs.n	4037fc <__udivmoddi4+0x284>
  403826:	ebb8 0e02 	subs.w	lr, r8, r2
  40382a:	eb69 0503 	sbc.w	r5, r9, r3
  40382e:	3801      	subs	r0, #1
  403830:	e7e4      	b.n	4037fc <__udivmoddi4+0x284>
  403832:	4628      	mov	r0, r5
  403834:	e7d7      	b.n	4037e6 <__udivmoddi4+0x26e>
  403836:	4640      	mov	r0, r8
  403838:	e791      	b.n	40375e <__udivmoddi4+0x1e6>
  40383a:	4681      	mov	r9, r0
  40383c:	e7be      	b.n	4037bc <__udivmoddi4+0x244>
  40383e:	4601      	mov	r1, r0
  403840:	e778      	b.n	403734 <__udivmoddi4+0x1bc>
  403842:	3802      	subs	r0, #2
  403844:	443c      	add	r4, r7
  403846:	e745      	b.n	4036d4 <__udivmoddi4+0x15c>
  403848:	4608      	mov	r0, r1
  40384a:	e708      	b.n	40365e <__udivmoddi4+0xe6>
  40384c:	f1a8 0802 	sub.w	r8, r8, #2
  403850:	443d      	add	r5, r7
  403852:	e72b      	b.n	4036ac <__udivmoddi4+0x134>

00403854 <__aeabi_idiv0>:
  403854:	4770      	bx	lr
  403856:	bf00      	nop

00403858 <__libc_init_array>:
  403858:	b570      	push	{r4, r5, r6, lr}
  40385a:	4e0f      	ldr	r6, [pc, #60]	; (403898 <__libc_init_array+0x40>)
  40385c:	4d0f      	ldr	r5, [pc, #60]	; (40389c <__libc_init_array+0x44>)
  40385e:	1b76      	subs	r6, r6, r5
  403860:	10b6      	asrs	r6, r6, #2
  403862:	bf18      	it	ne
  403864:	2400      	movne	r4, #0
  403866:	d005      	beq.n	403874 <__libc_init_array+0x1c>
  403868:	3401      	adds	r4, #1
  40386a:	f855 3b04 	ldr.w	r3, [r5], #4
  40386e:	4798      	blx	r3
  403870:	42a6      	cmp	r6, r4
  403872:	d1f9      	bne.n	403868 <__libc_init_array+0x10>
  403874:	4e0a      	ldr	r6, [pc, #40]	; (4038a0 <__libc_init_array+0x48>)
  403876:	4d0b      	ldr	r5, [pc, #44]	; (4038a4 <__libc_init_array+0x4c>)
  403878:	1b76      	subs	r6, r6, r5
  40387a:	f000 fe09 	bl	404490 <_init>
  40387e:	10b6      	asrs	r6, r6, #2
  403880:	bf18      	it	ne
  403882:	2400      	movne	r4, #0
  403884:	d006      	beq.n	403894 <__libc_init_array+0x3c>
  403886:	3401      	adds	r4, #1
  403888:	f855 3b04 	ldr.w	r3, [r5], #4
  40388c:	4798      	blx	r3
  40388e:	42a6      	cmp	r6, r4
  403890:	d1f9      	bne.n	403886 <__libc_init_array+0x2e>
  403892:	bd70      	pop	{r4, r5, r6, pc}
  403894:	bd70      	pop	{r4, r5, r6, pc}
  403896:	bf00      	nop
  403898:	0040449c 	.word	0x0040449c
  40389c:	0040449c 	.word	0x0040449c
  4038a0:	004044a4 	.word	0x004044a4
  4038a4:	0040449c 	.word	0x0040449c

004038a8 <register_fini>:
  4038a8:	4b02      	ldr	r3, [pc, #8]	; (4038b4 <register_fini+0xc>)
  4038aa:	b113      	cbz	r3, 4038b2 <register_fini+0xa>
  4038ac:	4802      	ldr	r0, [pc, #8]	; (4038b8 <register_fini+0x10>)
  4038ae:	f000 b805 	b.w	4038bc <atexit>
  4038b2:	4770      	bx	lr
  4038b4:	00000000 	.word	0x00000000
  4038b8:	004038c9 	.word	0x004038c9

004038bc <atexit>:
  4038bc:	2300      	movs	r3, #0
  4038be:	4601      	mov	r1, r0
  4038c0:	461a      	mov	r2, r3
  4038c2:	4618      	mov	r0, r3
  4038c4:	f000 b81e 	b.w	403904 <__register_exitproc>

004038c8 <__libc_fini_array>:
  4038c8:	b538      	push	{r3, r4, r5, lr}
  4038ca:	4c0a      	ldr	r4, [pc, #40]	; (4038f4 <__libc_fini_array+0x2c>)
  4038cc:	4d0a      	ldr	r5, [pc, #40]	; (4038f8 <__libc_fini_array+0x30>)
  4038ce:	1b64      	subs	r4, r4, r5
  4038d0:	10a4      	asrs	r4, r4, #2
  4038d2:	d00a      	beq.n	4038ea <__libc_fini_array+0x22>
  4038d4:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4038d8:	3b01      	subs	r3, #1
  4038da:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4038de:	3c01      	subs	r4, #1
  4038e0:	f855 3904 	ldr.w	r3, [r5], #-4
  4038e4:	4798      	blx	r3
  4038e6:	2c00      	cmp	r4, #0
  4038e8:	d1f9      	bne.n	4038de <__libc_fini_array+0x16>
  4038ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4038ee:	f000 bdd9 	b.w	4044a4 <_fini>
  4038f2:	bf00      	nop
  4038f4:	004044b4 	.word	0x004044b4
  4038f8:	004044b0 	.word	0x004044b0

004038fc <__retarget_lock_acquire_recursive>:
  4038fc:	4770      	bx	lr
  4038fe:	bf00      	nop

00403900 <__retarget_lock_release_recursive>:
  403900:	4770      	bx	lr
  403902:	bf00      	nop

00403904 <__register_exitproc>:
  403904:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  403908:	4d2c      	ldr	r5, [pc, #176]	; (4039bc <__register_exitproc+0xb8>)
  40390a:	4606      	mov	r6, r0
  40390c:	6828      	ldr	r0, [r5, #0]
  40390e:	4698      	mov	r8, r3
  403910:	460f      	mov	r7, r1
  403912:	4691      	mov	r9, r2
  403914:	f7ff fff2 	bl	4038fc <__retarget_lock_acquire_recursive>
  403918:	4b29      	ldr	r3, [pc, #164]	; (4039c0 <__register_exitproc+0xbc>)
  40391a:	681c      	ldr	r4, [r3, #0]
  40391c:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  403920:	2b00      	cmp	r3, #0
  403922:	d03e      	beq.n	4039a2 <__register_exitproc+0x9e>
  403924:	685a      	ldr	r2, [r3, #4]
  403926:	2a1f      	cmp	r2, #31
  403928:	dc1c      	bgt.n	403964 <__register_exitproc+0x60>
  40392a:	f102 0e01 	add.w	lr, r2, #1
  40392e:	b176      	cbz	r6, 40394e <__register_exitproc+0x4a>
  403930:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  403934:	2401      	movs	r4, #1
  403936:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40393a:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  40393e:	4094      	lsls	r4, r2
  403940:	4320      	orrs	r0, r4
  403942:	2e02      	cmp	r6, #2
  403944:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  403948:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  40394c:	d023      	beq.n	403996 <__register_exitproc+0x92>
  40394e:	3202      	adds	r2, #2
  403950:	f8c3 e004 	str.w	lr, [r3, #4]
  403954:	6828      	ldr	r0, [r5, #0]
  403956:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40395a:	f7ff ffd1 	bl	403900 <__retarget_lock_release_recursive>
  40395e:	2000      	movs	r0, #0
  403960:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403964:	4b17      	ldr	r3, [pc, #92]	; (4039c4 <__register_exitproc+0xc0>)
  403966:	b30b      	cbz	r3, 4039ac <__register_exitproc+0xa8>
  403968:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40396c:	f3af 8000 	nop.w
  403970:	4603      	mov	r3, r0
  403972:	b1d8      	cbz	r0, 4039ac <__register_exitproc+0xa8>
  403974:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  403978:	6002      	str	r2, [r0, #0]
  40397a:	2100      	movs	r1, #0
  40397c:	6041      	str	r1, [r0, #4]
  40397e:	460a      	mov	r2, r1
  403980:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  403984:	f04f 0e01 	mov.w	lr, #1
  403988:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  40398c:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  403990:	2e00      	cmp	r6, #0
  403992:	d0dc      	beq.n	40394e <__register_exitproc+0x4a>
  403994:	e7cc      	b.n	403930 <__register_exitproc+0x2c>
  403996:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40399a:	430c      	orrs	r4, r1
  40399c:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  4039a0:	e7d5      	b.n	40394e <__register_exitproc+0x4a>
  4039a2:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  4039a6:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  4039aa:	e7bb      	b.n	403924 <__register_exitproc+0x20>
  4039ac:	6828      	ldr	r0, [r5, #0]
  4039ae:	f7ff ffa7 	bl	403900 <__retarget_lock_release_recursive>
  4039b2:	f04f 30ff 	mov.w	r0, #4294967295
  4039b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4039ba:	bf00      	nop
  4039bc:	20400460 	.word	0x20400460
  4039c0:	0040448c 	.word	0x0040448c
  4039c4:	00000000 	.word	0x00000000

004039c8 <sysfont_glyphs>:
	...
  4039e8:	00300030 00300030 00300030 00300000     0.0.0.0.0.0...0.
  4039f8:	00000030 00000000 00000000 006c006c     0...........l.l.
  403a08:	006c006c 00000000 00000000 00000000     l.l.............
	...
  403a20:	00280000 007c0028 00280028 0028007c     ..(.(.|.(.(.|.(.
  403a30:	00000028 00000000 00000000 003c0010     (.............<.
  403a40:	00200040 00080010 00780004 00000010     @. .......x.....
	...
  403a58:	007c0000 00a800a4 00280050 00940054     ..|.....P.(.T...
  403a68:	00000088 00000000 00000000 00900060     ............`...
  403a78:	00900090 00940060 00880088 00000070     ....`.......p...
	...
  403a90:	00100010 00000010 00000000 00000000     ................
	...
  403aac:	00100008 00200020 00200020 00200020     .... . . . . . .
  403abc:	00080010 00000000 00000000 00100020     ............ ...
  403acc:	00080008 00080008 00080008 00200010     .............. .
  403adc:	00000000 00280000 007c0010 00280010     ......(...|...(.
	...
  403b04:	00100010 00fe0010 00100010 00000010     ................
	...
  403b2c:	00300010 00000020 00000000 00000000     ..0. ...........
  403b3c:	00000000 007c0000 00000000 00000000     ......|.........
	...
  403b60:	00300000 00000030 00000000 00000000     ..0.0...........
  403b70:	00080000 00100008 00200010 00400020     .......... . .@.
  403b80:	00000040 00000000 00000000 00780000     @.............x.
  403b90:	008c0084 00a40094 008400c4 00000078     ............x...
	...
  403ba8:	00100000 00500030 00100010 00100010     ....0.P.........
  403bb8:	0000007c 00000000 00000000 00700000     |.............p.
  403bc8:	00080088 00200010 00800040 000000f8     ...... .@.......
	...
  403be0:	00700000 00080088 00080030 00880008     ..p.....0.......
  403bf0:	00000070 00000000 00000000 00080000     p...............
  403c00:	00280018 00880048 000800fc 00000008     ..(.H...........
	...
  403c18:	00780000 00800080 000800f0 00080008     ..x.............
  403c28:	000000f0 00000000 00000000 00300000     ..............0.
  403c38:	00800040 008800f0 00880088 00000070     @...........p...
	...
  403c50:	00f80000 00100008 00200010 00400020     .......... . .@.
  403c60:	00000040 00000000 00000000 00700000     @.............p.
  403c70:	00880088 00880070 00880088 00000070     ....p.......p...
	...
  403c88:	00700000 00880088 00780088 00100008     ..p.......x.....
  403c98:	00000060 00000000 00000000 00000000     `...............
  403ca8:	00300000 00000030 00300000 00000030     ..0.0.....0.0...
	...
  403cc4:	00300000 00000030 00300000 00600030     ..0.0.....0.0.`.
  403cd4:	00000040 00000000 00000000 00100008     @...............
  403ce4:	00400020 00100020 00000008 00000000      .@. ...........
	...
  403d00:	0000007c 0000007c 00000000 00000000     |...|...........
	...
  403d18:	00200040 00080010 00200010 00000040     @. ....... .@...
	...
  403d30:	00300000 00080048 00200010 00000000     ..0.H..... .....
  403d40:	00000020 00000000 00000000 00000000      ...............
  403d50:	0042003c 00aa009a 00be00aa 00780080     <.B...........x.
	...
  403d68:	00100000 00280028 007c0044 00440044     ....(.(.D.|.D.D.
  403d78:	00000044 00000000 00000000 00f80000     D...............
  403d88:	00840084 008400f8 00840084 000000f8     ................
	...
  403da0:	003c0000 00800040 00800080 00400080     ..<.@.........@.
  403db0:	0000003c 00000000 00000000 00f00000     <...............
  403dc0:	00840088 00840084 00880084 000000f0     ................
	...
  403dd8:	00f80000 00800080 008000f0 00800080     ................
  403de8:	000000f8 00000000 00000000 00f80000     ................
  403df8:	00800080 008000f8 00800080 00000080     ................
	...
  403e10:	003c0000 00800040 009c0080 00440084     ..<.@.........D.
  403e20:	00000038 00000000 00000000 00880000     8...............
  403e30:	00880088 008800f8 00880088 00000088     ................
	...
  403e48:	00f80000 00200020 00200020 00200020     .... . . . . . .
  403e58:	000000f8 00000000 00000000 00f80000     ................
  403e68:	00080008 00080008 00080008 000000f0     ................
	...
  403e80:	00840000 00900088 00d000a0 00840088     ................
  403e90:	00000084 00000000 00000000 00800000     ................
  403ea0:	00800080 00800080 00800080 000000fc     ................
	...
  403eb8:	00840000 00cc00cc 00b400b4 00840084     ................
  403ec8:	00000084 00000000 00000000 00840000     ................
  403ed8:	00c400c4 00a400a4 00940094 0000008c     ................
	...
  403ef0:	00780000 00840084 00840084 00840084     ..x.............
  403f00:	00000078 00000000 00000000 00f80000     x...............
  403f10:	00840084 00f80084 00800080 00000080     ................
	...
  403f28:	00780000 00840084 00840084 00840084     ..x.............
  403f38:	00200078 00000018 00000000 00f80000     x. .............
  403f48:	00840084 00f80084 00840088 00000084     ................
	...
  403f60:	007c0000 00800080 00180060 00040004     ..|.....`.......
  403f70:	000000f8 00000000 00000000 00f80000     ................
  403f80:	00200020 00200020 00200020 00000020      . . . . . . ...
	...
  403f98:	00840000 00840084 00840084 00840084     ................
  403fa8:	00000078 00000000 00000000 00840000     x...............
  403fb8:	00840084 00480048 00300048 00000030     ....H.H.H.0.0...
	...
  403fd0:	00880000 00a800a8 00a800a8 005000a8     ..............P.
  403fe0:	00000050 00000000 00000000 00880000     P...............
  403ff0:	00500088 00200020 00880050 00000088     ..P. . .P.......
	...
  404008:	00880000 00880088 00500050 00200020     ........P.P. . .
  404018:	00000020 00000000 00000000 00fc0000      ...............
  404028:	00080004 00200010 00800040 000000fc     ...... .@.......
	...
  404040:	00400070 00400040 00400040 00400040     p.@.@.@.@.@.@.@.
  404050:	00400040 00000070 00000000 00400040     @.@.p.......@.@.
  404060:	00200020 00100020 00100010 00080008      . . ...........
	...
  404078:	00080038 00080008 00080008 00080008     8...............
  404088:	00080008 00000038 00000000 00280010     ....8.........(.
  404098:	00000044 00000000 00000000 00000000     D...............
	...
  4040c0:	00000038 00000000 00000000 00200000     8............. .
  4040d0:	00000010 00000000 00000000 00000000     ................
	...
  4040ec:	00700000 00080008 00880078 0000007c     ..p.....x...|...
	...
  404104:	00800080 00f80080 00840084 00840084     ................
  404114:	000000f8 00000000 00000000 00000000     ................
  404124:	00780000 00800080 00800080 00000078     ..x.........x...
	...
  40413c:	00040004 007c0004 00840084 008c0084     ......|.........
  40414c:	00000074 00000000 00000000 00000000     t...............
  40415c:	00780000 00fc0084 00800080 0000007c     ..x.........|...
	...
  404174:	0020001c 00fc0020 00200020 00200020     .. . ... . . . .
  404184:	000000fc 00000000 00000000 00000000     ................
  404194:	007c0000 00840084 00840084 0004007c     ..|.........|...
  4041a4:	00000078 00000000 00800080 00b80080     x...............
  4041b4:	008400c4 00840084 00000084 00000000     ................
  4041c4:	00000000 00100000 00700000 00100010     ..........p.....
  4041d4:	00100010 0000007c 00000000 00000000     ....|...........
  4041e4:	00080000 00780000 00080008 00080008     ......x.........
  4041f4:	00080008 00700008 00000000 00800080     ......p.........
  404204:	00880080 00a00090 008800d0 00000088     ................
	...
  40421c:	002000e0 00200020 00200020 00200020     .. . . . . . . .
  40422c:	000000f8 00000000 00000000 00000000     ................
  40423c:	00a40000 00a400fc 00a400a4 000000a4     ................
	...
  404258:	00b80000 008400c4 00840084 00000084     ................
	...
  404274:	00780000 00840084 00840084 00000078     ..x.........x...
	...
  404290:	00b80000 008400c4 00840084 008000f8     ................
  4042a0:	00000080 00000000 00000000 007c0000     ..............|.
  4042b0:	00840084 00840084 0004007c 00000004     ........|.......
	...
  4042c8:	00d80000 00400060 00400040 000000f0     ....`.@.@.@.....
	...
  4042e4:	00780000 00400080 00080030 000000f0     ..x...@.0.......
	...
  404300:	00fc0020 00200020 00200020 0000001c      ... . . . .....
	...
  40431c:	00880000 00880088 00880088 0000007c     ............|...
	...
  404338:	00840000 00840084 00480048 00000030     ........H.H.0...
	...
  404354:	00880000 00a800a8 00a800a8 00000050     ............P...
	...
  404370:	00880000 00200050 00500020 00000088     ....P. . .P.....
	...
  40438c:	00840000 00480084 00300048 00200010     ......H.H.0... .
  40439c:	00000040 00000000 00000000 00f80000     @...............
  4043ac:	00100008 00400020 000000f8 00000000     .... .@.........
  4043bc:	00000000 00200010 00100020 00200020     ...... . ... . .
  4043cc:	00200010 00100020 00000000 00000000     .. . ...........
  4043dc:	00100010 00100010 00000000 00100010     ................
  4043ec:	00100010 00000000 00000000 00100020     ............ ...
  4043fc:	00200010 00100010 00100020 00200010     .. ..... ..... .
  40440c:	00000000 72666f43 65662065 64616863     ....Cofre fechad
  40441c:	0000006f 20202020 20202020 00000020     o...         ...
  40442c:	686e6553 72652061 61646172 00000020     Senha errada ...
  40443c:	716f6c42 64616575 0000006f 72666f43     Bloqueado...Cofr
  40444c:	62612065 6f747265 00000020 20202020     e aberto ...    
  40445c:	00002020 2020202a 00002020 20202a2a       ..*     ..**  
  40446c:	20202020 00000000 202a2a2a 20202020         ....***     
  40447c:	00000000 2a2a2a2a 20202020 00000000     ....****    ....

0040448c <_global_impure_ptr>:
  40448c:	20400038                                8.@ 

00404490 <_init>:
  404490:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404492:	bf00      	nop
  404494:	bcf8      	pop	{r3, r4, r5, r6, r7}
  404496:	bc08      	pop	{r3}
  404498:	469e      	mov	lr, r3
  40449a:	4770      	bx	lr

0040449c <__init_array_start>:
  40449c:	004038a9 	.word	0x004038a9

004044a0 <__frame_dummy_init_array_entry>:
  4044a0:	00400165                                e.@.

004044a4 <_fini>:
  4044a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4044a6:	bf00      	nop
  4044a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4044aa:	bc08      	pop	{r3}
  4044ac:	469e      	mov	lr, r3
  4044ae:	4770      	bx	lr

004044b0 <__fini_array_start>:
  4044b0:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <sysfont>:
2040000c:	0000 0000 39c8 0040 0e0a 7d20               .....9@... }

20400018 <g_interrupt_enabled>:
20400018:	0001 0000                                   ....

2040001c <ul_flash_in_wait_mode>:
2040001c:	0000 0020                                   .. .

20400020 <SystemCoreClock>:
20400020:	0900 003d                                   ..=.

20400024 <gabarito>:
20400024:	0001 0000 0001 0000 0002 0000 0003 0000     ................
20400034:	0000 0000                                   ....

20400038 <impure_data>:
20400038:	0000 0000 0324 2040 038c 2040 03f4 2040     ....$.@ ..@ ..@ 
	...
204000e0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000f0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400460 <__atexit_recursive_mutex>:
20400460:	0720 2040                                    .@ 
