$date
	Wed Jan 07 21:38:07 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_jkff $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # j $end
$var reg 1 $ k $end
$var reg 1 % rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # j $end
$var wire 1 $ k $end
$var wire 1 % rst $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1%
0$
0#
0"
0!
$end
#5
1"
#10
0"
#12
0%
#15
1"
#20
0"
#25
1"
#30
0"
#32
1$
#35
1"
#40
0"
#45
1"
#50
0"
#52
0$
1#
#55
1!
1"
#60
0"
#65
1"
#70
0"
#72
1$
#75
0!
1"
#80
0"
#85
1!
1"
#90
0"
#95
0!
1"
#100
0"
#105
1!
1"
#110
0"
#112
