
PowerManagementBoard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004e48  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002b0  08004f08  08004f08  00005f08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080051b8  080051b8  00007018  2**0
                  CONTENTS
  4 .ARM          00000000  080051b8  080051b8  00007018  2**0
                  CONTENTS
  5 .preinit_array 00000000  080051b8  080051b8  00007018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080051b8  080051b8  000061b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080051bc  080051bc  000061bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000018  20000000  080051c0  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000428  20000018  080051d8  00007018  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000440  080051d8  00007440  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00007018  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c1c8  00000000  00000000  00007040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f1d  00000000  00000000  00013208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000900  00000000  00000000  00015128  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006f8  00000000  00000000  00015a28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014b13  00000000  00000000  00016120  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bd72  00000000  00000000  0002ac33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000809de  00000000  00000000  000369a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b7383  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001f6c  00000000  00000000  000b73c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  000b9334  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000018 	.word	0x20000018
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004ef0 	.word	0x08004ef0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000001c 	.word	0x2000001c
 8000104:	08004ef0 	.word	0x08004ef0

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	@ 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	@ 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			@ (mov r8, r8)

080003f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003f4:	b590      	push	{r4, r7, lr}
 80003f6:	b083      	sub	sp, #12
 80003f8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003fa:	f001 f902 	bl	8001602 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003fe:	f000 f935 	bl	800066c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000402:	f000 f9df 	bl	80007c4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000406:	f000 f9bf 	bl	8000788 <MX_DMA_Init>
  MX_USART1_UART_Init();
 800040a:	f000 f96d 	bl	80006e8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  if(modbus_set_rx() != HAL_OK)
 800040e:	f000 fe11 	bl	8001034 <modbus_set_rx>
 8000412:	1e03      	subs	r3, r0, #0
 8000414:	d001      	beq.n	800041a <main+0x26>
  {
	  Error_Handler();
 8000416:	f000 fa53 	bl	80008c0 <Error_Handler>
  }
  wdg_time = 0;
 800041a:	4b8f      	ldr	r3, [pc, #572]	@ (8000658 <main+0x264>)
 800041c:	2200      	movs	r2, #0
 800041e:	601a      	str	r2, [r3, #0]
  shutdown = 0;
 8000420:	4b8e      	ldr	r3, [pc, #568]	@ (800065c <main+0x268>)
 8000422:	2200      	movs	r2, #0
 8000424:	701a      	strb	r2, [r3, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(HAL_GPIO_ReadPin(MANUAL_GPIO_Port, MANUAL_Pin) == GPIO_PIN_SET)
 8000426:	4b8e      	ldr	r3, [pc, #568]	@ (8000660 <main+0x26c>)
 8000428:	2140      	movs	r1, #64	@ 0x40
 800042a:	0018      	movs	r0, r3
 800042c:	f002 f896 	bl	800255c <HAL_GPIO_ReadPin>
 8000430:	0003      	movs	r3, r0
 8000432:	2b01      	cmp	r3, #1
 8000434:	d000      	beq.n	8000438 <main+0x44>
 8000436:	e0f5      	b.n	8000624 <main+0x230>
	  {
		  if(shutdown)
 8000438:	4b88      	ldr	r3, [pc, #544]	@ (800065c <main+0x268>)
 800043a:	781b      	ldrb	r3, [r3, #0]
 800043c:	2b00      	cmp	r3, #0
 800043e:	d01e      	beq.n	800047e <main+0x8a>
		  {
			  // Set all GPIO pins low
			  HAL_GPIO_WritePin(RELAY_480_GPIO_Port, RELAY_480_Pin, GPIO_PIN_RESET);
 8000440:	4b87      	ldr	r3, [pc, #540]	@ (8000660 <main+0x26c>)
 8000442:	2200      	movs	r2, #0
 8000444:	2180      	movs	r1, #128	@ 0x80
 8000446:	0018      	movs	r0, r3
 8000448:	f002 f8a5 	bl	8002596 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(RELAY_480_GPIO_Port, RELAY_480_Pin, GPIO_PIN_RESET);
 800044c:	4b84      	ldr	r3, [pc, #528]	@ (8000660 <main+0x26c>)
 800044e:	2200      	movs	r2, #0
 8000450:	2180      	movs	r1, #128	@ 0x80
 8000452:	0018      	movs	r0, r3
 8000454:	f002 f89f 	bl	8002596 <HAL_GPIO_WritePin>

			  // Carry the pin changes to the register database
			  holding_register_database[GPIO_WRITE] = 0;
 8000458:	4b82      	ldr	r3, [pc, #520]	@ (8000664 <main+0x270>)
 800045a:	2200      	movs	r2, #0
 800045c:	80da      	strh	r2, [r3, #6]
			  prev_gpio_write_register = 0;
 800045e:	4b82      	ldr	r3, [pc, #520]	@ (8000668 <main+0x274>)
 8000460:	2200      	movs	r2, #0
 8000462:	801a      	strh	r2, [r3, #0]

			  // Restart the Modbus
			  int8_t status = modbus_startup();
 8000464:	1dbc      	adds	r4, r7, #6
 8000466:	f000 fe2d 	bl	80010c4 <modbus_startup>
 800046a:	0003      	movs	r3, r0
 800046c:	7023      	strb	r3, [r4, #0]
			  if(status != 0)
			  {
				  // log error in a queue
			  }
			  status = modbus_set_rx();
 800046e:	1dbc      	adds	r4, r7, #6
 8000470:	f000 fde0 	bl	8001034 <modbus_set_rx>
 8000474:	0003      	movs	r3, r0
 8000476:	7023      	strb	r3, [r4, #0]
			  {
				  // log error in a queue
			  }

			  // Ensure this code only executes once
			  shutdown = 0;
 8000478:	4b78      	ldr	r3, [pc, #480]	@ (800065c <main+0x268>)
 800047a:	2200      	movs	r2, #0
 800047c:	701a      	strb	r2, [r3, #0]
		  }
		  // Update the GPIO_READ register
		  GPIO_PinState estop_sense = HAL_GPIO_ReadPin(ESTOP_SENSE_GPIO_Port, ESTOP_SENSE_Pin);
 800047e:	1d7c      	adds	r4, r7, #5
 8000480:	2380      	movs	r3, #128	@ 0x80
 8000482:	009b      	lsls	r3, r3, #2
 8000484:	4a76      	ldr	r2, [pc, #472]	@ (8000660 <main+0x26c>)
 8000486:	0019      	movs	r1, r3
 8000488:	0010      	movs	r0, r2
 800048a:	f002 f867 	bl	800255c <HAL_GPIO_ReadPin>
 800048e:	0003      	movs	r3, r0
 8000490:	7023      	strb	r3, [r4, #0]
		  GPIO_PinState sense_120 = HAL_GPIO_ReadPin(SENSE_120_GPIO_Port, SENSE_120_Pin);
 8000492:	1d3c      	adds	r4, r7, #4
 8000494:	2380      	movs	r3, #128	@ 0x80
 8000496:	021b      	lsls	r3, r3, #8
 8000498:	4a71      	ldr	r2, [pc, #452]	@ (8000660 <main+0x26c>)
 800049a:	0019      	movs	r1, r3
 800049c:	0010      	movs	r0, r2
 800049e:	f002 f85d 	bl	800255c <HAL_GPIO_ReadPin>
 80004a2:	0003      	movs	r3, r0
 80004a4:	7023      	strb	r3, [r4, #0]

		  holding_register_database[GPIO_READ] = ((estop_sense << ESTOP_SENSE_POS) | (sense_120 << SENSE_120_POS));
 80004a6:	1d7b      	adds	r3, r7, #5
 80004a8:	781b      	ldrb	r3, [r3, #0]
 80004aa:	b21a      	sxth	r2, r3
 80004ac:	1d3b      	adds	r3, r7, #4
 80004ae:	781b      	ldrb	r3, [r3, #0]
 80004b0:	005b      	lsls	r3, r3, #1
 80004b2:	b21b      	sxth	r3, r3
 80004b4:	4313      	orrs	r3, r2
 80004b6:	b21b      	sxth	r3, r3
 80004b8:	b29a      	uxth	r2, r3
 80004ba:	4b6a      	ldr	r3, [pc, #424]	@ (8000664 <main+0x270>)
 80004bc:	809a      	strh	r2, [r3, #4]

		  // Handle adjustment of the GPIO_WRITE pins
		  if(prev_gpio_write_register != holding_register_database[GPIO_WRITE])
 80004be:	4b69      	ldr	r3, [pc, #420]	@ (8000664 <main+0x270>)
 80004c0:	88da      	ldrh	r2, [r3, #6]
 80004c2:	4b69      	ldr	r3, [pc, #420]	@ (8000668 <main+0x274>)
 80004c4:	881b      	ldrh	r3, [r3, #0]
 80004c6:	429a      	cmp	r2, r3
 80004c8:	d02e      	beq.n	8000528 <main+0x134>
		  {
			  if((prev_gpio_write_register & RELAY_120_MASK) != (holding_register_database[GPIO_WRITE] & RELAY_120_MASK))
 80004ca:	4b66      	ldr	r3, [pc, #408]	@ (8000664 <main+0x270>)
 80004cc:	88da      	ldrh	r2, [r3, #6]
 80004ce:	4b66      	ldr	r3, [pc, #408]	@ (8000668 <main+0x274>)
 80004d0:	881b      	ldrh	r3, [r3, #0]
 80004d2:	4053      	eors	r3, r2
 80004d4:	b29b      	uxth	r3, r3
 80004d6:	001a      	movs	r2, r3
 80004d8:	2301      	movs	r3, #1
 80004da:	4013      	ands	r3, r2
 80004dc:	d00b      	beq.n	80004f6 <main+0x102>
			  {
				  HAL_GPIO_WritePin(RELAY_120_GPIO_Port, RELAY_120_Pin, (holding_register_database[GPIO_WRITE] & RELAY_120_MASK));
 80004de:	4b61      	ldr	r3, [pc, #388]	@ (8000664 <main+0x270>)
 80004e0:	88db      	ldrh	r3, [r3, #6]
 80004e2:	b2db      	uxtb	r3, r3
 80004e4:	2201      	movs	r2, #1
 80004e6:	4013      	ands	r3, r2
 80004e8:	b2da      	uxtb	r2, r3
 80004ea:	2380      	movs	r3, #128	@ 0x80
 80004ec:	005b      	lsls	r3, r3, #1
 80004ee:	485c      	ldr	r0, [pc, #368]	@ (8000660 <main+0x26c>)
 80004f0:	0019      	movs	r1, r3
 80004f2:	f002 f850 	bl	8002596 <HAL_GPIO_WritePin>
			  }
			  if((prev_gpio_write_register & RELAY_480_MASK) != (holding_register_database[GPIO_WRITE] & RELAY_480_MASK))
 80004f6:	4b5b      	ldr	r3, [pc, #364]	@ (8000664 <main+0x270>)
 80004f8:	88da      	ldrh	r2, [r3, #6]
 80004fa:	4b5b      	ldr	r3, [pc, #364]	@ (8000668 <main+0x274>)
 80004fc:	881b      	ldrh	r3, [r3, #0]
 80004fe:	4053      	eors	r3, r2
 8000500:	b29b      	uxth	r3, r3
 8000502:	001a      	movs	r2, r3
 8000504:	2302      	movs	r3, #2
 8000506:	4013      	ands	r3, r2
 8000508:	d00a      	beq.n	8000520 <main+0x12c>
			  {
				  HAL_GPIO_WritePin(RELAY_480_GPIO_Port, RELAY_480_Pin, (holding_register_database[GPIO_WRITE] & RELAY_480_MASK));
 800050a:	4b56      	ldr	r3, [pc, #344]	@ (8000664 <main+0x270>)
 800050c:	88db      	ldrh	r3, [r3, #6]
 800050e:	b2db      	uxtb	r3, r3
 8000510:	2202      	movs	r2, #2
 8000512:	4013      	ands	r3, r2
 8000514:	b2db      	uxtb	r3, r3
 8000516:	4852      	ldr	r0, [pc, #328]	@ (8000660 <main+0x26c>)
 8000518:	001a      	movs	r2, r3
 800051a:	2180      	movs	r1, #128	@ 0x80
 800051c:	f002 f83b 	bl	8002596 <HAL_GPIO_WritePin>
			  }
			  prev_gpio_write_register = holding_register_database[GPIO_WRITE];
 8000520:	4b50      	ldr	r3, [pc, #320]	@ (8000664 <main+0x270>)
 8000522:	88da      	ldrh	r2, [r3, #6]
 8000524:	4b50      	ldr	r3, [pc, #320]	@ (8000668 <main+0x274>)
 8000526:	801a      	strh	r2, [r3, #0]
		  }

		  // Handle Watchdog Timeout
		  if(HAL_GetTick() - wdg_time > (uint32_t)(holding_register_database[WDG_TIMEOUT]))
 8000528:	f001 f8de 	bl	80016e8 <HAL_GetTick>
 800052c:	0002      	movs	r2, r0
 800052e:	4b4a      	ldr	r3, [pc, #296]	@ (8000658 <main+0x264>)
 8000530:	681b      	ldr	r3, [r3, #0]
 8000532:	1ad3      	subs	r3, r2, r3
 8000534:	4a4b      	ldr	r2, [pc, #300]	@ (8000664 <main+0x270>)
 8000536:	8912      	ldrh	r2, [r2, #8]
 8000538:	4293      	cmp	r3, r2
 800053a:	d912      	bls.n	8000562 <main+0x16e>
		  {
			  // Turn off the TBM
			  HAL_GPIO_WritePin(RELAY_480_GPIO_Port, RELAY_480_Pin, GPIO_PIN_RESET);
 800053c:	4b48      	ldr	r3, [pc, #288]	@ (8000660 <main+0x26c>)
 800053e:	2200      	movs	r2, #0
 8000540:	2180      	movs	r1, #128	@ 0x80
 8000542:	0018      	movs	r0, r3
 8000544:	f002 f827 	bl	8002596 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(RELAY_120_GPIO_Port, RELAY_120_Pin, GPIO_PIN_RESET);
 8000548:	2380      	movs	r3, #128	@ 0x80
 800054a:	005b      	lsls	r3, r3, #1
 800054c:	4844      	ldr	r0, [pc, #272]	@ (8000660 <main+0x26c>)
 800054e:	2200      	movs	r2, #0
 8000550:	0019      	movs	r1, r3
 8000552:	f002 f820 	bl	8002596 <HAL_GPIO_WritePin>

			  // Update the holding register database
			  holding_register_database[GPIO_WRITE] = 0;
 8000556:	4b43      	ldr	r3, [pc, #268]	@ (8000664 <main+0x270>)
 8000558:	2200      	movs	r2, #0
 800055a:	80da      	strh	r2, [r3, #6]
			  prev_gpio_write_register = 0;
 800055c:	4b42      	ldr	r3, [pc, #264]	@ (8000668 <main+0x274>)
 800055e:	2200      	movs	r2, #0
 8000560:	801a      	strh	r2, [r3, #0]
		  }

		  if(modbus_rx())
 8000562:	f000 fd51 	bl	8001008 <modbus_rx>
 8000566:	1e03      	subs	r3, r0, #0
 8000568:	d100      	bne.n	800056c <main+0x178>
 800056a:	e75c      	b.n	8000426 <main+0x32>
		  {
			  int8_t status = 0;
 800056c:	1cfb      	adds	r3, r7, #3
 800056e:	2200      	movs	r2, #0
 8000570:	701a      	strb	r2, [r3, #0]
			  if(get_rx_buffer(0) == holding_register_database[0]) // Check Slave ID
 8000572:	2000      	movs	r0, #0
 8000574:	f000 fa96 	bl	8000aa4 <get_rx_buffer>
 8000578:	0003      	movs	r3, r0
 800057a:	001a      	movs	r2, r3
 800057c:	4b39      	ldr	r3, [pc, #228]	@ (8000664 <main+0x270>)
 800057e:	881b      	ldrh	r3, [r3, #0]
 8000580:	429a      	cmp	r2, r3
 8000582:	d121      	bne.n	80005c8 <main+0x1d4>
			  {
				  switch(get_rx_buffer(1))
 8000584:	2001      	movs	r0, #1
 8000586:	f000 fa8d 	bl	8000aa4 <get_rx_buffer>
 800058a:	0003      	movs	r3, r0
 800058c:	2b03      	cmp	r3, #3
 800058e:	d002      	beq.n	8000596 <main+0x1a2>
 8000590:	2b10      	cmp	r3, #16
 8000592:	d006      	beq.n	80005a2 <main+0x1ae>
 8000594:	e00b      	b.n	80005ae <main+0x1ba>
				  {
					  case 0x03:
					  {
						  // Return holding registers
						  status = return_holding_registers();
 8000596:	1cfc      	adds	r4, r7, #3
 8000598:	f000 fab6 	bl	8000b08 <return_holding_registers>
 800059c:	0003      	movs	r3, r0
 800059e:	7023      	strb	r3, [r4, #0]
						  break;
 80005a0:	e00c      	b.n	80005bc <main+0x1c8>
					  }
					  case 0x10:
					  {
						  // Write holding registers
						  status = edit_multiple_registers();
 80005a2:	1cfc      	adds	r4, r7, #3
 80005a4:	f000 fb4c 	bl	8000c40 <edit_multiple_registers>
 80005a8:	0003      	movs	r3, r0
 80005aa:	7023      	strb	r3, [r4, #0]
						  break;
 80005ac:	e006      	b.n	80005bc <main+0x1c8>
					  }
					  default:
					  {
						  status = modbus_exception(MB_ILLEGAL_FUNCTION);
 80005ae:	1cfc      	adds	r4, r7, #3
 80005b0:	2004      	movs	r0, #4
 80005b2:	f000 fc33 	bl	8000e1c <modbus_exception>
 80005b6:	0003      	movs	r3, r0
 80005b8:	7023      	strb	r3, [r4, #0]
						  break;
 80005ba:	46c0      	nop			@ (mov r8, r8)
				  {
					  // log error in a queue
				  }

				  // Handle refreshing the watchdog timer
				  wdg_time = HAL_GetTick();
 80005bc:	f001 f894 	bl	80016e8 <HAL_GetTick>
 80005c0:	0002      	movs	r2, r0
 80005c2:	4b25      	ldr	r3, [pc, #148]	@ (8000658 <main+0x264>)
 80005c4:	601a      	str	r2, [r3, #0]
 80005c6:	e027      	b.n	8000618 <main+0x224>
			  }
			  // Special case where you retrieve the modbus ID
			  else if((get_rx_buffer(0) == 0xFF) && // modbus_id = 0xFF = 255
 80005c8:	2000      	movs	r0, #0
 80005ca:	f000 fa6b 	bl	8000aa4 <get_rx_buffer>
 80005ce:	0003      	movs	r3, r0
 80005d0:	2bff      	cmp	r3, #255	@ 0xff
 80005d2:	d121      	bne.n	8000618 <main+0x224>
				(get_rx_buffer(1) == 0x03) && // Function code = read_holding_registers
 80005d4:	2001      	movs	r0, #1
 80005d6:	f000 fa65 	bl	8000aa4 <get_rx_buffer>
 80005da:	0003      	movs	r3, r0
			  else if((get_rx_buffer(0) == 0xFF) && // modbus_id = 0xFF = 255
 80005dc:	2b03      	cmp	r3, #3
 80005de:	d11b      	bne.n	8000618 <main+0x224>
				(((get_rx_buffer(2) << 8) | get_rx_buffer(3)) == 0x00) && // Address to read = 0
 80005e0:	2002      	movs	r0, #2
 80005e2:	f000 fa5f 	bl	8000aa4 <get_rx_buffer>
 80005e6:	0003      	movs	r3, r0
 80005e8:	021c      	lsls	r4, r3, #8
 80005ea:	2003      	movs	r0, #3
 80005ec:	f000 fa5a 	bl	8000aa4 <get_rx_buffer>
 80005f0:	0003      	movs	r3, r0
 80005f2:	4323      	orrs	r3, r4
				(get_rx_buffer(1) == 0x03) && // Function code = read_holding_registers
 80005f4:	d110      	bne.n	8000618 <main+0x224>
				(((get_rx_buffer(4) << 8) | get_rx_buffer(5)) == 1)) // # of registers to read = 1
 80005f6:	2004      	movs	r0, #4
 80005f8:	f000 fa54 	bl	8000aa4 <get_rx_buffer>
 80005fc:	0003      	movs	r3, r0
 80005fe:	021c      	lsls	r4, r3, #8
 8000600:	2005      	movs	r0, #5
 8000602:	f000 fa4f 	bl	8000aa4 <get_rx_buffer>
 8000606:	0003      	movs	r3, r0
 8000608:	4323      	orrs	r3, r4
				(((get_rx_buffer(2) << 8) | get_rx_buffer(3)) == 0x00) && // Address to read = 0
 800060a:	2b01      	cmp	r3, #1
 800060c:	d104      	bne.n	8000618 <main+0x224>
			  {
				  status = return_holding_registers();
 800060e:	1cfc      	adds	r4, r7, #3
 8000610:	f000 fa7a 	bl	8000b08 <return_holding_registers>
 8000614:	0003      	movs	r3, r0
 8000616:	7023      	strb	r3, [r4, #0]
				  if(status != 0)
				  {
					  // log error in a queue
				  }
			  }
			  status = modbus_set_rx();
 8000618:	1cfc      	adds	r4, r7, #3
 800061a:	f000 fd0b 	bl	8001034 <modbus_set_rx>
 800061e:	0003      	movs	r3, r0
 8000620:	7023      	strb	r3, [r4, #0]
 8000622:	e700      	b.n	8000426 <main+0x32>
			  }
		  }
	  }
	  else
	  {
		  if(!shutdown)
 8000624:	4b0d      	ldr	r3, [pc, #52]	@ (800065c <main+0x268>)
 8000626:	781b      	ldrb	r3, [r3, #0]
 8000628:	2b00      	cmp	r3, #0
 800062a:	d000      	beq.n	800062e <main+0x23a>
 800062c:	e6fb      	b.n	8000426 <main+0x32>
		  {
			  // Shutdown the Modbus
			  int8_t status = modbus_shutdown();
 800062e:	1dfc      	adds	r4, r7, #7
 8000630:	f000 fd22 	bl	8001078 <modbus_shutdown>
 8000634:	0003      	movs	r3, r0
 8000636:	7023      	strb	r3, [r4, #0]
			  {
				  // log error in a queue
			  }

			  // Set all GPIO pins high
			  HAL_GPIO_WritePin(RELAY_480_GPIO_Port, RELAY_480_Pin, GPIO_PIN_SET);
 8000638:	4b09      	ldr	r3, [pc, #36]	@ (8000660 <main+0x26c>)
 800063a:	2201      	movs	r2, #1
 800063c:	2180      	movs	r1, #128	@ 0x80
 800063e:	0018      	movs	r0, r3
 8000640:	f001 ffa9 	bl	8002596 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(RELAY_480_GPIO_Port, RELAY_480_Pin, GPIO_PIN_SET);
 8000644:	4b06      	ldr	r3, [pc, #24]	@ (8000660 <main+0x26c>)
 8000646:	2201      	movs	r2, #1
 8000648:	2180      	movs	r1, #128	@ 0x80
 800064a:	0018      	movs	r0, r3
 800064c:	f001 ffa3 	bl	8002596 <HAL_GPIO_WritePin>

			  // Ensure this code only executes once
			  shutdown = 1;
 8000650:	4b02      	ldr	r3, [pc, #8]	@ (800065c <main+0x268>)
 8000652:	2201      	movs	r2, #1
 8000654:	701a      	strb	r2, [r3, #0]
	  if(HAL_GPIO_ReadPin(MANUAL_GPIO_Port, MANUAL_Pin) == GPIO_PIN_SET)
 8000656:	e6e6      	b.n	8000426 <main+0x32>
 8000658:	20000128 	.word	0x20000128
 800065c:	2000012c 	.word	0x2000012c
 8000660:	50000400 	.word	0x50000400
 8000664:	20000000 	.word	0x20000000
 8000668:	20000124 	.word	0x20000124

0800066c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800066c:	b590      	push	{r4, r7, lr}
 800066e:	b08f      	sub	sp, #60	@ 0x3c
 8000670:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000672:	2418      	movs	r4, #24
 8000674:	193b      	adds	r3, r7, r4
 8000676:	0018      	movs	r0, r3
 8000678:	2320      	movs	r3, #32
 800067a:	001a      	movs	r2, r3
 800067c:	2100      	movs	r1, #0
 800067e:	f004 fc01 	bl	8004e84 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000682:	1d3b      	adds	r3, r7, #4
 8000684:	0018      	movs	r0, r3
 8000686:	2314      	movs	r3, #20
 8000688:	001a      	movs	r2, r3
 800068a:	2100      	movs	r1, #0
 800068c:	f004 fbfa 	bl	8004e84 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000690:	193b      	adds	r3, r7, r4
 8000692:	2201      	movs	r2, #1
 8000694:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000696:	193b      	adds	r3, r7, r4
 8000698:	2280      	movs	r2, #128	@ 0x80
 800069a:	0252      	lsls	r2, r2, #9
 800069c:	605a      	str	r2, [r3, #4]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800069e:	193b      	adds	r3, r7, r4
 80006a0:	0018      	movs	r0, r3
 80006a2:	f001 ff95 	bl	80025d0 <HAL_RCC_OscConfig>
 80006a6:	1e03      	subs	r3, r0, #0
 80006a8:	d001      	beq.n	80006ae <SystemClock_Config+0x42>
  {
    Error_Handler();
 80006aa:	f000 f909 	bl	80008c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006ae:	1d3b      	adds	r3, r7, #4
 80006b0:	2207      	movs	r2, #7
 80006b2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80006b4:	1d3b      	adds	r3, r7, #4
 80006b6:	2201      	movs	r2, #1
 80006b8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80006ba:	1d3b      	adds	r3, r7, #4
 80006bc:	2200      	movs	r2, #0
 80006be:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80006c0:	1d3b      	adds	r3, r7, #4
 80006c2:	2200      	movs	r2, #0
 80006c4:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80006c6:	1d3b      	adds	r3, r7, #4
 80006c8:	2200      	movs	r2, #0
 80006ca:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006cc:	1d3b      	adds	r3, r7, #4
 80006ce:	2100      	movs	r1, #0
 80006d0:	0018      	movs	r0, r3
 80006d2:	f002 f9a3 	bl	8002a1c <HAL_RCC_ClockConfig>
 80006d6:	1e03      	subs	r3, r0, #0
 80006d8:	d001      	beq.n	80006de <SystemClock_Config+0x72>
  {
    Error_Handler();
 80006da:	f000 f8f1 	bl	80008c0 <Error_Handler>
  }
}
 80006de:	46c0      	nop			@ (mov r8, r8)
 80006e0:	46bd      	mov	sp, r7
 80006e2:	b00f      	add	sp, #60	@ 0x3c
 80006e4:	bd90      	pop	{r4, r7, pc}
	...

080006e8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80006ec:	4b24      	ldr	r3, [pc, #144]	@ (8000780 <MX_USART1_UART_Init+0x98>)
 80006ee:	4a25      	ldr	r2, [pc, #148]	@ (8000784 <MX_USART1_UART_Init+0x9c>)
 80006f0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80006f2:	4b23      	ldr	r3, [pc, #140]	@ (8000780 <MX_USART1_UART_Init+0x98>)
 80006f4:	2296      	movs	r2, #150	@ 0x96
 80006f6:	0192      	lsls	r2, r2, #6
 80006f8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80006fa:	4b21      	ldr	r3, [pc, #132]	@ (8000780 <MX_USART1_UART_Init+0x98>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000700:	4b1f      	ldr	r3, [pc, #124]	@ (8000780 <MX_USART1_UART_Init+0x98>)
 8000702:	2200      	movs	r2, #0
 8000704:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000706:	4b1e      	ldr	r3, [pc, #120]	@ (8000780 <MX_USART1_UART_Init+0x98>)
 8000708:	2200      	movs	r2, #0
 800070a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800070c:	4b1c      	ldr	r3, [pc, #112]	@ (8000780 <MX_USART1_UART_Init+0x98>)
 800070e:	220c      	movs	r2, #12
 8000710:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000712:	4b1b      	ldr	r3, [pc, #108]	@ (8000780 <MX_USART1_UART_Init+0x98>)
 8000714:	2200      	movs	r2, #0
 8000716:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000718:	4b19      	ldr	r3, [pc, #100]	@ (8000780 <MX_USART1_UART_Init+0x98>)
 800071a:	2200      	movs	r2, #0
 800071c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800071e:	4b18      	ldr	r3, [pc, #96]	@ (8000780 <MX_USART1_UART_Init+0x98>)
 8000720:	2200      	movs	r2, #0
 8000722:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000724:	4b16      	ldr	r3, [pc, #88]	@ (8000780 <MX_USART1_UART_Init+0x98>)
 8000726:	2200      	movs	r2, #0
 8000728:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800072a:	4b15      	ldr	r3, [pc, #84]	@ (8000780 <MX_USART1_UART_Init+0x98>)
 800072c:	2200      	movs	r2, #0
 800072e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RS485Ex_Init(&huart1, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 8000730:	4813      	ldr	r0, [pc, #76]	@ (8000780 <MX_USART1_UART_Init+0x98>)
 8000732:	2300      	movs	r3, #0
 8000734:	2200      	movs	r2, #0
 8000736:	2100      	movs	r1, #0
 8000738:	f004 f998 	bl	8004a6c <HAL_RS485Ex_Init>
 800073c:	1e03      	subs	r3, r0, #0
 800073e:	d001      	beq.n	8000744 <MX_USART1_UART_Init+0x5c>
  {
    Error_Handler();
 8000740:	f000 f8be 	bl	80008c0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000744:	4b0e      	ldr	r3, [pc, #56]	@ (8000780 <MX_USART1_UART_Init+0x98>)
 8000746:	2100      	movs	r1, #0
 8000748:	0018      	movs	r0, r3
 800074a:	f004 fa53 	bl	8004bf4 <HAL_UARTEx_SetTxFifoThreshold>
 800074e:	1e03      	subs	r3, r0, #0
 8000750:	d001      	beq.n	8000756 <MX_USART1_UART_Init+0x6e>
  {
    Error_Handler();
 8000752:	f000 f8b5 	bl	80008c0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000756:	4b0a      	ldr	r3, [pc, #40]	@ (8000780 <MX_USART1_UART_Init+0x98>)
 8000758:	2100      	movs	r1, #0
 800075a:	0018      	movs	r0, r3
 800075c:	f004 fa8a 	bl	8004c74 <HAL_UARTEx_SetRxFifoThreshold>
 8000760:	1e03      	subs	r3, r0, #0
 8000762:	d001      	beq.n	8000768 <MX_USART1_UART_Init+0x80>
  {
    Error_Handler();
 8000764:	f000 f8ac 	bl	80008c0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000768:	4b05      	ldr	r3, [pc, #20]	@ (8000780 <MX_USART1_UART_Init+0x98>)
 800076a:	0018      	movs	r0, r3
 800076c:	f004 fa08 	bl	8004b80 <HAL_UARTEx_DisableFifoMode>
 8000770:	1e03      	subs	r3, r0, #0
 8000772:	d001      	beq.n	8000778 <MX_USART1_UART_Init+0x90>
  {
    Error_Handler();
 8000774:	f000 f8a4 	bl	80008c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000778:	46c0      	nop			@ (mov r8, r8)
 800077a:	46bd      	mov	sp, r7
 800077c:	bd80      	pop	{r7, pc}
 800077e:	46c0      	nop			@ (mov r8, r8)
 8000780:	20000034 	.word	0x20000034
 8000784:	40013800 	.word	0x40013800

08000788 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b082      	sub	sp, #8
 800078c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800078e:	4b0c      	ldr	r3, [pc, #48]	@ (80007c0 <MX_DMA_Init+0x38>)
 8000790:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000792:	4b0b      	ldr	r3, [pc, #44]	@ (80007c0 <MX_DMA_Init+0x38>)
 8000794:	2101      	movs	r1, #1
 8000796:	430a      	orrs	r2, r1
 8000798:	639a      	str	r2, [r3, #56]	@ 0x38
 800079a:	4b09      	ldr	r3, [pc, #36]	@ (80007c0 <MX_DMA_Init+0x38>)
 800079c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800079e:	2201      	movs	r2, #1
 80007a0:	4013      	ands	r3, r2
 80007a2:	607b      	str	r3, [r7, #4]
 80007a4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80007a6:	2200      	movs	r2, #0
 80007a8:	2100      	movs	r1, #0
 80007aa:	2009      	movs	r0, #9
 80007ac:	f001 f898 	bl	80018e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80007b0:	2009      	movs	r0, #9
 80007b2:	f001 f8aa 	bl	800190a <HAL_NVIC_EnableIRQ>

}
 80007b6:	46c0      	nop			@ (mov r8, r8)
 80007b8:	46bd      	mov	sp, r7
 80007ba:	b002      	add	sp, #8
 80007bc:	bd80      	pop	{r7, pc}
 80007be:	46c0      	nop			@ (mov r8, r8)
 80007c0:	40021000 	.word	0x40021000

080007c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007c4:	b590      	push	{r4, r7, lr}
 80007c6:	b08b      	sub	sp, #44	@ 0x2c
 80007c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ca:	2414      	movs	r4, #20
 80007cc:	193b      	adds	r3, r7, r4
 80007ce:	0018      	movs	r0, r3
 80007d0:	2314      	movs	r3, #20
 80007d2:	001a      	movs	r2, r3
 80007d4:	2100      	movs	r1, #0
 80007d6:	f004 fb55 	bl	8004e84 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007da:	4b37      	ldr	r3, [pc, #220]	@ (80008b8 <MX_GPIO_Init+0xf4>)
 80007dc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80007de:	4b36      	ldr	r3, [pc, #216]	@ (80008b8 <MX_GPIO_Init+0xf4>)
 80007e0:	2104      	movs	r1, #4
 80007e2:	430a      	orrs	r2, r1
 80007e4:	635a      	str	r2, [r3, #52]	@ 0x34
 80007e6:	4b34      	ldr	r3, [pc, #208]	@ (80008b8 <MX_GPIO_Init+0xf4>)
 80007e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80007ea:	2204      	movs	r2, #4
 80007ec:	4013      	ands	r3, r2
 80007ee:	613b      	str	r3, [r7, #16]
 80007f0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80007f2:	4b31      	ldr	r3, [pc, #196]	@ (80008b8 <MX_GPIO_Init+0xf4>)
 80007f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80007f6:	4b30      	ldr	r3, [pc, #192]	@ (80008b8 <MX_GPIO_Init+0xf4>)
 80007f8:	2120      	movs	r1, #32
 80007fa:	430a      	orrs	r2, r1
 80007fc:	635a      	str	r2, [r3, #52]	@ 0x34
 80007fe:	4b2e      	ldr	r3, [pc, #184]	@ (80008b8 <MX_GPIO_Init+0xf4>)
 8000800:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000802:	2220      	movs	r2, #32
 8000804:	4013      	ands	r3, r2
 8000806:	60fb      	str	r3, [r7, #12]
 8000808:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800080a:	4b2b      	ldr	r3, [pc, #172]	@ (80008b8 <MX_GPIO_Init+0xf4>)
 800080c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800080e:	4b2a      	ldr	r3, [pc, #168]	@ (80008b8 <MX_GPIO_Init+0xf4>)
 8000810:	2102      	movs	r1, #2
 8000812:	430a      	orrs	r2, r1
 8000814:	635a      	str	r2, [r3, #52]	@ 0x34
 8000816:	4b28      	ldr	r3, [pc, #160]	@ (80008b8 <MX_GPIO_Init+0xf4>)
 8000818:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800081a:	2202      	movs	r2, #2
 800081c:	4013      	ands	r3, r2
 800081e:	60bb      	str	r3, [r7, #8]
 8000820:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000822:	4b25      	ldr	r3, [pc, #148]	@ (80008b8 <MX_GPIO_Init+0xf4>)
 8000824:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000826:	4b24      	ldr	r3, [pc, #144]	@ (80008b8 <MX_GPIO_Init+0xf4>)
 8000828:	2101      	movs	r1, #1
 800082a:	430a      	orrs	r2, r1
 800082c:	635a      	str	r2, [r3, #52]	@ 0x34
 800082e:	4b22      	ldr	r3, [pc, #136]	@ (80008b8 <MX_GPIO_Init+0xf4>)
 8000830:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000832:	2201      	movs	r2, #1
 8000834:	4013      	ands	r3, r2
 8000836:	607b      	str	r3, [r7, #4]
 8000838:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RELAY_480_Pin|RELAY_120_Pin, GPIO_PIN_RESET);
 800083a:	23c0      	movs	r3, #192	@ 0xc0
 800083c:	005b      	lsls	r3, r3, #1
 800083e:	481f      	ldr	r0, [pc, #124]	@ (80008bc <MX_GPIO_Init+0xf8>)
 8000840:	2200      	movs	r2, #0
 8000842:	0019      	movs	r1, r3
 8000844:	f001 fea7 	bl	8002596 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SENSE_120_Pin ESTOP_SENSE_Pin */
  GPIO_InitStruct.Pin = SENSE_120_Pin|ESTOP_SENSE_Pin;
 8000848:	193b      	adds	r3, r7, r4
 800084a:	2282      	movs	r2, #130	@ 0x82
 800084c:	0212      	lsls	r2, r2, #8
 800084e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000850:	193b      	adds	r3, r7, r4
 8000852:	2200      	movs	r2, #0
 8000854:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000856:	193b      	adds	r3, r7, r4
 8000858:	2200      	movs	r2, #0
 800085a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800085c:	193b      	adds	r3, r7, r4
 800085e:	4a17      	ldr	r2, [pc, #92]	@ (80008bc <MX_GPIO_Init+0xf8>)
 8000860:	0019      	movs	r1, r3
 8000862:	0010      	movs	r0, r2
 8000864:	f001 fc30 	bl	80020c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : MANUAL_Pin */
  GPIO_InitStruct.Pin = MANUAL_Pin;
 8000868:	193b      	adds	r3, r7, r4
 800086a:	2240      	movs	r2, #64	@ 0x40
 800086c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800086e:	193b      	adds	r3, r7, r4
 8000870:	2200      	movs	r2, #0
 8000872:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000874:	193b      	adds	r3, r7, r4
 8000876:	2201      	movs	r2, #1
 8000878:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(MANUAL_GPIO_Port, &GPIO_InitStruct);
 800087a:	193b      	adds	r3, r7, r4
 800087c:	4a0f      	ldr	r2, [pc, #60]	@ (80008bc <MX_GPIO_Init+0xf8>)
 800087e:	0019      	movs	r1, r3
 8000880:	0010      	movs	r0, r2
 8000882:	f001 fc21 	bl	80020c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : RELAY_480_Pin RELAY_120_Pin */
  GPIO_InitStruct.Pin = RELAY_480_Pin|RELAY_120_Pin;
 8000886:	0021      	movs	r1, r4
 8000888:	187b      	adds	r3, r7, r1
 800088a:	22c0      	movs	r2, #192	@ 0xc0
 800088c:	0052      	lsls	r2, r2, #1
 800088e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000890:	187b      	adds	r3, r7, r1
 8000892:	2201      	movs	r2, #1
 8000894:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000896:	187b      	adds	r3, r7, r1
 8000898:	2200      	movs	r2, #0
 800089a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800089c:	187b      	adds	r3, r7, r1
 800089e:	2200      	movs	r2, #0
 80008a0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008a2:	187b      	adds	r3, r7, r1
 80008a4:	4a05      	ldr	r2, [pc, #20]	@ (80008bc <MX_GPIO_Init+0xf8>)
 80008a6:	0019      	movs	r1, r3
 80008a8:	0010      	movs	r0, r2
 80008aa:	f001 fc0d 	bl	80020c8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80008ae:	46c0      	nop			@ (mov r8, r8)
 80008b0:	46bd      	mov	sp, r7
 80008b2:	b00b      	add	sp, #44	@ 0x2c
 80008b4:	bd90      	pop	{r4, r7, pc}
 80008b6:	46c0      	nop			@ (mov r8, r8)
 80008b8:	40021000 	.word	0x40021000
 80008bc:	50000400 	.word	0x50000400

080008c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008c4:	b672      	cpsid	i
}
 80008c6:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008c8:	46c0      	nop			@ (mov r8, r8)
 80008ca:	e7fd      	b.n	80008c8 <Error_Handler+0x8>

080008cc <HAL_UARTEx_RxEventCallback>:

/*
 * Modbus reception handler function
 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80008cc:	b590      	push	{r4, r7, lr}
 80008ce:	b085      	sub	sp, #20
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	6078      	str	r0, [r7, #4]
 80008d4:	000a      	movs	r2, r1
 80008d6:	1cbb      	adds	r3, r7, #2
 80008d8:	801a      	strh	r2, [r3, #0]
	if(huart->Instance == USART1)
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	4a45      	ldr	r2, [pc, #276]	@ (80009f4 <HAL_UARTEx_RxEventCallback+0x128>)
 80008e0:	4293      	cmp	r3, r2
 80008e2:	d000      	beq.n	80008e6 <HAL_UARTEx_RxEventCallback+0x1a>
 80008e4:	e081      	b.n	80009ea <HAL_UARTEx_RxEventCallback+0x11e>
	{
		chunk_start_i = chunk_end_i;  // Update the last position before copying new data
 80008e6:	4b44      	ldr	r3, [pc, #272]	@ (80009f8 <HAL_UARTEx_RxEventCallback+0x12c>)
 80008e8:	881b      	ldrh	r3, [r3, #0]
 80008ea:	b29a      	uxth	r2, r3
 80008ec:	4b43      	ldr	r3, [pc, #268]	@ (80009fc <HAL_UARTEx_RxEventCallback+0x130>)
 80008ee:	801a      	strh	r2, [r3, #0]

		/* If the data in large and it is about to exceed the buffer size, we have to route it to the start of the buffer
		 * This is to maintain the circular buffer
		 * The old data in the main buffer will be overlapped
		 */
		if (chunk_start_i + Size > MODBUS_RX_BUFFER_SIZE)  // If the current position + new data size is greater than the main buffer
 80008f0:	4b42      	ldr	r3, [pc, #264]	@ (80009fc <HAL_UARTEx_RxEventCallback+0x130>)
 80008f2:	881b      	ldrh	r3, [r3, #0]
 80008f4:	b29b      	uxth	r3, r3
 80008f6:	001a      	movs	r2, r3
 80008f8:	1cbb      	adds	r3, r7, #2
 80008fa:	881b      	ldrh	r3, [r3, #0]
 80008fc:	18d2      	adds	r2, r2, r3
 80008fe:	2380      	movs	r3, #128	@ 0x80
 8000900:	005b      	lsls	r3, r3, #1
 8000902:	429a      	cmp	r2, r3
 8000904:	dd29      	ble.n	800095a <HAL_UARTEx_RxEventCallback+0x8e>
		{
			uint16_t datatocopy = MODBUS_RX_BUFFER_SIZE - chunk_start_i;  // find out how much space is left in the main buffer
 8000906:	4b3d      	ldr	r3, [pc, #244]	@ (80009fc <HAL_UARTEx_RxEventCallback+0x130>)
 8000908:	881b      	ldrh	r3, [r3, #0]
 800090a:	b29a      	uxth	r2, r3
 800090c:	240e      	movs	r4, #14
 800090e:	193b      	adds	r3, r7, r4
 8000910:	2180      	movs	r1, #128	@ 0x80
 8000912:	0049      	lsls	r1, r1, #1
 8000914:	1a8a      	subs	r2, r1, r2
 8000916:	801a      	strh	r2, [r3, #0]
			memcpy ((uint8_t *)(modbus_rx_buffer + chunk_start_i), rx_chunk, datatocopy);  // copy data in that remaining space
 8000918:	4b38      	ldr	r3, [pc, #224]	@ (80009fc <HAL_UARTEx_RxEventCallback+0x130>)
 800091a:	881b      	ldrh	r3, [r3, #0]
 800091c:	b29b      	uxth	r3, r3
 800091e:	001a      	movs	r2, r3
 8000920:	4b37      	ldr	r3, [pc, #220]	@ (8000a00 <HAL_UARTEx_RxEventCallback+0x134>)
 8000922:	18d0      	adds	r0, r2, r3
 8000924:	193b      	adds	r3, r7, r4
 8000926:	881a      	ldrh	r2, [r3, #0]
 8000928:	4b36      	ldr	r3, [pc, #216]	@ (8000a04 <HAL_UARTEx_RxEventCallback+0x138>)
 800092a:	0019      	movs	r1, r3
 800092c:	f004 fad6 	bl	8004edc <memcpy>

			chunk_end_i = (Size - datatocopy);  // update the position
 8000930:	1cba      	adds	r2, r7, #2
 8000932:	193b      	adds	r3, r7, r4
 8000934:	8812      	ldrh	r2, [r2, #0]
 8000936:	881b      	ldrh	r3, [r3, #0]
 8000938:	1ad3      	subs	r3, r2, r3
 800093a:	b29a      	uxth	r2, r3
 800093c:	4b2e      	ldr	r3, [pc, #184]	@ (80009f8 <HAL_UARTEx_RxEventCallback+0x12c>)
 800093e:	801a      	strh	r2, [r3, #0]
			memcpy ((uint8_t *)modbus_rx_buffer, (uint8_t *)(rx_chunk + datatocopy), chunk_end_i);  // copy the remaining data
 8000940:	193b      	adds	r3, r7, r4
 8000942:	881a      	ldrh	r2, [r3, #0]
 8000944:	4b2f      	ldr	r3, [pc, #188]	@ (8000a04 <HAL_UARTEx_RxEventCallback+0x138>)
 8000946:	18d1      	adds	r1, r2, r3
 8000948:	4b2b      	ldr	r3, [pc, #172]	@ (80009f8 <HAL_UARTEx_RxEventCallback+0x12c>)
 800094a:	881b      	ldrh	r3, [r3, #0]
 800094c:	b29b      	uxth	r3, r3
 800094e:	001a      	movs	r2, r3
 8000950:	4b2b      	ldr	r3, [pc, #172]	@ (8000a00 <HAL_UARTEx_RxEventCallback+0x134>)
 8000952:	0018      	movs	r0, r3
 8000954:	f004 fac2 	bl	8004edc <memcpy>
 8000958:	e014      	b.n	8000984 <HAL_UARTEx_RxEventCallback+0xb8>
		/* if the current position + new data size is less than the main buffer
		 * we will simply copy the data into the buffer and update the position
		 */
		else
		{
			memcpy ((uint8_t *)(modbus_rx_buffer + chunk_start_i), rx_chunk, Size);
 800095a:	4b28      	ldr	r3, [pc, #160]	@ (80009fc <HAL_UARTEx_RxEventCallback+0x130>)
 800095c:	881b      	ldrh	r3, [r3, #0]
 800095e:	b29b      	uxth	r3, r3
 8000960:	001a      	movs	r2, r3
 8000962:	4b27      	ldr	r3, [pc, #156]	@ (8000a00 <HAL_UARTEx_RxEventCallback+0x134>)
 8000964:	18d0      	adds	r0, r2, r3
 8000966:	1cbb      	adds	r3, r7, #2
 8000968:	881a      	ldrh	r2, [r3, #0]
 800096a:	4b26      	ldr	r3, [pc, #152]	@ (8000a04 <HAL_UARTEx_RxEventCallback+0x138>)
 800096c:	0019      	movs	r1, r3
 800096e:	f004 fab5 	bl	8004edc <memcpy>
			chunk_end_i = Size + chunk_start_i;
 8000972:	4b22      	ldr	r3, [pc, #136]	@ (80009fc <HAL_UARTEx_RxEventCallback+0x130>)
 8000974:	881b      	ldrh	r3, [r3, #0]
 8000976:	b29a      	uxth	r2, r3
 8000978:	1cbb      	adds	r3, r7, #2
 800097a:	881b      	ldrh	r3, [r3, #0]
 800097c:	18d3      	adds	r3, r2, r3
 800097e:	b29a      	uxth	r2, r3
 8000980:	4b1d      	ldr	r3, [pc, #116]	@ (80009f8 <HAL_UARTEx_RxEventCallback+0x12c>)
 8000982:	801a      	strh	r2, [r3, #0]
		}

		if(modbus_header)
 8000984:	4b20      	ldr	r3, [pc, #128]	@ (8000a08 <HAL_UARTEx_RxEventCallback+0x13c>)
 8000986:	881b      	ldrh	r3, [r3, #0]
 8000988:	b29b      	uxth	r3, r3
 800098a:	2b00      	cmp	r3, #0
 800098c:	d027      	beq.n	80009de <HAL_UARTEx_RxEventCallback+0x112>
		{
			// Log the time for chunk miss error handling
			chunk_time = HAL_GetTick();
 800098e:	f000 feab 	bl	80016e8 <HAL_GetTick>
 8000992:	0002      	movs	r2, r0
 8000994:	4b1d      	ldr	r3, [pc, #116]	@ (8000a0c <HAL_UARTEx_RxEventCallback+0x140>)
 8000996:	601a      	str	r2, [r3, #0]

			start_index = chunk_start_i;
 8000998:	4b18      	ldr	r3, [pc, #96]	@ (80009fc <HAL_UARTEx_RxEventCallback+0x130>)
 800099a:	881b      	ldrh	r3, [r3, #0]
 800099c:	b29a      	uxth	r2, r3
 800099e:	4b1c      	ldr	r3, [pc, #112]	@ (8000a10 <HAL_UARTEx_RxEventCallback+0x144>)
 80009a0:	801a      	strh	r2, [r3, #0]
			modbus_header = 0;
 80009a2:	4b19      	ldr	r3, [pc, #100]	@ (8000a08 <HAL_UARTEx_RxEventCallback+0x13c>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	801a      	strh	r2, [r3, #0]

			// Setup the DMA to receive the # message bytes + crc + 1 in the event that the # bytes is in the message
			HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_chunk, (uint16_t)(((rx_chunk[4] << 8) | rx_chunk[5])*2 + 2 + 1));
 80009a8:	4b16      	ldr	r3, [pc, #88]	@ (8000a04 <HAL_UARTEx_RxEventCallback+0x138>)
 80009aa:	791b      	ldrb	r3, [r3, #4]
 80009ac:	021b      	lsls	r3, r3, #8
 80009ae:	4a15      	ldr	r2, [pc, #84]	@ (8000a04 <HAL_UARTEx_RxEventCallback+0x138>)
 80009b0:	7952      	ldrb	r2, [r2, #5]
 80009b2:	4313      	orrs	r3, r2
 80009b4:	b29b      	uxth	r3, r3
 80009b6:	3301      	adds	r3, #1
 80009b8:	b29b      	uxth	r3, r3
 80009ba:	18db      	adds	r3, r3, r3
 80009bc:	b29b      	uxth	r3, r3
 80009be:	3301      	adds	r3, #1
 80009c0:	b29a      	uxth	r2, r3
 80009c2:	4910      	ldr	r1, [pc, #64]	@ (8000a04 <HAL_UARTEx_RxEventCallback+0x138>)
 80009c4:	4b13      	ldr	r3, [pc, #76]	@ (8000a14 <HAL_UARTEx_RxEventCallback+0x148>)
 80009c6:	0018      	movs	r0, r3
 80009c8:	f004 f996 	bl	8004cf8 <HAL_UARTEx_ReceiveToIdle_DMA>
			__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 80009cc:	4b12      	ldr	r3, [pc, #72]	@ (8000a18 <HAL_UARTEx_RxEventCallback+0x14c>)
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	681a      	ldr	r2, [r3, #0]
 80009d2:	4b11      	ldr	r3, [pc, #68]	@ (8000a18 <HAL_UARTEx_RxEventCallback+0x14c>)
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	2104      	movs	r1, #4
 80009d8:	438a      	bics	r2, r1
 80009da:	601a      	str	r2, [r3, #0]
			 */
			modbus_header = 1;
			rx_int = 1;
		}
	}
}
 80009dc:	e005      	b.n	80009ea <HAL_UARTEx_RxEventCallback+0x11e>
			modbus_header = 1;
 80009de:	4b0a      	ldr	r3, [pc, #40]	@ (8000a08 <HAL_UARTEx_RxEventCallback+0x13c>)
 80009e0:	2201      	movs	r2, #1
 80009e2:	801a      	strh	r2, [r3, #0]
			rx_int = 1;
 80009e4:	4b0d      	ldr	r3, [pc, #52]	@ (8000a1c <HAL_UARTEx_RxEventCallback+0x150>)
 80009e6:	2201      	movs	r2, #1
 80009e8:	701a      	strb	r2, [r3, #0]
}
 80009ea:	46c0      	nop			@ (mov r8, r8)
 80009ec:	46bd      	mov	sp, r7
 80009ee:	b005      	add	sp, #20
 80009f0:	bd90      	pop	{r4, r7, pc}
 80009f2:	46c0      	nop			@ (mov r8, r8)
 80009f4:	40013800 	.word	0x40013800
 80009f8:	20000438 	.word	0x20000438
 80009fc:	20000436 	.word	0x20000436
 8000a00:	20000130 	.word	0x20000130
 8000a04:	20000330 	.word	0x20000330
 8000a08:	2000000a 	.word	0x2000000a
 8000a0c:	20000430 	.word	0x20000430
 8000a10:	20000434 	.word	0x20000434
 8000a14:	20000034 	.word	0x20000034
 8000a18:	200000c8 	.word	0x200000c8
 8000a1c:	2000043a 	.word	0x2000043a

08000a20 <HAL_UART_TxCpltCallback>:

// Transmit Interrupt Handler
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b082      	sub	sp, #8
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
	tx_int = 1;
 8000a28:	4b03      	ldr	r3, [pc, #12]	@ (8000a38 <HAL_UART_TxCpltCallback+0x18>)
 8000a2a:	2201      	movs	r2, #1
 8000a2c:	701a      	strb	r2, [r3, #0]
}
 8000a2e:	46c0      	nop			@ (mov r8, r8)
 8000a30:	46bd      	mov	sp, r7
 8000a32:	b002      	add	sp, #8
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	46c0      	nop			@ (mov r8, r8)
 8000a38:	2000043b 	.word	0x2000043b

08000a3c <handle_chunk_miss>:


// Chunk Miss Error Handling Function
int8_t handle_chunk_miss()
{
 8000a3c:	b590      	push	{r4, r7, lr}
 8000a3e:	b083      	sub	sp, #12
 8000a40:	af00      	add	r7, sp, #0
	if(modbus_header == 0)
 8000a42:	4b15      	ldr	r3, [pc, #84]	@ (8000a98 <handle_chunk_miss+0x5c>)
 8000a44:	881b      	ldrh	r3, [r3, #0]
 8000a46:	b29b      	uxth	r3, r3
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d120      	bne.n	8000a8e <handle_chunk_miss+0x52>
	{
		if(HAL_GetTick() - chunk_time > 10)
 8000a4c:	f000 fe4c 	bl	80016e8 <HAL_GetTick>
 8000a50:	0002      	movs	r2, r0
 8000a52:	4b12      	ldr	r3, [pc, #72]	@ (8000a9c <handle_chunk_miss+0x60>)
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	1ad3      	subs	r3, r2, r3
 8000a58:	2b0a      	cmp	r3, #10
 8000a5a:	d918      	bls.n	8000a8e <handle_chunk_miss+0x52>
		{
			// TODO: Log the chunk miss as an error
			modbus_header = 1;
 8000a5c:	4b0e      	ldr	r3, [pc, #56]	@ (8000a98 <handle_chunk_miss+0x5c>)
 8000a5e:	2201      	movs	r2, #1
 8000a60:	801a      	strh	r2, [r3, #0]
			int8_t status = HAL_UART_Abort(&huart1);
 8000a62:	4b0f      	ldr	r3, [pc, #60]	@ (8000aa0 <handle_chunk_miss+0x64>)
 8000a64:	0018      	movs	r0, r3
 8000a66:	f002 fb63 	bl	8003130 <HAL_UART_Abort>
 8000a6a:	0003      	movs	r3, r0
 8000a6c:	001a      	movs	r2, r3
 8000a6e:	1dfb      	adds	r3, r7, #7
 8000a70:	701a      	strb	r2, [r3, #0]
			if(status == HAL_OK)
 8000a72:	1dfb      	adds	r3, r7, #7
 8000a74:	781b      	ldrb	r3, [r3, #0]
 8000a76:	b25b      	sxtb	r3, r3
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d104      	bne.n	8000a86 <handle_chunk_miss+0x4a>
			{
				status = modbus_set_rx();
 8000a7c:	1dfc      	adds	r4, r7, #7
 8000a7e:	f000 fad9 	bl	8001034 <modbus_set_rx>
 8000a82:	0003      	movs	r3, r0
 8000a84:	7023      	strb	r3, [r4, #0]
			}
			return status;
 8000a86:	1dfb      	adds	r3, r7, #7
 8000a88:	781b      	ldrb	r3, [r3, #0]
 8000a8a:	b25b      	sxtb	r3, r3
 8000a8c:	e000      	b.n	8000a90 <handle_chunk_miss+0x54>
		}
	}
	return HAL_OK;
 8000a8e:	2300      	movs	r3, #0
}
 8000a90:	0018      	movs	r0, r3
 8000a92:	46bd      	mov	sp, r7
 8000a94:	b003      	add	sp, #12
 8000a96:	bd90      	pop	{r4, r7, pc}
 8000a98:	2000000a 	.word	0x2000000a
 8000a9c:	20000430 	.word	0x20000430
 8000aa0:	20000034 	.word	0x20000034

08000aa4 <get_rx_buffer>:

/*
	Modbus get the raw message received through UART
 */
uint8_t get_rx_buffer(uint8_t index)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b082      	sub	sp, #8
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	0002      	movs	r2, r0
 8000aac:	1dfb      	adds	r3, r7, #7
 8000aae:	701a      	strb	r2, [r3, #0]
	if (index < MODBUS_RX_BUFFER_SIZE - 1)
 8000ab0:	1dfb      	adds	r3, r7, #7
 8000ab2:	781b      	ldrb	r3, [r3, #0]
 8000ab4:	2bff      	cmp	r3, #255	@ 0xff
 8000ab6:	d01e      	beq.n	8000af6 <get_rx_buffer+0x52>
	{
		return ((start_index + index) > (MODBUS_RX_BUFFER_SIZE - 1))?
 8000ab8:	4b11      	ldr	r3, [pc, #68]	@ (8000b00 <get_rx_buffer+0x5c>)
 8000aba:	881b      	ldrh	r3, [r3, #0]
 8000abc:	b29b      	uxth	r3, r3
 8000abe:	001a      	movs	r2, r3
 8000ac0:	1dfb      	adds	r3, r7, #7
 8000ac2:	781b      	ldrb	r3, [r3, #0]
 8000ac4:	18d3      	adds	r3, r2, r3
				modbus_rx_buffer[(start_index + index) - MODBUS_RX_BUFFER_SIZE] :
 8000ac6:	2bff      	cmp	r3, #255	@ 0xff
 8000ac8:	dd0b      	ble.n	8000ae2 <get_rx_buffer+0x3e>
 8000aca:	4b0d      	ldr	r3, [pc, #52]	@ (8000b00 <get_rx_buffer+0x5c>)
 8000acc:	881b      	ldrh	r3, [r3, #0]
 8000ace:	b29b      	uxth	r3, r3
 8000ad0:	001a      	movs	r2, r3
 8000ad2:	1dfb      	adds	r3, r7, #7
 8000ad4:	781b      	ldrb	r3, [r3, #0]
 8000ad6:	18d3      	adds	r3, r2, r3
 8000ad8:	3b01      	subs	r3, #1
 8000ada:	3bff      	subs	r3, #255	@ 0xff
 8000adc:	4a09      	ldr	r2, [pc, #36]	@ (8000b04 <get_rx_buffer+0x60>)
 8000ade:	5cd3      	ldrb	r3, [r2, r3]
 8000ae0:	e00a      	b.n	8000af8 <get_rx_buffer+0x54>
				modbus_rx_buffer[start_index + index];
 8000ae2:	4b07      	ldr	r3, [pc, #28]	@ (8000b00 <get_rx_buffer+0x5c>)
 8000ae4:	881b      	ldrh	r3, [r3, #0]
 8000ae6:	b29b      	uxth	r3, r3
 8000ae8:	001a      	movs	r2, r3
 8000aea:	1dfb      	adds	r3, r7, #7
 8000aec:	781b      	ldrb	r3, [r3, #0]
 8000aee:	18d3      	adds	r3, r2, r3
				modbus_rx_buffer[(start_index + index) - MODBUS_RX_BUFFER_SIZE] :
 8000af0:	4a04      	ldr	r2, [pc, #16]	@ (8000b04 <get_rx_buffer+0x60>)
 8000af2:	5cd3      	ldrb	r3, [r2, r3]
 8000af4:	e000      	b.n	8000af8 <get_rx_buffer+0x54>
	}
	return 0xFF;
 8000af6:	23ff      	movs	r3, #255	@ 0xff
}
 8000af8:	0018      	movs	r0, r3
 8000afa:	46bd      	mov	sp, r7
 8000afc:	b002      	add	sp, #8
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	20000434 	.word	0x20000434
 8000b04:	20000130 	.word	0x20000130

08000b08 <return_holding_registers>:

/*
	Modbus Slave Return Multiple holding registers
 */
int8_t return_holding_registers()
{
 8000b08:	b590      	push	{r4, r7, lr}
 8000b0a:	b083      	sub	sp, #12
 8000b0c:	af00      	add	r7, sp, #0
	// Handle Error Checking
	uint16_t first_register_address = (get_rx_buffer(2) << 8) | get_rx_buffer(3);
 8000b0e:	2002      	movs	r0, #2
 8000b10:	f7ff ffc8 	bl	8000aa4 <get_rx_buffer>
 8000b14:	0003      	movs	r3, r0
 8000b16:	021b      	lsls	r3, r3, #8
 8000b18:	b21c      	sxth	r4, r3
 8000b1a:	2003      	movs	r0, #3
 8000b1c:	f7ff ffc2 	bl	8000aa4 <get_rx_buffer>
 8000b20:	0003      	movs	r3, r0
 8000b22:	b21b      	sxth	r3, r3
 8000b24:	4323      	orrs	r3, r4
 8000b26:	b21a      	sxth	r2, r3
 8000b28:	1d3b      	adds	r3, r7, #4
 8000b2a:	801a      	strh	r2, [r3, #0]

	// Get the number of registers requested by the master
	uint16_t num_registers = (get_rx_buffer(4) << 8) | get_rx_buffer(5);
 8000b2c:	2004      	movs	r0, #4
 8000b2e:	f7ff ffb9 	bl	8000aa4 <get_rx_buffer>
 8000b32:	0003      	movs	r3, r0
 8000b34:	021b      	lsls	r3, r3, #8
 8000b36:	b21c      	sxth	r4, r3
 8000b38:	2005      	movs	r0, #5
 8000b3a:	f7ff ffb3 	bl	8000aa4 <get_rx_buffer>
 8000b3e:	0003      	movs	r3, r0
 8000b40:	b21b      	sxth	r3, r3
 8000b42:	4323      	orrs	r3, r4
 8000b44:	b21a      	sxth	r2, r3
 8000b46:	1cbb      	adds	r3, r7, #2
 8000b48:	801a      	strh	r2, [r3, #0]

	if(num_registers > RX_BUFFER_SIZE || num_registers < 1) // 125 is the limit according to modbus protocol
 8000b4a:	1cbb      	adds	r3, r7, #2
 8000b4c:	881b      	ldrh	r3, [r3, #0]
 8000b4e:	2b7d      	cmp	r3, #125	@ 0x7d
 8000b50:	d803      	bhi.n	8000b5a <return_holding_registers+0x52>
 8000b52:	1cbb      	adds	r3, r7, #2
 8000b54:	881b      	ldrh	r3, [r3, #0]
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d104      	bne.n	8000b64 <return_holding_registers+0x5c>
	{
		return modbus_exception(MB_ILLEGAL_DATA_VALUE);
 8000b5a:	2006      	movs	r0, #6
 8000b5c:	f000 f95e 	bl	8000e1c <modbus_exception>
 8000b60:	0003      	movs	r3, r0
 8000b62:	e065      	b.n	8000c30 <return_holding_registers+0x128>
	}

	uint16_t last_register_address = first_register_address + (num_registers - 1);
 8000b64:	1cba      	adds	r2, r7, #2
 8000b66:	1d3b      	adds	r3, r7, #4
 8000b68:	8812      	ldrh	r2, [r2, #0]
 8000b6a:	881b      	ldrh	r3, [r3, #0]
 8000b6c:	18d3      	adds	r3, r2, r3
 8000b6e:	b29a      	uxth	r2, r3
 8000b70:	003b      	movs	r3, r7
 8000b72:	3a01      	subs	r2, #1
 8000b74:	801a      	strh	r2, [r3, #0]

	if(last_register_address > NUM_HOLDING_REGISTERS)
 8000b76:	003b      	movs	r3, r7
 8000b78:	881b      	ldrh	r3, [r3, #0]
 8000b7a:	2b05      	cmp	r3, #5
 8000b7c:	d904      	bls.n	8000b88 <return_holding_registers+0x80>
	{
		return modbus_exception(MB_ILLEGAL_DATA_ADDRESS);
 8000b7e:	2005      	movs	r0, #5
 8000b80:	f000 f94c 	bl	8000e1c <modbus_exception>
 8000b84:	0003      	movs	r3, r0
 8000b86:	e053      	b.n	8000c30 <return_holding_registers+0x128>
	}

	// Return register values

	modbus_tx_buffer[0] = get_rx_buffer(0); // Append Slave id
 8000b88:	2000      	movs	r0, #0
 8000b8a:	f7ff ff8b 	bl	8000aa4 <get_rx_buffer>
 8000b8e:	0003      	movs	r3, r0
 8000b90:	001a      	movs	r2, r3
 8000b92:	4b29      	ldr	r3, [pc, #164]	@ (8000c38 <return_holding_registers+0x130>)
 8000b94:	701a      	strb	r2, [r3, #0]
	modbus_tx_buffer[1] = get_rx_buffer(1); // Append Function Code
 8000b96:	2001      	movs	r0, #1
 8000b98:	f7ff ff84 	bl	8000aa4 <get_rx_buffer>
 8000b9c:	0003      	movs	r3, r0
 8000b9e:	001a      	movs	r2, r3
 8000ba0:	4b25      	ldr	r3, [pc, #148]	@ (8000c38 <return_holding_registers+0x130>)
 8000ba2:	705a      	strb	r2, [r3, #1]
	modbus_tx_buffer[2] = num_registers * 2; // Append number of bytes
 8000ba4:	1cbb      	adds	r3, r7, #2
 8000ba6:	881b      	ldrh	r3, [r3, #0]
 8000ba8:	b2db      	uxtb	r3, r3
 8000baa:	18db      	adds	r3, r3, r3
 8000bac:	b2da      	uxtb	r2, r3
 8000bae:	4b22      	ldr	r3, [pc, #136]	@ (8000c38 <return_holding_registers+0x130>)
 8000bb0:	709a      	strb	r2, [r3, #2]
	uint8_t index = 3;
 8000bb2:	1dfb      	adds	r3, r7, #7
 8000bb4:	2203      	movs	r2, #3
 8000bb6:	701a      	strb	r2, [r3, #0]

	// Append the Register Values
	for(uint8_t i = 0; i < num_registers; i++)
 8000bb8:	1dbb      	adds	r3, r7, #6
 8000bba:	2200      	movs	r2, #0
 8000bbc:	701a      	strb	r2, [r3, #0]
 8000bbe:	e028      	b.n	8000c12 <return_holding_registers+0x10a>
	{
		modbus_tx_buffer[index++] = high_byte(holding_register_database[first_register_address + i]);
 8000bc0:	1d3b      	adds	r3, r7, #4
 8000bc2:	881a      	ldrh	r2, [r3, #0]
 8000bc4:	1dbb      	adds	r3, r7, #6
 8000bc6:	781b      	ldrb	r3, [r3, #0]
 8000bc8:	18d2      	adds	r2, r2, r3
 8000bca:	4b1c      	ldr	r3, [pc, #112]	@ (8000c3c <return_holding_registers+0x134>)
 8000bcc:	0052      	lsls	r2, r2, #1
 8000bce:	5ad3      	ldrh	r3, [r2, r3]
 8000bd0:	0a1b      	lsrs	r3, r3, #8
 8000bd2:	b299      	uxth	r1, r3
 8000bd4:	1dfb      	adds	r3, r7, #7
 8000bd6:	781b      	ldrb	r3, [r3, #0]
 8000bd8:	1dfa      	adds	r2, r7, #7
 8000bda:	1c58      	adds	r0, r3, #1
 8000bdc:	7010      	strb	r0, [r2, #0]
 8000bde:	001a      	movs	r2, r3
 8000be0:	b2c9      	uxtb	r1, r1
 8000be2:	4b15      	ldr	r3, [pc, #84]	@ (8000c38 <return_holding_registers+0x130>)
 8000be4:	5499      	strb	r1, [r3, r2]
		modbus_tx_buffer[index++] = low_byte(holding_register_database[first_register_address + i]);
 8000be6:	1d3b      	adds	r3, r7, #4
 8000be8:	881a      	ldrh	r2, [r3, #0]
 8000bea:	1dbb      	adds	r3, r7, #6
 8000bec:	781b      	ldrb	r3, [r3, #0]
 8000bee:	18d2      	adds	r2, r2, r3
 8000bf0:	4b12      	ldr	r3, [pc, #72]	@ (8000c3c <return_holding_registers+0x134>)
 8000bf2:	0052      	lsls	r2, r2, #1
 8000bf4:	5ad1      	ldrh	r1, [r2, r3]
 8000bf6:	1dfb      	adds	r3, r7, #7
 8000bf8:	781b      	ldrb	r3, [r3, #0]
 8000bfa:	1dfa      	adds	r2, r7, #7
 8000bfc:	1c58      	adds	r0, r3, #1
 8000bfe:	7010      	strb	r0, [r2, #0]
 8000c00:	001a      	movs	r2, r3
 8000c02:	b2c9      	uxtb	r1, r1
 8000c04:	4b0c      	ldr	r3, [pc, #48]	@ (8000c38 <return_holding_registers+0x130>)
 8000c06:	5499      	strb	r1, [r3, r2]
	for(uint8_t i = 0; i < num_registers; i++)
 8000c08:	1dbb      	adds	r3, r7, #6
 8000c0a:	781a      	ldrb	r2, [r3, #0]
 8000c0c:	1dbb      	adds	r3, r7, #6
 8000c0e:	3201      	adds	r2, #1
 8000c10:	701a      	strb	r2, [r3, #0]
 8000c12:	1dbb      	adds	r3, r7, #6
 8000c14:	781b      	ldrb	r3, [r3, #0]
 8000c16:	b29b      	uxth	r3, r3
 8000c18:	1cba      	adds	r2, r7, #2
 8000c1a:	8812      	ldrh	r2, [r2, #0]
 8000c1c:	429a      	cmp	r2, r3
 8000c1e:	d8cf      	bhi.n	8000bc0 <return_holding_registers+0xb8>
	}

	return modbus_send(modbus_tx_buffer, index);
 8000c20:	1dfb      	adds	r3, r7, #7
 8000c22:	781a      	ldrb	r2, [r3, #0]
 8000c24:	4b04      	ldr	r3, [pc, #16]	@ (8000c38 <return_holding_registers+0x130>)
 8000c26:	0011      	movs	r1, r2
 8000c28:	0018      	movs	r0, r3
 8000c2a:	f000 f985 	bl	8000f38 <modbus_send>
 8000c2e:	0003      	movs	r3, r0
}
 8000c30:	0018      	movs	r0, r3
 8000c32:	46bd      	mov	sp, r7
 8000c34:	b003      	add	sp, #12
 8000c36:	bd90      	pop	{r4, r7, pc}
 8000c38:	20000230 	.word	0x20000230
 8000c3c:	20000000 	.word	0x20000000

08000c40 <edit_multiple_registers>:

/*
	Modbus Slave Edit Multiple holding registers
 */
int8_t edit_multiple_registers()
{
 8000c40:	b5b0      	push	{r4, r5, r7, lr}
 8000c42:	b084      	sub	sp, #16
 8000c44:	af00      	add	r7, sp, #0
	// Handle Error Checking
	uint16_t first_register_address = (get_rx_buffer(2) << 8) | get_rx_buffer(3);
 8000c46:	2002      	movs	r0, #2
 8000c48:	f7ff ff2c 	bl	8000aa4 <get_rx_buffer>
 8000c4c:	0003      	movs	r3, r0
 8000c4e:	021b      	lsls	r3, r3, #8
 8000c50:	b21c      	sxth	r4, r3
 8000c52:	2003      	movs	r0, #3
 8000c54:	f7ff ff26 	bl	8000aa4 <get_rx_buffer>
 8000c58:	0003      	movs	r3, r0
 8000c5a:	b21b      	sxth	r3, r3
 8000c5c:	4323      	orrs	r3, r4
 8000c5e:	b21a      	sxth	r2, r3
 8000c60:	230c      	movs	r3, #12
 8000c62:	18fb      	adds	r3, r7, r3
 8000c64:	801a      	strh	r2, [r3, #0]

	uint16_t num_registers = (get_rx_buffer(4) << 8) | get_rx_buffer(5);
 8000c66:	2004      	movs	r0, #4
 8000c68:	f7ff ff1c 	bl	8000aa4 <get_rx_buffer>
 8000c6c:	0003      	movs	r3, r0
 8000c6e:	021b      	lsls	r3, r3, #8
 8000c70:	b21c      	sxth	r4, r3
 8000c72:	2005      	movs	r0, #5
 8000c74:	f7ff ff16 	bl	8000aa4 <get_rx_buffer>
 8000c78:	0003      	movs	r3, r0
 8000c7a:	b21b      	sxth	r3, r3
 8000c7c:	4323      	orrs	r3, r4
 8000c7e:	b21a      	sxth	r2, r3
 8000c80:	210a      	movs	r1, #10
 8000c82:	187b      	adds	r3, r7, r1
 8000c84:	801a      	strh	r2, [r3, #0]

	if(num_registers > 125 || num_registers < 1) // 125 is the limit according to modbus protocol
 8000c86:	000a      	movs	r2, r1
 8000c88:	18bb      	adds	r3, r7, r2
 8000c8a:	881b      	ldrh	r3, [r3, #0]
 8000c8c:	2b7d      	cmp	r3, #125	@ 0x7d
 8000c8e:	d803      	bhi.n	8000c98 <edit_multiple_registers+0x58>
 8000c90:	18bb      	adds	r3, r7, r2
 8000c92:	881b      	ldrh	r3, [r3, #0]
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d104      	bne.n	8000ca2 <edit_multiple_registers+0x62>
	{
		return modbus_exception(MB_ILLEGAL_DATA_VALUE);
 8000c98:	2006      	movs	r0, #6
 8000c9a:	f000 f8bf 	bl	8000e1c <modbus_exception>
 8000c9e:	0003      	movs	r3, r0
 8000ca0:	e0b4      	b.n	8000e0c <edit_multiple_registers+0x1cc>
	}

	uint16_t last_register_address = first_register_address + (num_registers - 1);
 8000ca2:	230a      	movs	r3, #10
 8000ca4:	18fa      	adds	r2, r7, r3
 8000ca6:	230c      	movs	r3, #12
 8000ca8:	18fb      	adds	r3, r7, r3
 8000caa:	8812      	ldrh	r2, [r2, #0]
 8000cac:	881b      	ldrh	r3, [r3, #0]
 8000cae:	18d3      	adds	r3, r2, r3
 8000cb0:	b29a      	uxth	r2, r3
 8000cb2:	2108      	movs	r1, #8
 8000cb4:	187b      	adds	r3, r7, r1
 8000cb6:	3a01      	subs	r2, #1
 8000cb8:	801a      	strh	r2, [r3, #0]

	if(last_register_address > NUM_HOLDING_REGISTERS)
 8000cba:	187b      	adds	r3, r7, r1
 8000cbc:	881b      	ldrh	r3, [r3, #0]
 8000cbe:	2b05      	cmp	r3, #5
 8000cc0:	d904      	bls.n	8000ccc <edit_multiple_registers+0x8c>
	{
		return modbus_exception(MB_ILLEGAL_DATA_ADDRESS);
 8000cc2:	2005      	movs	r0, #5
 8000cc4:	f000 f8aa 	bl	8000e1c <modbus_exception>
 8000cc8:	0003      	movs	r3, r0
 8000cca:	e09f      	b.n	8000e0c <edit_multiple_registers+0x1cc>
	}

	if((first_register_address <= GPIO_READ) && (last_register_address >= GPIO_READ))
 8000ccc:	230c      	movs	r3, #12
 8000cce:	18fb      	adds	r3, r7, r3
 8000cd0:	881b      	ldrh	r3, [r3, #0]
 8000cd2:	2b02      	cmp	r3, #2
 8000cd4:	d809      	bhi.n	8000cea <edit_multiple_registers+0xaa>
 8000cd6:	2308      	movs	r3, #8
 8000cd8:	18fb      	adds	r3, r7, r3
 8000cda:	881b      	ldrh	r3, [r3, #0]
 8000cdc:	2b01      	cmp	r3, #1
 8000cde:	d904      	bls.n	8000cea <edit_multiple_registers+0xaa>
	{
		// Ensure that sensor values are restricted to read-only
		return modbus_exception(MB_ILLEGAL_FUNCTION);
 8000ce0:	2004      	movs	r0, #4
 8000ce2:	f000 f89b 	bl	8000e1c <modbus_exception>
 8000ce6:	0003      	movs	r3, r0
 8000ce8:	e090      	b.n	8000e0c <edit_multiple_registers+0x1cc>
	}

	// Edit holding registers
	modbus_tx_buffer[0] = get_rx_buffer(0); // Append Slave id
 8000cea:	2000      	movs	r0, #0
 8000cec:	f7ff feda 	bl	8000aa4 <get_rx_buffer>
 8000cf0:	0003      	movs	r3, r0
 8000cf2:	001a      	movs	r2, r3
 8000cf4:	4b47      	ldr	r3, [pc, #284]	@ (8000e14 <edit_multiple_registers+0x1d4>)
 8000cf6:	701a      	strb	r2, [r3, #0]
	modbus_tx_buffer[1] = get_rx_buffer(1); // Append Function Code
 8000cf8:	2001      	movs	r0, #1
 8000cfa:	f7ff fed3 	bl	8000aa4 <get_rx_buffer>
 8000cfe:	0003      	movs	r3, r0
 8000d00:	001a      	movs	r2, r3
 8000d02:	4b44      	ldr	r3, [pc, #272]	@ (8000e14 <edit_multiple_registers+0x1d4>)
 8000d04:	705a      	strb	r2, [r3, #1]
	// Append the Write Address (high byte then low byte)
	modbus_tx_buffer[2] = get_rx_buffer(2);
 8000d06:	2002      	movs	r0, #2
 8000d08:	f7ff fecc 	bl	8000aa4 <get_rx_buffer>
 8000d0c:	0003      	movs	r3, r0
 8000d0e:	001a      	movs	r2, r3
 8000d10:	4b40      	ldr	r3, [pc, #256]	@ (8000e14 <edit_multiple_registers+0x1d4>)
 8000d12:	709a      	strb	r2, [r3, #2]
	modbus_tx_buffer[3] = get_rx_buffer(3);
 8000d14:	2003      	movs	r0, #3
 8000d16:	f7ff fec5 	bl	8000aa4 <get_rx_buffer>
 8000d1a:	0003      	movs	r3, r0
 8000d1c:	001a      	movs	r2, r3
 8000d1e:	4b3d      	ldr	r3, [pc, #244]	@ (8000e14 <edit_multiple_registers+0x1d4>)
 8000d20:	70da      	strb	r2, [r3, #3]
	// Append the quantity of registers to be written (high byte then low byte)
	modbus_tx_buffer[4] = get_rx_buffer(4);
 8000d22:	2004      	movs	r0, #4
 8000d24:	f7ff febe 	bl	8000aa4 <get_rx_buffer>
 8000d28:	0003      	movs	r3, r0
 8000d2a:	001a      	movs	r2, r3
 8000d2c:	4b39      	ldr	r3, [pc, #228]	@ (8000e14 <edit_multiple_registers+0x1d4>)
 8000d2e:	711a      	strb	r2, [r3, #4]
	modbus_tx_buffer[5] = get_rx_buffer(5);
 8000d30:	2005      	movs	r0, #5
 8000d32:	f7ff feb7 	bl	8000aa4 <get_rx_buffer>
 8000d36:	0003      	movs	r3, r0
 8000d38:	001a      	movs	r2, r3
 8000d3a:	4b36      	ldr	r3, [pc, #216]	@ (8000e14 <edit_multiple_registers+0x1d4>)
 8000d3c:	715a      	strb	r2, [r3, #5]
	uint8_t index = 6;
 8000d3e:	1dfb      	adds	r3, r7, #7
 8000d40:	2206      	movs	r2, #6
 8000d42:	701a      	strb	r2, [r3, #0]

	for(uint8_t i = 0; i < num_registers; i++)
 8000d44:	230f      	movs	r3, #15
 8000d46:	18fb      	adds	r3, r7, r3
 8000d48:	2200      	movs	r2, #0
 8000d4a:	701a      	strb	r2, [r3, #0]
 8000d4c:	e032      	b.n	8000db4 <edit_multiple_registers+0x174>
	{
		holding_register_database[first_register_address + i] = (get_rx_buffer(2 * i + 7) << 8) | get_rx_buffer(2 * i + 8);
 8000d4e:	250f      	movs	r5, #15
 8000d50:	197b      	adds	r3, r7, r5
 8000d52:	781b      	ldrb	r3, [r3, #0]
 8000d54:	18db      	adds	r3, r3, r3
 8000d56:	b2db      	uxtb	r3, r3
 8000d58:	3307      	adds	r3, #7
 8000d5a:	b2db      	uxtb	r3, r3
 8000d5c:	0018      	movs	r0, r3
 8000d5e:	f7ff fea1 	bl	8000aa4 <get_rx_buffer>
 8000d62:	0003      	movs	r3, r0
 8000d64:	021b      	lsls	r3, r3, #8
 8000d66:	b21c      	sxth	r4, r3
 8000d68:	197b      	adds	r3, r7, r5
 8000d6a:	781b      	ldrb	r3, [r3, #0]
 8000d6c:	3304      	adds	r3, #4
 8000d6e:	b2db      	uxtb	r3, r3
 8000d70:	18db      	adds	r3, r3, r3
 8000d72:	b2db      	uxtb	r3, r3
 8000d74:	0018      	movs	r0, r3
 8000d76:	f7ff fe95 	bl	8000aa4 <get_rx_buffer>
 8000d7a:	0003      	movs	r3, r0
 8000d7c:	b21b      	sxth	r3, r3
 8000d7e:	4323      	orrs	r3, r4
 8000d80:	b219      	sxth	r1, r3
 8000d82:	200c      	movs	r0, #12
 8000d84:	183b      	adds	r3, r7, r0
 8000d86:	881a      	ldrh	r2, [r3, #0]
 8000d88:	197b      	adds	r3, r7, r5
 8000d8a:	781b      	ldrb	r3, [r3, #0]
 8000d8c:	18d2      	adds	r2, r2, r3
 8000d8e:	b289      	uxth	r1, r1
 8000d90:	4b21      	ldr	r3, [pc, #132]	@ (8000e18 <edit_multiple_registers+0x1d8>)
 8000d92:	0052      	lsls	r2, r2, #1
 8000d94:	52d1      	strh	r1, [r2, r3]

		// Handle the range boundaries of each writable register
		handle_range(first_register_address + i);
 8000d96:	197b      	adds	r3, r7, r5
 8000d98:	781b      	ldrb	r3, [r3, #0]
 8000d9a:	b29a      	uxth	r2, r3
 8000d9c:	183b      	adds	r3, r7, r0
 8000d9e:	881b      	ldrh	r3, [r3, #0]
 8000da0:	18d3      	adds	r3, r2, r3
 8000da2:	b29b      	uxth	r3, r3
 8000da4:	0018      	movs	r0, r3
 8000da6:	f000 f863 	bl	8000e70 <handle_range>
	for(uint8_t i = 0; i < num_registers; i++)
 8000daa:	197b      	adds	r3, r7, r5
 8000dac:	781a      	ldrb	r2, [r3, #0]
 8000dae:	197b      	adds	r3, r7, r5
 8000db0:	3201      	adds	r2, #1
 8000db2:	701a      	strb	r2, [r3, #0]
 8000db4:	230f      	movs	r3, #15
 8000db6:	18fb      	adds	r3, r7, r3
 8000db8:	781b      	ldrb	r3, [r3, #0]
 8000dba:	b29b      	uxth	r3, r3
 8000dbc:	220a      	movs	r2, #10
 8000dbe:	18ba      	adds	r2, r7, r2
 8000dc0:	8812      	ldrh	r2, [r2, #0]
 8000dc2:	429a      	cmp	r2, r3
 8000dc4:	d8c3      	bhi.n	8000d4e <edit_multiple_registers+0x10e>
	}

	// TIMING WORKAROUND START
	HAL_Delay(1);
 8000dc6:	2001      	movs	r0, #1
 8000dc8:	f000 fc98 	bl	80016fc <HAL_Delay>
	// TIMING WORKAROUND END

	int8_t status = modbus_send(modbus_tx_buffer, index);
 8000dcc:	1dbc      	adds	r4, r7, #6
 8000dce:	1dfb      	adds	r3, r7, #7
 8000dd0:	781a      	ldrb	r2, [r3, #0]
 8000dd2:	4b10      	ldr	r3, [pc, #64]	@ (8000e14 <edit_multiple_registers+0x1d4>)
 8000dd4:	0011      	movs	r1, r2
 8000dd6:	0018      	movs	r0, r3
 8000dd8:	f000 f8ae 	bl	8000f38 <modbus_send>
 8000ddc:	0003      	movs	r3, r0
 8000dde:	7023      	strb	r3, [r4, #0]

	if(status == HAL_OK)
 8000de0:	1dbb      	adds	r3, r7, #6
 8000de2:	781b      	ldrb	r3, [r3, #0]
 8000de4:	b25b      	sxtb	r3, r3
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d10d      	bne.n	8000e06 <edit_multiple_registers+0x1c6>
	{
		// Special Case Modbus Baud Rate Modification
		if((first_register_address <= 1) && last_register_address >= 1)
 8000dea:	230c      	movs	r3, #12
 8000dec:	18fb      	adds	r3, r7, r3
 8000dee:	881b      	ldrh	r3, [r3, #0]
 8000df0:	2b01      	cmp	r3, #1
 8000df2:	d808      	bhi.n	8000e06 <edit_multiple_registers+0x1c6>
 8000df4:	2308      	movs	r3, #8
 8000df6:	18fb      	adds	r3, r7, r3
 8000df8:	881b      	ldrh	r3, [r3, #0]
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d003      	beq.n	8000e06 <edit_multiple_registers+0x1c6>
		{
			return modbus_change_baud_rate();
 8000dfe:	f000 f9ad 	bl	800115c <modbus_change_baud_rate>
 8000e02:	0003      	movs	r3, r0
 8000e04:	e002      	b.n	8000e0c <edit_multiple_registers+0x1cc>
		}
	}
	return status;
 8000e06:	1dbb      	adds	r3, r7, #6
 8000e08:	781b      	ldrb	r3, [r3, #0]
 8000e0a:	b25b      	sxtb	r3, r3
}
 8000e0c:	0018      	movs	r0, r3
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	b004      	add	sp, #16
 8000e12:	bdb0      	pop	{r4, r5, r7, pc}
 8000e14:	20000230 	.word	0x20000230
 8000e18:	20000000 	.word	0x20000000

08000e1c <modbus_exception>:

/*
	Modbus Slave Exception handler
 */
int8_t modbus_exception(int8_t exception_code)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b082      	sub	sp, #8
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	0002      	movs	r2, r0
 8000e24:	1dfb      	adds	r3, r7, #7
 8000e26:	701a      	strb	r2, [r3, #0]
	modbus_tx_buffer[0] = get_rx_buffer(0);
 8000e28:	2000      	movs	r0, #0
 8000e2a:	f7ff fe3b 	bl	8000aa4 <get_rx_buffer>
 8000e2e:	0003      	movs	r3, r0
 8000e30:	001a      	movs	r2, r3
 8000e32:	4b0e      	ldr	r3, [pc, #56]	@ (8000e6c <modbus_exception+0x50>)
 8000e34:	701a      	strb	r2, [r3, #0]
	modbus_tx_buffer[1] = get_rx_buffer(1) | 0x80;
 8000e36:	2001      	movs	r0, #1
 8000e38:	f7ff fe34 	bl	8000aa4 <get_rx_buffer>
 8000e3c:	0003      	movs	r3, r0
 8000e3e:	001a      	movs	r2, r3
 8000e40:	2380      	movs	r3, #128	@ 0x80
 8000e42:	425b      	negs	r3, r3
 8000e44:	4313      	orrs	r3, r2
 8000e46:	b2da      	uxtb	r2, r3
 8000e48:	4b08      	ldr	r3, [pc, #32]	@ (8000e6c <modbus_exception+0x50>)
 8000e4a:	705a      	strb	r2, [r3, #1]
	modbus_tx_buffer[2] = exception_code - 3; // Subtract 3 to match the modbus defined error code value
 8000e4c:	1dfb      	adds	r3, r7, #7
 8000e4e:	781b      	ldrb	r3, [r3, #0]
 8000e50:	3b03      	subs	r3, #3
 8000e52:	b2da      	uxtb	r2, r3
 8000e54:	4b05      	ldr	r3, [pc, #20]	@ (8000e6c <modbus_exception+0x50>)
 8000e56:	709a      	strb	r2, [r3, #2]

	return modbus_send(modbus_tx_buffer, 3);
 8000e58:	4b04      	ldr	r3, [pc, #16]	@ (8000e6c <modbus_exception+0x50>)
 8000e5a:	2103      	movs	r1, #3
 8000e5c:	0018      	movs	r0, r3
 8000e5e:	f000 f86b 	bl	8000f38 <modbus_send>
 8000e62:	0003      	movs	r3, r0
}
 8000e64:	0018      	movs	r0, r3
 8000e66:	46bd      	mov	sp, r7
 8000e68:	b002      	add	sp, #8
 8000e6a:	bd80      	pop	{r7, pc}
 8000e6c:	20000230 	.word	0x20000230

08000e70 <handle_range>:

/*
 * Modbus Slave Data Value Range Handler
 */
void handle_range(uint16_t holding_register)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b082      	sub	sp, #8
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	0002      	movs	r2, r0
 8000e78:	1dbb      	adds	r3, r7, #6
 8000e7a:	801a      	strh	r2, [r3, #0]
	switch(holding_register)
 8000e7c:	1dbb      	adds	r3, r7, #6
 8000e7e:	881b      	ldrh	r3, [r3, #0]
 8000e80:	2b04      	cmp	r3, #4
 8000e82:	d02f      	beq.n	8000ee4 <handle_range+0x74>
 8000e84:	dc50      	bgt.n	8000f28 <handle_range+0xb8>
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d002      	beq.n	8000e90 <handle_range+0x20>
 8000e8a:	2b01      	cmp	r3, #1
 8000e8c:	d00e      	beq.n	8000eac <handle_range+0x3c>
			}

			break;
		}
	}
}
 8000e8e:	e04b      	b.n	8000f28 <handle_range+0xb8>
			if(holding_register_database[holding_register] > 0xFF)
 8000e90:	1dbb      	adds	r3, r7, #6
 8000e92:	881a      	ldrh	r2, [r3, #0]
 8000e94:	4b26      	ldr	r3, [pc, #152]	@ (8000f30 <handle_range+0xc0>)
 8000e96:	0052      	lsls	r2, r2, #1
 8000e98:	5ad3      	ldrh	r3, [r2, r3]
 8000e9a:	2bff      	cmp	r3, #255	@ 0xff
 8000e9c:	d93f      	bls.n	8000f1e <handle_range+0xae>
				holding_register_database[holding_register] = 0xFF;
 8000e9e:	1dbb      	adds	r3, r7, #6
 8000ea0:	881a      	ldrh	r2, [r3, #0]
 8000ea2:	4b23      	ldr	r3, [pc, #140]	@ (8000f30 <handle_range+0xc0>)
 8000ea4:	0052      	lsls	r2, r2, #1
 8000ea6:	21ff      	movs	r1, #255	@ 0xff
 8000ea8:	52d1      	strh	r1, [r2, r3]
			break;
 8000eaa:	e038      	b.n	8000f1e <handle_range+0xae>
			if(holding_register_database[holding_register] < 2)
 8000eac:	1dbb      	adds	r3, r7, #6
 8000eae:	881a      	ldrh	r2, [r3, #0]
 8000eb0:	4b1f      	ldr	r3, [pc, #124]	@ (8000f30 <handle_range+0xc0>)
 8000eb2:	0052      	lsls	r2, r2, #1
 8000eb4:	5ad3      	ldrh	r3, [r2, r3]
 8000eb6:	2b01      	cmp	r3, #1
 8000eb8:	d806      	bhi.n	8000ec8 <handle_range+0x58>
				holding_register_database[holding_register] = 2;
 8000eba:	1dbb      	adds	r3, r7, #6
 8000ebc:	881a      	ldrh	r2, [r3, #0]
 8000ebe:	4b1c      	ldr	r3, [pc, #112]	@ (8000f30 <handle_range+0xc0>)
 8000ec0:	0052      	lsls	r2, r2, #1
 8000ec2:	2102      	movs	r1, #2
 8000ec4:	52d1      	strh	r1, [r2, r3]
			break;
 8000ec6:	e02c      	b.n	8000f22 <handle_range+0xb2>
			else if(holding_register_database[holding_register] > 9)
 8000ec8:	1dbb      	adds	r3, r7, #6
 8000eca:	881a      	ldrh	r2, [r3, #0]
 8000ecc:	4b18      	ldr	r3, [pc, #96]	@ (8000f30 <handle_range+0xc0>)
 8000ece:	0052      	lsls	r2, r2, #1
 8000ed0:	5ad3      	ldrh	r3, [r2, r3]
 8000ed2:	2b09      	cmp	r3, #9
 8000ed4:	d925      	bls.n	8000f22 <handle_range+0xb2>
				holding_register_database[holding_register] = 9;
 8000ed6:	1dbb      	adds	r3, r7, #6
 8000ed8:	881a      	ldrh	r2, [r3, #0]
 8000eda:	4b15      	ldr	r3, [pc, #84]	@ (8000f30 <handle_range+0xc0>)
 8000edc:	0052      	lsls	r2, r2, #1
 8000ede:	2109      	movs	r1, #9
 8000ee0:	52d1      	strh	r1, [r2, r3]
			break;
 8000ee2:	e01e      	b.n	8000f22 <handle_range+0xb2>
			if(holding_register_database[holding_register] < 10)
 8000ee4:	1dbb      	adds	r3, r7, #6
 8000ee6:	881a      	ldrh	r2, [r3, #0]
 8000ee8:	4b11      	ldr	r3, [pc, #68]	@ (8000f30 <handle_range+0xc0>)
 8000eea:	0052      	lsls	r2, r2, #1
 8000eec:	5ad3      	ldrh	r3, [r2, r3]
 8000eee:	2b09      	cmp	r3, #9
 8000ef0:	d806      	bhi.n	8000f00 <handle_range+0x90>
				holding_register_database[holding_register] = 10;
 8000ef2:	1dbb      	adds	r3, r7, #6
 8000ef4:	881a      	ldrh	r2, [r3, #0]
 8000ef6:	4b0e      	ldr	r3, [pc, #56]	@ (8000f30 <handle_range+0xc0>)
 8000ef8:	0052      	lsls	r2, r2, #1
 8000efa:	210a      	movs	r1, #10
 8000efc:	52d1      	strh	r1, [r2, r3]
			break;
 8000efe:	e012      	b.n	8000f26 <handle_range+0xb6>
			else if(holding_register_database[holding_register] > 10000)
 8000f00:	1dbb      	adds	r3, r7, #6
 8000f02:	881a      	ldrh	r2, [r3, #0]
 8000f04:	4b0a      	ldr	r3, [pc, #40]	@ (8000f30 <handle_range+0xc0>)
 8000f06:	0052      	lsls	r2, r2, #1
 8000f08:	5ad3      	ldrh	r3, [r2, r3]
 8000f0a:	4a0a      	ldr	r2, [pc, #40]	@ (8000f34 <handle_range+0xc4>)
 8000f0c:	4293      	cmp	r3, r2
 8000f0e:	d90a      	bls.n	8000f26 <handle_range+0xb6>
				holding_register_database[holding_register] = 10000;
 8000f10:	1dbb      	adds	r3, r7, #6
 8000f12:	881a      	ldrh	r2, [r3, #0]
 8000f14:	4b06      	ldr	r3, [pc, #24]	@ (8000f30 <handle_range+0xc0>)
 8000f16:	0052      	lsls	r2, r2, #1
 8000f18:	4906      	ldr	r1, [pc, #24]	@ (8000f34 <handle_range+0xc4>)
 8000f1a:	52d1      	strh	r1, [r2, r3]
			break;
 8000f1c:	e003      	b.n	8000f26 <handle_range+0xb6>
			break;
 8000f1e:	46c0      	nop			@ (mov r8, r8)
 8000f20:	e002      	b.n	8000f28 <handle_range+0xb8>
			break;
 8000f22:	46c0      	nop			@ (mov r8, r8)
 8000f24:	e000      	b.n	8000f28 <handle_range+0xb8>
			break;
 8000f26:	46c0      	nop			@ (mov r8, r8)
}
 8000f28:	46c0      	nop			@ (mov r8, r8)
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	b002      	add	sp, #8
 8000f2e:	bd80      	pop	{r7, pc}
 8000f30:	20000000 	.word	0x20000000
 8000f34:	00002710 	.word	0x00002710

08000f38 <modbus_send>:

/*
	General Modbus send function
 */
int8_t modbus_send(uint8_t *data, uint8_t size)
{
 8000f38:	b5b0      	push	{r4, r5, r7, lr}
 8000f3a:	b084      	sub	sp, #16
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
 8000f40:	000a      	movs	r2, r1
 8000f42:	1cfb      	adds	r3, r7, #3
 8000f44:	701a      	strb	r2, [r3, #0]
	// Append CRC (low byte then high byte)
	uint16_t crc = crc_16(modbus_tx_buffer, size);
 8000f46:	250e      	movs	r5, #14
 8000f48:	197c      	adds	r4, r7, r5
 8000f4a:	1cfb      	adds	r3, r7, #3
 8000f4c:	781a      	ldrb	r2, [r3, #0]
 8000f4e:	4b2a      	ldr	r3, [pc, #168]	@ (8000ff8 <modbus_send+0xc0>)
 8000f50:	0011      	movs	r1, r2
 8000f52:	0018      	movs	r0, r3
 8000f54:	f000 f968 	bl	8001228 <crc_16>
 8000f58:	0003      	movs	r3, r0
 8000f5a:	8023      	strh	r3, [r4, #0]
	modbus_tx_buffer[size] = low_byte(crc);
 8000f5c:	1cfb      	adds	r3, r7, #3
 8000f5e:	781b      	ldrb	r3, [r3, #0]
 8000f60:	197a      	adds	r2, r7, r5
 8000f62:	8812      	ldrh	r2, [r2, #0]
 8000f64:	b2d1      	uxtb	r1, r2
 8000f66:	4a24      	ldr	r2, [pc, #144]	@ (8000ff8 <modbus_send+0xc0>)
 8000f68:	54d1      	strb	r1, [r2, r3]
	modbus_tx_buffer[size + 1] = high_byte(crc);
 8000f6a:	197b      	adds	r3, r7, r5
 8000f6c:	881b      	ldrh	r3, [r3, #0]
 8000f6e:	0a1b      	lsrs	r3, r3, #8
 8000f70:	b29a      	uxth	r2, r3
 8000f72:	1cfb      	adds	r3, r7, #3
 8000f74:	781b      	ldrb	r3, [r3, #0]
 8000f76:	3301      	adds	r3, #1
 8000f78:	b2d1      	uxtb	r1, r2
 8000f7a:	4a1f      	ldr	r2, [pc, #124]	@ (8000ff8 <modbus_send+0xc0>)
 8000f7c:	54d1      	strb	r1, [r2, r3]

	int8_t status = HAL_OK;
 8000f7e:	240d      	movs	r4, #13
 8000f80:	193b      	adds	r3, r7, r4
 8000f82:	2200      	movs	r2, #0
 8000f84:	701a      	strb	r2, [r3, #0]
	status = HAL_UART_Transmit_IT(&huart1, modbus_tx_buffer, size + 2);
 8000f86:	1cfb      	adds	r3, r7, #3
 8000f88:	781b      	ldrb	r3, [r3, #0]
 8000f8a:	b29b      	uxth	r3, r3
 8000f8c:	3302      	adds	r3, #2
 8000f8e:	b29a      	uxth	r2, r3
 8000f90:	4919      	ldr	r1, [pc, #100]	@ (8000ff8 <modbus_send+0xc0>)
 8000f92:	4b1a      	ldr	r3, [pc, #104]	@ (8000ffc <modbus_send+0xc4>)
 8000f94:	0018      	movs	r0, r3
 8000f96:	f002 f823 	bl	8002fe0 <HAL_UART_Transmit_IT>
 8000f9a:	0003      	movs	r3, r0
 8000f9c:	001a      	movs	r2, r3
 8000f9e:	193b      	adds	r3, r7, r4
 8000fa0:	701a      	strb	r2, [r3, #0]
	if(status != HAL_OK)
 8000fa2:	193b      	adds	r3, r7, r4
 8000fa4:	781b      	ldrb	r3, [r3, #0]
 8000fa6:	b25b      	sxtb	r3, r3
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d003      	beq.n	8000fb4 <modbus_send+0x7c>
	{
		return status;
 8000fac:	193b      	adds	r3, r7, r4
 8000fae:	781b      	ldrb	r3, [r3, #0]
 8000fb0:	b25b      	sxtb	r3, r3
 8000fb2:	e01d      	b.n	8000ff0 <modbus_send+0xb8>
	}
	time = HAL_GetTick();
 8000fb4:	f000 fb98 	bl	80016e8 <HAL_GetTick>
 8000fb8:	0002      	movs	r2, r0
 8000fba:	4b11      	ldr	r3, [pc, #68]	@ (8001000 <modbus_send+0xc8>)
 8000fbc:	601a      	str	r2, [r3, #0]
	while(!tx_int && ((HAL_GetTick()) - time < 100));
 8000fbe:	46c0      	nop			@ (mov r8, r8)
 8000fc0:	4b10      	ldr	r3, [pc, #64]	@ (8001004 <modbus_send+0xcc>)
 8000fc2:	781b      	ldrb	r3, [r3, #0]
 8000fc4:	b2db      	uxtb	r3, r3
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d107      	bne.n	8000fda <modbus_send+0xa2>
 8000fca:	f000 fb8d 	bl	80016e8 <HAL_GetTick>
 8000fce:	0002      	movs	r2, r0
 8000fd0:	4b0b      	ldr	r3, [pc, #44]	@ (8001000 <modbus_send+0xc8>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	1ad3      	subs	r3, r2, r3
 8000fd6:	2b63      	cmp	r3, #99	@ 0x63
 8000fd8:	d9f2      	bls.n	8000fc0 <modbus_send+0x88>
	if(tx_int)
 8000fda:	4b0a      	ldr	r3, [pc, #40]	@ (8001004 <modbus_send+0xcc>)
 8000fdc:	781b      	ldrb	r3, [r3, #0]
 8000fde:	b2db      	uxtb	r3, r3
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d004      	beq.n	8000fee <modbus_send+0xb6>
	{
		tx_int = 0;
 8000fe4:	4b07      	ldr	r3, [pc, #28]	@ (8001004 <modbus_send+0xcc>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	701a      	strb	r2, [r3, #0]
		return HAL_OK;
 8000fea:	2300      	movs	r3, #0
 8000fec:	e000      	b.n	8000ff0 <modbus_send+0xb8>
	}
	else
	{
		return HAL_TIMEOUT;
 8000fee:	2303      	movs	r3, #3
	}
}
 8000ff0:	0018      	movs	r0, r3
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	b004      	add	sp, #16
 8000ff6:	bdb0      	pop	{r4, r5, r7, pc}
 8000ff8:	20000230 	.word	0x20000230
 8000ffc:	20000034 	.word	0x20000034
 8001000:	2000042c 	.word	0x2000042c
 8001004:	2000043b 	.word	0x2000043b

08001008 <modbus_rx>:

/*
	General Modbus check for reception function
 */
uint8_t modbus_rx()
{
 8001008:	b580      	push	{r7, lr}
 800100a:	af00      	add	r7, sp, #0
	if(rx_int)
 800100c:	4b08      	ldr	r3, [pc, #32]	@ (8001030 <modbus_rx+0x28>)
 800100e:	781b      	ldrb	r3, [r3, #0]
 8001010:	b2db      	uxtb	r3, r3
 8001012:	2b00      	cmp	r3, #0
 8001014:	d004      	beq.n	8001020 <modbus_rx+0x18>
	{
		rx_int = 0;
 8001016:	4b06      	ldr	r3, [pc, #24]	@ (8001030 <modbus_rx+0x28>)
 8001018:	2200      	movs	r2, #0
 800101a:	701a      	strb	r2, [r3, #0]
		return 1;
 800101c:	2301      	movs	r3, #1
 800101e:	e004      	b.n	800102a <modbus_rx+0x22>
	}
	if(handle_chunk_miss() != HAL_OK)
 8001020:	f7ff fd0c 	bl	8000a3c <handle_chunk_miss>
	{
		// TODO: log the error when startup the UART back up
	}
	return rx_int;
 8001024:	4b02      	ldr	r3, [pc, #8]	@ (8001030 <modbus_rx+0x28>)
 8001026:	781b      	ldrb	r3, [r3, #0]
 8001028:	b2db      	uxtb	r3, r3
}
 800102a:	0018      	movs	r0, r3
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}
 8001030:	2000043a 	.word	0x2000043a

08001034 <modbus_set_rx>:

/*
	General Modbus set chip in receive mode
 */
int8_t modbus_set_rx()
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b082      	sub	sp, #8
 8001038:	af00      	add	r7, sp, #0
	int8_t status = HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_chunk, 6);
 800103a:	490c      	ldr	r1, [pc, #48]	@ (800106c <modbus_set_rx+0x38>)
 800103c:	4b0c      	ldr	r3, [pc, #48]	@ (8001070 <modbus_set_rx+0x3c>)
 800103e:	2206      	movs	r2, #6
 8001040:	0018      	movs	r0, r3
 8001042:	f003 fe59 	bl	8004cf8 <HAL_UARTEx_ReceiveToIdle_DMA>
 8001046:	0003      	movs	r3, r0
 8001048:	001a      	movs	r2, r3
 800104a:	1dfb      	adds	r3, r7, #7
 800104c:	701a      	strb	r2, [r3, #0]
	__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 800104e:	4b09      	ldr	r3, [pc, #36]	@ (8001074 <modbus_set_rx+0x40>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	681a      	ldr	r2, [r3, #0]
 8001054:	4b07      	ldr	r3, [pc, #28]	@ (8001074 <modbus_set_rx+0x40>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	2104      	movs	r1, #4
 800105a:	438a      	bics	r2, r1
 800105c:	601a      	str	r2, [r3, #0]

	return status;
 800105e:	1dfb      	adds	r3, r7, #7
 8001060:	781b      	ldrb	r3, [r3, #0]
 8001062:	b25b      	sxtb	r3, r3
}
 8001064:	0018      	movs	r0, r3
 8001066:	46bd      	mov	sp, r7
 8001068:	b002      	add	sp, #8
 800106a:	bd80      	pop	{r7, pc}
 800106c:	20000330 	.word	0x20000330
 8001070:	20000034 	.word	0x20000034
 8001074:	200000c8 	.word	0x200000c8

08001078 <modbus_shutdown>:

/*
 	 General Modbus Shutdown
 */
int8_t modbus_shutdown()
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b082      	sub	sp, #8
 800107c:	af00      	add	r7, sp, #0
	int8_t status = HAL_UART_AbortReceive(&huart1);
 800107e:	4b10      	ldr	r3, [pc, #64]	@ (80010c0 <modbus_shutdown+0x48>)
 8001080:	0018      	movs	r0, r3
 8001082:	f002 f961 	bl	8003348 <HAL_UART_AbortReceive>
 8001086:	0003      	movs	r3, r0
 8001088:	001a      	movs	r2, r3
 800108a:	1dfb      	adds	r3, r7, #7
 800108c:	701a      	strb	r2, [r3, #0]
	if(status != HAL_OK)
 800108e:	1dfb      	adds	r3, r7, #7
 8001090:	781b      	ldrb	r3, [r3, #0]
 8001092:	b25b      	sxtb	r3, r3
 8001094:	2b00      	cmp	r3, #0
 8001096:	d003      	beq.n	80010a0 <modbus_shutdown+0x28>
	{
		return status;
 8001098:	1dfb      	adds	r3, r7, #7
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	b25b      	sxtb	r3, r3
 800109e:	e00a      	b.n	80010b6 <modbus_shutdown+0x3e>
	}
	status = HAL_UART_DeInit(&huart1);
 80010a0:	4b07      	ldr	r3, [pc, #28]	@ (80010c0 <modbus_shutdown+0x48>)
 80010a2:	0018      	movs	r0, r3
 80010a4:	f001 ff5c 	bl	8002f60 <HAL_UART_DeInit>
 80010a8:	0003      	movs	r3, r0
 80010aa:	001a      	movs	r2, r3
 80010ac:	1dfb      	adds	r3, r7, #7
 80010ae:	701a      	strb	r2, [r3, #0]

	return status;
 80010b0:	1dfb      	adds	r3, r7, #7
 80010b2:	781b      	ldrb	r3, [r3, #0]
 80010b4:	b25b      	sxtb	r3, r3
}
 80010b6:	0018      	movs	r0, r3
 80010b8:	46bd      	mov	sp, r7
 80010ba:	b002      	add	sp, #8
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	46c0      	nop			@ (mov r8, r8)
 80010c0:	20000034 	.word	0x20000034

080010c4 <modbus_startup>:

/*
 	 General Modbus Startup
 */
int8_t modbus_startup()
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b082      	sub	sp, #8
 80010c8:	af00      	add	r7, sp, #0
	int8_t status = HAL_RS485Ex_Init(&huart1, UART_DE_POLARITY_HIGH, 0, 0);
 80010ca:	4823      	ldr	r0, [pc, #140]	@ (8001158 <modbus_startup+0x94>)
 80010cc:	2300      	movs	r3, #0
 80010ce:	2200      	movs	r2, #0
 80010d0:	2100      	movs	r1, #0
 80010d2:	f003 fccb 	bl	8004a6c <HAL_RS485Ex_Init>
 80010d6:	0003      	movs	r3, r0
 80010d8:	001a      	movs	r2, r3
 80010da:	1dfb      	adds	r3, r7, #7
 80010dc:	701a      	strb	r2, [r3, #0]
	if(status != HAL_OK)
 80010de:	1dfb      	adds	r3, r7, #7
 80010e0:	781b      	ldrb	r3, [r3, #0]
 80010e2:	b25b      	sxtb	r3, r3
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d003      	beq.n	80010f0 <modbus_startup+0x2c>
	{
		return status;
 80010e8:	1dfb      	adds	r3, r7, #7
 80010ea:	781b      	ldrb	r3, [r3, #0]
 80010ec:	b25b      	sxtb	r3, r3
 80010ee:	e02e      	b.n	800114e <modbus_startup+0x8a>
	}
	status = HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8);
 80010f0:	4b19      	ldr	r3, [pc, #100]	@ (8001158 <modbus_startup+0x94>)
 80010f2:	2100      	movs	r1, #0
 80010f4:	0018      	movs	r0, r3
 80010f6:	f003 fd7d 	bl	8004bf4 <HAL_UARTEx_SetTxFifoThreshold>
 80010fa:	0003      	movs	r3, r0
 80010fc:	001a      	movs	r2, r3
 80010fe:	1dfb      	adds	r3, r7, #7
 8001100:	701a      	strb	r2, [r3, #0]
	if(status != HAL_OK)
 8001102:	1dfb      	adds	r3, r7, #7
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	b25b      	sxtb	r3, r3
 8001108:	2b00      	cmp	r3, #0
 800110a:	d003      	beq.n	8001114 <modbus_startup+0x50>
	{
		return status;
 800110c:	1dfb      	adds	r3, r7, #7
 800110e:	781b      	ldrb	r3, [r3, #0]
 8001110:	b25b      	sxtb	r3, r3
 8001112:	e01c      	b.n	800114e <modbus_startup+0x8a>
	}
	status = HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8);
 8001114:	4b10      	ldr	r3, [pc, #64]	@ (8001158 <modbus_startup+0x94>)
 8001116:	2100      	movs	r1, #0
 8001118:	0018      	movs	r0, r3
 800111a:	f003 fdab 	bl	8004c74 <HAL_UARTEx_SetRxFifoThreshold>
 800111e:	0003      	movs	r3, r0
 8001120:	001a      	movs	r2, r3
 8001122:	1dfb      	adds	r3, r7, #7
 8001124:	701a      	strb	r2, [r3, #0]
	if(status != HAL_OK)
 8001126:	1dfb      	adds	r3, r7, #7
 8001128:	781b      	ldrb	r3, [r3, #0]
 800112a:	b25b      	sxtb	r3, r3
 800112c:	2b00      	cmp	r3, #0
 800112e:	d003      	beq.n	8001138 <modbus_startup+0x74>
	{
		return status;
 8001130:	1dfb      	adds	r3, r7, #7
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	b25b      	sxtb	r3, r3
 8001136:	e00a      	b.n	800114e <modbus_startup+0x8a>
	}
	status = HAL_UARTEx_DisableFifoMode(&huart1);
 8001138:	4b07      	ldr	r3, [pc, #28]	@ (8001158 <modbus_startup+0x94>)
 800113a:	0018      	movs	r0, r3
 800113c:	f003 fd20 	bl	8004b80 <HAL_UARTEx_DisableFifoMode>
 8001140:	0003      	movs	r3, r0
 8001142:	001a      	movs	r2, r3
 8001144:	1dfb      	adds	r3, r7, #7
 8001146:	701a      	strb	r2, [r3, #0]
	return status;
 8001148:	1dfb      	adds	r3, r7, #7
 800114a:	781b      	ldrb	r3, [r3, #0]
 800114c:	b25b      	sxtb	r3, r3
}
 800114e:	0018      	movs	r0, r3
 8001150:	46bd      	mov	sp, r7
 8001152:	b002      	add	sp, #8
 8001154:	bd80      	pop	{r7, pc}
 8001156:	46c0      	nop			@ (mov r8, r8)
 8001158:	20000034 	.word	0x20000034

0800115c <modbus_change_baud_rate>:


// General Modbus Control Functions ------------------------------------------------------------

int8_t modbus_change_baud_rate()
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b082      	sub	sp, #8
 8001160:	af00      	add	r7, sp, #0
	int8_t status = 0;
 8001162:	1dfb      	adds	r3, r7, #7
 8001164:	2200      	movs	r2, #0
 8001166:	701a      	strb	r2, [r3, #0]

	switch(holding_register_database[1])
 8001168:	4b2c      	ldr	r3, [pc, #176]	@ (800121c <modbus_change_baud_rate+0xc0>)
 800116a:	885b      	ldrh	r3, [r3, #2]
 800116c:	2b09      	cmp	r3, #9
 800116e:	d82c      	bhi.n	80011ca <modbus_change_baud_rate+0x6e>
 8001170:	009a      	lsls	r2, r3, #2
 8001172:	4b2b      	ldr	r3, [pc, #172]	@ (8001220 <modbus_change_baud_rate+0xc4>)
 8001174:	18d3      	adds	r3, r2, r3
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	469f      	mov	pc, r3
	{
		case BAUD_RATE_4800:
		{
			huart1.Init.BaudRate = 4800;
 800117a:	4b2a      	ldr	r3, [pc, #168]	@ (8001224 <modbus_change_baud_rate+0xc8>)
 800117c:	2296      	movs	r2, #150	@ 0x96
 800117e:	0152      	lsls	r2, r2, #5
 8001180:	605a      	str	r2, [r3, #4]
			break;
 8001182:	e033      	b.n	80011ec <modbus_change_baud_rate+0x90>
		}
		case BAUD_RATE_9600:
		{
			huart1.Init.BaudRate = 9600;
 8001184:	4b27      	ldr	r3, [pc, #156]	@ (8001224 <modbus_change_baud_rate+0xc8>)
 8001186:	2296      	movs	r2, #150	@ 0x96
 8001188:	0192      	lsls	r2, r2, #6
 800118a:	605a      	str	r2, [r3, #4]
			break;
 800118c:	e02e      	b.n	80011ec <modbus_change_baud_rate+0x90>
		}
		case BAUD_RATE_19200:
		{
			huart1.Init.BaudRate = 19200;
 800118e:	4b25      	ldr	r3, [pc, #148]	@ (8001224 <modbus_change_baud_rate+0xc8>)
 8001190:	2296      	movs	r2, #150	@ 0x96
 8001192:	01d2      	lsls	r2, r2, #7
 8001194:	605a      	str	r2, [r3, #4]
			break;
 8001196:	e029      	b.n	80011ec <modbus_change_baud_rate+0x90>
		}
		case BAUD_RATE_38400:
		{
			huart1.Init.BaudRate = 38400;
 8001198:	4b22      	ldr	r3, [pc, #136]	@ (8001224 <modbus_change_baud_rate+0xc8>)
 800119a:	2296      	movs	r2, #150	@ 0x96
 800119c:	0212      	lsls	r2, r2, #8
 800119e:	605a      	str	r2, [r3, #4]
			break;
 80011a0:	e024      	b.n	80011ec <modbus_change_baud_rate+0x90>
		}
		case BAUD_RATE_57600:
		{
			huart1.Init.BaudRate = 57600;
 80011a2:	4b20      	ldr	r3, [pc, #128]	@ (8001224 <modbus_change_baud_rate+0xc8>)
 80011a4:	22e1      	movs	r2, #225	@ 0xe1
 80011a6:	0212      	lsls	r2, r2, #8
 80011a8:	605a      	str	r2, [r3, #4]
			break;
 80011aa:	e01f      	b.n	80011ec <modbus_change_baud_rate+0x90>
		}
		case BAUD_RATE_115200:
		{
			huart1.Init.BaudRate = 115200;
 80011ac:	4b1d      	ldr	r3, [pc, #116]	@ (8001224 <modbus_change_baud_rate+0xc8>)
 80011ae:	22e1      	movs	r2, #225	@ 0xe1
 80011b0:	0252      	lsls	r2, r2, #9
 80011b2:	605a      	str	r2, [r3, #4]
			break;
 80011b4:	e01a      	b.n	80011ec <modbus_change_baud_rate+0x90>
		}
		case BAUD_RATE_128000:
		{
			huart1.Init.BaudRate = 128000;
 80011b6:	4b1b      	ldr	r3, [pc, #108]	@ (8001224 <modbus_change_baud_rate+0xc8>)
 80011b8:	22fa      	movs	r2, #250	@ 0xfa
 80011ba:	0252      	lsls	r2, r2, #9
 80011bc:	605a      	str	r2, [r3, #4]
			break;
 80011be:	e015      	b.n	80011ec <modbus_change_baud_rate+0x90>
		}
		case BAUD_RATE_256000:
		{
			huart1.Init.BaudRate = 256000;
 80011c0:	4b18      	ldr	r3, [pc, #96]	@ (8001224 <modbus_change_baud_rate+0xc8>)
 80011c2:	22fa      	movs	r2, #250	@ 0xfa
 80011c4:	0292      	lsls	r2, r2, #10
 80011c6:	605a      	str	r2, [r3, #4]
			break;
 80011c8:	e010      	b.n	80011ec <modbus_change_baud_rate+0x90>
		}
		default:
		{
			holding_register_database[1] = BAUD_RATE_9600;
 80011ca:	4b14      	ldr	r3, [pc, #80]	@ (800121c <modbus_change_baud_rate+0xc0>)
 80011cc:	2203      	movs	r2, #3
 80011ce:	805a      	strh	r2, [r3, #2]
			huart1.Init.BaudRate = 9600;
 80011d0:	4b14      	ldr	r3, [pc, #80]	@ (8001224 <modbus_change_baud_rate+0xc8>)
 80011d2:	2296      	movs	r2, #150	@ 0x96
 80011d4:	0192      	lsls	r2, r2, #6
 80011d6:	605a      	str	r2, [r3, #4]
			status = UART_SetConfig(&huart1);
 80011d8:	4b12      	ldr	r3, [pc, #72]	@ (8001224 <modbus_change_baud_rate+0xc8>)
 80011da:	0018      	movs	r0, r3
 80011dc:	f002 fcc6 	bl	8003b6c <UART_SetConfig>
 80011e0:	0003      	movs	r3, r0
 80011e2:	001a      	movs	r2, r3
 80011e4:	1dfb      	adds	r3, r7, #7
 80011e6:	701a      	strb	r2, [r3, #0]
			if(status == HAL_OK)
			{
				//HAL_UART_Abort_IT(&huart1);
			}
			return MB_ILLEGAL_DATA_VALUE;
 80011e8:	2306      	movs	r3, #6
 80011ea:	e013      	b.n	8001214 <modbus_change_baud_rate+0xb8>
			break;
		}

	}
	status = UART_SetConfig(&huart1);
 80011ec:	4b0d      	ldr	r3, [pc, #52]	@ (8001224 <modbus_change_baud_rate+0xc8>)
 80011ee:	0018      	movs	r0, r3
 80011f0:	f002 fcbc 	bl	8003b6c <UART_SetConfig>
 80011f4:	0003      	movs	r3, r0
 80011f6:	001a      	movs	r2, r3
 80011f8:	1dfb      	adds	r3, r7, #7
 80011fa:	701a      	strb	r2, [r3, #0]
	if(status == HAL_OK)
	{
		//status = HAL_UART_Abort_IT(&huart1);
	}

	if(status != HAL_OK)
 80011fc:	1dfb      	adds	r3, r7, #7
 80011fe:	781b      	ldrb	r3, [r3, #0]
 8001200:	b25b      	sxtb	r3, r3
 8001202:	2b00      	cmp	r3, #0
 8001204:	d003      	beq.n	800120e <modbus_change_baud_rate+0xb2>
	{
		return status;
 8001206:	1dfb      	adds	r3, r7, #7
 8001208:	781b      	ldrb	r3, [r3, #0]
 800120a:	b25b      	sxtb	r3, r3
 800120c:	e002      	b.n	8001214 <modbus_change_baud_rate+0xb8>
	}

	//status = HAL_UART_Receive_IT(huart, pData, Size)

	return status;
 800120e:	1dfb      	adds	r3, r7, #7
 8001210:	781b      	ldrb	r3, [r3, #0]
 8001212:	b25b      	sxtb	r3, r3
}
 8001214:	0018      	movs	r0, r3
 8001216:	46bd      	mov	sp, r7
 8001218:	b002      	add	sp, #8
 800121a:	bd80      	pop	{r7, pc}
 800121c:	20000000 	.word	0x20000000
 8001220:	08005108 	.word	0x08005108
 8001224:	20000034 	.word	0x20000034

08001228 <crc_16>:
  }
}

// CRC Generation Function
uint16_t crc_16(uint8_t *data, uint8_t size)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b084      	sub	sp, #16
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
 8001230:	000a      	movs	r2, r1
 8001232:	1cfb      	adds	r3, r7, #3
 8001234:	701a      	strb	r2, [r3, #0]
	uint8_t crc_hi = 0xFF;
 8001236:	230f      	movs	r3, #15
 8001238:	18fb      	adds	r3, r7, r3
 800123a:	22ff      	movs	r2, #255	@ 0xff
 800123c:	701a      	strb	r2, [r3, #0]
	uint8_t crc_low = 0xFF;
 800123e:	230e      	movs	r3, #14
 8001240:	18fb      	adds	r3, r7, r3
 8001242:	22ff      	movs	r2, #255	@ 0xff
 8001244:	701a      	strb	r2, [r3, #0]
	 unsigned int i; /* will index into CRC lookup */

	/* pass through message buffer */
	while (size--)
 8001246:	e019      	b.n	800127c <crc_16+0x54>
	{
		i = crc_low ^ *data++; /* calculate the CRC  */
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	1c5a      	adds	r2, r3, #1
 800124c:	607a      	str	r2, [r7, #4]
 800124e:	781a      	ldrb	r2, [r3, #0]
 8001250:	200e      	movs	r0, #14
 8001252:	183b      	adds	r3, r7, r0
 8001254:	781b      	ldrb	r3, [r3, #0]
 8001256:	4053      	eors	r3, r2
 8001258:	b2db      	uxtb	r3, r3
 800125a:	60bb      	str	r3, [r7, #8]
		crc_low = crc_hi ^ table_crc_hi[i];
 800125c:	4a13      	ldr	r2, [pc, #76]	@ (80012ac <crc_16+0x84>)
 800125e:	68bb      	ldr	r3, [r7, #8]
 8001260:	18d3      	adds	r3, r2, r3
 8001262:	7819      	ldrb	r1, [r3, #0]
 8001264:	183b      	adds	r3, r7, r0
 8001266:	200f      	movs	r0, #15
 8001268:	183a      	adds	r2, r7, r0
 800126a:	7812      	ldrb	r2, [r2, #0]
 800126c:	404a      	eors	r2, r1
 800126e:	701a      	strb	r2, [r3, #0]
		crc_hi = table_crc_lo[i];
 8001270:	183b      	adds	r3, r7, r0
 8001272:	490f      	ldr	r1, [pc, #60]	@ (80012b0 <crc_16+0x88>)
 8001274:	68ba      	ldr	r2, [r7, #8]
 8001276:	188a      	adds	r2, r1, r2
 8001278:	7812      	ldrb	r2, [r2, #0]
 800127a:	701a      	strb	r2, [r3, #0]
	while (size--)
 800127c:	1cfb      	adds	r3, r7, #3
 800127e:	781b      	ldrb	r3, [r3, #0]
 8001280:	1cfa      	adds	r2, r7, #3
 8001282:	1e59      	subs	r1, r3, #1
 8001284:	7011      	strb	r1, [r2, #0]
 8001286:	2b00      	cmp	r3, #0
 8001288:	d1de      	bne.n	8001248 <crc_16+0x20>
	}

	return (crc_hi << 8 | crc_low);
 800128a:	230f      	movs	r3, #15
 800128c:	18fb      	adds	r3, r7, r3
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	021b      	lsls	r3, r3, #8
 8001292:	b21a      	sxth	r2, r3
 8001294:	230e      	movs	r3, #14
 8001296:	18fb      	adds	r3, r7, r3
 8001298:	781b      	ldrb	r3, [r3, #0]
 800129a:	b21b      	sxth	r3, r3
 800129c:	4313      	orrs	r3, r2
 800129e:	b21b      	sxth	r3, r3
 80012a0:	b29b      	uxth	r3, r3
}
 80012a2:	0018      	movs	r0, r3
 80012a4:	46bd      	mov	sp, r7
 80012a6:	b004      	add	sp, #16
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	46c0      	nop			@ (mov r8, r8)
 80012ac:	08004f08 	.word	0x08004f08
 80012b0:	08005008 	.word	0x08005008

080012b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b082      	sub	sp, #8
 80012b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012ba:	4b0f      	ldr	r3, [pc, #60]	@ (80012f8 <HAL_MspInit+0x44>)
 80012bc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80012be:	4b0e      	ldr	r3, [pc, #56]	@ (80012f8 <HAL_MspInit+0x44>)
 80012c0:	2101      	movs	r1, #1
 80012c2:	430a      	orrs	r2, r1
 80012c4:	641a      	str	r2, [r3, #64]	@ 0x40
 80012c6:	4b0c      	ldr	r3, [pc, #48]	@ (80012f8 <HAL_MspInit+0x44>)
 80012c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012ca:	2201      	movs	r2, #1
 80012cc:	4013      	ands	r3, r2
 80012ce:	607b      	str	r3, [r7, #4]
 80012d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012d2:	4b09      	ldr	r3, [pc, #36]	@ (80012f8 <HAL_MspInit+0x44>)
 80012d4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80012d6:	4b08      	ldr	r3, [pc, #32]	@ (80012f8 <HAL_MspInit+0x44>)
 80012d8:	2180      	movs	r1, #128	@ 0x80
 80012da:	0549      	lsls	r1, r1, #21
 80012dc:	430a      	orrs	r2, r1
 80012de:	63da      	str	r2, [r3, #60]	@ 0x3c
 80012e0:	4b05      	ldr	r3, [pc, #20]	@ (80012f8 <HAL_MspInit+0x44>)
 80012e2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80012e4:	2380      	movs	r3, #128	@ 0x80
 80012e6:	055b      	lsls	r3, r3, #21
 80012e8:	4013      	ands	r3, r2
 80012ea:	603b      	str	r3, [r7, #0]
 80012ec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012ee:	46c0      	nop			@ (mov r8, r8)
 80012f0:	46bd      	mov	sp, r7
 80012f2:	b002      	add	sp, #8
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	46c0      	nop			@ (mov r8, r8)
 80012f8:	40021000 	.word	0x40021000

080012fc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80012fc:	b590      	push	{r4, r7, lr}
 80012fe:	b095      	sub	sp, #84	@ 0x54
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001304:	233c      	movs	r3, #60	@ 0x3c
 8001306:	18fb      	adds	r3, r7, r3
 8001308:	0018      	movs	r0, r3
 800130a:	2314      	movs	r3, #20
 800130c:	001a      	movs	r2, r3
 800130e:	2100      	movs	r1, #0
 8001310:	f003 fdb8 	bl	8004e84 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001314:	241c      	movs	r4, #28
 8001316:	193b      	adds	r3, r7, r4
 8001318:	0018      	movs	r0, r3
 800131a:	2320      	movs	r3, #32
 800131c:	001a      	movs	r2, r3
 800131e:	2100      	movs	r1, #0
 8001320:	f003 fdb0 	bl	8004e84 <memset>
  if(huart->Instance==USART1)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4a5f      	ldr	r2, [pc, #380]	@ (80014a8 <HAL_UART_MspInit+0x1ac>)
 800132a:	4293      	cmp	r3, r2
 800132c:	d000      	beq.n	8001330 <HAL_UART_MspInit+0x34>
 800132e:	e0b6      	b.n	800149e <HAL_UART_MspInit+0x1a2>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001330:	193b      	adds	r3, r7, r4
 8001332:	2201      	movs	r2, #1
 8001334:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8001336:	193b      	adds	r3, r7, r4
 8001338:	2200      	movs	r2, #0
 800133a:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800133c:	193b      	adds	r3, r7, r4
 800133e:	0018      	movs	r0, r3
 8001340:	f001 fd12 	bl	8002d68 <HAL_RCCEx_PeriphCLKConfig>
 8001344:	1e03      	subs	r3, r0, #0
 8001346:	d001      	beq.n	800134c <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 8001348:	f7ff faba 	bl	80008c0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800134c:	4b57      	ldr	r3, [pc, #348]	@ (80014ac <HAL_UART_MspInit+0x1b0>)
 800134e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001350:	4b56      	ldr	r3, [pc, #344]	@ (80014ac <HAL_UART_MspInit+0x1b0>)
 8001352:	2180      	movs	r1, #128	@ 0x80
 8001354:	01c9      	lsls	r1, r1, #7
 8001356:	430a      	orrs	r2, r1
 8001358:	641a      	str	r2, [r3, #64]	@ 0x40
 800135a:	4b54      	ldr	r3, [pc, #336]	@ (80014ac <HAL_UART_MspInit+0x1b0>)
 800135c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800135e:	2380      	movs	r3, #128	@ 0x80
 8001360:	01db      	lsls	r3, r3, #7
 8001362:	4013      	ands	r3, r2
 8001364:	61bb      	str	r3, [r7, #24]
 8001366:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001368:	4b50      	ldr	r3, [pc, #320]	@ (80014ac <HAL_UART_MspInit+0x1b0>)
 800136a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800136c:	4b4f      	ldr	r3, [pc, #316]	@ (80014ac <HAL_UART_MspInit+0x1b0>)
 800136e:	2104      	movs	r1, #4
 8001370:	430a      	orrs	r2, r1
 8001372:	635a      	str	r2, [r3, #52]	@ 0x34
 8001374:	4b4d      	ldr	r3, [pc, #308]	@ (80014ac <HAL_UART_MspInit+0x1b0>)
 8001376:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001378:	2204      	movs	r2, #4
 800137a:	4013      	ands	r3, r2
 800137c:	617b      	str	r3, [r7, #20]
 800137e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001380:	4b4a      	ldr	r3, [pc, #296]	@ (80014ac <HAL_UART_MspInit+0x1b0>)
 8001382:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001384:	4b49      	ldr	r3, [pc, #292]	@ (80014ac <HAL_UART_MspInit+0x1b0>)
 8001386:	2102      	movs	r1, #2
 8001388:	430a      	orrs	r2, r1
 800138a:	635a      	str	r2, [r3, #52]	@ 0x34
 800138c:	4b47      	ldr	r3, [pc, #284]	@ (80014ac <HAL_UART_MspInit+0x1b0>)
 800138e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001390:	2202      	movs	r2, #2
 8001392:	4013      	ands	r3, r2
 8001394:	613b      	str	r3, [r7, #16]
 8001396:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001398:	4b44      	ldr	r3, [pc, #272]	@ (80014ac <HAL_UART_MspInit+0x1b0>)
 800139a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800139c:	4b43      	ldr	r3, [pc, #268]	@ (80014ac <HAL_UART_MspInit+0x1b0>)
 800139e:	2101      	movs	r1, #1
 80013a0:	430a      	orrs	r2, r1
 80013a2:	635a      	str	r2, [r3, #52]	@ 0x34
 80013a4:	4b41      	ldr	r3, [pc, #260]	@ (80014ac <HAL_UART_MspInit+0x1b0>)
 80013a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80013a8:	2201      	movs	r2, #1
 80013aa:	4013      	ands	r3, r2
 80013ac:	60fb      	str	r3, [r7, #12]
 80013ae:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PC14-OSCX_IN(PC14)     ------> USART1_TX
    PB2     ------> USART1_RX
    PA12 [PA10]     ------> USART1_DE
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80013b0:	213c      	movs	r1, #60	@ 0x3c
 80013b2:	187b      	adds	r3, r7, r1
 80013b4:	2280      	movs	r2, #128	@ 0x80
 80013b6:	01d2      	lsls	r2, r2, #7
 80013b8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ba:	000c      	movs	r4, r1
 80013bc:	193b      	adds	r3, r7, r4
 80013be:	2202      	movs	r2, #2
 80013c0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c2:	193b      	adds	r3, r7, r4
 80013c4:	2200      	movs	r2, #0
 80013c6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013c8:	193b      	adds	r3, r7, r4
 80013ca:	2200      	movs	r2, #0
 80013cc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 80013ce:	193b      	adds	r3, r7, r4
 80013d0:	2200      	movs	r2, #0
 80013d2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013d4:	193b      	adds	r3, r7, r4
 80013d6:	4a36      	ldr	r2, [pc, #216]	@ (80014b0 <HAL_UART_MspInit+0x1b4>)
 80013d8:	0019      	movs	r1, r3
 80013da:	0010      	movs	r0, r2
 80013dc:	f000 fe74 	bl	80020c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80013e0:	193b      	adds	r3, r7, r4
 80013e2:	2204      	movs	r2, #4
 80013e4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013e6:	193b      	adds	r3, r7, r4
 80013e8:	2202      	movs	r2, #2
 80013ea:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ec:	193b      	adds	r3, r7, r4
 80013ee:	2200      	movs	r2, #0
 80013f0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013f2:	193b      	adds	r3, r7, r4
 80013f4:	2200      	movs	r2, #0
 80013f6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 80013f8:	193b      	adds	r3, r7, r4
 80013fa:	2200      	movs	r2, #0
 80013fc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013fe:	193b      	adds	r3, r7, r4
 8001400:	4a2c      	ldr	r2, [pc, #176]	@ (80014b4 <HAL_UART_MspInit+0x1b8>)
 8001402:	0019      	movs	r1, r3
 8001404:	0010      	movs	r0, r2
 8001406:	f000 fe5f 	bl	80020c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800140a:	0021      	movs	r1, r4
 800140c:	187b      	adds	r3, r7, r1
 800140e:	2280      	movs	r2, #128	@ 0x80
 8001410:	0152      	lsls	r2, r2, #5
 8001412:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001414:	187b      	adds	r3, r7, r1
 8001416:	2202      	movs	r2, #2
 8001418:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800141a:	187b      	adds	r3, r7, r1
 800141c:	2200      	movs	r2, #0
 800141e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001420:	187b      	adds	r3, r7, r1
 8001422:	2200      	movs	r2, #0
 8001424:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8001426:	187b      	adds	r3, r7, r1
 8001428:	2201      	movs	r2, #1
 800142a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800142c:	187a      	adds	r2, r7, r1
 800142e:	23a0      	movs	r3, #160	@ 0xa0
 8001430:	05db      	lsls	r3, r3, #23
 8001432:	0011      	movs	r1, r2
 8001434:	0018      	movs	r0, r3
 8001436:	f000 fe47 	bl	80020c8 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 800143a:	4b1f      	ldr	r3, [pc, #124]	@ (80014b8 <HAL_UART_MspInit+0x1bc>)
 800143c:	4a1f      	ldr	r2, [pc, #124]	@ (80014bc <HAL_UART_MspInit+0x1c0>)
 800143e:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8001440:	4b1d      	ldr	r3, [pc, #116]	@ (80014b8 <HAL_UART_MspInit+0x1bc>)
 8001442:	2232      	movs	r2, #50	@ 0x32
 8001444:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001446:	4b1c      	ldr	r3, [pc, #112]	@ (80014b8 <HAL_UART_MspInit+0x1bc>)
 8001448:	2200      	movs	r2, #0
 800144a:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800144c:	4b1a      	ldr	r3, [pc, #104]	@ (80014b8 <HAL_UART_MspInit+0x1bc>)
 800144e:	2200      	movs	r2, #0
 8001450:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001452:	4b19      	ldr	r3, [pc, #100]	@ (80014b8 <HAL_UART_MspInit+0x1bc>)
 8001454:	2280      	movs	r2, #128	@ 0x80
 8001456:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001458:	4b17      	ldr	r3, [pc, #92]	@ (80014b8 <HAL_UART_MspInit+0x1bc>)
 800145a:	2200      	movs	r2, #0
 800145c:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800145e:	4b16      	ldr	r3, [pc, #88]	@ (80014b8 <HAL_UART_MspInit+0x1bc>)
 8001460:	2200      	movs	r2, #0
 8001462:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8001464:	4b14      	ldr	r3, [pc, #80]	@ (80014b8 <HAL_UART_MspInit+0x1bc>)
 8001466:	2200      	movs	r2, #0
 8001468:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800146a:	4b13      	ldr	r3, [pc, #76]	@ (80014b8 <HAL_UART_MspInit+0x1bc>)
 800146c:	2200      	movs	r2, #0
 800146e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001470:	4b11      	ldr	r3, [pc, #68]	@ (80014b8 <HAL_UART_MspInit+0x1bc>)
 8001472:	0018      	movs	r0, r3
 8001474:	f000 fa76 	bl	8001964 <HAL_DMA_Init>
 8001478:	1e03      	subs	r3, r0, #0
 800147a:	d001      	beq.n	8001480 <HAL_UART_MspInit+0x184>
    {
      Error_Handler();
 800147c:	f7ff fa20 	bl	80008c0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	2180      	movs	r1, #128	@ 0x80
 8001484:	4a0c      	ldr	r2, [pc, #48]	@ (80014b8 <HAL_UART_MspInit+0x1bc>)
 8001486:	505a      	str	r2, [r3, r1]
 8001488:	4b0b      	ldr	r3, [pc, #44]	@ (80014b8 <HAL_UART_MspInit+0x1bc>)
 800148a:	687a      	ldr	r2, [r7, #4]
 800148c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800148e:	2200      	movs	r2, #0
 8001490:	2100      	movs	r1, #0
 8001492:	201b      	movs	r0, #27
 8001494:	f000 fa24 	bl	80018e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001498:	201b      	movs	r0, #27
 800149a:	f000 fa36 	bl	800190a <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 800149e:	46c0      	nop			@ (mov r8, r8)
 80014a0:	46bd      	mov	sp, r7
 80014a2:	b015      	add	sp, #84	@ 0x54
 80014a4:	bd90      	pop	{r4, r7, pc}
 80014a6:	46c0      	nop			@ (mov r8, r8)
 80014a8:	40013800 	.word	0x40013800
 80014ac:	40021000 	.word	0x40021000
 80014b0:	50000800 	.word	0x50000800
 80014b4:	50000400 	.word	0x50000400
 80014b8:	200000c8 	.word	0x200000c8
 80014bc:	40020008 	.word	0x40020008

080014c0 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b082      	sub	sp, #8
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART1)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	4a14      	ldr	r2, [pc, #80]	@ (8001520 <HAL_UART_MspDeInit+0x60>)
 80014ce:	4293      	cmp	r3, r2
 80014d0:	d122      	bne.n	8001518 <HAL_UART_MspDeInit+0x58>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 80014d2:	4b14      	ldr	r3, [pc, #80]	@ (8001524 <HAL_UART_MspDeInit+0x64>)
 80014d4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80014d6:	4b13      	ldr	r3, [pc, #76]	@ (8001524 <HAL_UART_MspDeInit+0x64>)
 80014d8:	4913      	ldr	r1, [pc, #76]	@ (8001528 <HAL_UART_MspDeInit+0x68>)
 80014da:	400a      	ands	r2, r1
 80014dc:	641a      	str	r2, [r3, #64]	@ 0x40
    /**USART1 GPIO Configuration
    PC14-OSCX_IN(PC14)     ------> USART1_TX
    PB2     ------> USART1_RX
    PA12 [PA10]     ------> USART1_DE
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_14);
 80014de:	2380      	movs	r3, #128	@ 0x80
 80014e0:	01db      	lsls	r3, r3, #7
 80014e2:	4a12      	ldr	r2, [pc, #72]	@ (800152c <HAL_UART_MspDeInit+0x6c>)
 80014e4:	0019      	movs	r1, r3
 80014e6:	0010      	movs	r0, r2
 80014e8:	f000 ff60 	bl	80023ac <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_2);
 80014ec:	4b10      	ldr	r3, [pc, #64]	@ (8001530 <HAL_UART_MspDeInit+0x70>)
 80014ee:	2104      	movs	r1, #4
 80014f0:	0018      	movs	r0, r3
 80014f2:	f000 ff5b 	bl	80023ac <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_12);
 80014f6:	2380      	movs	r3, #128	@ 0x80
 80014f8:	015a      	lsls	r2, r3, #5
 80014fa:	23a0      	movs	r3, #160	@ 0xa0
 80014fc:	05db      	lsls	r3, r3, #23
 80014fe:	0011      	movs	r1, r2
 8001500:	0018      	movs	r0, r3
 8001502:	f000 ff53 	bl	80023ac <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(huart->hdmarx);
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	2280      	movs	r2, #128	@ 0x80
 800150a:	589b      	ldr	r3, [r3, r2]
 800150c:	0018      	movs	r0, r3
 800150e:	f000 fab3 	bl	8001a78 <HAL_DMA_DeInit>

    /* USART1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8001512:	201b      	movs	r0, #27
 8001514:	f000 fa09 	bl	800192a <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }

}
 8001518:	46c0      	nop			@ (mov r8, r8)
 800151a:	46bd      	mov	sp, r7
 800151c:	b002      	add	sp, #8
 800151e:	bd80      	pop	{r7, pc}
 8001520:	40013800 	.word	0x40013800
 8001524:	40021000 	.word	0x40021000
 8001528:	ffffbfff 	.word	0xffffbfff
 800152c:	50000800 	.word	0x50000800
 8001530:	50000400 	.word	0x50000400

08001534 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001538:	46c0      	nop			@ (mov r8, r8)
 800153a:	e7fd      	b.n	8001538 <NMI_Handler+0x4>

0800153c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001540:	46c0      	nop			@ (mov r8, r8)
 8001542:	e7fd      	b.n	8001540 <HardFault_Handler+0x4>

08001544 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001548:	46c0      	nop			@ (mov r8, r8)
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}

0800154e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800154e:	b580      	push	{r7, lr}
 8001550:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001552:	46c0      	nop			@ (mov r8, r8)
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}

08001558 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800155c:	f000 f8b2 	bl	80016c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001560:	46c0      	nop			@ (mov r8, r8)
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
	...

08001568 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800156c:	4b03      	ldr	r3, [pc, #12]	@ (800157c <DMA1_Channel1_IRQHandler+0x14>)
 800156e:	0018      	movs	r0, r3
 8001570:	f000 fc5e 	bl	8001e30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001574:	46c0      	nop			@ (mov r8, r8)
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}
 800157a:	46c0      	nop			@ (mov r8, r8)
 800157c:	200000c8 	.word	0x200000c8

08001580 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 interrupt.
  */
void USART1_IRQHandler(void)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001584:	4b03      	ldr	r3, [pc, #12]	@ (8001594 <USART1_IRQHandler+0x14>)
 8001586:	0018      	movs	r0, r3
 8001588:	f001 ff92 	bl	80034b0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800158c:	46c0      	nop			@ (mov r8, r8)
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	46c0      	nop			@ (mov r8, r8)
 8001594:	20000034 	.word	0x20000034

08001598 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800159c:	4b03      	ldr	r3, [pc, #12]	@ (80015ac <SystemInit+0x14>)
 800159e:	2280      	movs	r2, #128	@ 0x80
 80015a0:	0512      	lsls	r2, r2, #20
 80015a2:	609a      	str	r2, [r3, #8]
#endif
}
 80015a4:	46c0      	nop			@ (mov r8, r8)
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	46c0      	nop			@ (mov r8, r8)
 80015ac:	e000ed00 	.word	0xe000ed00

080015b0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80015b0:	480d      	ldr	r0, [pc, #52]	@ (80015e8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80015b2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80015b4:	f7ff fff0 	bl	8001598 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80015b8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80015ba:	e003      	b.n	80015c4 <LoopCopyDataInit>

080015bc <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80015bc:	4b0b      	ldr	r3, [pc, #44]	@ (80015ec <LoopForever+0x6>)
  ldr r3, [r3, r1]
 80015be:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80015c0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80015c2:	3104      	adds	r1, #4

080015c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80015c4:	480a      	ldr	r0, [pc, #40]	@ (80015f0 <LoopForever+0xa>)
  ldr r3, =_edata
 80015c6:	4b0b      	ldr	r3, [pc, #44]	@ (80015f4 <LoopForever+0xe>)
  adds r2, r0, r1
 80015c8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80015ca:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80015cc:	d3f6      	bcc.n	80015bc <CopyDataInit>
  ldr r2, =_sbss
 80015ce:	4a0a      	ldr	r2, [pc, #40]	@ (80015f8 <LoopForever+0x12>)
  b LoopFillZerobss
 80015d0:	e002      	b.n	80015d8 <LoopFillZerobss>

080015d2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80015d2:	2300      	movs	r3, #0
  str  r3, [r2]
 80015d4:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015d6:	3204      	adds	r2, #4

080015d8 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 80015d8:	4b08      	ldr	r3, [pc, #32]	@ (80015fc <LoopForever+0x16>)
  cmp r2, r3
 80015da:	429a      	cmp	r2, r3
  bcc FillZerobss
 80015dc:	d3f9      	bcc.n	80015d2 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80015de:	f003 fc59 	bl	8004e94 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80015e2:	f7fe ff07 	bl	80003f4 <main>

080015e6 <LoopForever>:

LoopForever:
    b LoopForever
 80015e6:	e7fe      	b.n	80015e6 <LoopForever>
  ldr   r0, =_estack
 80015e8:	20006000 	.word	0x20006000
  ldr r3, =_sidata
 80015ec:	080051c0 	.word	0x080051c0
  ldr r0, =_sdata
 80015f0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80015f4:	20000018 	.word	0x20000018
  ldr r2, =_sbss
 80015f8:	20000018 	.word	0x20000018
  ldr r3, = _ebss
 80015fc:	20000440 	.word	0x20000440

08001600 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001600:	e7fe      	b.n	8001600 <ADC1_IRQHandler>

08001602 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001602:	b580      	push	{r7, lr}
 8001604:	b082      	sub	sp, #8
 8001606:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001608:	1dfb      	adds	r3, r7, #7
 800160a:	2200      	movs	r2, #0
 800160c:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800160e:	2003      	movs	r0, #3
 8001610:	f000 f80e 	bl	8001630 <HAL_InitTick>
 8001614:	1e03      	subs	r3, r0, #0
 8001616:	d003      	beq.n	8001620 <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 8001618:	1dfb      	adds	r3, r7, #7
 800161a:	2201      	movs	r2, #1
 800161c:	701a      	strb	r2, [r3, #0]
 800161e:	e001      	b.n	8001624 <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001620:	f7ff fe48 	bl	80012b4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001624:	1dfb      	adds	r3, r7, #7
 8001626:	781b      	ldrb	r3, [r3, #0]
}
 8001628:	0018      	movs	r0, r3
 800162a:	46bd      	mov	sp, r7
 800162c:	b002      	add	sp, #8
 800162e:	bd80      	pop	{r7, pc}

08001630 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001630:	b590      	push	{r4, r7, lr}
 8001632:	b085      	sub	sp, #20
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001638:	230f      	movs	r3, #15
 800163a:	18fb      	adds	r3, r7, r3
 800163c:	2200      	movs	r2, #0
 800163e:	701a      	strb	r2, [r3, #0]

  if ((uint32_t)uwTickFreq != 0UL)
 8001640:	4b1d      	ldr	r3, [pc, #116]	@ (80016b8 <HAL_InitTick+0x88>)
 8001642:	781b      	ldrb	r3, [r3, #0]
 8001644:	2b00      	cmp	r3, #0
 8001646:	d02b      	beq.n	80016a0 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 8001648:	4b1c      	ldr	r3, [pc, #112]	@ (80016bc <HAL_InitTick+0x8c>)
 800164a:	681c      	ldr	r4, [r3, #0]
 800164c:	4b1a      	ldr	r3, [pc, #104]	@ (80016b8 <HAL_InitTick+0x88>)
 800164e:	781b      	ldrb	r3, [r3, #0]
 8001650:	0019      	movs	r1, r3
 8001652:	23fa      	movs	r3, #250	@ 0xfa
 8001654:	0098      	lsls	r0, r3, #2
 8001656:	f7fe fd57 	bl	8000108 <__udivsi3>
 800165a:	0003      	movs	r3, r0
 800165c:	0019      	movs	r1, r3
 800165e:	0020      	movs	r0, r4
 8001660:	f7fe fd52 	bl	8000108 <__udivsi3>
 8001664:	0003      	movs	r3, r0
 8001666:	0018      	movs	r0, r3
 8001668:	f000 f96f 	bl	800194a <HAL_SYSTICK_Config>
 800166c:	1e03      	subs	r3, r0, #0
 800166e:	d112      	bne.n	8001696 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	2b03      	cmp	r3, #3
 8001674:	d80a      	bhi.n	800168c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001676:	6879      	ldr	r1, [r7, #4]
 8001678:	2301      	movs	r3, #1
 800167a:	425b      	negs	r3, r3
 800167c:	2200      	movs	r2, #0
 800167e:	0018      	movs	r0, r3
 8001680:	f000 f92e 	bl	80018e0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001684:	4b0e      	ldr	r3, [pc, #56]	@ (80016c0 <HAL_InitTick+0x90>)
 8001686:	687a      	ldr	r2, [r7, #4]
 8001688:	601a      	str	r2, [r3, #0]
 800168a:	e00d      	b.n	80016a8 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 800168c:	230f      	movs	r3, #15
 800168e:	18fb      	adds	r3, r7, r3
 8001690:	2201      	movs	r2, #1
 8001692:	701a      	strb	r2, [r3, #0]
 8001694:	e008      	b.n	80016a8 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001696:	230f      	movs	r3, #15
 8001698:	18fb      	adds	r3, r7, r3
 800169a:	2201      	movs	r2, #1
 800169c:	701a      	strb	r2, [r3, #0]
 800169e:	e003      	b.n	80016a8 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80016a0:	230f      	movs	r3, #15
 80016a2:	18fb      	adds	r3, r7, r3
 80016a4:	2201      	movs	r2, #1
 80016a6:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80016a8:	230f      	movs	r3, #15
 80016aa:	18fb      	adds	r3, r7, r3
 80016ac:	781b      	ldrb	r3, [r3, #0]
}
 80016ae:	0018      	movs	r0, r3
 80016b0:	46bd      	mov	sp, r7
 80016b2:	b005      	add	sp, #20
 80016b4:	bd90      	pop	{r4, r7, pc}
 80016b6:	46c0      	nop			@ (mov r8, r8)
 80016b8:	20000014 	.word	0x20000014
 80016bc:	2000000c 	.word	0x2000000c
 80016c0:	20000010 	.word	0x20000010

080016c4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80016c8:	4b05      	ldr	r3, [pc, #20]	@ (80016e0 <HAL_IncTick+0x1c>)
 80016ca:	781b      	ldrb	r3, [r3, #0]
 80016cc:	001a      	movs	r2, r3
 80016ce:	4b05      	ldr	r3, [pc, #20]	@ (80016e4 <HAL_IncTick+0x20>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	18d2      	adds	r2, r2, r3
 80016d4:	4b03      	ldr	r3, [pc, #12]	@ (80016e4 <HAL_IncTick+0x20>)
 80016d6:	601a      	str	r2, [r3, #0]
}
 80016d8:	46c0      	nop			@ (mov r8, r8)
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	46c0      	nop			@ (mov r8, r8)
 80016e0:	20000014 	.word	0x20000014
 80016e4:	2000043c 	.word	0x2000043c

080016e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	af00      	add	r7, sp, #0
  return uwTick;
 80016ec:	4b02      	ldr	r3, [pc, #8]	@ (80016f8 <HAL_GetTick+0x10>)
 80016ee:	681b      	ldr	r3, [r3, #0]
}
 80016f0:	0018      	movs	r0, r3
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	46c0      	nop			@ (mov r8, r8)
 80016f8:	2000043c 	.word	0x2000043c

080016fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b084      	sub	sp, #16
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001704:	f7ff fff0 	bl	80016e8 <HAL_GetTick>
 8001708:	0003      	movs	r3, r0
 800170a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	3301      	adds	r3, #1
 8001714:	d005      	beq.n	8001722 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001716:	4b0a      	ldr	r3, [pc, #40]	@ (8001740 <HAL_Delay+0x44>)
 8001718:	781b      	ldrb	r3, [r3, #0]
 800171a:	001a      	movs	r2, r3
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	189b      	adds	r3, r3, r2
 8001720:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001722:	46c0      	nop			@ (mov r8, r8)
 8001724:	f7ff ffe0 	bl	80016e8 <HAL_GetTick>
 8001728:	0002      	movs	r2, r0
 800172a:	68bb      	ldr	r3, [r7, #8]
 800172c:	1ad3      	subs	r3, r2, r3
 800172e:	68fa      	ldr	r2, [r7, #12]
 8001730:	429a      	cmp	r2, r3
 8001732:	d8f7      	bhi.n	8001724 <HAL_Delay+0x28>
  {
  }
}
 8001734:	46c0      	nop			@ (mov r8, r8)
 8001736:	46c0      	nop			@ (mov r8, r8)
 8001738:	46bd      	mov	sp, r7
 800173a:	b004      	add	sp, #16
 800173c:	bd80      	pop	{r7, pc}
 800173e:	46c0      	nop			@ (mov r8, r8)
 8001740:	20000014 	.word	0x20000014

08001744 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b082      	sub	sp, #8
 8001748:	af00      	add	r7, sp, #0
 800174a:	0002      	movs	r2, r0
 800174c:	1dfb      	adds	r3, r7, #7
 800174e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001750:	1dfb      	adds	r3, r7, #7
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	2b7f      	cmp	r3, #127	@ 0x7f
 8001756:	d809      	bhi.n	800176c <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001758:	1dfb      	adds	r3, r7, #7
 800175a:	781b      	ldrb	r3, [r3, #0]
 800175c:	001a      	movs	r2, r3
 800175e:	231f      	movs	r3, #31
 8001760:	401a      	ands	r2, r3
 8001762:	4b04      	ldr	r3, [pc, #16]	@ (8001774 <__NVIC_EnableIRQ+0x30>)
 8001764:	2101      	movs	r1, #1
 8001766:	4091      	lsls	r1, r2
 8001768:	000a      	movs	r2, r1
 800176a:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 800176c:	46c0      	nop			@ (mov r8, r8)
 800176e:	46bd      	mov	sp, r7
 8001770:	b002      	add	sp, #8
 8001772:	bd80      	pop	{r7, pc}
 8001774:	e000e100 	.word	0xe000e100

08001778 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b082      	sub	sp, #8
 800177c:	af00      	add	r7, sp, #0
 800177e:	0002      	movs	r2, r0
 8001780:	1dfb      	adds	r3, r7, #7
 8001782:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001784:	1dfb      	adds	r3, r7, #7
 8001786:	781b      	ldrb	r3, [r3, #0]
 8001788:	2b7f      	cmp	r3, #127	@ 0x7f
 800178a:	d810      	bhi.n	80017ae <__NVIC_DisableIRQ+0x36>
  {
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800178c:	1dfb      	adds	r3, r7, #7
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	001a      	movs	r2, r3
 8001792:	231f      	movs	r3, #31
 8001794:	4013      	ands	r3, r2
 8001796:	4908      	ldr	r1, [pc, #32]	@ (80017b8 <__NVIC_DisableIRQ+0x40>)
 8001798:	2201      	movs	r2, #1
 800179a:	409a      	lsls	r2, r3
 800179c:	0013      	movs	r3, r2
 800179e:	2280      	movs	r2, #128	@ 0x80
 80017a0:	508b      	str	r3, [r1, r2]
  __ASM volatile ("dsb 0xF":::"memory");
 80017a2:	f3bf 8f4f 	dsb	sy
}
 80017a6:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("isb 0xF":::"memory");
 80017a8:	f3bf 8f6f 	isb	sy
}
 80017ac:	46c0      	nop			@ (mov r8, r8)
    __DSB();
    __ISB();
  }
}
 80017ae:	46c0      	nop			@ (mov r8, r8)
 80017b0:	46bd      	mov	sp, r7
 80017b2:	b002      	add	sp, #8
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	46c0      	nop			@ (mov r8, r8)
 80017b8:	e000e100 	.word	0xe000e100

080017bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017bc:	b590      	push	{r4, r7, lr}
 80017be:	b083      	sub	sp, #12
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	0002      	movs	r2, r0
 80017c4:	6039      	str	r1, [r7, #0]
 80017c6:	1dfb      	adds	r3, r7, #7
 80017c8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80017ca:	1dfb      	adds	r3, r7, #7
 80017cc:	781b      	ldrb	r3, [r3, #0]
 80017ce:	2b7f      	cmp	r3, #127	@ 0x7f
 80017d0:	d828      	bhi.n	8001824 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80017d2:	4a2f      	ldr	r2, [pc, #188]	@ (8001890 <__NVIC_SetPriority+0xd4>)
 80017d4:	1dfb      	adds	r3, r7, #7
 80017d6:	781b      	ldrb	r3, [r3, #0]
 80017d8:	b25b      	sxtb	r3, r3
 80017da:	089b      	lsrs	r3, r3, #2
 80017dc:	33c0      	adds	r3, #192	@ 0xc0
 80017de:	009b      	lsls	r3, r3, #2
 80017e0:	589b      	ldr	r3, [r3, r2]
 80017e2:	1dfa      	adds	r2, r7, #7
 80017e4:	7812      	ldrb	r2, [r2, #0]
 80017e6:	0011      	movs	r1, r2
 80017e8:	2203      	movs	r2, #3
 80017ea:	400a      	ands	r2, r1
 80017ec:	00d2      	lsls	r2, r2, #3
 80017ee:	21ff      	movs	r1, #255	@ 0xff
 80017f0:	4091      	lsls	r1, r2
 80017f2:	000a      	movs	r2, r1
 80017f4:	43d2      	mvns	r2, r2
 80017f6:	401a      	ands	r2, r3
 80017f8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	019b      	lsls	r3, r3, #6
 80017fe:	22ff      	movs	r2, #255	@ 0xff
 8001800:	401a      	ands	r2, r3
 8001802:	1dfb      	adds	r3, r7, #7
 8001804:	781b      	ldrb	r3, [r3, #0]
 8001806:	0018      	movs	r0, r3
 8001808:	2303      	movs	r3, #3
 800180a:	4003      	ands	r3, r0
 800180c:	00db      	lsls	r3, r3, #3
 800180e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001810:	481f      	ldr	r0, [pc, #124]	@ (8001890 <__NVIC_SetPriority+0xd4>)
 8001812:	1dfb      	adds	r3, r7, #7
 8001814:	781b      	ldrb	r3, [r3, #0]
 8001816:	b25b      	sxtb	r3, r3
 8001818:	089b      	lsrs	r3, r3, #2
 800181a:	430a      	orrs	r2, r1
 800181c:	33c0      	adds	r3, #192	@ 0xc0
 800181e:	009b      	lsls	r3, r3, #2
 8001820:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001822:	e031      	b.n	8001888 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001824:	4a1b      	ldr	r2, [pc, #108]	@ (8001894 <__NVIC_SetPriority+0xd8>)
 8001826:	1dfb      	adds	r3, r7, #7
 8001828:	781b      	ldrb	r3, [r3, #0]
 800182a:	0019      	movs	r1, r3
 800182c:	230f      	movs	r3, #15
 800182e:	400b      	ands	r3, r1
 8001830:	3b08      	subs	r3, #8
 8001832:	089b      	lsrs	r3, r3, #2
 8001834:	3306      	adds	r3, #6
 8001836:	009b      	lsls	r3, r3, #2
 8001838:	18d3      	adds	r3, r2, r3
 800183a:	3304      	adds	r3, #4
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	1dfa      	adds	r2, r7, #7
 8001840:	7812      	ldrb	r2, [r2, #0]
 8001842:	0011      	movs	r1, r2
 8001844:	2203      	movs	r2, #3
 8001846:	400a      	ands	r2, r1
 8001848:	00d2      	lsls	r2, r2, #3
 800184a:	21ff      	movs	r1, #255	@ 0xff
 800184c:	4091      	lsls	r1, r2
 800184e:	000a      	movs	r2, r1
 8001850:	43d2      	mvns	r2, r2
 8001852:	401a      	ands	r2, r3
 8001854:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	019b      	lsls	r3, r3, #6
 800185a:	22ff      	movs	r2, #255	@ 0xff
 800185c:	401a      	ands	r2, r3
 800185e:	1dfb      	adds	r3, r7, #7
 8001860:	781b      	ldrb	r3, [r3, #0]
 8001862:	0018      	movs	r0, r3
 8001864:	2303      	movs	r3, #3
 8001866:	4003      	ands	r3, r0
 8001868:	00db      	lsls	r3, r3, #3
 800186a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800186c:	4809      	ldr	r0, [pc, #36]	@ (8001894 <__NVIC_SetPriority+0xd8>)
 800186e:	1dfb      	adds	r3, r7, #7
 8001870:	781b      	ldrb	r3, [r3, #0]
 8001872:	001c      	movs	r4, r3
 8001874:	230f      	movs	r3, #15
 8001876:	4023      	ands	r3, r4
 8001878:	3b08      	subs	r3, #8
 800187a:	089b      	lsrs	r3, r3, #2
 800187c:	430a      	orrs	r2, r1
 800187e:	3306      	adds	r3, #6
 8001880:	009b      	lsls	r3, r3, #2
 8001882:	18c3      	adds	r3, r0, r3
 8001884:	3304      	adds	r3, #4
 8001886:	601a      	str	r2, [r3, #0]
}
 8001888:	46c0      	nop			@ (mov r8, r8)
 800188a:	46bd      	mov	sp, r7
 800188c:	b003      	add	sp, #12
 800188e:	bd90      	pop	{r4, r7, pc}
 8001890:	e000e100 	.word	0xe000e100
 8001894:	e000ed00 	.word	0xe000ed00

08001898 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b082      	sub	sp, #8
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	1e5a      	subs	r2, r3, #1
 80018a4:	2380      	movs	r3, #128	@ 0x80
 80018a6:	045b      	lsls	r3, r3, #17
 80018a8:	429a      	cmp	r2, r3
 80018aa:	d301      	bcc.n	80018b0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018ac:	2301      	movs	r3, #1
 80018ae:	e010      	b.n	80018d2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018b0:	4b0a      	ldr	r3, [pc, #40]	@ (80018dc <SysTick_Config+0x44>)
 80018b2:	687a      	ldr	r2, [r7, #4]
 80018b4:	3a01      	subs	r2, #1
 80018b6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018b8:	2301      	movs	r3, #1
 80018ba:	425b      	negs	r3, r3
 80018bc:	2103      	movs	r1, #3
 80018be:	0018      	movs	r0, r3
 80018c0:	f7ff ff7c 	bl	80017bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018c4:	4b05      	ldr	r3, [pc, #20]	@ (80018dc <SysTick_Config+0x44>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018ca:	4b04      	ldr	r3, [pc, #16]	@ (80018dc <SysTick_Config+0x44>)
 80018cc:	2207      	movs	r2, #7
 80018ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018d0:	2300      	movs	r3, #0
}
 80018d2:	0018      	movs	r0, r3
 80018d4:	46bd      	mov	sp, r7
 80018d6:	b002      	add	sp, #8
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	46c0      	nop			@ (mov r8, r8)
 80018dc:	e000e010 	.word	0xe000e010

080018e0 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b084      	sub	sp, #16
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	60b9      	str	r1, [r7, #8]
 80018e8:	607a      	str	r2, [r7, #4]
 80018ea:	210f      	movs	r1, #15
 80018ec:	187b      	adds	r3, r7, r1
 80018ee:	1c02      	adds	r2, r0, #0
 80018f0:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80018f2:	68ba      	ldr	r2, [r7, #8]
 80018f4:	187b      	adds	r3, r7, r1
 80018f6:	781b      	ldrb	r3, [r3, #0]
 80018f8:	b25b      	sxtb	r3, r3
 80018fa:	0011      	movs	r1, r2
 80018fc:	0018      	movs	r0, r3
 80018fe:	f7ff ff5d 	bl	80017bc <__NVIC_SetPriority>
}
 8001902:	46c0      	nop			@ (mov r8, r8)
 8001904:	46bd      	mov	sp, r7
 8001906:	b004      	add	sp, #16
 8001908:	bd80      	pop	{r7, pc}

0800190a <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32c0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800190a:	b580      	push	{r7, lr}
 800190c:	b082      	sub	sp, #8
 800190e:	af00      	add	r7, sp, #0
 8001910:	0002      	movs	r2, r0
 8001912:	1dfb      	adds	r3, r7, #7
 8001914:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001916:	1dfb      	adds	r3, r7, #7
 8001918:	781b      	ldrb	r3, [r3, #0]
 800191a:	b25b      	sxtb	r3, r3
 800191c:	0018      	movs	r0, r3
 800191e:	f7ff ff11 	bl	8001744 <__NVIC_EnableIRQ>
}
 8001922:	46c0      	nop			@ (mov r8, r8)
 8001924:	46bd      	mov	sp, r7
 8001926:	b002      	add	sp, #8
 8001928:	bd80      	pop	{r7, pc}

0800192a <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32c0xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800192a:	b580      	push	{r7, lr}
 800192c:	b082      	sub	sp, #8
 800192e:	af00      	add	r7, sp, #0
 8001930:	0002      	movs	r2, r0
 8001932:	1dfb      	adds	r3, r7, #7
 8001934:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001936:	1dfb      	adds	r3, r7, #7
 8001938:	781b      	ldrb	r3, [r3, #0]
 800193a:	b25b      	sxtb	r3, r3
 800193c:	0018      	movs	r0, r3
 800193e:	f7ff ff1b 	bl	8001778 <__NVIC_DisableIRQ>
}
 8001942:	46c0      	nop			@ (mov r8, r8)
 8001944:	46bd      	mov	sp, r7
 8001946:	b002      	add	sp, #8
 8001948:	bd80      	pop	{r7, pc}

0800194a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800194a:	b580      	push	{r7, lr}
 800194c:	b082      	sub	sp, #8
 800194e:	af00      	add	r7, sp, #0
 8001950:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	0018      	movs	r0, r3
 8001956:	f7ff ff9f 	bl	8001898 <SysTick_Config>
 800195a:	0003      	movs	r3, r0
}
 800195c:	0018      	movs	r0, r3
 800195e:	46bd      	mov	sp, r7
 8001960:	b002      	add	sp, #8
 8001962:	bd80      	pop	{r7, pc}

08001964 <HAL_DMA_Init>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b082      	sub	sp, #8
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	2b00      	cmp	r3, #0
 8001970:	d101      	bne.n	8001976 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001972:	2301      	movs	r3, #1
 8001974:	e077      	b.n	8001a66 <HAL_DMA_Init+0x102>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* calculation of the channel index */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	4a3d      	ldr	r2, [pc, #244]	@ (8001a70 <HAL_DMA_Init+0x10c>)
 800197c:	4694      	mov	ip, r2
 800197e:	4463      	add	r3, ip
 8001980:	2114      	movs	r1, #20
 8001982:	0018      	movs	r0, r3
 8001984:	f7fe fbc0 	bl	8000108 <__udivsi3>
 8001988:	0003      	movs	r3, r0
                                                                                (uint32_t)DMA1_Channel1)) << 2U;
 800198a:	009a      	lsls	r2, r3, #2
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	2225      	movs	r2, #37	@ 0x25
 8001994:	2102      	movs	r1, #2
 8001996:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	681a      	ldr	r2, [r3, #0]
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	4934      	ldr	r1, [pc, #208]	@ (8001a74 <HAL_DMA_Init+0x110>)
 80019a4:	400a      	ands	r2, r1
 80019a6:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	6819      	ldr	r1, [r3, #0]
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	689a      	ldr	r2, [r3, #8]
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	68db      	ldr	r3, [r3, #12]
 80019b6:	431a      	orrs	r2, r3
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	691b      	ldr	r3, [r3, #16]
 80019bc:	431a      	orrs	r2, r3
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	695b      	ldr	r3, [r3, #20]
 80019c2:	431a      	orrs	r2, r3
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	699b      	ldr	r3, [r3, #24]
 80019c8:	431a      	orrs	r2, r3
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	69db      	ldr	r3, [r3, #28]
 80019ce:	431a      	orrs	r2, r3
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	6a1b      	ldr	r3, [r3, #32]
 80019d4:	431a      	orrs	r2, r3
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	430a      	orrs	r2, r1
 80019dc:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	0018      	movs	r0, r3
 80019e2:	f000 fb21 	bl	8002028 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	689a      	ldr	r2, [r3, #8]
 80019ea:	2380      	movs	r3, #128	@ 0x80
 80019ec:	01db      	lsls	r3, r3, #7
 80019ee:	429a      	cmp	r2, r3
 80019f0:	d102      	bne.n	80019f8 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	2200      	movs	r2, #0
 80019f6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	685a      	ldr	r2, [r3, #4]
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a00:	21ff      	movs	r1, #255	@ 0xff
 8001a02:	400a      	ands	r2, r1
 8001a04:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a0a:	687a      	ldr	r2, [r7, #4]
 8001a0c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001a0e:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d011      	beq.n	8001a3c <HAL_DMA_Init+0xd8>
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	685b      	ldr	r3, [r3, #4]
 8001a1c:	2b04      	cmp	r3, #4
 8001a1e:	d80d      	bhi.n	8001a3c <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	0018      	movs	r0, r3
 8001a24:	f000 fb2c 	bl	8002080 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a34:	687a      	ldr	r2, [r7, #4]
 8001a36:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8001a38:	605a      	str	r2, [r3, #4]
 8001a3a:	e008      	b.n	8001a4e <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	2200      	movs	r2, #0
 8001a40:	651a      	str	r2, [r3, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	2200      	movs	r2, #0
 8001a46:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	2200      	movs	r2, #0
 8001a52:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	2225      	movs	r2, #37	@ 0x25
 8001a58:	2101      	movs	r1, #1
 8001a5a:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	2224      	movs	r2, #36	@ 0x24
 8001a60:	2100      	movs	r1, #0
 8001a62:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001a64:	2300      	movs	r3, #0
}
 8001a66:	0018      	movs	r0, r3
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	b002      	add	sp, #8
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	46c0      	nop			@ (mov r8, r8)
 8001a70:	bffdfff8 	.word	0xbffdfff8
 8001a74:	ffff800f 	.word	0xffff800f

08001a78 <HAL_DMA_DeInit>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b082      	sub	sp, #8
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d101      	bne.n	8001a8a <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8001a86:	2301      	movs	r3, #1
 8001a88:	e066      	b.n	8001b58 <HAL_DMA_DeInit+0xe0>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	681a      	ldr	r2, [r3, #0]
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	2101      	movs	r1, #1
 8001a96:	438a      	bics	r2, r1
 8001a98:	601a      	str	r2, [r3, #0]

  /* calculation of the channel index */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	4a30      	ldr	r2, [pc, #192]	@ (8001b60 <HAL_DMA_DeInit+0xe8>)
 8001aa0:	4694      	mov	ip, r2
 8001aa2:	4463      	add	r3, ip
 8001aa4:	2114      	movs	r1, #20
 8001aa6:	0018      	movs	r0, r3
 8001aa8:	f7fe fb2e 	bl	8000108 <__udivsi3>
 8001aac:	0003      	movs	r3, r0
                                                                                (uint32_t)DMA1_Channel1)) << 2U;
 8001aae:	009a      	lsls	r2, r3, #2
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0U;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	2200      	movs	r2, #0
 8001aba:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1cU)));
 8001abc:	4b29      	ldr	r3, [pc, #164]	@ (8001b64 <HAL_DMA_DeInit+0xec>)
 8001abe:	6859      	ldr	r1, [r3, #4]
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ac4:	221c      	movs	r2, #28
 8001ac6:	4013      	ands	r3, r2
 8001ac8:	2201      	movs	r2, #1
 8001aca:	409a      	lsls	r2, r3
 8001acc:	4b25      	ldr	r3, [pc, #148]	@ (8001b64 <HAL_DMA_DeInit+0xec>)
 8001ace:	430a      	orrs	r2, r1
 8001ad0:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	0018      	movs	r0, r3
 8001ad6:	f000 faa7 	bl	8002028 <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0U;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ade:	2200      	movs	r2, #0
 8001ae0:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ae6:	687a      	ldr	r2, [r7, #4]
 8001ae8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001aea:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	685b      	ldr	r3, [r3, #4]
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d010      	beq.n	8001b16 <HAL_DMA_DeInit+0x9e>
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	685b      	ldr	r3, [r3, #4]
 8001af8:	2b04      	cmp	r3, #4
 8001afa:	d80c      	bhi.n	8001b16 <HAL_DMA_DeInit+0x9e>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	0018      	movs	r0, r3
 8001b00:	f000 fabe 	bl	8002080 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b08:	2200      	movs	r2, #0
 8001b0a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b10:	687a      	ldr	r2, [r7, #4]
 8001b12:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8001b14:	605a      	str	r2, [r3, #4]
  }

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	2200      	movs	r2, #0
 8001b1a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	2200      	movs	r2, #0
 8001b20:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferErrorCallback = NULL;
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	2200      	movs	r2, #0
 8001b26:	635a      	str	r2, [r3, #52]	@ 0x34
  hdma->XferAbortCallback = NULL;
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	639a      	str	r2, [r3, #56]	@ 0x38

  hdma->DMAmuxRequestGen = 0U;
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	2200      	movs	r2, #0
 8001b32:	651a      	str	r2, [r3, #80]	@ 0x50
  hdma->DMAmuxRequestGenStatus = 0U;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	2200      	movs	r2, #0
 8001b38:	655a      	str	r2, [r3, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	2200      	movs	r2, #0
 8001b44:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	2225      	movs	r2, #37	@ 0x25
 8001b4a:	2100      	movs	r1, #0
 8001b4c:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	2224      	movs	r2, #36	@ 0x24
 8001b52:	2100      	movs	r1, #0
 8001b54:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001b56:	2300      	movs	r3, #0
}
 8001b58:	0018      	movs	r0, r3
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	b002      	add	sp, #8
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	bffdfff8 	.word	0xbffdfff8
 8001b64:	40020000 	.word	0x40020000

08001b68 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b086      	sub	sp, #24
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	60f8      	str	r0, [r7, #12]
 8001b70:	60b9      	str	r1, [r7, #8]
 8001b72:	607a      	str	r2, [r7, #4]
 8001b74:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001b76:	2317      	movs	r3, #23
 8001b78:	18fb      	adds	r3, r7, r3
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	2224      	movs	r2, #36	@ 0x24
 8001b82:	5c9b      	ldrb	r3, [r3, r2]
 8001b84:	2b01      	cmp	r3, #1
 8001b86:	d101      	bne.n	8001b8c <HAL_DMA_Start_IT+0x24>
 8001b88:	2302      	movs	r3, #2
 8001b8a:	e070      	b.n	8001c6e <HAL_DMA_Start_IT+0x106>
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	2224      	movs	r2, #36	@ 0x24
 8001b90:	2101      	movs	r1, #1
 8001b92:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	2225      	movs	r2, #37	@ 0x25
 8001b98:	5c9b      	ldrb	r3, [r3, r2]
 8001b9a:	b2db      	uxtb	r3, r3
 8001b9c:	2b01      	cmp	r3, #1
 8001b9e:	d157      	bne.n	8001c50 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	2225      	movs	r2, #37	@ 0x25
 8001ba4:	2102      	movs	r1, #2
 8001ba6:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	2200      	movs	r2, #0
 8001bac:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	681a      	ldr	r2, [r3, #0]
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	2101      	movs	r1, #1
 8001bba:	438a      	bics	r2, r1
 8001bbc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	687a      	ldr	r2, [r7, #4]
 8001bc2:	68b9      	ldr	r1, [r7, #8]
 8001bc4:	68f8      	ldr	r0, [r7, #12]
 8001bc6:	f000 f9ef 	bl	8001fa8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d008      	beq.n	8001be4 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	681a      	ldr	r2, [r3, #0]
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	210e      	movs	r1, #14
 8001bde:	430a      	orrs	r2, r1
 8001be0:	601a      	str	r2, [r3, #0]
 8001be2:	e00f      	b.n	8001c04 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	681a      	ldr	r2, [r3, #0]
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	2104      	movs	r1, #4
 8001bf0:	438a      	bics	r2, r1
 8001bf2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	681a      	ldr	r2, [r3, #0]
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	210a      	movs	r1, #10
 8001c00:	430a      	orrs	r2, r1
 8001c02:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c08:	681a      	ldr	r2, [r3, #0]
 8001c0a:	2380      	movs	r3, #128	@ 0x80
 8001c0c:	025b      	lsls	r3, r3, #9
 8001c0e:	4013      	ands	r3, r2
 8001c10:	d008      	beq.n	8001c24 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c16:	681a      	ldr	r2, [r3, #0]
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c1c:	2180      	movs	r1, #128	@ 0x80
 8001c1e:	0049      	lsls	r1, r1, #1
 8001c20:	430a      	orrs	r2, r1
 8001c22:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d008      	beq.n	8001c3e <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001c30:	681a      	ldr	r2, [r3, #0]
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001c36:	2180      	movs	r1, #128	@ 0x80
 8001c38:	0049      	lsls	r1, r1, #1
 8001c3a:	430a      	orrs	r2, r1
 8001c3c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	681a      	ldr	r2, [r3, #0]
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	2101      	movs	r1, #1
 8001c4a:	430a      	orrs	r2, r1
 8001c4c:	601a      	str	r2, [r3, #0]
 8001c4e:	e007      	b.n	8001c60 <HAL_DMA_Start_IT+0xf8>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	2224      	movs	r2, #36	@ 0x24
 8001c54:	2100      	movs	r1, #0
 8001c56:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001c58:	2317      	movs	r3, #23
 8001c5a:	18fb      	adds	r3, r7, r3
 8001c5c:	2202      	movs	r2, #2
 8001c5e:	701a      	strb	r2, [r3, #0]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hdma);
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	2224      	movs	r2, #36	@ 0x24
 8001c64:	2100      	movs	r1, #0
 8001c66:	5499      	strb	r1, [r3, r2]

  return status;
 8001c68:	2317      	movs	r3, #23
 8001c6a:	18fb      	adds	r3, r7, r3
 8001c6c:	781b      	ldrb	r3, [r3, #0]
}
 8001c6e:	0018      	movs	r0, r3
 8001c70:	46bd      	mov	sp, r7
 8001c72:	b006      	add	sp, #24
 8001c74:	bd80      	pop	{r7, pc}
	...

08001c78 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b082      	sub	sp, #8
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d101      	bne.n	8001c8a <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8001c86:	2301      	movs	r3, #1
 8001c88:	e050      	b.n	8001d2c <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	2225      	movs	r2, #37	@ 0x25
 8001c8e:	5c9b      	ldrb	r3, [r3, r2]
 8001c90:	b2db      	uxtb	r3, r3
 8001c92:	2b02      	cmp	r3, #2
 8001c94:	d008      	beq.n	8001ca8 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	2204      	movs	r2, #4
 8001c9a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	2224      	movs	r2, #36	@ 0x24
 8001ca0:	2100      	movs	r1, #0
 8001ca2:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8001ca4:	2301      	movs	r3, #1
 8001ca6:	e041      	b.n	8001d2c <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	681a      	ldr	r2, [r3, #0]
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	210e      	movs	r1, #14
 8001cb4:	438a      	bics	r2, r1
 8001cb6:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cbc:	681a      	ldr	r2, [r3, #0]
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cc2:	491c      	ldr	r1, [pc, #112]	@ (8001d34 <HAL_DMA_Abort+0xbc>)
 8001cc4:	400a      	ands	r2, r1
 8001cc6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	681a      	ldr	r2, [r3, #0]
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	2101      	movs	r1, #1
 8001cd4:	438a      	bics	r2, r1
 8001cd6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1cU)));
 8001cd8:	4b17      	ldr	r3, [pc, #92]	@ (8001d38 <HAL_DMA_Abort+0xc0>)
 8001cda:	6859      	ldr	r1, [r3, #4]
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ce0:	221c      	movs	r2, #28
 8001ce2:	4013      	ands	r3, r2
 8001ce4:	2201      	movs	r2, #1
 8001ce6:	409a      	lsls	r2, r3
 8001ce8:	4b13      	ldr	r3, [pc, #76]	@ (8001d38 <HAL_DMA_Abort+0xc0>)
 8001cea:	430a      	orrs	r2, r1
 8001cec:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001cf2:	687a      	ldr	r2, [r7, #4]
 8001cf4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001cf6:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d00c      	beq.n	8001d1a <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001d04:	681a      	ldr	r2, [r3, #0]
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001d0a:	490a      	ldr	r1, [pc, #40]	@ (8001d34 <HAL_DMA_Abort+0xbc>)
 8001d0c:	400a      	ands	r2, r1
 8001d0e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d14:	687a      	ldr	r2, [r7, #4]
 8001d16:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8001d18:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	2225      	movs	r2, #37	@ 0x25
 8001d1e:	2101      	movs	r1, #1
 8001d20:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	2224      	movs	r2, #36	@ 0x24
 8001d26:	2100      	movs	r1, #0
 8001d28:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8001d2a:	2300      	movs	r3, #0
}
 8001d2c:	0018      	movs	r0, r3
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	b002      	add	sp, #8
 8001d32:	bd80      	pop	{r7, pc}
 8001d34:	fffffeff 	.word	0xfffffeff
 8001d38:	40020000 	.word	0x40020000

08001d3c <HAL_DMA_Abort_IT>:
  * @param  hdma    pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b084      	sub	sp, #16
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001d44:	230f      	movs	r3, #15
 8001d46:	18fb      	adds	r3, r7, r3
 8001d48:	2200      	movs	r2, #0
 8001d4a:	701a      	strb	r2, [r3, #0]

  /* Process Unlocked/locked */
  __HAL_UNLOCK(hdma);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	2224      	movs	r2, #36	@ 0x24
 8001d50:	2100      	movs	r1, #0
 8001d52:	5499      	strb	r1, [r3, r2]
  __HAL_LOCK(hdma);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	2224      	movs	r2, #36	@ 0x24
 8001d58:	5c9b      	ldrb	r3, [r3, r2]
 8001d5a:	2b01      	cmp	r3, #1
 8001d5c:	d101      	bne.n	8001d62 <HAL_DMA_Abort_IT+0x26>
 8001d5e:	2302      	movs	r3, #2
 8001d60:	e05e      	b.n	8001e20 <HAL_DMA_Abort_IT+0xe4>
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	2224      	movs	r2, #36	@ 0x24
 8001d66:	2101      	movs	r1, #1
 8001d68:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	2225      	movs	r2, #37	@ 0x25
 8001d6e:	5c9b      	ldrb	r3, [r3, r2]
 8001d70:	b2db      	uxtb	r3, r3
 8001d72:	2b02      	cmp	r3, #2
 8001d74:	d007      	beq.n	8001d86 <HAL_DMA_Abort_IT+0x4a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	2204      	movs	r2, #4
 8001d7a:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001d7c:	230f      	movs	r3, #15
 8001d7e:	18fb      	adds	r3, r7, r3
 8001d80:	2201      	movs	r2, #1
 8001d82:	701a      	strb	r2, [r3, #0]
 8001d84:	e049      	b.n	8001e1a <HAL_DMA_Abort_IT+0xde>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	681a      	ldr	r2, [r3, #0]
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	210e      	movs	r1, #14
 8001d92:	438a      	bics	r2, r1
 8001d94:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	681a      	ldr	r2, [r3, #0]
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	2101      	movs	r1, #1
 8001da2:	438a      	bics	r2, r1
 8001da4:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001daa:	681a      	ldr	r2, [r3, #0]
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001db0:	491d      	ldr	r1, [pc, #116]	@ (8001e28 <HAL_DMA_Abort_IT+0xec>)
 8001db2:	400a      	ands	r2, r1
 8001db4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1cU)));
 8001db6:	4b1d      	ldr	r3, [pc, #116]	@ (8001e2c <HAL_DMA_Abort_IT+0xf0>)
 8001db8:	6859      	ldr	r1, [r3, #4]
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dbe:	221c      	movs	r2, #28
 8001dc0:	4013      	ands	r3, r2
 8001dc2:	2201      	movs	r2, #1
 8001dc4:	409a      	lsls	r2, r3
 8001dc6:	4b19      	ldr	r3, [pc, #100]	@ (8001e2c <HAL_DMA_Abort_IT+0xf0>)
 8001dc8:	430a      	orrs	r2, r1
 8001dca:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001dd0:	687a      	ldr	r2, [r7, #4]
 8001dd2:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001dd4:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d00c      	beq.n	8001df8 <HAL_DMA_Abort_IT+0xbc>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001de2:	681a      	ldr	r2, [r3, #0]
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001de8:	490f      	ldr	r1, [pc, #60]	@ (8001e28 <HAL_DMA_Abort_IT+0xec>)
 8001dea:	400a      	ands	r2, r1
 8001dec:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001df2:	687a      	ldr	r2, [r7, #4]
 8001df4:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8001df6:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2225      	movs	r2, #37	@ 0x25
 8001dfc:	2101      	movs	r1, #1
 8001dfe:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2224      	movs	r2, #36	@ 0x24
 8001e04:	2100      	movs	r1, #0
 8001e06:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d004      	beq.n	8001e1a <HAL_DMA_Abort_IT+0xde>
    {
      hdma->XferAbortCallback(hdma);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e14:	687a      	ldr	r2, [r7, #4]
 8001e16:	0010      	movs	r0, r2
 8001e18:	4798      	blx	r3
    }
  }
  return status;
 8001e1a:	230f      	movs	r3, #15
 8001e1c:	18fb      	adds	r3, r7, r3
 8001e1e:	781b      	ldrb	r3, [r3, #0]
}
 8001e20:	0018      	movs	r0, r3
 8001e22:	46bd      	mov	sp, r7
 8001e24:	b004      	add	sp, #16
 8001e26:	bd80      	pop	{r7, pc}
 8001e28:	fffffeff 	.word	0xfffffeff
 8001e2c:	40020000 	.word	0x40020000

08001e30 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b084      	sub	sp, #16
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = DMA1->ISR;
 8001e38:	4b55      	ldr	r3, [pc, #340]	@ (8001f90 <HAL_DMA_IRQHandler+0x160>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e4a:	221c      	movs	r2, #28
 8001e4c:	4013      	ands	r3, r2
 8001e4e:	2204      	movs	r2, #4
 8001e50:	409a      	lsls	r2, r3
 8001e52:	0013      	movs	r3, r2
 8001e54:	68fa      	ldr	r2, [r7, #12]
 8001e56:	4013      	ands	r3, r2
 8001e58:	d027      	beq.n	8001eaa <HAL_DMA_IRQHandler+0x7a>
 8001e5a:	68bb      	ldr	r3, [r7, #8]
 8001e5c:	2204      	movs	r2, #4
 8001e5e:	4013      	ands	r3, r2
 8001e60:	d023      	beq.n	8001eaa <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	2220      	movs	r2, #32
 8001e6a:	4013      	ands	r3, r2
 8001e6c:	d107      	bne.n	8001e7e <HAL_DMA_IRQHandler+0x4e>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	681a      	ldr	r2, [r3, #0]
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	2104      	movs	r1, #4
 8001e7a:	438a      	bics	r2, r1
 8001e7c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)));
 8001e7e:	4b44      	ldr	r3, [pc, #272]	@ (8001f90 <HAL_DMA_IRQHandler+0x160>)
 8001e80:	6859      	ldr	r1, [r3, #4]
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e86:	221c      	movs	r2, #28
 8001e88:	4013      	ands	r3, r2
 8001e8a:	2204      	movs	r2, #4
 8001e8c:	409a      	lsls	r2, r3
 8001e8e:	4b40      	ldr	r3, [pc, #256]	@ (8001f90 <HAL_DMA_IRQHandler+0x160>)
 8001e90:	430a      	orrs	r2, r1
 8001e92:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d100      	bne.n	8001e9e <HAL_DMA_IRQHandler+0x6e>
 8001e9c:	e073      	b.n	8001f86 <HAL_DMA_IRQHandler+0x156>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ea2:	687a      	ldr	r2, [r7, #4]
 8001ea4:	0010      	movs	r0, r2
 8001ea6:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001ea8:	e06d      	b.n	8001f86 <HAL_DMA_IRQHandler+0x156>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eae:	221c      	movs	r2, #28
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	2202      	movs	r2, #2
 8001eb4:	409a      	lsls	r2, r3
 8001eb6:	0013      	movs	r3, r2
 8001eb8:	68fa      	ldr	r2, [r7, #12]
 8001eba:	4013      	ands	r3, r2
 8001ebc:	d02e      	beq.n	8001f1c <HAL_DMA_IRQHandler+0xec>
 8001ebe:	68bb      	ldr	r3, [r7, #8]
 8001ec0:	2202      	movs	r2, #2
 8001ec2:	4013      	ands	r3, r2
 8001ec4:	d02a      	beq.n	8001f1c <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	2220      	movs	r2, #32
 8001ece:	4013      	ands	r3, r2
 8001ed0:	d10b      	bne.n	8001eea <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	681a      	ldr	r2, [r3, #0]
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	210a      	movs	r1, #10
 8001ede:	438a      	bics	r2, r1
 8001ee0:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	2225      	movs	r2, #37	@ 0x25
 8001ee6:	2101      	movs	r1, #1
 8001ee8:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)));
 8001eea:	4b29      	ldr	r3, [pc, #164]	@ (8001f90 <HAL_DMA_IRQHandler+0x160>)
 8001eec:	6859      	ldr	r1, [r3, #4]
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ef2:	221c      	movs	r2, #28
 8001ef4:	4013      	ands	r3, r2
 8001ef6:	2202      	movs	r2, #2
 8001ef8:	409a      	lsls	r2, r3
 8001efa:	4b25      	ldr	r3, [pc, #148]	@ (8001f90 <HAL_DMA_IRQHandler+0x160>)
 8001efc:	430a      	orrs	r2, r1
 8001efe:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2224      	movs	r2, #36	@ 0x24
 8001f04:	2100      	movs	r1, #0
 8001f06:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d03a      	beq.n	8001f86 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f14:	687a      	ldr	r2, [r7, #4]
 8001f16:	0010      	movs	r0, r2
 8001f18:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001f1a:	e034      	b.n	8001f86 <HAL_DMA_IRQHandler+0x156>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f20:	221c      	movs	r2, #28
 8001f22:	4013      	ands	r3, r2
 8001f24:	2208      	movs	r2, #8
 8001f26:	409a      	lsls	r2, r3
 8001f28:	0013      	movs	r3, r2
 8001f2a:	68fa      	ldr	r2, [r7, #12]
 8001f2c:	4013      	ands	r3, r2
 8001f2e:	d02b      	beq.n	8001f88 <HAL_DMA_IRQHandler+0x158>
 8001f30:	68bb      	ldr	r3, [r7, #8]
 8001f32:	2208      	movs	r2, #8
 8001f34:	4013      	ands	r3, r2
 8001f36:	d027      	beq.n	8001f88 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	681a      	ldr	r2, [r3, #0]
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	210e      	movs	r1, #14
 8001f44:	438a      	bics	r2, r1
 8001f46:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1cU)));
 8001f48:	4b11      	ldr	r3, [pc, #68]	@ (8001f90 <HAL_DMA_IRQHandler+0x160>)
 8001f4a:	6859      	ldr	r1, [r3, #4]
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f50:	221c      	movs	r2, #28
 8001f52:	4013      	ands	r3, r2
 8001f54:	2201      	movs	r2, #1
 8001f56:	409a      	lsls	r2, r3
 8001f58:	4b0d      	ldr	r3, [pc, #52]	@ (8001f90 <HAL_DMA_IRQHandler+0x160>)
 8001f5a:	430a      	orrs	r2, r1
 8001f5c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	2201      	movs	r2, #1
 8001f62:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2225      	movs	r2, #37	@ 0x25
 8001f68:	2101      	movs	r1, #1
 8001f6a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2224      	movs	r2, #36	@ 0x24
 8001f70:	2100      	movs	r1, #0
 8001f72:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d005      	beq.n	8001f88 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f80:	687a      	ldr	r2, [r7, #4]
 8001f82:	0010      	movs	r0, r2
 8001f84:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001f86:	46c0      	nop			@ (mov r8, r8)
 8001f88:	46c0      	nop			@ (mov r8, r8)
}
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	b004      	add	sp, #16
 8001f8e:	bd80      	pop	{r7, pc}
 8001f90:	40020000 	.word	0x40020000

08001f94 <HAL_DMA_GetError>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b082      	sub	sp, #8
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 8001fa0:	0018      	movs	r0, r3
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	b002      	add	sp, #8
 8001fa6:	bd80      	pop	{r7, pc}

08001fa8 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b084      	sub	sp, #16
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	60f8      	str	r0, [r7, #12]
 8001fb0:	60b9      	str	r1, [r7, #8]
 8001fb2:	607a      	str	r2, [r7, #4]
 8001fb4:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001fba:	68fa      	ldr	r2, [r7, #12]
 8001fbc:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001fbe:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d004      	beq.n	8001fd2 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fcc:	68fa      	ldr	r2, [r7, #12]
 8001fce:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8001fd0:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1cU)));
 8001fd2:	4b14      	ldr	r3, [pc, #80]	@ (8002024 <DMA_SetConfig+0x7c>)
 8001fd4:	6859      	ldr	r1, [r3, #4]
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fda:	221c      	movs	r2, #28
 8001fdc:	4013      	ands	r3, r2
 8001fde:	2201      	movs	r2, #1
 8001fe0:	409a      	lsls	r2, r3
 8001fe2:	4b10      	ldr	r3, [pc, #64]	@ (8002024 <DMA_SetConfig+0x7c>)
 8001fe4:	430a      	orrs	r2, r1
 8001fe6:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	683a      	ldr	r2, [r7, #0]
 8001fee:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	689b      	ldr	r3, [r3, #8]
 8001ff4:	2b10      	cmp	r3, #16
 8001ff6:	d108      	bne.n	800200a <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	687a      	ldr	r2, [r7, #4]
 8001ffe:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	68ba      	ldr	r2, [r7, #8]
 8002006:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002008:	e007      	b.n	800201a <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	68ba      	ldr	r2, [r7, #8]
 8002010:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	687a      	ldr	r2, [r7, #4]
 8002018:	60da      	str	r2, [r3, #12]
}
 800201a:	46c0      	nop			@ (mov r8, r8)
 800201c:	46bd      	mov	sp, r7
 800201e:	b004      	add	sp, #16
 8002020:	bd80      	pop	{r7, pc}
 8002022:	46c0      	nop			@ (mov r8, r8)
 8002024:	40020000 	.word	0x40020000

08002028 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b084      	sub	sp, #16
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	001a      	movs	r2, r3
 8002036:	23ff      	movs	r3, #255	@ 0xff
 8002038:	4013      	ands	r3, r2
 800203a:	3b08      	subs	r3, #8
 800203c:	2114      	movs	r1, #20
 800203e:	0018      	movs	r0, r3
 8002040:	f7fe f862 	bl	8000108 <__udivsi3>
 8002044:	0003      	movs	r3, r0
 8002046:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
                                                             ((hdma->ChannelIndex >> 2U) * \
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800204c:	089b      	lsrs	r3, r3, #2
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
 800204e:	4a0a      	ldr	r2, [pc, #40]	@ (8002078 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8002050:	4694      	mov	ip, r2
 8002052:	4463      	add	r3, ip
 8002054:	009b      	lsls	r3, r3, #2
 8002056:	001a      	movs	r2, r3
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	645a      	str	r2, [r3, #68]	@ 0x44
                                                              ((uint32_t)DMAMUX1_Channel1 - \
                                                               (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	4a07      	ldr	r2, [pc, #28]	@ (800207c <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8002060:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1cU);
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	221c      	movs	r2, #28
 8002066:	4013      	ands	r3, r2
 8002068:	2201      	movs	r2, #1
 800206a:	409a      	lsls	r2, r3
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 8002070:	46c0      	nop			@ (mov r8, r8)
 8002072:	46bd      	mov	sp, r7
 8002074:	b004      	add	sp, #16
 8002076:	bd80      	pop	{r7, pc}
 8002078:	10008200 	.word	0x10008200
 800207c:	40020880 	.word	0x40020880

08002080 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b084      	sub	sp, #16
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	22ff      	movs	r2, #255	@ 0xff
 800208e:	4013      	ands	r3, r2
 8002090:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + \
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	4a0a      	ldr	r2, [pc, #40]	@ (80020c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002096:	4694      	mov	ip, r2
 8002098:	4463      	add	r3, ip
 800209a:	009b      	lsls	r3, r3, #2
 800209c:	001a      	movs	r2, r3
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	651a      	str	r2, [r3, #80]	@ 0x50
                                                                    ((request - 1U) * 4U)));

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	4a07      	ldr	r2, [pc, #28]	@ (80020c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80020a6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to 4, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	3b01      	subs	r3, #1
 80020ac:	2203      	movs	r2, #3
 80020ae:	4013      	ands	r3, r2
 80020b0:	2201      	movs	r2, #1
 80020b2:	409a      	lsls	r2, r3
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	659a      	str	r2, [r3, #88]	@ 0x58
}
 80020b8:	46c0      	nop			@ (mov r8, r8)
 80020ba:	46bd      	mov	sp, r7
 80020bc:	b004      	add	sp, #16
 80020be:	bd80      	pop	{r7, pc}
 80020c0:	1000823f 	.word	0x1000823f
 80020c4:	40020940 	.word	0x40020940

080020c8 <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b086      	sub	sp, #24
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
 80020d0:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 80020d2:	2300      	movs	r3, #0
 80020d4:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80020d6:	e153      	b.n	8002380 <HAL_GPIO_Init+0x2b8>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	2101      	movs	r1, #1
 80020de:	693a      	ldr	r2, [r7, #16]
 80020e0:	4091      	lsls	r1, r2
 80020e2:	000a      	movs	r2, r1
 80020e4:	4013      	ands	r3, r2
 80020e6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d100      	bne.n	80020f0 <HAL_GPIO_Init+0x28>
 80020ee:	e144      	b.n	800237a <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	2b02      	cmp	r3, #2
 80020f6:	d003      	beq.n	8002100 <HAL_GPIO_Init+0x38>
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	685b      	ldr	r3, [r3, #4]
 80020fc:	2b12      	cmp	r3, #18
 80020fe:	d125      	bne.n	800214c <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8002100:	693b      	ldr	r3, [r7, #16]
 8002102:	08da      	lsrs	r2, r3, #3
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	3208      	adds	r2, #8
 8002108:	0092      	lsls	r2, r2, #2
 800210a:	58d3      	ldr	r3, [r2, r3]
 800210c:	617b      	str	r3, [r7, #20]
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 800210e:	693b      	ldr	r3, [r7, #16]
 8002110:	2207      	movs	r2, #7
 8002112:	4013      	ands	r3, r2
 8002114:	009b      	lsls	r3, r3, #2
 8002116:	220f      	movs	r2, #15
 8002118:	409a      	lsls	r2, r3
 800211a:	0013      	movs	r3, r2
 800211c:	43da      	mvns	r2, r3
 800211e:	697b      	ldr	r3, [r7, #20]
 8002120:	4013      	ands	r3, r2
 8002122:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	691b      	ldr	r3, [r3, #16]
 8002128:	220f      	movs	r2, #15
 800212a:	401a      	ands	r2, r3
 800212c:	693b      	ldr	r3, [r7, #16]
 800212e:	2107      	movs	r1, #7
 8002130:	400b      	ands	r3, r1
 8002132:	009b      	lsls	r3, r3, #2
 8002134:	409a      	lsls	r2, r3
 8002136:	0013      	movs	r3, r2
 8002138:	697a      	ldr	r2, [r7, #20]
 800213a:	4313      	orrs	r3, r2
 800213c:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 800213e:	693b      	ldr	r3, [r7, #16]
 8002140:	08da      	lsrs	r2, r3, #3
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	3208      	adds	r2, #8
 8002146:	0092      	lsls	r2, r2, #2
 8002148:	6979      	ldr	r1, [r7, #20]
 800214a:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8002152:	693b      	ldr	r3, [r7, #16]
 8002154:	005b      	lsls	r3, r3, #1
 8002156:	2203      	movs	r2, #3
 8002158:	409a      	lsls	r2, r3
 800215a:	0013      	movs	r3, r2
 800215c:	43da      	mvns	r2, r3
 800215e:	697b      	ldr	r3, [r7, #20]
 8002160:	4013      	ands	r3, r2
 8002162:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	2203      	movs	r2, #3
 800216a:	401a      	ands	r2, r3
 800216c:	693b      	ldr	r3, [r7, #16]
 800216e:	005b      	lsls	r3, r3, #1
 8002170:	409a      	lsls	r2, r3
 8002172:	0013      	movs	r3, r2
 8002174:	697a      	ldr	r2, [r7, #20]
 8002176:	4313      	orrs	r3, r2
 8002178:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	697a      	ldr	r2, [r7, #20]
 800217e:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	2b01      	cmp	r3, #1
 8002186:	d00b      	beq.n	80021a0 <HAL_GPIO_Init+0xd8>
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	2b02      	cmp	r3, #2
 800218e:	d007      	beq.n	80021a0 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002194:	2b11      	cmp	r3, #17
 8002196:	d003      	beq.n	80021a0 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	2b12      	cmp	r3, #18
 800219e:	d130      	bne.n	8002202 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	689b      	ldr	r3, [r3, #8]
 80021a4:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80021a6:	693b      	ldr	r3, [r7, #16]
 80021a8:	005b      	lsls	r3, r3, #1
 80021aa:	2203      	movs	r2, #3
 80021ac:	409a      	lsls	r2, r3
 80021ae:	0013      	movs	r3, r2
 80021b0:	43da      	mvns	r2, r3
 80021b2:	697b      	ldr	r3, [r7, #20]
 80021b4:	4013      	ands	r3, r2
 80021b6:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	68da      	ldr	r2, [r3, #12]
 80021bc:	693b      	ldr	r3, [r7, #16]
 80021be:	005b      	lsls	r3, r3, #1
 80021c0:	409a      	lsls	r2, r3
 80021c2:	0013      	movs	r3, r2
 80021c4:	697a      	ldr	r2, [r7, #20]
 80021c6:	4313      	orrs	r3, r2
 80021c8:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	697a      	ldr	r2, [r7, #20]
 80021ce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 80021d6:	2201      	movs	r2, #1
 80021d8:	693b      	ldr	r3, [r7, #16]
 80021da:	409a      	lsls	r2, r3
 80021dc:	0013      	movs	r3, r2
 80021de:	43da      	mvns	r2, r3
 80021e0:	697b      	ldr	r3, [r7, #20]
 80021e2:	4013      	ands	r3, r2
 80021e4:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	091b      	lsrs	r3, r3, #4
 80021ec:	2201      	movs	r2, #1
 80021ee:	401a      	ands	r2, r3
 80021f0:	693b      	ldr	r3, [r7, #16]
 80021f2:	409a      	lsls	r2, r3
 80021f4:	0013      	movs	r3, r2
 80021f6:	697a      	ldr	r2, [r7, #20]
 80021f8:	4313      	orrs	r3, r2
 80021fa:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	697a      	ldr	r2, [r7, #20]
 8002200:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	2b03      	cmp	r3, #3
 8002208:	d017      	beq.n	800223a <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	68db      	ldr	r3, [r3, #12]
 800220e:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8002210:	693b      	ldr	r3, [r7, #16]
 8002212:	005b      	lsls	r3, r3, #1
 8002214:	2203      	movs	r2, #3
 8002216:	409a      	lsls	r2, r3
 8002218:	0013      	movs	r3, r2
 800221a:	43da      	mvns	r2, r3
 800221c:	697b      	ldr	r3, [r7, #20]
 800221e:	4013      	ands	r3, r2
 8002220:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	689a      	ldr	r2, [r3, #8]
 8002226:	693b      	ldr	r3, [r7, #16]
 8002228:	005b      	lsls	r3, r3, #1
 800222a:	409a      	lsls	r2, r3
 800222c:	0013      	movs	r3, r2
 800222e:	697a      	ldr	r2, [r7, #20]
 8002230:	4313      	orrs	r3, r2
 8002232:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	697a      	ldr	r2, [r7, #20]
 8002238:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	685a      	ldr	r2, [r3, #4]
 800223e:	2380      	movs	r3, #128	@ 0x80
 8002240:	055b      	lsls	r3, r3, #21
 8002242:	4013      	ands	r3, r2
 8002244:	d100      	bne.n	8002248 <HAL_GPIO_Init+0x180>
 8002246:	e098      	b.n	800237a <HAL_GPIO_Init+0x2b2>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8002248:	4a53      	ldr	r2, [pc, #332]	@ (8002398 <HAL_GPIO_Init+0x2d0>)
 800224a:	693b      	ldr	r3, [r7, #16]
 800224c:	089b      	lsrs	r3, r3, #2
 800224e:	3318      	adds	r3, #24
 8002250:	009b      	lsls	r3, r3, #2
 8002252:	589b      	ldr	r3, [r3, r2]
 8002254:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002256:	693b      	ldr	r3, [r7, #16]
 8002258:	2203      	movs	r2, #3
 800225a:	4013      	ands	r3, r2
 800225c:	00db      	lsls	r3, r3, #3
 800225e:	220f      	movs	r2, #15
 8002260:	409a      	lsls	r2, r3
 8002262:	0013      	movs	r3, r2
 8002264:	43da      	mvns	r2, r3
 8002266:	697b      	ldr	r3, [r7, #20]
 8002268:	4013      	ands	r3, r2
 800226a:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800226c:	687a      	ldr	r2, [r7, #4]
 800226e:	23a0      	movs	r3, #160	@ 0xa0
 8002270:	05db      	lsls	r3, r3, #23
 8002272:	429a      	cmp	r2, r3
 8002274:	d019      	beq.n	80022aa <HAL_GPIO_Init+0x1e2>
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	4a48      	ldr	r2, [pc, #288]	@ (800239c <HAL_GPIO_Init+0x2d4>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d013      	beq.n	80022a6 <HAL_GPIO_Init+0x1de>
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	4a47      	ldr	r2, [pc, #284]	@ (80023a0 <HAL_GPIO_Init+0x2d8>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d00d      	beq.n	80022a2 <HAL_GPIO_Init+0x1da>
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	4a46      	ldr	r2, [pc, #280]	@ (80023a4 <HAL_GPIO_Init+0x2dc>)
 800228a:	4293      	cmp	r3, r2
 800228c:	d007      	beq.n	800229e <HAL_GPIO_Init+0x1d6>
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	4a45      	ldr	r2, [pc, #276]	@ (80023a8 <HAL_GPIO_Init+0x2e0>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d101      	bne.n	800229a <HAL_GPIO_Init+0x1d2>
 8002296:	2305      	movs	r3, #5
 8002298:	e008      	b.n	80022ac <HAL_GPIO_Init+0x1e4>
 800229a:	2306      	movs	r3, #6
 800229c:	e006      	b.n	80022ac <HAL_GPIO_Init+0x1e4>
 800229e:	2303      	movs	r3, #3
 80022a0:	e004      	b.n	80022ac <HAL_GPIO_Init+0x1e4>
 80022a2:	2302      	movs	r3, #2
 80022a4:	e002      	b.n	80022ac <HAL_GPIO_Init+0x1e4>
 80022a6:	2301      	movs	r3, #1
 80022a8:	e000      	b.n	80022ac <HAL_GPIO_Init+0x1e4>
 80022aa:	2300      	movs	r3, #0
 80022ac:	693a      	ldr	r2, [r7, #16]
 80022ae:	2103      	movs	r1, #3
 80022b0:	400a      	ands	r2, r1
 80022b2:	00d2      	lsls	r2, r2, #3
 80022b4:	4093      	lsls	r3, r2
 80022b6:	697a      	ldr	r2, [r7, #20]
 80022b8:	4313      	orrs	r3, r2
 80022ba:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 80022bc:	4936      	ldr	r1, [pc, #216]	@ (8002398 <HAL_GPIO_Init+0x2d0>)
 80022be:	693b      	ldr	r3, [r7, #16]
 80022c0:	089b      	lsrs	r3, r3, #2
 80022c2:	3318      	adds	r3, #24
 80022c4:	009b      	lsls	r3, r3, #2
 80022c6:	697a      	ldr	r2, [r7, #20]
 80022c8:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 80022ca:	4a33      	ldr	r2, [pc, #204]	@ (8002398 <HAL_GPIO_Init+0x2d0>)
 80022cc:	2380      	movs	r3, #128	@ 0x80
 80022ce:	58d3      	ldr	r3, [r2, r3]
 80022d0:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	43da      	mvns	r2, r3
 80022d6:	697b      	ldr	r3, [r7, #20]
 80022d8:	4013      	ands	r3, r2
 80022da:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	685a      	ldr	r2, [r3, #4]
 80022e0:	2380      	movs	r3, #128	@ 0x80
 80022e2:	025b      	lsls	r3, r3, #9
 80022e4:	4013      	ands	r3, r2
 80022e6:	d003      	beq.n	80022f0 <HAL_GPIO_Init+0x228>
        {
          tmp |= iocurrent;
 80022e8:	697a      	ldr	r2, [r7, #20]
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	4313      	orrs	r3, r2
 80022ee:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 80022f0:	4929      	ldr	r1, [pc, #164]	@ (8002398 <HAL_GPIO_Init+0x2d0>)
 80022f2:	2280      	movs	r2, #128	@ 0x80
 80022f4:	697b      	ldr	r3, [r7, #20]
 80022f6:	508b      	str	r3, [r1, r2]

        tmp = EXTI->EMR1;
 80022f8:	4a27      	ldr	r2, [pc, #156]	@ (8002398 <HAL_GPIO_Init+0x2d0>)
 80022fa:	2384      	movs	r3, #132	@ 0x84
 80022fc:	58d3      	ldr	r3, [r2, r3]
 80022fe:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	43da      	mvns	r2, r3
 8002304:	697b      	ldr	r3, [r7, #20]
 8002306:	4013      	ands	r3, r2
 8002308:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	685a      	ldr	r2, [r3, #4]
 800230e:	2380      	movs	r3, #128	@ 0x80
 8002310:	029b      	lsls	r3, r3, #10
 8002312:	4013      	ands	r3, r2
 8002314:	d003      	beq.n	800231e <HAL_GPIO_Init+0x256>
        {
          tmp |= iocurrent;
 8002316:	697a      	ldr	r2, [r7, #20]
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	4313      	orrs	r3, r2
 800231c:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 800231e:	491e      	ldr	r1, [pc, #120]	@ (8002398 <HAL_GPIO_Init+0x2d0>)
 8002320:	2284      	movs	r2, #132	@ 0x84
 8002322:	697b      	ldr	r3, [r7, #20]
 8002324:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8002326:	4b1c      	ldr	r3, [pc, #112]	@ (8002398 <HAL_GPIO_Init+0x2d0>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	43da      	mvns	r2, r3
 8002330:	697b      	ldr	r3, [r7, #20]
 8002332:	4013      	ands	r3, r2
 8002334:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	685a      	ldr	r2, [r3, #4]
 800233a:	2380      	movs	r3, #128	@ 0x80
 800233c:	035b      	lsls	r3, r3, #13
 800233e:	4013      	ands	r3, r2
 8002340:	d003      	beq.n	800234a <HAL_GPIO_Init+0x282>
        {
          tmp |= iocurrent;
 8002342:	697a      	ldr	r2, [r7, #20]
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	4313      	orrs	r3, r2
 8002348:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 800234a:	4b13      	ldr	r3, [pc, #76]	@ (8002398 <HAL_GPIO_Init+0x2d0>)
 800234c:	697a      	ldr	r2, [r7, #20]
 800234e:	601a      	str	r2, [r3, #0]

        tmp = EXTI->FTSR1;
 8002350:	4b11      	ldr	r3, [pc, #68]	@ (8002398 <HAL_GPIO_Init+0x2d0>)
 8002352:	685b      	ldr	r3, [r3, #4]
 8002354:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	43da      	mvns	r2, r3
 800235a:	697b      	ldr	r3, [r7, #20]
 800235c:	4013      	ands	r3, r2
 800235e:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	685a      	ldr	r2, [r3, #4]
 8002364:	2380      	movs	r3, #128	@ 0x80
 8002366:	039b      	lsls	r3, r3, #14
 8002368:	4013      	ands	r3, r2
 800236a:	d003      	beq.n	8002374 <HAL_GPIO_Init+0x2ac>
        {
          tmp |= iocurrent;
 800236c:	697a      	ldr	r2, [r7, #20]
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	4313      	orrs	r3, r2
 8002372:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8002374:	4b08      	ldr	r3, [pc, #32]	@ (8002398 <HAL_GPIO_Init+0x2d0>)
 8002376:	697a      	ldr	r2, [r7, #20]
 8002378:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 800237a:	693b      	ldr	r3, [r7, #16]
 800237c:	3301      	adds	r3, #1
 800237e:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	681a      	ldr	r2, [r3, #0]
 8002384:	693b      	ldr	r3, [r7, #16]
 8002386:	40da      	lsrs	r2, r3
 8002388:	1e13      	subs	r3, r2, #0
 800238a:	d000      	beq.n	800238e <HAL_GPIO_Init+0x2c6>
 800238c:	e6a4      	b.n	80020d8 <HAL_GPIO_Init+0x10>
  }
}
 800238e:	46c0      	nop			@ (mov r8, r8)
 8002390:	46c0      	nop			@ (mov r8, r8)
 8002392:	46bd      	mov	sp, r7
 8002394:	b006      	add	sp, #24
 8002396:	bd80      	pop	{r7, pc}
 8002398:	40021800 	.word	0x40021800
 800239c:	50000400 	.word	0x50000400
 80023a0:	50000800 	.word	0x50000800
 80023a4:	50000c00 	.word	0x50000c00
 80023a8:	50001400 	.word	0x50001400

080023ac <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b086      	sub	sp, #24
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
 80023b4:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 80023b6:	2300      	movs	r3, #0
 80023b8:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 80023ba:	e0ba      	b.n	8002532 <HAL_GPIO_DeInit+0x186>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 80023bc:	2201      	movs	r2, #1
 80023be:	697b      	ldr	r3, [r7, #20]
 80023c0:	409a      	lsls	r2, r3
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	4013      	ands	r3, r2
 80023c6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0U)
 80023c8:	693b      	ldr	r3, [r7, #16]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d100      	bne.n	80023d0 <HAL_GPIO_DeInit+0x24>
 80023ce:	e0ad      	b.n	800252c <HAL_GPIO_DeInit+0x180>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = EXTI->EXTICR[position >> 2U];
 80023d0:	4a5d      	ldr	r2, [pc, #372]	@ (8002548 <HAL_GPIO_DeInit+0x19c>)
 80023d2:	697b      	ldr	r3, [r7, #20]
 80023d4:	089b      	lsrs	r3, r3, #2
 80023d6:	3318      	adds	r3, #24
 80023d8:	009b      	lsls	r3, r3, #2
 80023da:	589b      	ldr	r3, [r3, r2]
 80023dc:	60fb      	str	r3, [r7, #12]
      tmp &= ((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80023de:	697b      	ldr	r3, [r7, #20]
 80023e0:	2203      	movs	r2, #3
 80023e2:	4013      	ands	r3, r2
 80023e4:	00db      	lsls	r3, r3, #3
 80023e6:	220f      	movs	r2, #15
 80023e8:	409a      	lsls	r2, r3
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	4013      	ands	r3, r2
 80023ee:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos)))
 80023f0:	687a      	ldr	r2, [r7, #4]
 80023f2:	23a0      	movs	r3, #160	@ 0xa0
 80023f4:	05db      	lsls	r3, r3, #23
 80023f6:	429a      	cmp	r2, r3
 80023f8:	d019      	beq.n	800242e <HAL_GPIO_DeInit+0x82>
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	4a53      	ldr	r2, [pc, #332]	@ (800254c <HAL_GPIO_DeInit+0x1a0>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d013      	beq.n	800242a <HAL_GPIO_DeInit+0x7e>
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	4a52      	ldr	r2, [pc, #328]	@ (8002550 <HAL_GPIO_DeInit+0x1a4>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d00d      	beq.n	8002426 <HAL_GPIO_DeInit+0x7a>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	4a51      	ldr	r2, [pc, #324]	@ (8002554 <HAL_GPIO_DeInit+0x1a8>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d007      	beq.n	8002422 <HAL_GPIO_DeInit+0x76>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	4a50      	ldr	r2, [pc, #320]	@ (8002558 <HAL_GPIO_DeInit+0x1ac>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d101      	bne.n	800241e <HAL_GPIO_DeInit+0x72>
 800241a:	2305      	movs	r3, #5
 800241c:	e008      	b.n	8002430 <HAL_GPIO_DeInit+0x84>
 800241e:	2306      	movs	r3, #6
 8002420:	e006      	b.n	8002430 <HAL_GPIO_DeInit+0x84>
 8002422:	2303      	movs	r3, #3
 8002424:	e004      	b.n	8002430 <HAL_GPIO_DeInit+0x84>
 8002426:	2302      	movs	r3, #2
 8002428:	e002      	b.n	8002430 <HAL_GPIO_DeInit+0x84>
 800242a:	2301      	movs	r3, #1
 800242c:	e000      	b.n	8002430 <HAL_GPIO_DeInit+0x84>
 800242e:	2300      	movs	r3, #0
 8002430:	697a      	ldr	r2, [r7, #20]
 8002432:	2103      	movs	r1, #3
 8002434:	400a      	ands	r2, r1
 8002436:	00d2      	lsls	r2, r2, #3
 8002438:	4093      	lsls	r3, r2
 800243a:	68fa      	ldr	r2, [r7, #12]
 800243c:	429a      	cmp	r2, r3
 800243e:	d136      	bne.n	80024ae <HAL_GPIO_DeInit+0x102>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8002440:	4a41      	ldr	r2, [pc, #260]	@ (8002548 <HAL_GPIO_DeInit+0x19c>)
 8002442:	2380      	movs	r3, #128	@ 0x80
 8002444:	58d3      	ldr	r3, [r2, r3]
 8002446:	693a      	ldr	r2, [r7, #16]
 8002448:	43d2      	mvns	r2, r2
 800244a:	493f      	ldr	r1, [pc, #252]	@ (8002548 <HAL_GPIO_DeInit+0x19c>)
 800244c:	4013      	ands	r3, r2
 800244e:	2280      	movs	r2, #128	@ 0x80
 8002450:	508b      	str	r3, [r1, r2]
        EXTI->EMR1 &= ~(iocurrent);
 8002452:	4a3d      	ldr	r2, [pc, #244]	@ (8002548 <HAL_GPIO_DeInit+0x19c>)
 8002454:	2384      	movs	r3, #132	@ 0x84
 8002456:	58d3      	ldr	r3, [r2, r3]
 8002458:	693a      	ldr	r2, [r7, #16]
 800245a:	43d2      	mvns	r2, r2
 800245c:	493a      	ldr	r1, [pc, #232]	@ (8002548 <HAL_GPIO_DeInit+0x19c>)
 800245e:	4013      	ands	r3, r2
 8002460:	2284      	movs	r2, #132	@ 0x84
 8002462:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8002464:	4b38      	ldr	r3, [pc, #224]	@ (8002548 <HAL_GPIO_DeInit+0x19c>)
 8002466:	681a      	ldr	r2, [r3, #0]
 8002468:	693b      	ldr	r3, [r7, #16]
 800246a:	43d9      	mvns	r1, r3
 800246c:	4b36      	ldr	r3, [pc, #216]	@ (8002548 <HAL_GPIO_DeInit+0x19c>)
 800246e:	400a      	ands	r2, r1
 8002470:	601a      	str	r2, [r3, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8002472:	4b35      	ldr	r3, [pc, #212]	@ (8002548 <HAL_GPIO_DeInit+0x19c>)
 8002474:	685a      	ldr	r2, [r3, #4]
 8002476:	693b      	ldr	r3, [r7, #16]
 8002478:	43d9      	mvns	r1, r3
 800247a:	4b33      	ldr	r3, [pc, #204]	@ (8002548 <HAL_GPIO_DeInit+0x19c>)
 800247c:	400a      	ands	r2, r1
 800247e:	605a      	str	r2, [r3, #4]

        tmp = (0x0FUL) << (8U * (position & 0x03U));
 8002480:	697b      	ldr	r3, [r7, #20]
 8002482:	2203      	movs	r2, #3
 8002484:	4013      	ands	r3, r2
 8002486:	00db      	lsls	r3, r3, #3
 8002488:	220f      	movs	r2, #15
 800248a:	409a      	lsls	r2, r3
 800248c:	0013      	movs	r3, r2
 800248e:	60fb      	str	r3, [r7, #12]
        EXTI->EXTICR[position >> 2U] &= ~tmp;
 8002490:	4a2d      	ldr	r2, [pc, #180]	@ (8002548 <HAL_GPIO_DeInit+0x19c>)
 8002492:	697b      	ldr	r3, [r7, #20]
 8002494:	089b      	lsrs	r3, r3, #2
 8002496:	3318      	adds	r3, #24
 8002498:	009b      	lsls	r3, r3, #2
 800249a:	589a      	ldr	r2, [r3, r2]
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	43d9      	mvns	r1, r3
 80024a0:	4829      	ldr	r0, [pc, #164]	@ (8002548 <HAL_GPIO_DeInit+0x19c>)
 80024a2:	697b      	ldr	r3, [r7, #20]
 80024a4:	089b      	lsrs	r3, r3, #2
 80024a6:	400a      	ands	r2, r1
 80024a8:	3318      	adds	r3, #24
 80024aa:	009b      	lsls	r3, r3, #2
 80024ac:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681a      	ldr	r2, [r3, #0]
 80024b2:	697b      	ldr	r3, [r7, #20]
 80024b4:	005b      	lsls	r3, r3, #1
 80024b6:	2103      	movs	r1, #3
 80024b8:	4099      	lsls	r1, r3
 80024ba:	000b      	movs	r3, r1
 80024bc:	431a      	orrs	r2, r3
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 80024c2:	697b      	ldr	r3, [r7, #20]
 80024c4:	08da      	lsrs	r2, r3, #3
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	3208      	adds	r2, #8
 80024ca:	0092      	lsls	r2, r2, #2
 80024cc:	58d3      	ldr	r3, [r2, r3]
 80024ce:	697a      	ldr	r2, [r7, #20]
 80024d0:	2107      	movs	r1, #7
 80024d2:	400a      	ands	r2, r1
 80024d4:	0092      	lsls	r2, r2, #2
 80024d6:	210f      	movs	r1, #15
 80024d8:	4091      	lsls	r1, r2
 80024da:	000a      	movs	r2, r1
 80024dc:	43d1      	mvns	r1, r2
 80024de:	697a      	ldr	r2, [r7, #20]
 80024e0:	08d2      	lsrs	r2, r2, #3
 80024e2:	4019      	ands	r1, r3
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	3208      	adds	r2, #8
 80024e8:	0092      	lsls	r2, r2, #2
 80024ea:	50d1      	str	r1, [r2, r3]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	689b      	ldr	r3, [r3, #8]
 80024f0:	697a      	ldr	r2, [r7, #20]
 80024f2:	0052      	lsls	r2, r2, #1
 80024f4:	2103      	movs	r1, #3
 80024f6:	4091      	lsls	r1, r2
 80024f8:	000a      	movs	r2, r1
 80024fa:	43d2      	mvns	r2, r2
 80024fc:	401a      	ands	r2, r3
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	685b      	ldr	r3, [r3, #4]
 8002506:	2101      	movs	r1, #1
 8002508:	697a      	ldr	r2, [r7, #20]
 800250a:	4091      	lsls	r1, r2
 800250c:	000a      	movs	r2, r1
 800250e:	43d2      	mvns	r2, r2
 8002510:	401a      	ands	r2, r3
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	68db      	ldr	r3, [r3, #12]
 800251a:	697a      	ldr	r2, [r7, #20]
 800251c:	0052      	lsls	r2, r2, #1
 800251e:	2103      	movs	r1, #3
 8002520:	4091      	lsls	r1, r2
 8002522:	000a      	movs	r2, r1
 8002524:	43d2      	mvns	r2, r2
 8002526:	401a      	ands	r2, r3
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	60da      	str	r2, [r3, #12]
    }

    position++;
 800252c:	697b      	ldr	r3, [r7, #20]
 800252e:	3301      	adds	r3, #1
 8002530:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0U)
 8002532:	683a      	ldr	r2, [r7, #0]
 8002534:	697b      	ldr	r3, [r7, #20]
 8002536:	40da      	lsrs	r2, r3
 8002538:	1e13      	subs	r3, r2, #0
 800253a:	d000      	beq.n	800253e <HAL_GPIO_DeInit+0x192>
 800253c:	e73e      	b.n	80023bc <HAL_GPIO_DeInit+0x10>
  }
}
 800253e:	46c0      	nop			@ (mov r8, r8)
 8002540:	46c0      	nop			@ (mov r8, r8)
 8002542:	46bd      	mov	sp, r7
 8002544:	b006      	add	sp, #24
 8002546:	bd80      	pop	{r7, pc}
 8002548:	40021800 	.word	0x40021800
 800254c:	50000400 	.word	0x50000400
 8002550:	50000800 	.word	0x50000800
 8002554:	50000c00 	.word	0x50000c00
 8002558:	50001400 	.word	0x50001400

0800255c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b084      	sub	sp, #16
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
 8002564:	000a      	movs	r2, r1
 8002566:	1cbb      	adds	r3, r7, #2
 8002568:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	691b      	ldr	r3, [r3, #16]
 800256e:	1cba      	adds	r2, r7, #2
 8002570:	8812      	ldrh	r2, [r2, #0]
 8002572:	4013      	ands	r3, r2
 8002574:	d004      	beq.n	8002580 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8002576:	230f      	movs	r3, #15
 8002578:	18fb      	adds	r3, r7, r3
 800257a:	2201      	movs	r2, #1
 800257c:	701a      	strb	r2, [r3, #0]
 800257e:	e003      	b.n	8002588 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002580:	230f      	movs	r3, #15
 8002582:	18fb      	adds	r3, r7, r3
 8002584:	2200      	movs	r2, #0
 8002586:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8002588:	230f      	movs	r3, #15
 800258a:	18fb      	adds	r3, r7, r3
 800258c:	781b      	ldrb	r3, [r3, #0]
}
 800258e:	0018      	movs	r0, r3
 8002590:	46bd      	mov	sp, r7
 8002592:	b004      	add	sp, #16
 8002594:	bd80      	pop	{r7, pc}

08002596 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002596:	b580      	push	{r7, lr}
 8002598:	b082      	sub	sp, #8
 800259a:	af00      	add	r7, sp, #0
 800259c:	6078      	str	r0, [r7, #4]
 800259e:	0008      	movs	r0, r1
 80025a0:	0011      	movs	r1, r2
 80025a2:	1cbb      	adds	r3, r7, #2
 80025a4:	1c02      	adds	r2, r0, #0
 80025a6:	801a      	strh	r2, [r3, #0]
 80025a8:	1c7b      	adds	r3, r7, #1
 80025aa:	1c0a      	adds	r2, r1, #0
 80025ac:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80025ae:	1c7b      	adds	r3, r7, #1
 80025b0:	781b      	ldrb	r3, [r3, #0]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d004      	beq.n	80025c0 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80025b6:	1cbb      	adds	r3, r7, #2
 80025b8:	881a      	ldrh	r2, [r3, #0]
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80025be:	e003      	b.n	80025c8 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80025c0:	1cbb      	adds	r3, r7, #2
 80025c2:	881a      	ldrh	r2, [r3, #0]
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80025c8:	46c0      	nop			@ (mov r8, r8)
 80025ca:	46bd      	mov	sp, r7
 80025cc:	b002      	add	sp, #8
 80025ce:	bd80      	pop	{r7, pc}

080025d0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b086      	sub	sp, #24
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d101      	bne.n	80025e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80025de:	2301      	movs	r3, #1
 80025e0:	e20f      	b.n	8002a02 <HAL_RCC_OscConfig+0x432>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	2201      	movs	r2, #1
 80025e8:	4013      	ands	r3, r2
 80025ea:	d100      	bne.n	80025ee <HAL_RCC_OscConfig+0x1e>
 80025ec:	e069      	b.n	80026c2 <HAL_RCC_OscConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80025ee:	4bc8      	ldr	r3, [pc, #800]	@ (8002910 <HAL_RCC_OscConfig+0x340>)
 80025f0:	689b      	ldr	r3, [r3, #8]
 80025f2:	2238      	movs	r2, #56	@ 0x38
 80025f4:	4013      	ands	r3, r2
 80025f6:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 80025f8:	697b      	ldr	r3, [r7, #20]
 80025fa:	2b08      	cmp	r3, #8
 80025fc:	d105      	bne.n	800260a <HAL_RCC_OscConfig+0x3a>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d15d      	bne.n	80026c2 <HAL_RCC_OscConfig+0xf2>
      {
        return HAL_ERROR;
 8002606:	2301      	movs	r3, #1
 8002608:	e1fb      	b.n	8002a02 <HAL_RCC_OscConfig+0x432>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	685a      	ldr	r2, [r3, #4]
 800260e:	2380      	movs	r3, #128	@ 0x80
 8002610:	025b      	lsls	r3, r3, #9
 8002612:	429a      	cmp	r2, r3
 8002614:	d107      	bne.n	8002626 <HAL_RCC_OscConfig+0x56>
 8002616:	4bbe      	ldr	r3, [pc, #760]	@ (8002910 <HAL_RCC_OscConfig+0x340>)
 8002618:	681a      	ldr	r2, [r3, #0]
 800261a:	4bbd      	ldr	r3, [pc, #756]	@ (8002910 <HAL_RCC_OscConfig+0x340>)
 800261c:	2180      	movs	r1, #128	@ 0x80
 800261e:	0249      	lsls	r1, r1, #9
 8002620:	430a      	orrs	r2, r1
 8002622:	601a      	str	r2, [r3, #0]
 8002624:	e020      	b.n	8002668 <HAL_RCC_OscConfig+0x98>
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	685a      	ldr	r2, [r3, #4]
 800262a:	23a0      	movs	r3, #160	@ 0xa0
 800262c:	02db      	lsls	r3, r3, #11
 800262e:	429a      	cmp	r2, r3
 8002630:	d10e      	bne.n	8002650 <HAL_RCC_OscConfig+0x80>
 8002632:	4bb7      	ldr	r3, [pc, #732]	@ (8002910 <HAL_RCC_OscConfig+0x340>)
 8002634:	681a      	ldr	r2, [r3, #0]
 8002636:	4bb6      	ldr	r3, [pc, #728]	@ (8002910 <HAL_RCC_OscConfig+0x340>)
 8002638:	2180      	movs	r1, #128	@ 0x80
 800263a:	02c9      	lsls	r1, r1, #11
 800263c:	430a      	orrs	r2, r1
 800263e:	601a      	str	r2, [r3, #0]
 8002640:	4bb3      	ldr	r3, [pc, #716]	@ (8002910 <HAL_RCC_OscConfig+0x340>)
 8002642:	681a      	ldr	r2, [r3, #0]
 8002644:	4bb2      	ldr	r3, [pc, #712]	@ (8002910 <HAL_RCC_OscConfig+0x340>)
 8002646:	2180      	movs	r1, #128	@ 0x80
 8002648:	0249      	lsls	r1, r1, #9
 800264a:	430a      	orrs	r2, r1
 800264c:	601a      	str	r2, [r3, #0]
 800264e:	e00b      	b.n	8002668 <HAL_RCC_OscConfig+0x98>
 8002650:	4baf      	ldr	r3, [pc, #700]	@ (8002910 <HAL_RCC_OscConfig+0x340>)
 8002652:	681a      	ldr	r2, [r3, #0]
 8002654:	4bae      	ldr	r3, [pc, #696]	@ (8002910 <HAL_RCC_OscConfig+0x340>)
 8002656:	49af      	ldr	r1, [pc, #700]	@ (8002914 <HAL_RCC_OscConfig+0x344>)
 8002658:	400a      	ands	r2, r1
 800265a:	601a      	str	r2, [r3, #0]
 800265c:	4bac      	ldr	r3, [pc, #688]	@ (8002910 <HAL_RCC_OscConfig+0x340>)
 800265e:	681a      	ldr	r2, [r3, #0]
 8002660:	4bab      	ldr	r3, [pc, #684]	@ (8002910 <HAL_RCC_OscConfig+0x340>)
 8002662:	49ad      	ldr	r1, [pc, #692]	@ (8002918 <HAL_RCC_OscConfig+0x348>)
 8002664:	400a      	ands	r2, r1
 8002666:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	2b00      	cmp	r3, #0
 800266e:	d014      	beq.n	800269a <HAL_RCC_OscConfig+0xca>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002670:	f7ff f83a 	bl	80016e8 <HAL_GetTick>
 8002674:	0003      	movs	r3, r0
 8002676:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002678:	e008      	b.n	800268c <HAL_RCC_OscConfig+0xbc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 800267a:	f7ff f835 	bl	80016e8 <HAL_GetTick>
 800267e:	0002      	movs	r2, r0
 8002680:	693b      	ldr	r3, [r7, #16]
 8002682:	1ad3      	subs	r3, r2, r3
 8002684:	2b64      	cmp	r3, #100	@ 0x64
 8002686:	d901      	bls.n	800268c <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8002688:	2303      	movs	r3, #3
 800268a:	e1ba      	b.n	8002a02 <HAL_RCC_OscConfig+0x432>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800268c:	4ba0      	ldr	r3, [pc, #640]	@ (8002910 <HAL_RCC_OscConfig+0x340>)
 800268e:	681a      	ldr	r2, [r3, #0]
 8002690:	2380      	movs	r3, #128	@ 0x80
 8002692:	029b      	lsls	r3, r3, #10
 8002694:	4013      	ands	r3, r2
 8002696:	d0f0      	beq.n	800267a <HAL_RCC_OscConfig+0xaa>
 8002698:	e013      	b.n	80026c2 <HAL_RCC_OscConfig+0xf2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800269a:	f7ff f825 	bl	80016e8 <HAL_GetTick>
 800269e:	0003      	movs	r3, r0
 80026a0:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80026a2:	e008      	b.n	80026b6 <HAL_RCC_OscConfig+0xe6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80026a4:	f7ff f820 	bl	80016e8 <HAL_GetTick>
 80026a8:	0002      	movs	r2, r0
 80026aa:	693b      	ldr	r3, [r7, #16]
 80026ac:	1ad3      	subs	r3, r2, r3
 80026ae:	2b64      	cmp	r3, #100	@ 0x64
 80026b0:	d901      	bls.n	80026b6 <HAL_RCC_OscConfig+0xe6>
          {
            return HAL_TIMEOUT;
 80026b2:	2303      	movs	r3, #3
 80026b4:	e1a5      	b.n	8002a02 <HAL_RCC_OscConfig+0x432>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80026b6:	4b96      	ldr	r3, [pc, #600]	@ (8002910 <HAL_RCC_OscConfig+0x340>)
 80026b8:	681a      	ldr	r2, [r3, #0]
 80026ba:	2380      	movs	r3, #128	@ 0x80
 80026bc:	029b      	lsls	r3, r3, #10
 80026be:	4013      	ands	r3, r2
 80026c0:	d1f0      	bne.n	80026a4 <HAL_RCC_OscConfig+0xd4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	2202      	movs	r2, #2
 80026c8:	4013      	ands	r3, r2
 80026ca:	d100      	bne.n	80026ce <HAL_RCC_OscConfig+0xfe>
 80026cc:	e086      	b.n	80027dc <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80026ce:	4b90      	ldr	r3, [pc, #576]	@ (8002910 <HAL_RCC_OscConfig+0x340>)
 80026d0:	689b      	ldr	r3, [r3, #8]
 80026d2:	2238      	movs	r2, #56	@ 0x38
 80026d4:	4013      	ands	r3, r2
 80026d6:	617b      	str	r3, [r7, #20]

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 80026d8:	697b      	ldr	r3, [r7, #20]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d12f      	bne.n	800273e <HAL_RCC_OscConfig+0x16e>
    {
      /* When HSI is used as system clock it can not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	68db      	ldr	r3, [r3, #12]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d101      	bne.n	80026ea <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 80026e6:	2301      	movs	r3, #1
 80026e8:	e18b      	b.n	8002a02 <HAL_RCC_OscConfig+0x432>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026ea:	4b89      	ldr	r3, [pc, #548]	@ (8002910 <HAL_RCC_OscConfig+0x340>)
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	4a8b      	ldr	r2, [pc, #556]	@ (800291c <HAL_RCC_OscConfig+0x34c>)
 80026f0:	4013      	ands	r3, r2
 80026f2:	0019      	movs	r1, r3
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	695b      	ldr	r3, [r3, #20]
 80026f8:	021a      	lsls	r2, r3, #8
 80026fa:	4b85      	ldr	r3, [pc, #532]	@ (8002910 <HAL_RCC_OscConfig+0x340>)
 80026fc:	430a      	orrs	r2, r1
 80026fe:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8002700:	697b      	ldr	r3, [r7, #20]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d112      	bne.n	800272c <HAL_RCC_OscConfig+0x15c>
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002706:	4b82      	ldr	r3, [pc, #520]	@ (8002910 <HAL_RCC_OscConfig+0x340>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	4a85      	ldr	r2, [pc, #532]	@ (8002920 <HAL_RCC_OscConfig+0x350>)
 800270c:	4013      	ands	r3, r2
 800270e:	0019      	movs	r1, r3
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	691a      	ldr	r2, [r3, #16]
 8002714:	4b7e      	ldr	r3, [pc, #504]	@ (8002910 <HAL_RCC_OscConfig+0x340>)
 8002716:	430a      	orrs	r2, r1
 8002718:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800271a:	4b7d      	ldr	r3, [pc, #500]	@ (8002910 <HAL_RCC_OscConfig+0x340>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	0adb      	lsrs	r3, r3, #11
 8002720:	2207      	movs	r2, #7
 8002722:	4013      	ands	r3, r2
 8002724:	4a7f      	ldr	r2, [pc, #508]	@ (8002924 <HAL_RCC_OscConfig+0x354>)
 8002726:	40da      	lsrs	r2, r3
 8002728:	4b7f      	ldr	r3, [pc, #508]	@ (8002928 <HAL_RCC_OscConfig+0x358>)
 800272a:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800272c:	4b7f      	ldr	r3, [pc, #508]	@ (800292c <HAL_RCC_OscConfig+0x35c>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	0018      	movs	r0, r3
 8002732:	f7fe ff7d 	bl	8001630 <HAL_InitTick>
 8002736:	1e03      	subs	r3, r0, #0
 8002738:	d050      	beq.n	80027dc <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_ERROR;
 800273a:	2301      	movs	r3, #1
 800273c:	e161      	b.n	8002a02 <HAL_RCC_OscConfig+0x432>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	68db      	ldr	r3, [r3, #12]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d030      	beq.n	80027a8 <HAL_RCC_OscConfig+0x1d8>
      {
        /* Configure the HSI48 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002746:	4b72      	ldr	r3, [pc, #456]	@ (8002910 <HAL_RCC_OscConfig+0x340>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4a75      	ldr	r2, [pc, #468]	@ (8002920 <HAL_RCC_OscConfig+0x350>)
 800274c:	4013      	ands	r3, r2
 800274e:	0019      	movs	r1, r3
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	691a      	ldr	r2, [r3, #16]
 8002754:	4b6e      	ldr	r3, [pc, #440]	@ (8002910 <HAL_RCC_OscConfig+0x340>)
 8002756:	430a      	orrs	r2, r1
 8002758:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_ENABLE();
 800275a:	4b6d      	ldr	r3, [pc, #436]	@ (8002910 <HAL_RCC_OscConfig+0x340>)
 800275c:	681a      	ldr	r2, [r3, #0]
 800275e:	4b6c      	ldr	r3, [pc, #432]	@ (8002910 <HAL_RCC_OscConfig+0x340>)
 8002760:	2180      	movs	r1, #128	@ 0x80
 8002762:	0049      	lsls	r1, r1, #1
 8002764:	430a      	orrs	r2, r1
 8002766:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002768:	f7fe ffbe 	bl	80016e8 <HAL_GetTick>
 800276c:	0003      	movs	r3, r0
 800276e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002770:	e008      	b.n	8002784 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002772:	f7fe ffb9 	bl	80016e8 <HAL_GetTick>
 8002776:	0002      	movs	r2, r0
 8002778:	693b      	ldr	r3, [r7, #16]
 800277a:	1ad3      	subs	r3, r2, r3
 800277c:	2b02      	cmp	r3, #2
 800277e:	d901      	bls.n	8002784 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002780:	2303      	movs	r3, #3
 8002782:	e13e      	b.n	8002a02 <HAL_RCC_OscConfig+0x432>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002784:	4b62      	ldr	r3, [pc, #392]	@ (8002910 <HAL_RCC_OscConfig+0x340>)
 8002786:	681a      	ldr	r2, [r3, #0]
 8002788:	2380      	movs	r3, #128	@ 0x80
 800278a:	00db      	lsls	r3, r3, #3
 800278c:	4013      	ands	r3, r2
 800278e:	d0f0      	beq.n	8002772 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002790:	4b5f      	ldr	r3, [pc, #380]	@ (8002910 <HAL_RCC_OscConfig+0x340>)
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	4a61      	ldr	r2, [pc, #388]	@ (800291c <HAL_RCC_OscConfig+0x34c>)
 8002796:	4013      	ands	r3, r2
 8002798:	0019      	movs	r1, r3
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	695b      	ldr	r3, [r3, #20]
 800279e:	021a      	lsls	r2, r3, #8
 80027a0:	4b5b      	ldr	r3, [pc, #364]	@ (8002910 <HAL_RCC_OscConfig+0x340>)
 80027a2:	430a      	orrs	r2, r1
 80027a4:	605a      	str	r2, [r3, #4]
 80027a6:	e019      	b.n	80027dc <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_DISABLE();
 80027a8:	4b59      	ldr	r3, [pc, #356]	@ (8002910 <HAL_RCC_OscConfig+0x340>)
 80027aa:	681a      	ldr	r2, [r3, #0]
 80027ac:	4b58      	ldr	r3, [pc, #352]	@ (8002910 <HAL_RCC_OscConfig+0x340>)
 80027ae:	4960      	ldr	r1, [pc, #384]	@ (8002930 <HAL_RCC_OscConfig+0x360>)
 80027b0:	400a      	ands	r2, r1
 80027b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027b4:	f7fe ff98 	bl	80016e8 <HAL_GetTick>
 80027b8:	0003      	movs	r3, r0
 80027ba:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80027bc:	e008      	b.n	80027d0 <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80027be:	f7fe ff93 	bl	80016e8 <HAL_GetTick>
 80027c2:	0002      	movs	r2, r0
 80027c4:	693b      	ldr	r3, [r7, #16]
 80027c6:	1ad3      	subs	r3, r2, r3
 80027c8:	2b02      	cmp	r3, #2
 80027ca:	d901      	bls.n	80027d0 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 80027cc:	2303      	movs	r3, #3
 80027ce:	e118      	b.n	8002a02 <HAL_RCC_OscConfig+0x432>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80027d0:	4b4f      	ldr	r3, [pc, #316]	@ (8002910 <HAL_RCC_OscConfig+0x340>)
 80027d2:	681a      	ldr	r2, [r3, #0]
 80027d4:	2380      	movs	r3, #128	@ 0x80
 80027d6:	00db      	lsls	r3, r3, #3
 80027d8:	4013      	ands	r3, r2
 80027da:	d1f0      	bne.n	80027be <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	2208      	movs	r2, #8
 80027e2:	4013      	ands	r3, r2
 80027e4:	d042      	beq.n	800286c <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 80027e6:	4b4a      	ldr	r3, [pc, #296]	@ (8002910 <HAL_RCC_OscConfig+0x340>)
 80027e8:	689b      	ldr	r3, [r3, #8]
 80027ea:	2238      	movs	r2, #56	@ 0x38
 80027ec:	4013      	ands	r3, r2
 80027ee:	2b18      	cmp	r3, #24
 80027f0:	d105      	bne.n	80027fe <HAL_RCC_OscConfig+0x22e>
    {
      /* When LSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	699b      	ldr	r3, [r3, #24]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d138      	bne.n	800286c <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 80027fa:	2301      	movs	r3, #1
 80027fc:	e101      	b.n	8002a02 <HAL_RCC_OscConfig+0x432>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	699b      	ldr	r3, [r3, #24]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d019      	beq.n	800283a <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002806:	4b42      	ldr	r3, [pc, #264]	@ (8002910 <HAL_RCC_OscConfig+0x340>)
 8002808:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800280a:	4b41      	ldr	r3, [pc, #260]	@ (8002910 <HAL_RCC_OscConfig+0x340>)
 800280c:	2101      	movs	r1, #1
 800280e:	430a      	orrs	r2, r1
 8002810:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002812:	f7fe ff69 	bl	80016e8 <HAL_GetTick>
 8002816:	0003      	movs	r3, r0
 8002818:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 800281a:	e008      	b.n	800282e <HAL_RCC_OscConfig+0x25e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 800281c:	f7fe ff64 	bl	80016e8 <HAL_GetTick>
 8002820:	0002      	movs	r2, r0
 8002822:	693b      	ldr	r3, [r7, #16]
 8002824:	1ad3      	subs	r3, r2, r3
 8002826:	2b02      	cmp	r3, #2
 8002828:	d901      	bls.n	800282e <HAL_RCC_OscConfig+0x25e>
          {
            return HAL_TIMEOUT;
 800282a:	2303      	movs	r3, #3
 800282c:	e0e9      	b.n	8002a02 <HAL_RCC_OscConfig+0x432>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 800282e:	4b38      	ldr	r3, [pc, #224]	@ (8002910 <HAL_RCC_OscConfig+0x340>)
 8002830:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002832:	2202      	movs	r2, #2
 8002834:	4013      	ands	r3, r2
 8002836:	d0f1      	beq.n	800281c <HAL_RCC_OscConfig+0x24c>
 8002838:	e018      	b.n	800286c <HAL_RCC_OscConfig+0x29c>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800283a:	4b35      	ldr	r3, [pc, #212]	@ (8002910 <HAL_RCC_OscConfig+0x340>)
 800283c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800283e:	4b34      	ldr	r3, [pc, #208]	@ (8002910 <HAL_RCC_OscConfig+0x340>)
 8002840:	2101      	movs	r1, #1
 8002842:	438a      	bics	r2, r1
 8002844:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002846:	f7fe ff4f 	bl	80016e8 <HAL_GetTick>
 800284a:	0003      	movs	r3, r0
 800284c:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 800284e:	e008      	b.n	8002862 <HAL_RCC_OscConfig+0x292>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8002850:	f7fe ff4a 	bl	80016e8 <HAL_GetTick>
 8002854:	0002      	movs	r2, r0
 8002856:	693b      	ldr	r3, [r7, #16]
 8002858:	1ad3      	subs	r3, r2, r3
 800285a:	2b02      	cmp	r3, #2
 800285c:	d901      	bls.n	8002862 <HAL_RCC_OscConfig+0x292>
          {
            return HAL_TIMEOUT;
 800285e:	2303      	movs	r3, #3
 8002860:	e0cf      	b.n	8002a02 <HAL_RCC_OscConfig+0x432>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8002862:	4b2b      	ldr	r3, [pc, #172]	@ (8002910 <HAL_RCC_OscConfig+0x340>)
 8002864:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002866:	2202      	movs	r2, #2
 8002868:	4013      	ands	r3, r2
 800286a:	d1f1      	bne.n	8002850 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	2204      	movs	r2, #4
 8002872:	4013      	ands	r3, r2
 8002874:	d100      	bne.n	8002878 <HAL_RCC_OscConfig+0x2a8>
 8002876:	e084      	b.n	8002982 <HAL_RCC_OscConfig+0x3b2>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002878:	230f      	movs	r3, #15
 800287a:	18fb      	adds	r3, r7, r3
 800287c:	2200      	movs	r2, #0
 800287e:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8002880:	4b23      	ldr	r3, [pc, #140]	@ (8002910 <HAL_RCC_OscConfig+0x340>)
 8002882:	689b      	ldr	r3, [r3, #8]
 8002884:	2238      	movs	r2, #56	@ 0x38
 8002886:	4013      	ands	r3, r2
 8002888:	2b20      	cmp	r3, #32
 800288a:	d106      	bne.n	800289a <HAL_RCC_OscConfig+0x2ca>
    {
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	689b      	ldr	r3, [r3, #8]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d000      	beq.n	8002896 <HAL_RCC_OscConfig+0x2c6>
 8002894:	e075      	b.n	8002982 <HAL_RCC_OscConfig+0x3b2>
      {
        return HAL_ERROR;
 8002896:	2301      	movs	r3, #1
 8002898:	e0b3      	b.n	8002a02 <HAL_RCC_OscConfig+0x432>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	689b      	ldr	r3, [r3, #8]
 800289e:	2b01      	cmp	r3, #1
 80028a0:	d106      	bne.n	80028b0 <HAL_RCC_OscConfig+0x2e0>
 80028a2:	4b1b      	ldr	r3, [pc, #108]	@ (8002910 <HAL_RCC_OscConfig+0x340>)
 80028a4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80028a6:	4b1a      	ldr	r3, [pc, #104]	@ (8002910 <HAL_RCC_OscConfig+0x340>)
 80028a8:	2101      	movs	r1, #1
 80028aa:	430a      	orrs	r2, r1
 80028ac:	65da      	str	r2, [r3, #92]	@ 0x5c
 80028ae:	e01c      	b.n	80028ea <HAL_RCC_OscConfig+0x31a>
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	689b      	ldr	r3, [r3, #8]
 80028b4:	2b05      	cmp	r3, #5
 80028b6:	d10c      	bne.n	80028d2 <HAL_RCC_OscConfig+0x302>
 80028b8:	4b15      	ldr	r3, [pc, #84]	@ (8002910 <HAL_RCC_OscConfig+0x340>)
 80028ba:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80028bc:	4b14      	ldr	r3, [pc, #80]	@ (8002910 <HAL_RCC_OscConfig+0x340>)
 80028be:	2104      	movs	r1, #4
 80028c0:	430a      	orrs	r2, r1
 80028c2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80028c4:	4b12      	ldr	r3, [pc, #72]	@ (8002910 <HAL_RCC_OscConfig+0x340>)
 80028c6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80028c8:	4b11      	ldr	r3, [pc, #68]	@ (8002910 <HAL_RCC_OscConfig+0x340>)
 80028ca:	2101      	movs	r1, #1
 80028cc:	430a      	orrs	r2, r1
 80028ce:	65da      	str	r2, [r3, #92]	@ 0x5c
 80028d0:	e00b      	b.n	80028ea <HAL_RCC_OscConfig+0x31a>
 80028d2:	4b0f      	ldr	r3, [pc, #60]	@ (8002910 <HAL_RCC_OscConfig+0x340>)
 80028d4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80028d6:	4b0e      	ldr	r3, [pc, #56]	@ (8002910 <HAL_RCC_OscConfig+0x340>)
 80028d8:	2101      	movs	r1, #1
 80028da:	438a      	bics	r2, r1
 80028dc:	65da      	str	r2, [r3, #92]	@ 0x5c
 80028de:	4b0c      	ldr	r3, [pc, #48]	@ (8002910 <HAL_RCC_OscConfig+0x340>)
 80028e0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80028e2:	4b0b      	ldr	r3, [pc, #44]	@ (8002910 <HAL_RCC_OscConfig+0x340>)
 80028e4:	2104      	movs	r1, #4
 80028e6:	438a      	bics	r2, r1
 80028e8:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	689b      	ldr	r3, [r3, #8]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d028      	beq.n	8002944 <HAL_RCC_OscConfig+0x374>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028f2:	f7fe fef9 	bl	80016e8 <HAL_GetTick>
 80028f6:	0003      	movs	r3, r0
 80028f8:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80028fa:	e01d      	b.n	8002938 <HAL_RCC_OscConfig+0x368>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028fc:	f7fe fef4 	bl	80016e8 <HAL_GetTick>
 8002900:	0002      	movs	r2, r0
 8002902:	693b      	ldr	r3, [r7, #16]
 8002904:	1ad3      	subs	r3, r2, r3
 8002906:	4a0b      	ldr	r2, [pc, #44]	@ (8002934 <HAL_RCC_OscConfig+0x364>)
 8002908:	4293      	cmp	r3, r2
 800290a:	d915      	bls.n	8002938 <HAL_RCC_OscConfig+0x368>
          {
            return HAL_TIMEOUT;
 800290c:	2303      	movs	r3, #3
 800290e:	e078      	b.n	8002a02 <HAL_RCC_OscConfig+0x432>
 8002910:	40021000 	.word	0x40021000
 8002914:	fffeffff 	.word	0xfffeffff
 8002918:	fffbffff 	.word	0xfffbffff
 800291c:	ffff80ff 	.word	0xffff80ff
 8002920:	ffffc7ff 	.word	0xffffc7ff
 8002924:	02dc6c00 	.word	0x02dc6c00
 8002928:	2000000c 	.word	0x2000000c
 800292c:	20000010 	.word	0x20000010
 8002930:	fffffeff 	.word	0xfffffeff
 8002934:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002938:	4b34      	ldr	r3, [pc, #208]	@ (8002a0c <HAL_RCC_OscConfig+0x43c>)
 800293a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800293c:	2202      	movs	r2, #2
 800293e:	4013      	ands	r3, r2
 8002940:	d0dc      	beq.n	80028fc <HAL_RCC_OscConfig+0x32c>
 8002942:	e013      	b.n	800296c <HAL_RCC_OscConfig+0x39c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002944:	f7fe fed0 	bl	80016e8 <HAL_GetTick>
 8002948:	0003      	movs	r3, r0
 800294a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 800294c:	e009      	b.n	8002962 <HAL_RCC_OscConfig+0x392>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800294e:	f7fe fecb 	bl	80016e8 <HAL_GetTick>
 8002952:	0002      	movs	r2, r0
 8002954:	693b      	ldr	r3, [r7, #16]
 8002956:	1ad3      	subs	r3, r2, r3
 8002958:	4a2d      	ldr	r2, [pc, #180]	@ (8002a10 <HAL_RCC_OscConfig+0x440>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d901      	bls.n	8002962 <HAL_RCC_OscConfig+0x392>
          {
            return HAL_TIMEOUT;
 800295e:	2303      	movs	r3, #3
 8002960:	e04f      	b.n	8002a02 <HAL_RCC_OscConfig+0x432>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8002962:	4b2a      	ldr	r3, [pc, #168]	@ (8002a0c <HAL_RCC_OscConfig+0x43c>)
 8002964:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002966:	2202      	movs	r2, #2
 8002968:	4013      	ands	r3, r2
 800296a:	d1f0      	bne.n	800294e <HAL_RCC_OscConfig+0x37e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800296c:	230f      	movs	r3, #15
 800296e:	18fb      	adds	r3, r7, r3
 8002970:	781b      	ldrb	r3, [r3, #0]
 8002972:	2b01      	cmp	r3, #1
 8002974:	d105      	bne.n	8002982 <HAL_RCC_OscConfig+0x3b2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002976:	4b25      	ldr	r3, [pc, #148]	@ (8002a0c <HAL_RCC_OscConfig+0x43c>)
 8002978:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800297a:	4b24      	ldr	r3, [pc, #144]	@ (8002a0c <HAL_RCC_OscConfig+0x43c>)
 800297c:	4925      	ldr	r1, [pc, #148]	@ (8002a14 <HAL_RCC_OscConfig+0x444>)
 800297e:	400a      	ands	r2, r1
 8002980:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
  }
#if defined(RCC_CR_HSIUSB48ON)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	2210      	movs	r2, #16
 8002988:	4013      	ands	r3, r2
 800298a:	d039      	beq.n	8002a00 <HAL_RCC_OscConfig+0x430>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	69db      	ldr	r3, [r3, #28]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d01b      	beq.n	80029cc <HAL_RCC_OscConfig+0x3fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002994:	4b1d      	ldr	r3, [pc, #116]	@ (8002a0c <HAL_RCC_OscConfig+0x43c>)
 8002996:	681a      	ldr	r2, [r3, #0]
 8002998:	4b1c      	ldr	r3, [pc, #112]	@ (8002a0c <HAL_RCC_OscConfig+0x43c>)
 800299a:	2180      	movs	r1, #128	@ 0x80
 800299c:	03c9      	lsls	r1, r1, #15
 800299e:	430a      	orrs	r2, r1
 80029a0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029a2:	f7fe fea1 	bl	80016e8 <HAL_GetTick>
 80029a6:	0003      	movs	r3, r0
 80029a8:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSIUSB48RDY) == 0U)
 80029aa:	e008      	b.n	80029be <HAL_RCC_OscConfig+0x3ee>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80029ac:	f7fe fe9c 	bl	80016e8 <HAL_GetTick>
 80029b0:	0002      	movs	r2, r0
 80029b2:	693b      	ldr	r3, [r7, #16]
 80029b4:	1ad3      	subs	r3, r2, r3
 80029b6:	2b02      	cmp	r3, #2
 80029b8:	d901      	bls.n	80029be <HAL_RCC_OscConfig+0x3ee>
        {
          return HAL_TIMEOUT;
 80029ba:	2303      	movs	r3, #3
 80029bc:	e021      	b.n	8002a02 <HAL_RCC_OscConfig+0x432>
      while (READ_BIT(RCC->CR, RCC_CR_HSIUSB48RDY) == 0U)
 80029be:	4b13      	ldr	r3, [pc, #76]	@ (8002a0c <HAL_RCC_OscConfig+0x43c>)
 80029c0:	681a      	ldr	r2, [r3, #0]
 80029c2:	2380      	movs	r3, #128	@ 0x80
 80029c4:	041b      	lsls	r3, r3, #16
 80029c6:	4013      	ands	r3, r2
 80029c8:	d0f0      	beq.n	80029ac <HAL_RCC_OscConfig+0x3dc>
 80029ca:	e019      	b.n	8002a00 <HAL_RCC_OscConfig+0x430>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80029cc:	4b0f      	ldr	r3, [pc, #60]	@ (8002a0c <HAL_RCC_OscConfig+0x43c>)
 80029ce:	681a      	ldr	r2, [r3, #0]
 80029d0:	4b0e      	ldr	r3, [pc, #56]	@ (8002a0c <HAL_RCC_OscConfig+0x43c>)
 80029d2:	4911      	ldr	r1, [pc, #68]	@ (8002a18 <HAL_RCC_OscConfig+0x448>)
 80029d4:	400a      	ands	r2, r1
 80029d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029d8:	f7fe fe86 	bl	80016e8 <HAL_GetTick>
 80029dc:	0003      	movs	r3, r0
 80029de:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSIUSB48RDY) != 0U)
 80029e0:	e008      	b.n	80029f4 <HAL_RCC_OscConfig+0x424>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80029e2:	f7fe fe81 	bl	80016e8 <HAL_GetTick>
 80029e6:	0002      	movs	r2, r0
 80029e8:	693b      	ldr	r3, [r7, #16]
 80029ea:	1ad3      	subs	r3, r2, r3
 80029ec:	2b02      	cmp	r3, #2
 80029ee:	d901      	bls.n	80029f4 <HAL_RCC_OscConfig+0x424>
        {
          return HAL_TIMEOUT;
 80029f0:	2303      	movs	r3, #3
 80029f2:	e006      	b.n	8002a02 <HAL_RCC_OscConfig+0x432>
      while (READ_BIT(RCC->CR, RCC_CR_HSIUSB48RDY) != 0U)
 80029f4:	4b05      	ldr	r3, [pc, #20]	@ (8002a0c <HAL_RCC_OscConfig+0x43c>)
 80029f6:	681a      	ldr	r2, [r3, #0]
 80029f8:	2380      	movs	r3, #128	@ 0x80
 80029fa:	041b      	lsls	r3, r3, #16
 80029fc:	4013      	ands	r3, r2
 80029fe:	d1f0      	bne.n	80029e2 <HAL_RCC_OscConfig+0x412>
        }
      }
    }
  }
#endif /* RCC_CR_HSIUSB48ON */
  return HAL_OK;
 8002a00:	2300      	movs	r3, #0
}
 8002a02:	0018      	movs	r0, r3
 8002a04:	46bd      	mov	sp, r7
 8002a06:	b006      	add	sp, #24
 8002a08:	bd80      	pop	{r7, pc}
 8002a0a:	46c0      	nop			@ (mov r8, r8)
 8002a0c:	40021000 	.word	0x40021000
 8002a10:	00001388 	.word	0x00001388
 8002a14:	efffffff 	.word	0xefffffff
 8002a18:	ffbfffff 	.word	0xffbfffff

08002a1c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b084      	sub	sp, #16
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
 8002a24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d101      	bne.n	8002a30 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a2c:	2301      	movs	r3, #1
 8002a2e:	e0f6      	b.n	8002c1e <HAL_RCC_ClockConfig+0x202>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a30:	4b7d      	ldr	r3, [pc, #500]	@ (8002c28 <HAL_RCC_ClockConfig+0x20c>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	2207      	movs	r2, #7
 8002a36:	4013      	ands	r3, r2
 8002a38:	683a      	ldr	r2, [r7, #0]
 8002a3a:	429a      	cmp	r2, r3
 8002a3c:	d91e      	bls.n	8002a7c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a3e:	4b7a      	ldr	r3, [pc, #488]	@ (8002c28 <HAL_RCC_ClockConfig+0x20c>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	2207      	movs	r2, #7
 8002a44:	4393      	bics	r3, r2
 8002a46:	0019      	movs	r1, r3
 8002a48:	4b77      	ldr	r3, [pc, #476]	@ (8002c28 <HAL_RCC_ClockConfig+0x20c>)
 8002a4a:	683a      	ldr	r2, [r7, #0]
 8002a4c:	430a      	orrs	r2, r1
 8002a4e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002a50:	f7fe fe4a 	bl	80016e8 <HAL_GetTick>
 8002a54:	0003      	movs	r3, r0
 8002a56:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002a58:	e009      	b.n	8002a6e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002a5a:	f7fe fe45 	bl	80016e8 <HAL_GetTick>
 8002a5e:	0002      	movs	r2, r0
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	1ad3      	subs	r3, r2, r3
 8002a64:	4a71      	ldr	r2, [pc, #452]	@ (8002c2c <HAL_RCC_ClockConfig+0x210>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d901      	bls.n	8002a6e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002a6a:	2303      	movs	r3, #3
 8002a6c:	e0d7      	b.n	8002c1e <HAL_RCC_ClockConfig+0x202>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002a6e:	4b6e      	ldr	r3, [pc, #440]	@ (8002c28 <HAL_RCC_ClockConfig+0x20c>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	2207      	movs	r2, #7
 8002a74:	4013      	ands	r3, r2
 8002a76:	683a      	ldr	r2, [r7, #0]
 8002a78:	429a      	cmp	r2, r3
 8002a7a:	d1ee      	bne.n	8002a5a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	2202      	movs	r2, #2
 8002a82:	4013      	ands	r3, r2
 8002a84:	d017      	beq.n	8002ab6 <HAL_RCC_ClockConfig+0x9a>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	2204      	movs	r2, #4
 8002a8c:	4013      	ands	r3, r2
 8002a8e:	d008      	beq.n	8002aa2 <HAL_RCC_ClockConfig+0x86>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002a90:	4b67      	ldr	r3, [pc, #412]	@ (8002c30 <HAL_RCC_ClockConfig+0x214>)
 8002a92:	689b      	ldr	r3, [r3, #8]
 8002a94:	4a67      	ldr	r2, [pc, #412]	@ (8002c34 <HAL_RCC_ClockConfig+0x218>)
 8002a96:	401a      	ands	r2, r3
 8002a98:	4b65      	ldr	r3, [pc, #404]	@ (8002c30 <HAL_RCC_ClockConfig+0x214>)
 8002a9a:	21b0      	movs	r1, #176	@ 0xb0
 8002a9c:	0109      	lsls	r1, r1, #4
 8002a9e:	430a      	orrs	r2, r1
 8002aa0:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002aa2:	4b63      	ldr	r3, [pc, #396]	@ (8002c30 <HAL_RCC_ClockConfig+0x214>)
 8002aa4:	689b      	ldr	r3, [r3, #8]
 8002aa6:	4a64      	ldr	r2, [pc, #400]	@ (8002c38 <HAL_RCC_ClockConfig+0x21c>)
 8002aa8:	4013      	ands	r3, r2
 8002aaa:	0019      	movs	r1, r3
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	68da      	ldr	r2, [r3, #12]
 8002ab0:	4b5f      	ldr	r3, [pc, #380]	@ (8002c30 <HAL_RCC_ClockConfig+0x214>)
 8002ab2:	430a      	orrs	r2, r1
 8002ab4:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	2201      	movs	r2, #1
 8002abc:	4013      	ands	r3, r2
 8002abe:	d100      	bne.n	8002ac2 <HAL_RCC_ClockConfig+0xa6>
 8002ac0:	e061      	b.n	8002b86 <HAL_RCC_ClockConfig+0x16a>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

#if defined(RCC_CR_SYSDIV)
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
 8002ac2:	4b5b      	ldr	r3, [pc, #364]	@ (8002c30 <HAL_RCC_ClockConfig+0x214>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	221c      	movs	r2, #28
 8002ac8:	4393      	bics	r3, r2
 8002aca:	0019      	movs	r1, r3
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	689a      	ldr	r2, [r3, #8]
 8002ad0:	4b57      	ldr	r3, [pc, #348]	@ (8002c30 <HAL_RCC_ClockConfig+0x214>)
 8002ad2:	430a      	orrs	r2, r1
 8002ad4:	601a      	str	r2, [r3, #0]
#endif /* RCC_CR_SYSDIV */

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	685b      	ldr	r3, [r3, #4]
 8002ada:	2b01      	cmp	r3, #1
 8002adc:	d107      	bne.n	8002aee <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ade:	4b54      	ldr	r3, [pc, #336]	@ (8002c30 <HAL_RCC_ClockConfig+0x214>)
 8002ae0:	681a      	ldr	r2, [r3, #0]
 8002ae2:	2380      	movs	r3, #128	@ 0x80
 8002ae4:	029b      	lsls	r3, r3, #10
 8002ae6:	4013      	ands	r3, r2
 8002ae8:	d12b      	bne.n	8002b42 <HAL_RCC_ClockConfig+0x126>
      {
        return HAL_ERROR;
 8002aea:	2301      	movs	r3, #1
 8002aec:	e097      	b.n	8002c1e <HAL_RCC_ClockConfig+0x202>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	685b      	ldr	r3, [r3, #4]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d107      	bne.n	8002b06 <HAL_RCC_ClockConfig+0xea>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002af6:	4b4e      	ldr	r3, [pc, #312]	@ (8002c30 <HAL_RCC_ClockConfig+0x214>)
 8002af8:	681a      	ldr	r2, [r3, #0]
 8002afa:	2380      	movs	r3, #128	@ 0x80
 8002afc:	00db      	lsls	r3, r3, #3
 8002afe:	4013      	ands	r3, r2
 8002b00:	d11f      	bne.n	8002b42 <HAL_RCC_ClockConfig+0x126>
      {
        return HAL_ERROR;
 8002b02:	2301      	movs	r3, #1
 8002b04:	e08b      	b.n	8002c1e <HAL_RCC_ClockConfig+0x202>
      }
    }
#if defined(RCC_HSI48_SUPPORT)
    /* HSIUSB48 is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSIUSB48)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	685b      	ldr	r3, [r3, #4]
 8002b0a:	2b02      	cmp	r3, #2
 8002b0c:	d107      	bne.n	8002b1e <HAL_RCC_ClockConfig+0x102>
    {
      /* Check the HSIUSB48 ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIUSB48RDY) == 0U)
 8002b0e:	4b48      	ldr	r3, [pc, #288]	@ (8002c30 <HAL_RCC_ClockConfig+0x214>)
 8002b10:	681a      	ldr	r2, [r3, #0]
 8002b12:	2380      	movs	r3, #128	@ 0x80
 8002b14:	041b      	lsls	r3, r3, #16
 8002b16:	4013      	ands	r3, r2
 8002b18:	d113      	bne.n	8002b42 <HAL_RCC_ClockConfig+0x126>
      {
        return HAL_ERROR;
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	e07f      	b.n	8002c1e <HAL_RCC_ClockConfig+0x202>
      }
    }
#endif /* RCC_HSI48_SUPPORT */
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	2b03      	cmp	r3, #3
 8002b24:	d106      	bne.n	8002b34 <HAL_RCC_ClockConfig+0x118>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8002b26:	4b42      	ldr	r3, [pc, #264]	@ (8002c30 <HAL_RCC_ClockConfig+0x214>)
 8002b28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b2a:	2202      	movs	r2, #2
 8002b2c:	4013      	ands	r3, r2
 8002b2e:	d108      	bne.n	8002b42 <HAL_RCC_ClockConfig+0x126>
      {
        return HAL_ERROR;
 8002b30:	2301      	movs	r3, #1
 8002b32:	e074      	b.n	8002c1e <HAL_RCC_ClockConfig+0x202>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002b34:	4b3e      	ldr	r3, [pc, #248]	@ (8002c30 <HAL_RCC_ClockConfig+0x214>)
 8002b36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b38:	2202      	movs	r2, #2
 8002b3a:	4013      	ands	r3, r2
 8002b3c:	d101      	bne.n	8002b42 <HAL_RCC_ClockConfig+0x126>
      {
        return HAL_ERROR;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	e06d      	b.n	8002c1e <HAL_RCC_ClockConfig+0x202>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002b42:	4b3b      	ldr	r3, [pc, #236]	@ (8002c30 <HAL_RCC_ClockConfig+0x214>)
 8002b44:	689b      	ldr	r3, [r3, #8]
 8002b46:	2207      	movs	r2, #7
 8002b48:	4393      	bics	r3, r2
 8002b4a:	0019      	movs	r1, r3
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	685a      	ldr	r2, [r3, #4]
 8002b50:	4b37      	ldr	r3, [pc, #220]	@ (8002c30 <HAL_RCC_ClockConfig+0x214>)
 8002b52:	430a      	orrs	r2, r1
 8002b54:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b56:	f7fe fdc7 	bl	80016e8 <HAL_GetTick>
 8002b5a:	0003      	movs	r3, r0
 8002b5c:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b5e:	e009      	b.n	8002b74 <HAL_RCC_ClockConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002b60:	f7fe fdc2 	bl	80016e8 <HAL_GetTick>
 8002b64:	0002      	movs	r2, r0
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	1ad3      	subs	r3, r2, r3
 8002b6a:	4a30      	ldr	r2, [pc, #192]	@ (8002c2c <HAL_RCC_ClockConfig+0x210>)
 8002b6c:	4293      	cmp	r3, r2
 8002b6e:	d901      	bls.n	8002b74 <HAL_RCC_ClockConfig+0x158>
      {
        return HAL_TIMEOUT;
 8002b70:	2303      	movs	r3, #3
 8002b72:	e054      	b.n	8002c1e <HAL_RCC_ClockConfig+0x202>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b74:	4b2e      	ldr	r3, [pc, #184]	@ (8002c30 <HAL_RCC_ClockConfig+0x214>)
 8002b76:	689b      	ldr	r3, [r3, #8]
 8002b78:	2238      	movs	r2, #56	@ 0x38
 8002b7a:	401a      	ands	r2, r3
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	685b      	ldr	r3, [r3, #4]
 8002b80:	00db      	lsls	r3, r3, #3
 8002b82:	429a      	cmp	r2, r3
 8002b84:	d1ec      	bne.n	8002b60 <HAL_RCC_ClockConfig+0x144>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002b86:	4b28      	ldr	r3, [pc, #160]	@ (8002c28 <HAL_RCC_ClockConfig+0x20c>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	2207      	movs	r2, #7
 8002b8c:	4013      	ands	r3, r2
 8002b8e:	683a      	ldr	r2, [r7, #0]
 8002b90:	429a      	cmp	r2, r3
 8002b92:	d21e      	bcs.n	8002bd2 <HAL_RCC_ClockConfig+0x1b6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b94:	4b24      	ldr	r3, [pc, #144]	@ (8002c28 <HAL_RCC_ClockConfig+0x20c>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	2207      	movs	r2, #7
 8002b9a:	4393      	bics	r3, r2
 8002b9c:	0019      	movs	r1, r3
 8002b9e:	4b22      	ldr	r3, [pc, #136]	@ (8002c28 <HAL_RCC_ClockConfig+0x20c>)
 8002ba0:	683a      	ldr	r2, [r7, #0]
 8002ba2:	430a      	orrs	r2, r1
 8002ba4:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002ba6:	f7fe fd9f 	bl	80016e8 <HAL_GetTick>
 8002baa:	0003      	movs	r3, r0
 8002bac:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002bae:	e009      	b.n	8002bc4 <HAL_RCC_ClockConfig+0x1a8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002bb0:	f7fe fd9a 	bl	80016e8 <HAL_GetTick>
 8002bb4:	0002      	movs	r2, r0
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	1ad3      	subs	r3, r2, r3
 8002bba:	4a1c      	ldr	r2, [pc, #112]	@ (8002c2c <HAL_RCC_ClockConfig+0x210>)
 8002bbc:	4293      	cmp	r3, r2
 8002bbe:	d901      	bls.n	8002bc4 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_TIMEOUT;
 8002bc0:	2303      	movs	r3, #3
 8002bc2:	e02c      	b.n	8002c1e <HAL_RCC_ClockConfig+0x202>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002bc4:	4b18      	ldr	r3, [pc, #96]	@ (8002c28 <HAL_RCC_ClockConfig+0x20c>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	2207      	movs	r2, #7
 8002bca:	4013      	ands	r3, r2
 8002bcc:	683a      	ldr	r2, [r7, #0]
 8002bce:	429a      	cmp	r2, r3
 8002bd0:	d1ee      	bne.n	8002bb0 <HAL_RCC_ClockConfig+0x194>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	2204      	movs	r2, #4
 8002bd8:	4013      	ands	r3, r2
 8002bda:	d009      	beq.n	8002bf0 <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002bdc:	4b14      	ldr	r3, [pc, #80]	@ (8002c30 <HAL_RCC_ClockConfig+0x214>)
 8002bde:	689b      	ldr	r3, [r3, #8]
 8002be0:	4a16      	ldr	r2, [pc, #88]	@ (8002c3c <HAL_RCC_ClockConfig+0x220>)
 8002be2:	4013      	ands	r3, r2
 8002be4:	0019      	movs	r1, r3
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	691a      	ldr	r2, [r3, #16]
 8002bea:	4b11      	ldr	r3, [pc, #68]	@ (8002c30 <HAL_RCC_ClockConfig+0x214>)
 8002bec:	430a      	orrs	r2, r1
 8002bee:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002bf0:	f000 f82c 	bl	8002c4c <HAL_RCC_GetSysClockFreq>
 8002bf4:	0001      	movs	r1, r0
 8002bf6:	4b0e      	ldr	r3, [pc, #56]	@ (8002c30 <HAL_RCC_ClockConfig+0x214>)
 8002bf8:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002bfa:	0a1b      	lsrs	r3, r3, #8
 8002bfc:	220f      	movs	r2, #15
 8002bfe:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002c00:	4b0f      	ldr	r3, [pc, #60]	@ (8002c40 <HAL_RCC_ClockConfig+0x224>)
 8002c02:	0092      	lsls	r2, r2, #2
 8002c04:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002c06:	221f      	movs	r2, #31
 8002c08:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002c0a:	000a      	movs	r2, r1
 8002c0c:	40da      	lsrs	r2, r3
 8002c0e:	4b0d      	ldr	r3, [pc, #52]	@ (8002c44 <HAL_RCC_ClockConfig+0x228>)
 8002c10:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002c12:	4b0d      	ldr	r3, [pc, #52]	@ (8002c48 <HAL_RCC_ClockConfig+0x22c>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	0018      	movs	r0, r3
 8002c18:	f7fe fd0a 	bl	8001630 <HAL_InitTick>
 8002c1c:	0003      	movs	r3, r0
}
 8002c1e:	0018      	movs	r0, r3
 8002c20:	46bd      	mov	sp, r7
 8002c22:	b004      	add	sp, #16
 8002c24:	bd80      	pop	{r7, pc}
 8002c26:	46c0      	nop			@ (mov r8, r8)
 8002c28:	40022000 	.word	0x40022000
 8002c2c:	00001388 	.word	0x00001388
 8002c30:	40021000 	.word	0x40021000
 8002c34:	ffff84ff 	.word	0xffff84ff
 8002c38:	fffff0ff 	.word	0xfffff0ff
 8002c3c:	ffff8fff 	.word	0xffff8fff
 8002c40:	08005130 	.word	0x08005130
 8002c44:	2000000c 	.word	0x2000000c
 8002c48:	20000010 	.word	0x20000010

08002c4c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b084      	sub	sp, #16
 8002c50:	af00      	add	r7, sp, #0
  uint32_t hsidiv;
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
 8002c52:	4b27      	ldr	r3, [pc, #156]	@ (8002cf0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	089b      	lsrs	r3, r3, #2
 8002c58:	2207      	movs	r2, #7
 8002c5a:	4013      	ands	r3, r2
 8002c5c:	3301      	adds	r3, #1
 8002c5e:	60bb      	str	r3, [r7, #8]
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002c60:	4b23      	ldr	r3, [pc, #140]	@ (8002cf0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002c62:	689b      	ldr	r3, [r3, #8]
 8002c64:	2238      	movs	r2, #56	@ 0x38
 8002c66:	4013      	ands	r3, r2
 8002c68:	d10f      	bne.n	8002c8a <HAL_RCC_GetSysClockFreq+0x3e>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002c6a:	4b21      	ldr	r3, [pc, #132]	@ (8002cf0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	0adb      	lsrs	r3, r3, #11
 8002c70:	2207      	movs	r2, #7
 8002c72:	4013      	ands	r3, r2
 8002c74:	2201      	movs	r2, #1
 8002c76:	409a      	lsls	r2, r3
 8002c78:	0013      	movs	r3, r2
 8002c7a:	607b      	str	r3, [r7, #4]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002c7c:	6879      	ldr	r1, [r7, #4]
 8002c7e:	481d      	ldr	r0, [pc, #116]	@ (8002cf4 <HAL_RCC_GetSysClockFreq+0xa8>)
 8002c80:	f7fd fa42 	bl	8000108 <__udivsi3>
 8002c84:	0003      	movs	r3, r0
 8002c86:	60fb      	str	r3, [r7, #12]
 8002c88:	e027      	b.n	8002cda <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002c8a:	4b19      	ldr	r3, [pc, #100]	@ (8002cf0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002c8c:	689b      	ldr	r3, [r3, #8]
 8002c8e:	2238      	movs	r2, #56	@ 0x38
 8002c90:	4013      	ands	r3, r2
 8002c92:	2b08      	cmp	r3, #8
 8002c94:	d102      	bne.n	8002c9c <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002c96:	4b18      	ldr	r3, [pc, #96]	@ (8002cf8 <HAL_RCC_GetSysClockFreq+0xac>)
 8002c98:	60fb      	str	r3, [r7, #12]
 8002c9a:	e01e      	b.n	8002cda <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8002c9c:	4b14      	ldr	r3, [pc, #80]	@ (8002cf0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002c9e:	689b      	ldr	r3, [r3, #8]
 8002ca0:	2238      	movs	r2, #56	@ 0x38
 8002ca2:	4013      	ands	r3, r2
 8002ca4:	2b20      	cmp	r3, #32
 8002ca6:	d103      	bne.n	8002cb0 <HAL_RCC_GetSysClockFreq+0x64>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002ca8:	2380      	movs	r3, #128	@ 0x80
 8002caa:	021b      	lsls	r3, r3, #8
 8002cac:	60fb      	str	r3, [r7, #12]
 8002cae:	e014      	b.n	8002cda <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8002cb0:	4b0f      	ldr	r3, [pc, #60]	@ (8002cf0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002cb2:	689b      	ldr	r3, [r3, #8]
 8002cb4:	2238      	movs	r2, #56	@ 0x38
 8002cb6:	4013      	ands	r3, r2
 8002cb8:	2b18      	cmp	r3, #24
 8002cba:	d103      	bne.n	8002cc4 <HAL_RCC_GetSysClockFreq+0x78>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002cbc:	23fa      	movs	r3, #250	@ 0xfa
 8002cbe:	01db      	lsls	r3, r3, #7
 8002cc0:	60fb      	str	r3, [r7, #12]
 8002cc2:	e00a      	b.n	8002cda <HAL_RCC_GetSysClockFreq+0x8e>
  }
#if defined(RCC_HSI48_SUPPORT)
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI48)
 8002cc4:	4b0a      	ldr	r3, [pc, #40]	@ (8002cf0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002cc6:	689b      	ldr	r3, [r3, #8]
 8002cc8:	2238      	movs	r2, #56	@ 0x38
 8002cca:	4013      	ands	r3, r2
 8002ccc:	2b10      	cmp	r3, #16
 8002cce:	d102      	bne.n	8002cd6 <HAL_RCC_GetSysClockFreq+0x8a>
  {
    /* HSI48 used as system clock source */
    sysclockfreq = HSI48_VALUE;
 8002cd0:	4b08      	ldr	r3, [pc, #32]	@ (8002cf4 <HAL_RCC_GetSysClockFreq+0xa8>)
 8002cd2:	60fb      	str	r3, [r7, #12]
 8002cd4:	e001      	b.n	8002cda <HAL_RCC_GetSysClockFreq+0x8e>
  }
#endif /* RCC_HSI48_SUPPORT */
  else
  {
    sysclockfreq = 0U;
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	60fb      	str	r3, [r7, #12]
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
 8002cda:	68b9      	ldr	r1, [r7, #8]
 8002cdc:	68f8      	ldr	r0, [r7, #12]
 8002cde:	f7fd fa13 	bl	8000108 <__udivsi3>
 8002ce2:	0003      	movs	r3, r0
 8002ce4:	60fb      	str	r3, [r7, #12]
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
 8002ce6:	68fb      	ldr	r3, [r7, #12]
}
 8002ce8:	0018      	movs	r0, r3
 8002cea:	46bd      	mov	sp, r7
 8002cec:	b004      	add	sp, #16
 8002cee:	bd80      	pop	{r7, pc}
 8002cf0:	40021000 	.word	0x40021000
 8002cf4:	02dc6c00 	.word	0x02dc6c00
 8002cf8:	007a1200 	.word	0x007a1200

08002cfc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	af00      	add	r7, sp, #0
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002d00:	f7ff ffa4 	bl	8002c4c <HAL_RCC_GetSysClockFreq>
 8002d04:	0001      	movs	r1, r0
 8002d06:	4b09      	ldr	r3, [pc, #36]	@ (8002d2c <HAL_RCC_GetHCLKFreq+0x30>)
 8002d08:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002d0a:	0a1b      	lsrs	r3, r3, #8
 8002d0c:	220f      	movs	r2, #15
 8002d0e:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002d10:	4b07      	ldr	r3, [pc, #28]	@ (8002d30 <HAL_RCC_GetHCLKFreq+0x34>)
 8002d12:	0092      	lsls	r2, r2, #2
 8002d14:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002d16:	221f      	movs	r2, #31
 8002d18:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002d1a:	000a      	movs	r2, r1
 8002d1c:	40da      	lsrs	r2, r3
 8002d1e:	4b05      	ldr	r3, [pc, #20]	@ (8002d34 <HAL_RCC_GetHCLKFreq+0x38>)
 8002d20:	601a      	str	r2, [r3, #0]
  return SystemCoreClock;
 8002d22:	4b04      	ldr	r3, [pc, #16]	@ (8002d34 <HAL_RCC_GetHCLKFreq+0x38>)
 8002d24:	681b      	ldr	r3, [r3, #0]
}
 8002d26:	0018      	movs	r0, r3
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	bd80      	pop	{r7, pc}
 8002d2c:	40021000 	.word	0x40021000
 8002d30:	08005130 	.word	0x08005130
 8002d34:	2000000c 	.word	0x2000000c

08002d38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_Pos]) & 0x1FU));
 8002d3c:	f7ff ffde 	bl	8002cfc <HAL_RCC_GetHCLKFreq>
 8002d40:	0001      	movs	r1, r0
 8002d42:	4b07      	ldr	r3, [pc, #28]	@ (8002d60 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002d44:	689b      	ldr	r3, [r3, #8]
 8002d46:	0b1b      	lsrs	r3, r3, #12
 8002d48:	2207      	movs	r2, #7
 8002d4a:	401a      	ands	r2, r3
 8002d4c:	4b05      	ldr	r3, [pc, #20]	@ (8002d64 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8002d4e:	0092      	lsls	r2, r2, #2
 8002d50:	58d3      	ldr	r3, [r2, r3]
 8002d52:	221f      	movs	r2, #31
 8002d54:	4013      	ands	r3, r2
 8002d56:	40d9      	lsrs	r1, r3
 8002d58:	000b      	movs	r3, r1
}
 8002d5a:	0018      	movs	r0, r3
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	bd80      	pop	{r7, pc}
 8002d60:	40021000 	.word	0x40021000
 8002d64:	08005170 	.word	0x08005170

08002d68 <HAL_RCCEx_PeriphCLKConfig>:
  * @note (*) not available on all devices
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b086      	sub	sp, #24
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002d70:	2313      	movs	r3, #19
 8002d72:	18fb      	adds	r3, r7, r3
 8002d74:	2200      	movs	r2, #0
 8002d76:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002d78:	2312      	movs	r3, #18
 8002d7a:	18fb      	adds	r3, r7, r3
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	2240      	movs	r2, #64	@ 0x40
 8002d86:	4013      	ands	r3, r2
 8002d88:	d100      	bne.n	8002d8c <HAL_RCCEx_PeriphCLKConfig+0x24>
 8002d8a:	e079      	b.n	8002e80 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d8c:	2011      	movs	r0, #17
 8002d8e:	183b      	adds	r3, r7, r0
 8002d90:	2200      	movs	r2, #0
 8002d92:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d94:	4b6a      	ldr	r3, [pc, #424]	@ (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002d96:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002d98:	2380      	movs	r3, #128	@ 0x80
 8002d9a:	055b      	lsls	r3, r3, #21
 8002d9c:	4013      	ands	r3, r2
 8002d9e:	d110      	bne.n	8002dc2 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002da0:	4b67      	ldr	r3, [pc, #412]	@ (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002da2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002da4:	4b66      	ldr	r3, [pc, #408]	@ (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002da6:	2180      	movs	r1, #128	@ 0x80
 8002da8:	0549      	lsls	r1, r1, #21
 8002daa:	430a      	orrs	r2, r1
 8002dac:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002dae:	4b64      	ldr	r3, [pc, #400]	@ (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002db0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002db2:	2380      	movs	r3, #128	@ 0x80
 8002db4:	055b      	lsls	r3, r3, #21
 8002db6:	4013      	ands	r3, r2
 8002db8:	60bb      	str	r3, [r7, #8]
 8002dba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002dbc:	183b      	adds	r3, r7, r0
 8002dbe:	2201      	movs	r2, #1
 8002dc0:	701a      	strb	r2, [r3, #0]
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 8002dc2:	4b5f      	ldr	r3, [pc, #380]	@ (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002dc4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002dc6:	23c0      	movs	r3, #192	@ 0xc0
 8002dc8:	009b      	lsls	r3, r3, #2
 8002dca:	4013      	ands	r3, r2
 8002dcc:	617b      	str	r3, [r7, #20]

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002dce:	697b      	ldr	r3, [r7, #20]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d019      	beq.n	8002e08 <HAL_RCCEx_PeriphCLKConfig+0xa0>
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	69db      	ldr	r3, [r3, #28]
 8002dd8:	697a      	ldr	r2, [r7, #20]
 8002dda:	429a      	cmp	r2, r3
 8002ddc:	d014      	beq.n	8002e08 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    {
      /* Store the content of CSR1 register before the reset of RTC Domain */
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 8002dde:	4b58      	ldr	r3, [pc, #352]	@ (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002de0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002de2:	4a58      	ldr	r2, [pc, #352]	@ (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8002de4:	4013      	ands	r3, r2
 8002de6:	617b      	str	r3, [r7, #20]
      /* RTC Clock selection can be changed only if the RTC Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002de8:	4b55      	ldr	r3, [pc, #340]	@ (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002dea:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002dec:	4b54      	ldr	r3, [pc, #336]	@ (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002dee:	2180      	movs	r1, #128	@ 0x80
 8002df0:	0249      	lsls	r1, r1, #9
 8002df2:	430a      	orrs	r2, r1
 8002df4:	65da      	str	r2, [r3, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002df6:	4b52      	ldr	r3, [pc, #328]	@ (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002df8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002dfa:	4b51      	ldr	r3, [pc, #324]	@ (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002dfc:	4952      	ldr	r1, [pc, #328]	@ (8002f48 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002dfe:	400a      	ands	r2, r1
 8002e00:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Restore the Content of CSR1 register */
      RCC->CSR1 = tmpregister;
 8002e02:	4b4f      	ldr	r3, [pc, #316]	@ (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002e04:	697a      	ldr	r2, [r7, #20]
 8002e06:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Wait for LSE reactivation if LSE was enable prior to RTC Domain reset */
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 8002e08:	697b      	ldr	r3, [r7, #20]
 8002e0a:	2201      	movs	r2, #1
 8002e0c:	4013      	ands	r3, r2
 8002e0e:	d016      	beq.n	8002e3e <HAL_RCCEx_PeriphCLKConfig+0xd6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e10:	f7fe fc6a 	bl	80016e8 <HAL_GetTick>
 8002e14:	0003      	movs	r3, r0
 8002e16:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002e18:	e00c      	b.n	8002e34 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e1a:	f7fe fc65 	bl	80016e8 <HAL_GetTick>
 8002e1e:	0002      	movs	r2, r0
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	1ad3      	subs	r3, r2, r3
 8002e24:	4a49      	ldr	r2, [pc, #292]	@ (8002f4c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d904      	bls.n	8002e34 <HAL_RCCEx_PeriphCLKConfig+0xcc>
        {
          ret = HAL_TIMEOUT;
 8002e2a:	2313      	movs	r3, #19
 8002e2c:	18fb      	adds	r3, r7, r3
 8002e2e:	2203      	movs	r2, #3
 8002e30:	701a      	strb	r2, [r3, #0]
          break;
 8002e32:	e004      	b.n	8002e3e <HAL_RCCEx_PeriphCLKConfig+0xd6>
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002e34:	4b42      	ldr	r3, [pc, #264]	@ (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002e36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e38:	2202      	movs	r2, #2
 8002e3a:	4013      	ands	r3, r2
 8002e3c:	d0ed      	beq.n	8002e1a <HAL_RCCEx_PeriphCLKConfig+0xb2>
        }
      }
    }

    if (ret == HAL_OK)
 8002e3e:	2313      	movs	r3, #19
 8002e40:	18fb      	adds	r3, r7, r3
 8002e42:	781b      	ldrb	r3, [r3, #0]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d10a      	bne.n	8002e5e <HAL_RCCEx_PeriphCLKConfig+0xf6>
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002e48:	4b3d      	ldr	r3, [pc, #244]	@ (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002e4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e4c:	4a3d      	ldr	r2, [pc, #244]	@ (8002f44 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8002e4e:	4013      	ands	r3, r2
 8002e50:	0019      	movs	r1, r3
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	69da      	ldr	r2, [r3, #28]
 8002e56:	4b3a      	ldr	r3, [pc, #232]	@ (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002e58:	430a      	orrs	r2, r1
 8002e5a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002e5c:	e005      	b.n	8002e6a <HAL_RCCEx_PeriphCLKConfig+0x102>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e5e:	2312      	movs	r3, #18
 8002e60:	18fb      	adds	r3, r7, r3
 8002e62:	2213      	movs	r2, #19
 8002e64:	18ba      	adds	r2, r7, r2
 8002e66:	7812      	ldrb	r2, [r2, #0]
 8002e68:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002e6a:	2311      	movs	r3, #17
 8002e6c:	18fb      	adds	r3, r7, r3
 8002e6e:	781b      	ldrb	r3, [r3, #0]
 8002e70:	2b01      	cmp	r3, #1
 8002e72:	d105      	bne.n	8002e80 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e74:	4b32      	ldr	r3, [pc, #200]	@ (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002e76:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002e78:	4b31      	ldr	r3, [pc, #196]	@ (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002e7a:	4935      	ldr	r1, [pc, #212]	@ (8002f50 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8002e7c:	400a      	ands	r2, r1
 8002e7e:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	2201      	movs	r2, #1
 8002e86:	4013      	ands	r3, r2
 8002e88:	d009      	beq.n	8002e9e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002e8a:	4b2d      	ldr	r3, [pc, #180]	@ (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002e8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e8e:	2203      	movs	r2, #3
 8002e90:	4393      	bics	r3, r2
 8002e92:	0019      	movs	r1, r3
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	689a      	ldr	r2, [r3, #8]
 8002e98:	4b29      	ldr	r3, [pc, #164]	@ (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002e9a:	430a      	orrs	r2, r1
 8002e9c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	2202      	movs	r2, #2
 8002ea4:	4013      	ands	r3, r2
 8002ea6:	d009      	beq.n	8002ebc <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002ea8:	4b25      	ldr	r3, [pc, #148]	@ (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002eaa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002eac:	4a29      	ldr	r2, [pc, #164]	@ (8002f54 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8002eae:	4013      	ands	r3, r2
 8002eb0:	0019      	movs	r1, r3
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	68da      	ldr	r2, [r3, #12]
 8002eb6:	4b22      	ldr	r3, [pc, #136]	@ (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002eb8:	430a      	orrs	r2, r1
 8002eba:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	2220      	movs	r2, #32
 8002ec2:	4013      	ands	r3, r2
 8002ec4:	d008      	beq.n	8002ed8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002ec6:	4b1e      	ldr	r3, [pc, #120]	@ (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002ec8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002eca:	009b      	lsls	r3, r3, #2
 8002ecc:	0899      	lsrs	r1, r3, #2
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	699a      	ldr	r2, [r3, #24]
 8002ed2:	4b1b      	ldr	r3, [pc, #108]	@ (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002ed4:	430a      	orrs	r2, r1
 8002ed6:	655a      	str	r2, [r3, #84]	@ 0x54

  }
#if defined (USB_DRD_FS)
  /*-------------------------- USB clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	2208      	movs	r2, #8
 8002ede:	4013      	ands	r3, r2
 8002ee0:	d009      	beq.n	8002ef6 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002ee2:	4b17      	ldr	r3, [pc, #92]	@ (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002ee4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ee6:	4a1c      	ldr	r2, [pc, #112]	@ (8002f58 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8002ee8:	4013      	ands	r3, r2
 8002eea:	0019      	movs	r1, r3
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	695a      	ldr	r2, [r3, #20]
 8002ef0:	4b13      	ldr	r3, [pc, #76]	@ (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002ef2:	430a      	orrs	r2, r1
 8002ef4:	659a      	str	r2, [r3, #88]	@ 0x58

  }
#endif /* USB_DRD_FS */
  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	2204      	movs	r2, #4
 8002efc:	4013      	ands	r3, r2
 8002efe:	d009      	beq.n	8002f14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8002f00:	4b0f      	ldr	r3, [pc, #60]	@ (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002f02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f04:	4a15      	ldr	r2, [pc, #84]	@ (8002f5c <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 8002f06:	4013      	ands	r3, r2
 8002f08:	0019      	movs	r1, r3
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	691a      	ldr	r2, [r3, #16]
 8002f0e:	4b0c      	ldr	r3, [pc, #48]	@ (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002f10:	430a      	orrs	r2, r1
 8002f12:	655a      	str	r2, [r3, #84]	@ 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	2280      	movs	r2, #128	@ 0x80
 8002f1a:	4013      	ands	r3, r2
 8002f1c:	d009      	beq.n	8002f32 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 8002f1e:	4b08      	ldr	r3, [pc, #32]	@ (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	22e0      	movs	r2, #224	@ 0xe0
 8002f24:	4393      	bics	r3, r2
 8002f26:	0019      	movs	r1, r3
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	685a      	ldr	r2, [r3, #4]
 8002f2c:	4b04      	ldr	r3, [pc, #16]	@ (8002f40 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002f2e:	430a      	orrs	r2, r1
 8002f30:	601a      	str	r2, [r3, #0]
  }
  return status;
 8002f32:	2312      	movs	r3, #18
 8002f34:	18fb      	adds	r3, r7, r3
 8002f36:	781b      	ldrb	r3, [r3, #0]
}
 8002f38:	0018      	movs	r0, r3
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	b006      	add	sp, #24
 8002f3e:	bd80      	pop	{r7, pc}
 8002f40:	40021000 	.word	0x40021000
 8002f44:	fffffcff 	.word	0xfffffcff
 8002f48:	fffeffff 	.word	0xfffeffff
 8002f4c:	00001388 	.word	0x00001388
 8002f50:	efffffff 	.word	0xefffffff
 8002f54:	ffffcfff 	.word	0xffffcfff
 8002f58:	ffffefff 	.word	0xffffefff
 8002f5c:	ffff3fff 	.word	0xffff3fff

08002f60 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b082      	sub	sp, #8
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d101      	bne.n	8002f72 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8002f6e:	2301      	movs	r3, #1
 8002f70:	e032      	b.n	8002fd8 <HAL_UART_DeInit+0x78>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	2288      	movs	r2, #136	@ 0x88
 8002f76:	2124      	movs	r1, #36	@ 0x24
 8002f78:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	681a      	ldr	r2, [r3, #0]
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	2101      	movs	r1, #1
 8002f86:	438a      	bics	r2, r1
 8002f88:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	2200      	movs	r2, #0
 8002f90:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	2200      	movs	r2, #0
 8002f98:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	0018      	movs	r0, r3
 8002fa6:	f7fe fa8b 	bl	80014c0 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	2290      	movs	r2, #144	@ 0x90
 8002fae:	2100      	movs	r1, #0
 8002fb0:	5099      	str	r1, [r3, r2]
  huart->gState = HAL_UART_STATE_RESET;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2288      	movs	r2, #136	@ 0x88
 8002fb6:	2100      	movs	r1, #0
 8002fb8:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_RESET;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	228c      	movs	r2, #140	@ 0x8c
 8002fbe:	2100      	movs	r1, #0
 8002fc0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2200      	movs	r2, #0
 8002fcc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2284      	movs	r2, #132	@ 0x84
 8002fd2:	2100      	movs	r1, #0
 8002fd4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002fd6:	2300      	movs	r3, #0
}
 8002fd8:	0018      	movs	r0, r3
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	b002      	add	sp, #8
 8002fde:	bd80      	pop	{r7, pc}

08002fe0 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b08c      	sub	sp, #48	@ 0x30
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	60f8      	str	r0, [r7, #12]
 8002fe8:	60b9      	str	r1, [r7, #8]
 8002fea:	1dbb      	adds	r3, r7, #6
 8002fec:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	2288      	movs	r2, #136	@ 0x88
 8002ff2:	589b      	ldr	r3, [r3, r2]
 8002ff4:	2b20      	cmp	r3, #32
 8002ff6:	d000      	beq.n	8002ffa <HAL_UART_Transmit_IT+0x1a>
 8002ff8:	e08d      	b.n	8003116 <HAL_UART_Transmit_IT+0x136>
  {
    if ((pData == NULL) || (Size == 0U))
 8002ffa:	68bb      	ldr	r3, [r7, #8]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d003      	beq.n	8003008 <HAL_UART_Transmit_IT+0x28>
 8003000:	1dbb      	adds	r3, r7, #6
 8003002:	881b      	ldrh	r3, [r3, #0]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d101      	bne.n	800300c <HAL_UART_Transmit_IT+0x2c>
    {
      return HAL_ERROR;
 8003008:	2301      	movs	r3, #1
 800300a:	e085      	b.n	8003118 <HAL_UART_Transmit_IT+0x138>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	689a      	ldr	r2, [r3, #8]
 8003010:	2380      	movs	r3, #128	@ 0x80
 8003012:	015b      	lsls	r3, r3, #5
 8003014:	429a      	cmp	r2, r3
 8003016:	d109      	bne.n	800302c <HAL_UART_Transmit_IT+0x4c>
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	691b      	ldr	r3, [r3, #16]
 800301c:	2b00      	cmp	r3, #0
 800301e:	d105      	bne.n	800302c <HAL_UART_Transmit_IT+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003020:	68bb      	ldr	r3, [r7, #8]
 8003022:	2201      	movs	r2, #1
 8003024:	4013      	ands	r3, r2
 8003026:	d001      	beq.n	800302c <HAL_UART_Transmit_IT+0x4c>
      {
        return  HAL_ERROR;
 8003028:	2301      	movs	r3, #1
 800302a:	e075      	b.n	8003118 <HAL_UART_Transmit_IT+0x138>
      }
    }

    huart->pTxBuffPtr  = pData;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	68ba      	ldr	r2, [r7, #8]
 8003030:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	1dba      	adds	r2, r7, #6
 8003036:	2154      	movs	r1, #84	@ 0x54
 8003038:	8812      	ldrh	r2, [r2, #0]
 800303a:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	1dba      	adds	r2, r7, #6
 8003040:	2156      	movs	r1, #86	@ 0x56
 8003042:	8812      	ldrh	r2, [r2, #0]
 8003044:	525a      	strh	r2, [r3, r1]
    huart->TxISR       = NULL;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	2200      	movs	r2, #0
 800304a:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	2290      	movs	r2, #144	@ 0x90
 8003050:	2100      	movs	r1, #0
 8003052:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	2288      	movs	r2, #136	@ 0x88
 8003058:	2121      	movs	r1, #33	@ 0x21
 800305a:	5099      	str	r1, [r3, r2]

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8003060:	2380      	movs	r3, #128	@ 0x80
 8003062:	059b      	lsls	r3, r3, #22
 8003064:	429a      	cmp	r2, r3
 8003066:	d12a      	bne.n	80030be <HAL_UART_Transmit_IT+0xde>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	689a      	ldr	r2, [r3, #8]
 800306c:	2380      	movs	r3, #128	@ 0x80
 800306e:	015b      	lsls	r3, r3, #5
 8003070:	429a      	cmp	r2, r3
 8003072:	d107      	bne.n	8003084 <HAL_UART_Transmit_IT+0xa4>
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	691b      	ldr	r3, [r3, #16]
 8003078:	2b00      	cmp	r3, #0
 800307a:	d103      	bne.n	8003084 <HAL_UART_Transmit_IT+0xa4>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	4a28      	ldr	r2, [pc, #160]	@ (8003120 <HAL_UART_Transmit_IT+0x140>)
 8003080:	679a      	str	r2, [r3, #120]	@ 0x78
 8003082:	e002      	b.n	800308a <HAL_UART_Transmit_IT+0xaa>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	4a27      	ldr	r2, [pc, #156]	@ (8003124 <HAL_UART_Transmit_IT+0x144>)
 8003088:	679a      	str	r2, [r3, #120]	@ 0x78
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800308a:	f3ef 8310 	mrs	r3, PRIMASK
 800308e:	61fb      	str	r3, [r7, #28]
  return(result);
 8003090:	69fb      	ldr	r3, [r7, #28]
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8003092:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003094:	2301      	movs	r3, #1
 8003096:	623b      	str	r3, [r7, #32]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003098:	6a3b      	ldr	r3, [r7, #32]
 800309a:	f383 8810 	msr	PRIMASK, r3
}
 800309e:	46c0      	nop			@ (mov r8, r8)
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	689a      	ldr	r2, [r3, #8]
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	2180      	movs	r1, #128	@ 0x80
 80030ac:	0409      	lsls	r1, r1, #16
 80030ae:	430a      	orrs	r2, r1
 80030b0:	609a      	str	r2, [r3, #8]
 80030b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030b4:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030b8:	f383 8810 	msr	PRIMASK, r3
}
 80030bc:	e029      	b.n	8003112 <HAL_UART_Transmit_IT+0x132>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	689a      	ldr	r2, [r3, #8]
 80030c2:	2380      	movs	r3, #128	@ 0x80
 80030c4:	015b      	lsls	r3, r3, #5
 80030c6:	429a      	cmp	r2, r3
 80030c8:	d107      	bne.n	80030da <HAL_UART_Transmit_IT+0xfa>
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	691b      	ldr	r3, [r3, #16]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d103      	bne.n	80030da <HAL_UART_Transmit_IT+0xfa>
      {
        huart->TxISR = UART_TxISR_16BIT;
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	4a14      	ldr	r2, [pc, #80]	@ (8003128 <HAL_UART_Transmit_IT+0x148>)
 80030d6:	679a      	str	r2, [r3, #120]	@ 0x78
 80030d8:	e002      	b.n	80030e0 <HAL_UART_Transmit_IT+0x100>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	4a13      	ldr	r2, [pc, #76]	@ (800312c <HAL_UART_Transmit_IT+0x14c>)
 80030de:	679a      	str	r2, [r3, #120]	@ 0x78
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80030e0:	f3ef 8310 	mrs	r3, PRIMASK
 80030e4:	613b      	str	r3, [r7, #16]
  return(result);
 80030e6:	693b      	ldr	r3, [r7, #16]
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 80030e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80030ea:	2301      	movs	r3, #1
 80030ec:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030ee:	697b      	ldr	r3, [r7, #20]
 80030f0:	f383 8810 	msr	PRIMASK, r3
}
 80030f4:	46c0      	nop			@ (mov r8, r8)
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	681a      	ldr	r2, [r3, #0]
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	2180      	movs	r1, #128	@ 0x80
 8003102:	430a      	orrs	r2, r1
 8003104:	601a      	str	r2, [r3, #0]
 8003106:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003108:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800310a:	69bb      	ldr	r3, [r7, #24]
 800310c:	f383 8810 	msr	PRIMASK, r3
}
 8003110:	46c0      	nop			@ (mov r8, r8)
    }

    return HAL_OK;
 8003112:	2300      	movs	r3, #0
 8003114:	e000      	b.n	8003118 <HAL_UART_Transmit_IT+0x138>
  }
  else
  {
    return HAL_BUSY;
 8003116:	2302      	movs	r3, #2
  }
}
 8003118:	0018      	movs	r0, r3
 800311a:	46bd      	mov	sp, r7
 800311c:	b00c      	add	sp, #48	@ 0x30
 800311e:	bd80      	pop	{r7, pc}
 8003120:	08004921 	.word	0x08004921
 8003124:	08004835 	.word	0x08004835
 8003128:	08004777 	.word	0x08004777
 800312c:	080046c3 	.word	0x080046c3

08003130 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b096      	sub	sp, #88	@ 0x58
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003138:	f3ef 8310 	mrs	r3, PRIMASK
 800313c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 800313e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
  /* Disable TXE, TC, RXNE, PE, RXFT, TXFT and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003140:	657b      	str	r3, [r7, #84]	@ 0x54
 8003142:	2301      	movs	r3, #1
 8003144:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003146:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003148:	f383 8810 	msr	PRIMASK, r3
}
 800314c:	46c0      	nop			@ (mov r8, r8)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	681a      	ldr	r2, [r3, #0]
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4979      	ldr	r1, [pc, #484]	@ (8003340 <HAL_UART_Abort+0x210>)
 800315a:	400a      	ands	r2, r1
 800315c:	601a      	str	r2, [r3, #0]
 800315e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003160:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003162:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003164:	f383 8810 	msr	PRIMASK, r3
}
 8003168:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800316a:	f3ef 8310 	mrs	r3, PRIMASK
 800316e:	63bb      	str	r3, [r7, #56]	@ 0x38
  return(result);
 8003170:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
                                          USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE);
 8003172:	653b      	str	r3, [r7, #80]	@ 0x50
 8003174:	2301      	movs	r3, #1
 8003176:	63fb      	str	r3, [r7, #60]	@ 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003178:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800317a:	f383 8810 	msr	PRIMASK, r3
}
 800317e:	46c0      	nop			@ (mov r8, r8)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	689a      	ldr	r2, [r3, #8]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	496e      	ldr	r1, [pc, #440]	@ (8003344 <HAL_UART_Abort+0x214>)
 800318c:	400a      	ands	r2, r1
 800318e:	609a      	str	r2, [r3, #8]
 8003190:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003192:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003194:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003196:	f383 8810 	msr	PRIMASK, r3
}
 800319a:	46c0      	nop			@ (mov r8, r8)

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80031a0:	2b01      	cmp	r3, #1
 80031a2:	d118      	bne.n	80031d6 <HAL_UART_Abort+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80031a4:	f3ef 8310 	mrs	r3, PRIMASK
 80031a8:	623b      	str	r3, [r7, #32]
  return(result);
 80031aa:	6a3b      	ldr	r3, [r7, #32]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 80031ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80031ae:	2301      	movs	r3, #1
 80031b0:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031b4:	f383 8810 	msr	PRIMASK, r3
}
 80031b8:	46c0      	nop			@ (mov r8, r8)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	681a      	ldr	r2, [r3, #0]
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	2110      	movs	r1, #16
 80031c6:	438a      	bics	r2, r1
 80031c8:	601a      	str	r2, [r3, #0]
 80031ca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80031cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031d0:	f383 8810 	msr	PRIMASK, r3
}
 80031d4:	46c0      	nop			@ (mov r8, r8)
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	689b      	ldr	r3, [r3, #8]
 80031dc:	2280      	movs	r2, #128	@ 0x80
 80031de:	4013      	ands	r3, r2
 80031e0:	2b80      	cmp	r3, #128	@ 0x80
 80031e2:	d135      	bne.n	8003250 <HAL_UART_Abort+0x120>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80031e4:	f3ef 8310 	mrs	r3, PRIMASK
 80031e8:	617b      	str	r3, [r7, #20]
  return(result);
 80031ea:	697b      	ldr	r3, [r7, #20]
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80031ec:	64bb      	str	r3, [r7, #72]	@ 0x48
 80031ee:	2301      	movs	r3, #1
 80031f0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031f2:	69bb      	ldr	r3, [r7, #24]
 80031f4:	f383 8810 	msr	PRIMASK, r3
}
 80031f8:	46c0      	nop			@ (mov r8, r8)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	689a      	ldr	r2, [r3, #8]
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	2180      	movs	r1, #128	@ 0x80
 8003206:	438a      	bics	r2, r1
 8003208:	609a      	str	r2, [r3, #8]
 800320a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800320c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800320e:	69fb      	ldr	r3, [r7, #28]
 8003210:	f383 8810 	msr	PRIMASK, r3
}
 8003214:	46c0      	nop			@ (mov r8, r8)

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800321a:	2b00      	cmp	r3, #0
 800321c:	d018      	beq.n	8003250 <HAL_UART_Abort+0x120>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003222:	2200      	movs	r2, #0
 8003224:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800322a:	0018      	movs	r0, r3
 800322c:	f7fe fd24 	bl	8001c78 <HAL_DMA_Abort>
 8003230:	1e03      	subs	r3, r0, #0
 8003232:	d00d      	beq.n	8003250 <HAL_UART_Abort+0x120>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003238:	0018      	movs	r0, r3
 800323a:	f7fe feab 	bl	8001f94 <HAL_DMA_GetError>
 800323e:	0003      	movs	r3, r0
 8003240:	2b20      	cmp	r3, #32
 8003242:	d105      	bne.n	8003250 <HAL_UART_Abort+0x120>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2290      	movs	r2, #144	@ 0x90
 8003248:	2110      	movs	r1, #16
 800324a:	5099      	str	r1, [r3, r2]

          return HAL_TIMEOUT;
 800324c:	2303      	movs	r3, #3
 800324e:	e072      	b.n	8003336 <HAL_UART_Abort+0x206>
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	689b      	ldr	r3, [r3, #8]
 8003256:	2240      	movs	r2, #64	@ 0x40
 8003258:	4013      	ands	r3, r2
 800325a:	2b40      	cmp	r3, #64	@ 0x40
 800325c:	d139      	bne.n	80032d2 <HAL_UART_Abort+0x1a2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800325e:	f3ef 8310 	mrs	r3, PRIMASK
 8003262:	60bb      	str	r3, [r7, #8]
  return(result);
 8003264:	68bb      	ldr	r3, [r7, #8]
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003266:	647b      	str	r3, [r7, #68]	@ 0x44
 8003268:	2301      	movs	r3, #1
 800326a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	f383 8810 	msr	PRIMASK, r3
}
 8003272:	46c0      	nop			@ (mov r8, r8)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	689a      	ldr	r2, [r3, #8]
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	2140      	movs	r1, #64	@ 0x40
 8003280:	438a      	bics	r2, r1
 8003282:	609a      	str	r2, [r3, #8]
 8003284:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003286:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003288:	693b      	ldr	r3, [r7, #16]
 800328a:	f383 8810 	msr	PRIMASK, r3
}
 800328e:	46c0      	nop			@ (mov r8, r8)

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2280      	movs	r2, #128	@ 0x80
 8003294:	589b      	ldr	r3, [r3, r2]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d01b      	beq.n	80032d2 <HAL_UART_Abort+0x1a2>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	2280      	movs	r2, #128	@ 0x80
 800329e:	589b      	ldr	r3, [r3, r2]
 80032a0:	2200      	movs	r2, #0
 80032a2:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2280      	movs	r2, #128	@ 0x80
 80032a8:	589b      	ldr	r3, [r3, r2]
 80032aa:	0018      	movs	r0, r3
 80032ac:	f7fe fce4 	bl	8001c78 <HAL_DMA_Abort>
 80032b0:	1e03      	subs	r3, r0, #0
 80032b2:	d00e      	beq.n	80032d2 <HAL_UART_Abort+0x1a2>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2280      	movs	r2, #128	@ 0x80
 80032b8:	589b      	ldr	r3, [r3, r2]
 80032ba:	0018      	movs	r0, r3
 80032bc:	f7fe fe6a 	bl	8001f94 <HAL_DMA_GetError>
 80032c0:	0003      	movs	r3, r0
 80032c2:	2b20      	cmp	r3, #32
 80032c4:	d105      	bne.n	80032d2 <HAL_UART_Abort+0x1a2>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2290      	movs	r2, #144	@ 0x90
 80032ca:	2110      	movs	r1, #16
 80032cc:	5099      	str	r1, [r3, r2]

          return HAL_TIMEOUT;
 80032ce:	2303      	movs	r3, #3
 80032d0:	e031      	b.n	8003336 <HAL_UART_Abort+0x206>
    }
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0U;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2256      	movs	r2, #86	@ 0x56
 80032d6:	2100      	movs	r1, #0
 80032d8:	5299      	strh	r1, [r3, r2]
  huart->RxXferCount = 0U;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	225e      	movs	r2, #94	@ 0x5e
 80032de:	2100      	movs	r1, #0
 80032e0:	5299      	strh	r1, [r3, r2]

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	220f      	movs	r2, #15
 80032e8:	621a      	str	r2, [r3, #32]

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80032ee:	2380      	movs	r3, #128	@ 0x80
 80032f0:	059b      	lsls	r3, r3, #22
 80032f2:	429a      	cmp	r2, r3
 80032f4:	d107      	bne.n	8003306 <HAL_UART_Abort+0x1d6>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	699a      	ldr	r2, [r3, #24]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	2110      	movs	r1, #16
 8003302:	430a      	orrs	r2, r1
 8003304:	619a      	str	r2, [r3, #24]
  }

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	699a      	ldr	r2, [r3, #24]
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	2108      	movs	r1, #8
 8003312:	430a      	orrs	r2, r1
 8003314:	619a      	str	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	2288      	movs	r2, #136	@ 0x88
 800331a:	2120      	movs	r1, #32
 800331c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	228c      	movs	r2, #140	@ 0x8c
 8003322:	2120      	movs	r1, #32
 8003324:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2200      	movs	r2, #0
 800332a:	66da      	str	r2, [r3, #108]	@ 0x6c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2290      	movs	r2, #144	@ 0x90
 8003330:	2100      	movs	r1, #0
 8003332:	5099      	str	r1, [r3, r2]

  return HAL_OK;
 8003334:	2300      	movs	r3, #0
}
 8003336:	0018      	movs	r0, r3
 8003338:	46bd      	mov	sp, r7
 800333a:	b016      	add	sp, #88	@ 0x58
 800333c:	bd80      	pop	{r7, pc}
 800333e:	46c0      	nop			@ (mov r8, r8)
 8003340:	fffffe1f 	.word	0xfffffe1f
 8003344:	ef7ffffe 	.word	0xef7ffffe

08003348 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b092      	sub	sp, #72	@ 0x48
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003350:	f3ef 8310 	mrs	r3, PRIMASK
 8003354:	623b      	str	r3, [r7, #32]
  return(result);
 8003356:	6a3b      	ldr	r3, [r7, #32]
  /* Disable PEIE, EIE, RXNEIE and RXFTIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
 8003358:	647b      	str	r3, [r7, #68]	@ 0x44
 800335a:	2301      	movs	r3, #1
 800335c:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800335e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003360:	f383 8810 	msr	PRIMASK, r3
}
 8003364:	46c0      	nop			@ (mov r8, r8)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	681a      	ldr	r2, [r3, #0]
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	494d      	ldr	r1, [pc, #308]	@ (80034a8 <HAL_UART_AbortReceive+0x160>)
 8003372:	400a      	ands	r2, r1
 8003374:	601a      	str	r2, [r3, #0]
 8003376:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003378:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800337a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800337c:	f383 8810 	msr	PRIMASK, r3
}
 8003380:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003382:	f3ef 8310 	mrs	r3, PRIMASK
 8003386:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 8003388:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE);
 800338a:	643b      	str	r3, [r7, #64]	@ 0x40
 800338c:	2301      	movs	r3, #1
 800338e:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003390:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003392:	f383 8810 	msr	PRIMASK, r3
}
 8003396:	46c0      	nop			@ (mov r8, r8)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	689a      	ldr	r2, [r3, #8]
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	4942      	ldr	r1, [pc, #264]	@ (80034ac <HAL_UART_AbortReceive+0x164>)
 80033a4:	400a      	ands	r2, r1
 80033a6:	609a      	str	r2, [r3, #8]
 80033a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80033aa:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033ae:	f383 8810 	msr	PRIMASK, r3
}
 80033b2:	46c0      	nop			@ (mov r8, r8)

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80033b8:	2b01      	cmp	r3, #1
 80033ba:	d118      	bne.n	80033ee <HAL_UART_AbortReceive+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80033bc:	f3ef 8310 	mrs	r3, PRIMASK
 80033c0:	617b      	str	r3, [r7, #20]
  return(result);
 80033c2:	697b      	ldr	r3, [r7, #20]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 80033c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80033c6:	2301      	movs	r3, #1
 80033c8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033ca:	69bb      	ldr	r3, [r7, #24]
 80033cc:	f383 8810 	msr	PRIMASK, r3
}
 80033d0:	46c0      	nop			@ (mov r8, r8)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	681a      	ldr	r2, [r3, #0]
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	2110      	movs	r1, #16
 80033de:	438a      	bics	r2, r1
 80033e0:	601a      	str	r2, [r3, #0]
 80033e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80033e4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033e6:	69fb      	ldr	r3, [r7, #28]
 80033e8:	f383 8810 	msr	PRIMASK, r3
}
 80033ec:	46c0      	nop			@ (mov r8, r8)
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	689b      	ldr	r3, [r3, #8]
 80033f4:	2240      	movs	r2, #64	@ 0x40
 80033f6:	4013      	ands	r3, r2
 80033f8:	2b40      	cmp	r3, #64	@ 0x40
 80033fa:	d139      	bne.n	8003470 <HAL_UART_AbortReceive+0x128>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80033fc:	f3ef 8310 	mrs	r3, PRIMASK
 8003400:	60bb      	str	r3, [r7, #8]
  return(result);
 8003402:	68bb      	ldr	r3, [r7, #8]
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003404:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003406:	2301      	movs	r3, #1
 8003408:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	f383 8810 	msr	PRIMASK, r3
}
 8003410:	46c0      	nop			@ (mov r8, r8)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	689a      	ldr	r2, [r3, #8]
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	2140      	movs	r1, #64	@ 0x40
 800341e:	438a      	bics	r2, r1
 8003420:	609a      	str	r2, [r3, #8]
 8003422:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003424:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003426:	693b      	ldr	r3, [r7, #16]
 8003428:	f383 8810 	msr	PRIMASK, r3
}
 800342c:	46c0      	nop			@ (mov r8, r8)

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	2280      	movs	r2, #128	@ 0x80
 8003432:	589b      	ldr	r3, [r3, r2]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d01b      	beq.n	8003470 <HAL_UART_AbortReceive+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2280      	movs	r2, #128	@ 0x80
 800343c:	589b      	ldr	r3, [r3, r2]
 800343e:	2200      	movs	r2, #0
 8003440:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2280      	movs	r2, #128	@ 0x80
 8003446:	589b      	ldr	r3, [r3, r2]
 8003448:	0018      	movs	r0, r3
 800344a:	f7fe fc15 	bl	8001c78 <HAL_DMA_Abort>
 800344e:	1e03      	subs	r3, r0, #0
 8003450:	d00e      	beq.n	8003470 <HAL_UART_AbortReceive+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	2280      	movs	r2, #128	@ 0x80
 8003456:	589b      	ldr	r3, [r3, r2]
 8003458:	0018      	movs	r0, r3
 800345a:	f7fe fd9b 	bl	8001f94 <HAL_DMA_GetError>
 800345e:	0003      	movs	r3, r0
 8003460:	2b20      	cmp	r3, #32
 8003462:	d105      	bne.n	8003470 <HAL_UART_AbortReceive+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2290      	movs	r2, #144	@ 0x90
 8003468:	2110      	movs	r1, #16
 800346a:	5099      	str	r1, [r3, r2]

          return HAL_TIMEOUT;
 800346c:	2303      	movs	r3, #3
 800346e:	e017      	b.n	80034a0 <HAL_UART_AbortReceive+0x158>
    }
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0U;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	225e      	movs	r2, #94	@ 0x5e
 8003474:	2100      	movs	r1, #0
 8003476:	5299      	strh	r1, [r3, r2]

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	220f      	movs	r2, #15
 800347e:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	699a      	ldr	r2, [r3, #24]
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	2108      	movs	r1, #8
 800348c:	430a      	orrs	r2, r1
 800348e:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	228c      	movs	r2, #140	@ 0x8c
 8003494:	2120      	movs	r1, #32
 8003496:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2200      	movs	r2, #0
 800349c:	66da      	str	r2, [r3, #108]	@ 0x6c

  return HAL_OK;
 800349e:	2300      	movs	r3, #0
}
 80034a0:	0018      	movs	r0, r3
 80034a2:	46bd      	mov	sp, r7
 80034a4:	b012      	add	sp, #72	@ 0x48
 80034a6:	bd80      	pop	{r7, pc}
 80034a8:	fffffedf 	.word	0xfffffedf
 80034ac:	effffffe 	.word	0xeffffffe

080034b0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80034b0:	b5b0      	push	{r4, r5, r7, lr}
 80034b2:	b0aa      	sub	sp, #168	@ 0xa8
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	69db      	ldr	r3, [r3, #28]
 80034be:	22a4      	movs	r2, #164	@ 0xa4
 80034c0:	18b9      	adds	r1, r7, r2
 80034c2:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	20a0      	movs	r0, #160	@ 0xa0
 80034cc:	1839      	adds	r1, r7, r0
 80034ce:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	689b      	ldr	r3, [r3, #8]
 80034d6:	249c      	movs	r4, #156	@ 0x9c
 80034d8:	1939      	adds	r1, r7, r4
 80034da:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80034dc:	0011      	movs	r1, r2
 80034de:	18bb      	adds	r3, r7, r2
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4aa2      	ldr	r2, [pc, #648]	@ (800376c <HAL_UART_IRQHandler+0x2bc>)
 80034e4:	4013      	ands	r3, r2
 80034e6:	2298      	movs	r2, #152	@ 0x98
 80034e8:	18bd      	adds	r5, r7, r2
 80034ea:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 80034ec:	18bb      	adds	r3, r7, r2
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d11a      	bne.n	800352a <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80034f4:	187b      	adds	r3, r7, r1
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	2220      	movs	r2, #32
 80034fa:	4013      	ands	r3, r2
 80034fc:	d015      	beq.n	800352a <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80034fe:	183b      	adds	r3, r7, r0
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	2220      	movs	r2, #32
 8003504:	4013      	ands	r3, r2
 8003506:	d105      	bne.n	8003514 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003508:	193b      	adds	r3, r7, r4
 800350a:	681a      	ldr	r2, [r3, #0]
 800350c:	2380      	movs	r3, #128	@ 0x80
 800350e:	055b      	lsls	r3, r3, #21
 8003510:	4013      	ands	r3, r2
 8003512:	d00a      	beq.n	800352a <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003518:	2b00      	cmp	r3, #0
 800351a:	d100      	bne.n	800351e <HAL_UART_IRQHandler+0x6e>
 800351c:	e2fb      	b.n	8003b16 <HAL_UART_IRQHandler+0x666>
      {
        huart->RxISR(huart);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003522:	687a      	ldr	r2, [r7, #4]
 8003524:	0010      	movs	r0, r2
 8003526:	4798      	blx	r3
      }
      return;
 8003528:	e2f5      	b.n	8003b16 <HAL_UART_IRQHandler+0x666>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800352a:	2398      	movs	r3, #152	@ 0x98
 800352c:	18fb      	adds	r3, r7, r3
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	2b00      	cmp	r3, #0
 8003532:	d100      	bne.n	8003536 <HAL_UART_IRQHandler+0x86>
 8003534:	e122      	b.n	800377c <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8003536:	239c      	movs	r3, #156	@ 0x9c
 8003538:	18fb      	adds	r3, r7, r3
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	4a8c      	ldr	r2, [pc, #560]	@ (8003770 <HAL_UART_IRQHandler+0x2c0>)
 800353e:	4013      	ands	r3, r2
 8003540:	d106      	bne.n	8003550 <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8003542:	23a0      	movs	r3, #160	@ 0xa0
 8003544:	18fb      	adds	r3, r7, r3
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4a8a      	ldr	r2, [pc, #552]	@ (8003774 <HAL_UART_IRQHandler+0x2c4>)
 800354a:	4013      	ands	r3, r2
 800354c:	d100      	bne.n	8003550 <HAL_UART_IRQHandler+0xa0>
 800354e:	e115      	b.n	800377c <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003550:	23a4      	movs	r3, #164	@ 0xa4
 8003552:	18fb      	adds	r3, r7, r3
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	2201      	movs	r2, #1
 8003558:	4013      	ands	r3, r2
 800355a:	d012      	beq.n	8003582 <HAL_UART_IRQHandler+0xd2>
 800355c:	23a0      	movs	r3, #160	@ 0xa0
 800355e:	18fb      	adds	r3, r7, r3
 8003560:	681a      	ldr	r2, [r3, #0]
 8003562:	2380      	movs	r3, #128	@ 0x80
 8003564:	005b      	lsls	r3, r3, #1
 8003566:	4013      	ands	r3, r2
 8003568:	d00b      	beq.n	8003582 <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	2201      	movs	r2, #1
 8003570:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2290      	movs	r2, #144	@ 0x90
 8003576:	589b      	ldr	r3, [r3, r2]
 8003578:	2201      	movs	r2, #1
 800357a:	431a      	orrs	r2, r3
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2190      	movs	r1, #144	@ 0x90
 8003580:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003582:	23a4      	movs	r3, #164	@ 0xa4
 8003584:	18fb      	adds	r3, r7, r3
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	2202      	movs	r2, #2
 800358a:	4013      	ands	r3, r2
 800358c:	d011      	beq.n	80035b2 <HAL_UART_IRQHandler+0x102>
 800358e:	239c      	movs	r3, #156	@ 0x9c
 8003590:	18fb      	adds	r3, r7, r3
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	2201      	movs	r2, #1
 8003596:	4013      	ands	r3, r2
 8003598:	d00b      	beq.n	80035b2 <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	2202      	movs	r2, #2
 80035a0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2290      	movs	r2, #144	@ 0x90
 80035a6:	589b      	ldr	r3, [r3, r2]
 80035a8:	2204      	movs	r2, #4
 80035aa:	431a      	orrs	r2, r3
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2190      	movs	r1, #144	@ 0x90
 80035b0:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80035b2:	23a4      	movs	r3, #164	@ 0xa4
 80035b4:	18fb      	adds	r3, r7, r3
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	2204      	movs	r2, #4
 80035ba:	4013      	ands	r3, r2
 80035bc:	d011      	beq.n	80035e2 <HAL_UART_IRQHandler+0x132>
 80035be:	239c      	movs	r3, #156	@ 0x9c
 80035c0:	18fb      	adds	r3, r7, r3
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	2201      	movs	r2, #1
 80035c6:	4013      	ands	r3, r2
 80035c8:	d00b      	beq.n	80035e2 <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	2204      	movs	r2, #4
 80035d0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2290      	movs	r2, #144	@ 0x90
 80035d6:	589b      	ldr	r3, [r3, r2]
 80035d8:	2202      	movs	r2, #2
 80035da:	431a      	orrs	r2, r3
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2190      	movs	r1, #144	@ 0x90
 80035e0:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80035e2:	23a4      	movs	r3, #164	@ 0xa4
 80035e4:	18fb      	adds	r3, r7, r3
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	2208      	movs	r2, #8
 80035ea:	4013      	ands	r3, r2
 80035ec:	d017      	beq.n	800361e <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80035ee:	23a0      	movs	r3, #160	@ 0xa0
 80035f0:	18fb      	adds	r3, r7, r3
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	2220      	movs	r2, #32
 80035f6:	4013      	ands	r3, r2
 80035f8:	d105      	bne.n	8003606 <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80035fa:	239c      	movs	r3, #156	@ 0x9c
 80035fc:	18fb      	adds	r3, r7, r3
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a5b      	ldr	r2, [pc, #364]	@ (8003770 <HAL_UART_IRQHandler+0x2c0>)
 8003602:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8003604:	d00b      	beq.n	800361e <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	2208      	movs	r2, #8
 800360c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2290      	movs	r2, #144	@ 0x90
 8003612:	589b      	ldr	r3, [r3, r2]
 8003614:	2208      	movs	r2, #8
 8003616:	431a      	orrs	r2, r3
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2190      	movs	r1, #144	@ 0x90
 800361c:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800361e:	23a4      	movs	r3, #164	@ 0xa4
 8003620:	18fb      	adds	r3, r7, r3
 8003622:	681a      	ldr	r2, [r3, #0]
 8003624:	2380      	movs	r3, #128	@ 0x80
 8003626:	011b      	lsls	r3, r3, #4
 8003628:	4013      	ands	r3, r2
 800362a:	d013      	beq.n	8003654 <HAL_UART_IRQHandler+0x1a4>
 800362c:	23a0      	movs	r3, #160	@ 0xa0
 800362e:	18fb      	adds	r3, r7, r3
 8003630:	681a      	ldr	r2, [r3, #0]
 8003632:	2380      	movs	r3, #128	@ 0x80
 8003634:	04db      	lsls	r3, r3, #19
 8003636:	4013      	ands	r3, r2
 8003638:	d00c      	beq.n	8003654 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	2280      	movs	r2, #128	@ 0x80
 8003640:	0112      	lsls	r2, r2, #4
 8003642:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2290      	movs	r2, #144	@ 0x90
 8003648:	589b      	ldr	r3, [r3, r2]
 800364a:	2220      	movs	r2, #32
 800364c:	431a      	orrs	r2, r3
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2190      	movs	r1, #144	@ 0x90
 8003652:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2290      	movs	r2, #144	@ 0x90
 8003658:	589b      	ldr	r3, [r3, r2]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d100      	bne.n	8003660 <HAL_UART_IRQHandler+0x1b0>
 800365e:	e25c      	b.n	8003b1a <HAL_UART_IRQHandler+0x66a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8003660:	23a4      	movs	r3, #164	@ 0xa4
 8003662:	18fb      	adds	r3, r7, r3
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	2220      	movs	r2, #32
 8003668:	4013      	ands	r3, r2
 800366a:	d015      	beq.n	8003698 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800366c:	23a0      	movs	r3, #160	@ 0xa0
 800366e:	18fb      	adds	r3, r7, r3
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	2220      	movs	r2, #32
 8003674:	4013      	ands	r3, r2
 8003676:	d106      	bne.n	8003686 <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003678:	239c      	movs	r3, #156	@ 0x9c
 800367a:	18fb      	adds	r3, r7, r3
 800367c:	681a      	ldr	r2, [r3, #0]
 800367e:	2380      	movs	r3, #128	@ 0x80
 8003680:	055b      	lsls	r3, r3, #21
 8003682:	4013      	ands	r3, r2
 8003684:	d008      	beq.n	8003698 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800368a:	2b00      	cmp	r3, #0
 800368c:	d004      	beq.n	8003698 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003692:	687a      	ldr	r2, [r7, #4]
 8003694:	0010      	movs	r0, r2
 8003696:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2290      	movs	r2, #144	@ 0x90
 800369c:	589b      	ldr	r3, [r3, r2]
 800369e:	2194      	movs	r1, #148	@ 0x94
 80036a0:	187a      	adds	r2, r7, r1
 80036a2:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	689b      	ldr	r3, [r3, #8]
 80036aa:	2240      	movs	r2, #64	@ 0x40
 80036ac:	4013      	ands	r3, r2
 80036ae:	2b40      	cmp	r3, #64	@ 0x40
 80036b0:	d004      	beq.n	80036bc <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80036b2:	187b      	adds	r3, r7, r1
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	2228      	movs	r2, #40	@ 0x28
 80036b8:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80036ba:	d04c      	beq.n	8003756 <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	0018      	movs	r0, r3
 80036c0:	f000 fe86 	bl	80043d0 <UART_EndRxTransfer>

#if defined(HAL_DMA_MODULE_ENABLED)
        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	689b      	ldr	r3, [r3, #8]
 80036ca:	2240      	movs	r2, #64	@ 0x40
 80036cc:	4013      	ands	r3, r2
 80036ce:	2b40      	cmp	r3, #64	@ 0x40
 80036d0:	d13c      	bne.n	800374c <HAL_UART_IRQHandler+0x29c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80036d2:	f3ef 8310 	mrs	r3, PRIMASK
 80036d6:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 80036d8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80036da:	2090      	movs	r0, #144	@ 0x90
 80036dc:	183a      	adds	r2, r7, r0
 80036de:	6013      	str	r3, [r2, #0]
 80036e0:	2301      	movs	r3, #1
 80036e2:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036e4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80036e6:	f383 8810 	msr	PRIMASK, r3
}
 80036ea:	46c0      	nop			@ (mov r8, r8)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	689a      	ldr	r2, [r3, #8]
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	2140      	movs	r1, #64	@ 0x40
 80036f8:	438a      	bics	r2, r1
 80036fa:	609a      	str	r2, [r3, #8]
 80036fc:	183b      	adds	r3, r7, r0
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003702:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003704:	f383 8810 	msr	PRIMASK, r3
}
 8003708:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2280      	movs	r2, #128	@ 0x80
 800370e:	589b      	ldr	r3, [r3, r2]
 8003710:	2b00      	cmp	r3, #0
 8003712:	d016      	beq.n	8003742 <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2280      	movs	r2, #128	@ 0x80
 8003718:	589b      	ldr	r3, [r3, r2]
 800371a:	4a17      	ldr	r2, [pc, #92]	@ (8003778 <HAL_UART_IRQHandler+0x2c8>)
 800371c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2280      	movs	r2, #128	@ 0x80
 8003722:	589b      	ldr	r3, [r3, r2]
 8003724:	0018      	movs	r0, r3
 8003726:	f7fe fb09 	bl	8001d3c <HAL_DMA_Abort_IT>
 800372a:	1e03      	subs	r3, r0, #0
 800372c:	d01c      	beq.n	8003768 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2280      	movs	r2, #128	@ 0x80
 8003732:	589b      	ldr	r3, [r3, r2]
 8003734:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003736:	687a      	ldr	r2, [r7, #4]
 8003738:	2180      	movs	r1, #128	@ 0x80
 800373a:	5852      	ldr	r2, [r2, r1]
 800373c:	0010      	movs	r0, r2
 800373e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003740:	e012      	b.n	8003768 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	0018      	movs	r0, r3
 8003746:	f000 fa09 	bl	8003b5c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800374a:	e00d      	b.n	8003768 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	0018      	movs	r0, r3
 8003750:	f000 fa04 	bl	8003b5c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003754:	e008      	b.n	8003768 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	0018      	movs	r0, r3
 800375a:	f000 f9ff 	bl	8003b5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	2290      	movs	r2, #144	@ 0x90
 8003762:	2100      	movs	r1, #0
 8003764:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8003766:	e1d8      	b.n	8003b1a <HAL_UART_IRQHandler+0x66a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003768:	46c0      	nop			@ (mov r8, r8)
    return;
 800376a:	e1d6      	b.n	8003b1a <HAL_UART_IRQHandler+0x66a>
 800376c:	0000080f 	.word	0x0000080f
 8003770:	10000001 	.word	0x10000001
 8003774:	04000120 	.word	0x04000120
 8003778:	08004695 	.word	0x08004695

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003780:	2b01      	cmp	r3, #1
 8003782:	d000      	beq.n	8003786 <HAL_UART_IRQHandler+0x2d6>
 8003784:	e15d      	b.n	8003a42 <HAL_UART_IRQHandler+0x592>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003786:	23a4      	movs	r3, #164	@ 0xa4
 8003788:	18fb      	adds	r3, r7, r3
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	2210      	movs	r2, #16
 800378e:	4013      	ands	r3, r2
 8003790:	d100      	bne.n	8003794 <HAL_UART_IRQHandler+0x2e4>
 8003792:	e156      	b.n	8003a42 <HAL_UART_IRQHandler+0x592>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003794:	23a0      	movs	r3, #160	@ 0xa0
 8003796:	18fb      	adds	r3, r7, r3
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	2210      	movs	r2, #16
 800379c:	4013      	ands	r3, r2
 800379e:	d100      	bne.n	80037a2 <HAL_UART_IRQHandler+0x2f2>
 80037a0:	e14f      	b.n	8003a42 <HAL_UART_IRQHandler+0x592>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	2210      	movs	r2, #16
 80037a8:	621a      	str	r2, [r3, #32]

#if defined(HAL_DMA_MODULE_ENABLED)
    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	689b      	ldr	r3, [r3, #8]
 80037b0:	2240      	movs	r2, #64	@ 0x40
 80037b2:	4013      	ands	r3, r2
 80037b4:	2b40      	cmp	r3, #64	@ 0x40
 80037b6:	d000      	beq.n	80037ba <HAL_UART_IRQHandler+0x30a>
 80037b8:	e0c3      	b.n	8003942 <HAL_UART_IRQHandler+0x492>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2280      	movs	r2, #128	@ 0x80
 80037be:	589b      	ldr	r3, [r3, r2]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	685a      	ldr	r2, [r3, #4]
 80037c4:	217e      	movs	r1, #126	@ 0x7e
 80037c6:	187b      	adds	r3, r7, r1
 80037c8:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80037ca:	187b      	adds	r3, r7, r1
 80037cc:	881b      	ldrh	r3, [r3, #0]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d100      	bne.n	80037d4 <HAL_UART_IRQHandler+0x324>
 80037d2:	e097      	b.n	8003904 <HAL_UART_IRQHandler+0x454>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	225c      	movs	r2, #92	@ 0x5c
 80037d8:	5a9b      	ldrh	r3, [r3, r2]
 80037da:	187a      	adds	r2, r7, r1
 80037dc:	8812      	ldrh	r2, [r2, #0]
 80037de:	429a      	cmp	r2, r3
 80037e0:	d300      	bcc.n	80037e4 <HAL_UART_IRQHandler+0x334>
 80037e2:	e08f      	b.n	8003904 <HAL_UART_IRQHandler+0x454>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	187a      	adds	r2, r7, r1
 80037e8:	215e      	movs	r1, #94	@ 0x5e
 80037ea:	8812      	ldrh	r2, [r2, #0]
 80037ec:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	2280      	movs	r2, #128	@ 0x80
 80037f2:	589b      	ldr	r3, [r3, r2]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	2220      	movs	r2, #32
 80037fa:	4013      	ands	r3, r2
 80037fc:	d170      	bne.n	80038e0 <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80037fe:	f3ef 8310 	mrs	r3, PRIMASK
 8003802:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8003804:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003806:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003808:	2301      	movs	r3, #1
 800380a:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800380c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800380e:	f383 8810 	msr	PRIMASK, r3
}
 8003812:	46c0      	nop			@ (mov r8, r8)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	681a      	ldr	r2, [r3, #0]
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	49c4      	ldr	r1, [pc, #784]	@ (8003b30 <HAL_UART_IRQHandler+0x680>)
 8003820:	400a      	ands	r2, r1
 8003822:	601a      	str	r2, [r3, #0]
 8003824:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003826:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003828:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800382a:	f383 8810 	msr	PRIMASK, r3
}
 800382e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003830:	f3ef 8310 	mrs	r3, PRIMASK
 8003834:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8003836:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003838:	677b      	str	r3, [r7, #116]	@ 0x74
 800383a:	2301      	movs	r3, #1
 800383c:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800383e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003840:	f383 8810 	msr	PRIMASK, r3
}
 8003844:	46c0      	nop			@ (mov r8, r8)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	689a      	ldr	r2, [r3, #8]
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	2101      	movs	r1, #1
 8003852:	438a      	bics	r2, r1
 8003854:	609a      	str	r2, [r3, #8]
 8003856:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003858:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800385a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800385c:	f383 8810 	msr	PRIMASK, r3
}
 8003860:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003862:	f3ef 8310 	mrs	r3, PRIMASK
 8003866:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8003868:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800386a:	673b      	str	r3, [r7, #112]	@ 0x70
 800386c:	2301      	movs	r3, #1
 800386e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003870:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003872:	f383 8810 	msr	PRIMASK, r3
}
 8003876:	46c0      	nop			@ (mov r8, r8)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	689a      	ldr	r2, [r3, #8]
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	2140      	movs	r1, #64	@ 0x40
 8003884:	438a      	bics	r2, r1
 8003886:	609a      	str	r2, [r3, #8]
 8003888:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800388a:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800388c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800388e:	f383 8810 	msr	PRIMASK, r3
}
 8003892:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	228c      	movs	r2, #140	@ 0x8c
 8003898:	2120      	movs	r1, #32
 800389a:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2200      	movs	r2, #0
 80038a0:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80038a2:	f3ef 8310 	mrs	r3, PRIMASK
 80038a6:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 80038a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80038aa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80038ac:	2301      	movs	r3, #1
 80038ae:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038b0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80038b2:	f383 8810 	msr	PRIMASK, r3
}
 80038b6:	46c0      	nop			@ (mov r8, r8)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	681a      	ldr	r2, [r3, #0]
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	2110      	movs	r1, #16
 80038c4:	438a      	bics	r2, r1
 80038c6:	601a      	str	r2, [r3, #0]
 80038c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80038ca:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038cc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80038ce:	f383 8810 	msr	PRIMASK, r3
}
 80038d2:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2280      	movs	r2, #128	@ 0x80
 80038d8:	589b      	ldr	r3, [r3, r2]
 80038da:	0018      	movs	r0, r3
 80038dc:	f7fe f9cc 	bl	8001c78 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2202      	movs	r2, #2
 80038e4:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	225c      	movs	r2, #92	@ 0x5c
 80038ea:	5a9a      	ldrh	r2, [r3, r2]
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	215e      	movs	r1, #94	@ 0x5e
 80038f0:	5a5b      	ldrh	r3, [r3, r1]
 80038f2:	b29b      	uxth	r3, r3
 80038f4:	1ad3      	subs	r3, r2, r3
 80038f6:	b29a      	uxth	r2, r3
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	0011      	movs	r1, r2
 80038fc:	0018      	movs	r0, r3
 80038fe:	f7fc ffe5 	bl	80008cc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8003902:	e10c      	b.n	8003b1e <HAL_UART_IRQHandler+0x66e>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	225c      	movs	r2, #92	@ 0x5c
 8003908:	5a9b      	ldrh	r3, [r3, r2]
 800390a:	227e      	movs	r2, #126	@ 0x7e
 800390c:	18ba      	adds	r2, r7, r2
 800390e:	8812      	ldrh	r2, [r2, #0]
 8003910:	429a      	cmp	r2, r3
 8003912:	d000      	beq.n	8003916 <HAL_UART_IRQHandler+0x466>
 8003914:	e103      	b.n	8003b1e <HAL_UART_IRQHandler+0x66e>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2280      	movs	r2, #128	@ 0x80
 800391a:	589b      	ldr	r3, [r3, r2]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	2220      	movs	r2, #32
 8003922:	4013      	ands	r3, r2
 8003924:	2b20      	cmp	r3, #32
 8003926:	d000      	beq.n	800392a <HAL_UART_IRQHandler+0x47a>
 8003928:	e0f9      	b.n	8003b1e <HAL_UART_IRQHandler+0x66e>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2202      	movs	r2, #2
 800392e:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	225c      	movs	r2, #92	@ 0x5c
 8003934:	5a9a      	ldrh	r2, [r3, r2]
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	0011      	movs	r1, r2
 800393a:	0018      	movs	r0, r3
 800393c:	f7fc ffc6 	bl	80008cc <HAL_UARTEx_RxEventCallback>
      return;
 8003940:	e0ed      	b.n	8003b1e <HAL_UART_IRQHandler+0x66e>
    {
#endif /* HAL_DMA_MODULE_ENABLED */
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	225c      	movs	r2, #92	@ 0x5c
 8003946:	5a99      	ldrh	r1, [r3, r2]
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	225e      	movs	r2, #94	@ 0x5e
 800394c:	5a9b      	ldrh	r3, [r3, r2]
 800394e:	b29a      	uxth	r2, r3
 8003950:	208e      	movs	r0, #142	@ 0x8e
 8003952:	183b      	adds	r3, r7, r0
 8003954:	1a8a      	subs	r2, r1, r2
 8003956:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	225e      	movs	r2, #94	@ 0x5e
 800395c:	5a9b      	ldrh	r3, [r3, r2]
 800395e:	b29b      	uxth	r3, r3
 8003960:	2b00      	cmp	r3, #0
 8003962:	d100      	bne.n	8003966 <HAL_UART_IRQHandler+0x4b6>
 8003964:	e0dd      	b.n	8003b22 <HAL_UART_IRQHandler+0x672>
          && (nb_rx_data > 0U))
 8003966:	183b      	adds	r3, r7, r0
 8003968:	881b      	ldrh	r3, [r3, #0]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d100      	bne.n	8003970 <HAL_UART_IRQHandler+0x4c0>
 800396e:	e0d8      	b.n	8003b22 <HAL_UART_IRQHandler+0x672>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003970:	f3ef 8310 	mrs	r3, PRIMASK
 8003974:	60fb      	str	r3, [r7, #12]
  return(result);
 8003976:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003978:	2488      	movs	r4, #136	@ 0x88
 800397a:	193a      	adds	r2, r7, r4
 800397c:	6013      	str	r3, [r2, #0]
 800397e:	2301      	movs	r3, #1
 8003980:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003982:	693b      	ldr	r3, [r7, #16]
 8003984:	f383 8810 	msr	PRIMASK, r3
}
 8003988:	46c0      	nop			@ (mov r8, r8)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	681a      	ldr	r2, [r3, #0]
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	4967      	ldr	r1, [pc, #412]	@ (8003b34 <HAL_UART_IRQHandler+0x684>)
 8003996:	400a      	ands	r2, r1
 8003998:	601a      	str	r2, [r3, #0]
 800399a:	193b      	adds	r3, r7, r4
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039a0:	697b      	ldr	r3, [r7, #20]
 80039a2:	f383 8810 	msr	PRIMASK, r3
}
 80039a6:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80039a8:	f3ef 8310 	mrs	r3, PRIMASK
 80039ac:	61bb      	str	r3, [r7, #24]
  return(result);
 80039ae:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80039b0:	2484      	movs	r4, #132	@ 0x84
 80039b2:	193a      	adds	r2, r7, r4
 80039b4:	6013      	str	r3, [r2, #0]
 80039b6:	2301      	movs	r3, #1
 80039b8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039ba:	69fb      	ldr	r3, [r7, #28]
 80039bc:	f383 8810 	msr	PRIMASK, r3
}
 80039c0:	46c0      	nop			@ (mov r8, r8)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	689a      	ldr	r2, [r3, #8]
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	495a      	ldr	r1, [pc, #360]	@ (8003b38 <HAL_UART_IRQHandler+0x688>)
 80039ce:	400a      	ands	r2, r1
 80039d0:	609a      	str	r2, [r3, #8]
 80039d2:	193b      	adds	r3, r7, r4
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039d8:	6a3b      	ldr	r3, [r7, #32]
 80039da:	f383 8810 	msr	PRIMASK, r3
}
 80039de:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	228c      	movs	r2, #140	@ 0x8c
 80039e4:	2120      	movs	r1, #32
 80039e6:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2200      	movs	r2, #0
 80039ec:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2200      	movs	r2, #0
 80039f2:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80039f4:	f3ef 8310 	mrs	r3, PRIMASK
 80039f8:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80039fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80039fc:	2480      	movs	r4, #128	@ 0x80
 80039fe:	193a      	adds	r2, r7, r4
 8003a00:	6013      	str	r3, [r2, #0]
 8003a02:	2301      	movs	r3, #1
 8003a04:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a08:	f383 8810 	msr	PRIMASK, r3
}
 8003a0c:	46c0      	nop			@ (mov r8, r8)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	681a      	ldr	r2, [r3, #0]
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	2110      	movs	r1, #16
 8003a1a:	438a      	bics	r2, r1
 8003a1c:	601a      	str	r2, [r3, #0]
 8003a1e:	193b      	adds	r3, r7, r4
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a26:	f383 8810 	msr	PRIMASK, r3
}
 8003a2a:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2202      	movs	r2, #2
 8003a30:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003a32:	183b      	adds	r3, r7, r0
 8003a34:	881a      	ldrh	r2, [r3, #0]
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	0011      	movs	r1, r2
 8003a3a:	0018      	movs	r0, r3
 8003a3c:	f7fc ff46 	bl	80008cc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003a40:	e06f      	b.n	8003b22 <HAL_UART_IRQHandler+0x672>
    }
#endif /* HAL_DMA_MODULE_ENABLED */
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003a42:	23a4      	movs	r3, #164	@ 0xa4
 8003a44:	18fb      	adds	r3, r7, r3
 8003a46:	681a      	ldr	r2, [r3, #0]
 8003a48:	2380      	movs	r3, #128	@ 0x80
 8003a4a:	035b      	lsls	r3, r3, #13
 8003a4c:	4013      	ands	r3, r2
 8003a4e:	d010      	beq.n	8003a72 <HAL_UART_IRQHandler+0x5c2>
 8003a50:	239c      	movs	r3, #156	@ 0x9c
 8003a52:	18fb      	adds	r3, r7, r3
 8003a54:	681a      	ldr	r2, [r3, #0]
 8003a56:	2380      	movs	r3, #128	@ 0x80
 8003a58:	03db      	lsls	r3, r3, #15
 8003a5a:	4013      	ands	r3, r2
 8003a5c:	d009      	beq.n	8003a72 <HAL_UART_IRQHandler+0x5c2>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	2280      	movs	r2, #128	@ 0x80
 8003a64:	0352      	lsls	r2, r2, #13
 8003a66:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	0018      	movs	r0, r3
 8003a6c:	f001 f870 	bl	8004b50 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003a70:	e05a      	b.n	8003b28 <HAL_UART_IRQHandler+0x678>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8003a72:	23a4      	movs	r3, #164	@ 0xa4
 8003a74:	18fb      	adds	r3, r7, r3
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	2280      	movs	r2, #128	@ 0x80
 8003a7a:	4013      	ands	r3, r2
 8003a7c:	d016      	beq.n	8003aac <HAL_UART_IRQHandler+0x5fc>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8003a7e:	23a0      	movs	r3, #160	@ 0xa0
 8003a80:	18fb      	adds	r3, r7, r3
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	2280      	movs	r2, #128	@ 0x80
 8003a86:	4013      	ands	r3, r2
 8003a88:	d106      	bne.n	8003a98 <HAL_UART_IRQHandler+0x5e8>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8003a8a:	239c      	movs	r3, #156	@ 0x9c
 8003a8c:	18fb      	adds	r3, r7, r3
 8003a8e:	681a      	ldr	r2, [r3, #0]
 8003a90:	2380      	movs	r3, #128	@ 0x80
 8003a92:	041b      	lsls	r3, r3, #16
 8003a94:	4013      	ands	r3, r2
 8003a96:	d009      	beq.n	8003aac <HAL_UART_IRQHandler+0x5fc>
  {
    if (huart->TxISR != NULL)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d042      	beq.n	8003b26 <HAL_UART_IRQHandler+0x676>
    {
      huart->TxISR(huart);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003aa4:	687a      	ldr	r2, [r7, #4]
 8003aa6:	0010      	movs	r0, r2
 8003aa8:	4798      	blx	r3
    }
    return;
 8003aaa:	e03c      	b.n	8003b26 <HAL_UART_IRQHandler+0x676>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003aac:	23a4      	movs	r3, #164	@ 0xa4
 8003aae:	18fb      	adds	r3, r7, r3
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	2240      	movs	r2, #64	@ 0x40
 8003ab4:	4013      	ands	r3, r2
 8003ab6:	d00a      	beq.n	8003ace <HAL_UART_IRQHandler+0x61e>
 8003ab8:	23a0      	movs	r3, #160	@ 0xa0
 8003aba:	18fb      	adds	r3, r7, r3
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	2240      	movs	r2, #64	@ 0x40
 8003ac0:	4013      	ands	r3, r2
 8003ac2:	d004      	beq.n	8003ace <HAL_UART_IRQHandler+0x61e>
  {
    UART_EndTransmit_IT(huart);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	0018      	movs	r0, r3
 8003ac8:	f000 ffa4 	bl	8004a14 <UART_EndTransmit_IT>
    return;
 8003acc:	e02c      	b.n	8003b28 <HAL_UART_IRQHandler+0x678>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8003ace:	23a4      	movs	r3, #164	@ 0xa4
 8003ad0:	18fb      	adds	r3, r7, r3
 8003ad2:	681a      	ldr	r2, [r3, #0]
 8003ad4:	2380      	movs	r3, #128	@ 0x80
 8003ad6:	041b      	lsls	r3, r3, #16
 8003ad8:	4013      	ands	r3, r2
 8003ada:	d00b      	beq.n	8003af4 <HAL_UART_IRQHandler+0x644>
 8003adc:	23a0      	movs	r3, #160	@ 0xa0
 8003ade:	18fb      	adds	r3, r7, r3
 8003ae0:	681a      	ldr	r2, [r3, #0]
 8003ae2:	2380      	movs	r3, #128	@ 0x80
 8003ae4:	05db      	lsls	r3, r3, #23
 8003ae6:	4013      	ands	r3, r2
 8003ae8:	d004      	beq.n	8003af4 <HAL_UART_IRQHandler+0x644>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	0018      	movs	r0, r3
 8003aee:	f001 f83f 	bl	8004b70 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003af2:	e019      	b.n	8003b28 <HAL_UART_IRQHandler+0x678>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8003af4:	23a4      	movs	r3, #164	@ 0xa4
 8003af6:	18fb      	adds	r3, r7, r3
 8003af8:	681a      	ldr	r2, [r3, #0]
 8003afa:	2380      	movs	r3, #128	@ 0x80
 8003afc:	045b      	lsls	r3, r3, #17
 8003afe:	4013      	ands	r3, r2
 8003b00:	d012      	beq.n	8003b28 <HAL_UART_IRQHandler+0x678>
 8003b02:	23a0      	movs	r3, #160	@ 0xa0
 8003b04:	18fb      	adds	r3, r7, r3
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	da0d      	bge.n	8003b28 <HAL_UART_IRQHandler+0x678>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	0018      	movs	r0, r3
 8003b10:	f001 f826 	bl	8004b60 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003b14:	e008      	b.n	8003b28 <HAL_UART_IRQHandler+0x678>
      return;
 8003b16:	46c0      	nop			@ (mov r8, r8)
 8003b18:	e006      	b.n	8003b28 <HAL_UART_IRQHandler+0x678>
    return;
 8003b1a:	46c0      	nop			@ (mov r8, r8)
 8003b1c:	e004      	b.n	8003b28 <HAL_UART_IRQHandler+0x678>
      return;
 8003b1e:	46c0      	nop			@ (mov r8, r8)
 8003b20:	e002      	b.n	8003b28 <HAL_UART_IRQHandler+0x678>
      return;
 8003b22:	46c0      	nop			@ (mov r8, r8)
 8003b24:	e000      	b.n	8003b28 <HAL_UART_IRQHandler+0x678>
    return;
 8003b26:	46c0      	nop			@ (mov r8, r8)
  }
}
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	b02a      	add	sp, #168	@ 0xa8
 8003b2c:	bdb0      	pop	{r4, r5, r7, pc}
 8003b2e:	46c0      	nop			@ (mov r8, r8)
 8003b30:	fffffeff 	.word	0xfffffeff
 8003b34:	fffffedf 	.word	0xfffffedf
 8003b38:	effffffe 	.word	0xeffffffe

08003b3c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b082      	sub	sp, #8
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8003b44:	46c0      	nop			@ (mov r8, r8)
 8003b46:	46bd      	mov	sp, r7
 8003b48:	b002      	add	sp, #8
 8003b4a:	bd80      	pop	{r7, pc}

08003b4c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b082      	sub	sp, #8
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8003b54:	46c0      	nop			@ (mov r8, r8)
 8003b56:	46bd      	mov	sp, r7
 8003b58:	b002      	add	sp, #8
 8003b5a:	bd80      	pop	{r7, pc}

08003b5c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b082      	sub	sp, #8
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003b64:	46c0      	nop			@ (mov r8, r8)
 8003b66:	46bd      	mov	sp, r7
 8003b68:	b002      	add	sp, #8
 8003b6a:	bd80      	pop	{r7, pc}

08003b6c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b088      	sub	sp, #32
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003b74:	231e      	movs	r3, #30
 8003b76:	18fb      	adds	r3, r7, r3
 8003b78:	2200      	movs	r2, #0
 8003b7a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	689a      	ldr	r2, [r3, #8]
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	691b      	ldr	r3, [r3, #16]
 8003b84:	431a      	orrs	r2, r3
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	695b      	ldr	r3, [r3, #20]
 8003b8a:	431a      	orrs	r2, r3
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	69db      	ldr	r3, [r3, #28]
 8003b90:	4313      	orrs	r3, r2
 8003b92:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	4aab      	ldr	r2, [pc, #684]	@ (8003e48 <UART_SetConfig+0x2dc>)
 8003b9c:	4013      	ands	r3, r2
 8003b9e:	0019      	movs	r1, r3
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	697a      	ldr	r2, [r7, #20]
 8003ba6:	430a      	orrs	r2, r1
 8003ba8:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	4aa6      	ldr	r2, [pc, #664]	@ (8003e4c <UART_SetConfig+0x2e0>)
 8003bb2:	4013      	ands	r3, r2
 8003bb4:	0019      	movs	r1, r3
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	68da      	ldr	r2, [r3, #12]
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	430a      	orrs	r2, r1
 8003bc0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	699b      	ldr	r3, [r3, #24]
 8003bc6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6a1b      	ldr	r3, [r3, #32]
 8003bcc:	697a      	ldr	r2, [r7, #20]
 8003bce:	4313      	orrs	r3, r2
 8003bd0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	689b      	ldr	r3, [r3, #8]
 8003bd8:	4a9d      	ldr	r2, [pc, #628]	@ (8003e50 <UART_SetConfig+0x2e4>)
 8003bda:	4013      	ands	r3, r2
 8003bdc:	0019      	movs	r1, r3
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	697a      	ldr	r2, [r7, #20]
 8003be4:	430a      	orrs	r2, r1
 8003be6:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bee:	220f      	movs	r2, #15
 8003bf0:	4393      	bics	r3, r2
 8003bf2:	0019      	movs	r1, r3
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	430a      	orrs	r2, r1
 8003bfe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	4a93      	ldr	r2, [pc, #588]	@ (8003e54 <UART_SetConfig+0x2e8>)
 8003c06:	4293      	cmp	r3, r2
 8003c08:	d127      	bne.n	8003c5a <UART_SetConfig+0xee>
 8003c0a:	4b93      	ldr	r3, [pc, #588]	@ (8003e58 <UART_SetConfig+0x2ec>)
 8003c0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c0e:	2203      	movs	r2, #3
 8003c10:	4013      	ands	r3, r2
 8003c12:	2b03      	cmp	r3, #3
 8003c14:	d017      	beq.n	8003c46 <UART_SetConfig+0xda>
 8003c16:	d81b      	bhi.n	8003c50 <UART_SetConfig+0xe4>
 8003c18:	2b02      	cmp	r3, #2
 8003c1a:	d00a      	beq.n	8003c32 <UART_SetConfig+0xc6>
 8003c1c:	d818      	bhi.n	8003c50 <UART_SetConfig+0xe4>
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d002      	beq.n	8003c28 <UART_SetConfig+0xbc>
 8003c22:	2b01      	cmp	r3, #1
 8003c24:	d00a      	beq.n	8003c3c <UART_SetConfig+0xd0>
 8003c26:	e013      	b.n	8003c50 <UART_SetConfig+0xe4>
 8003c28:	231f      	movs	r3, #31
 8003c2a:	18fb      	adds	r3, r7, r3
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	701a      	strb	r2, [r3, #0]
 8003c30:	e021      	b.n	8003c76 <UART_SetConfig+0x10a>
 8003c32:	231f      	movs	r3, #31
 8003c34:	18fb      	adds	r3, r7, r3
 8003c36:	2202      	movs	r2, #2
 8003c38:	701a      	strb	r2, [r3, #0]
 8003c3a:	e01c      	b.n	8003c76 <UART_SetConfig+0x10a>
 8003c3c:	231f      	movs	r3, #31
 8003c3e:	18fb      	adds	r3, r7, r3
 8003c40:	2204      	movs	r2, #4
 8003c42:	701a      	strb	r2, [r3, #0]
 8003c44:	e017      	b.n	8003c76 <UART_SetConfig+0x10a>
 8003c46:	231f      	movs	r3, #31
 8003c48:	18fb      	adds	r3, r7, r3
 8003c4a:	2208      	movs	r2, #8
 8003c4c:	701a      	strb	r2, [r3, #0]
 8003c4e:	e012      	b.n	8003c76 <UART_SetConfig+0x10a>
 8003c50:	231f      	movs	r3, #31
 8003c52:	18fb      	adds	r3, r7, r3
 8003c54:	2210      	movs	r2, #16
 8003c56:	701a      	strb	r2, [r3, #0]
 8003c58:	e00d      	b.n	8003c76 <UART_SetConfig+0x10a>
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	4a7f      	ldr	r2, [pc, #508]	@ (8003e5c <UART_SetConfig+0x2f0>)
 8003c60:	4293      	cmp	r3, r2
 8003c62:	d104      	bne.n	8003c6e <UART_SetConfig+0x102>
 8003c64:	231f      	movs	r3, #31
 8003c66:	18fb      	adds	r3, r7, r3
 8003c68:	2200      	movs	r2, #0
 8003c6a:	701a      	strb	r2, [r3, #0]
 8003c6c:	e003      	b.n	8003c76 <UART_SetConfig+0x10a>
 8003c6e:	231f      	movs	r3, #31
 8003c70:	18fb      	adds	r3, r7, r3
 8003c72:	2210      	movs	r2, #16
 8003c74:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	69da      	ldr	r2, [r3, #28]
 8003c7a:	2380      	movs	r3, #128	@ 0x80
 8003c7c:	021b      	lsls	r3, r3, #8
 8003c7e:	429a      	cmp	r2, r3
 8003c80:	d000      	beq.n	8003c84 <UART_SetConfig+0x118>
 8003c82:	e06f      	b.n	8003d64 <UART_SetConfig+0x1f8>
  {
    switch (clocksource)
 8003c84:	231f      	movs	r3, #31
 8003c86:	18fb      	adds	r3, r7, r3
 8003c88:	781b      	ldrb	r3, [r3, #0]
 8003c8a:	2b08      	cmp	r3, #8
 8003c8c:	d01f      	beq.n	8003cce <UART_SetConfig+0x162>
 8003c8e:	dc22      	bgt.n	8003cd6 <UART_SetConfig+0x16a>
 8003c90:	2b04      	cmp	r3, #4
 8003c92:	d017      	beq.n	8003cc4 <UART_SetConfig+0x158>
 8003c94:	dc1f      	bgt.n	8003cd6 <UART_SetConfig+0x16a>
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d002      	beq.n	8003ca0 <UART_SetConfig+0x134>
 8003c9a:	2b02      	cmp	r3, #2
 8003c9c:	d005      	beq.n	8003caa <UART_SetConfig+0x13e>
 8003c9e:	e01a      	b.n	8003cd6 <UART_SetConfig+0x16a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003ca0:	f7ff f84a 	bl	8002d38 <HAL_RCC_GetPCLK1Freq>
 8003ca4:	0003      	movs	r3, r0
 8003ca6:	61bb      	str	r3, [r7, #24]
        break;
 8003ca8:	e01c      	b.n	8003ce4 <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_HSI:
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 8003caa:	4b6b      	ldr	r3, [pc, #428]	@ (8003e58 <UART_SetConfig+0x2ec>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	095b      	lsrs	r3, r3, #5
 8003cb0:	2207      	movs	r2, #7
 8003cb2:	4013      	ands	r3, r2
 8003cb4:	3301      	adds	r3, #1
 8003cb6:	0019      	movs	r1, r3
 8003cb8:	4869      	ldr	r0, [pc, #420]	@ (8003e60 <UART_SetConfig+0x2f4>)
 8003cba:	f7fc fa25 	bl	8000108 <__udivsi3>
 8003cbe:	0003      	movs	r3, r0
 8003cc0:	61bb      	str	r3, [r7, #24]
        break;
 8003cc2:	e00f      	b.n	8003ce4 <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003cc4:	f7fe ffc2 	bl	8002c4c <HAL_RCC_GetSysClockFreq>
 8003cc8:	0003      	movs	r3, r0
 8003cca:	61bb      	str	r3, [r7, #24]
        break;
 8003ccc:	e00a      	b.n	8003ce4 <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003cce:	2380      	movs	r3, #128	@ 0x80
 8003cd0:	021b      	lsls	r3, r3, #8
 8003cd2:	61bb      	str	r3, [r7, #24]
        break;
 8003cd4:	e006      	b.n	8003ce4 <UART_SetConfig+0x178>
      default:
        pclk = 0U;
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003cda:	231e      	movs	r3, #30
 8003cdc:	18fb      	adds	r3, r7, r3
 8003cde:	2201      	movs	r2, #1
 8003ce0:	701a      	strb	r2, [r3, #0]
        break;
 8003ce2:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003ce4:	69bb      	ldr	r3, [r7, #24]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d100      	bne.n	8003cec <UART_SetConfig+0x180>
 8003cea:	e097      	b.n	8003e1c <UART_SetConfig+0x2b0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003cf0:	4b5c      	ldr	r3, [pc, #368]	@ (8003e64 <UART_SetConfig+0x2f8>)
 8003cf2:	0052      	lsls	r2, r2, #1
 8003cf4:	5ad3      	ldrh	r3, [r2, r3]
 8003cf6:	0019      	movs	r1, r3
 8003cf8:	69b8      	ldr	r0, [r7, #24]
 8003cfa:	f7fc fa05 	bl	8000108 <__udivsi3>
 8003cfe:	0003      	movs	r3, r0
 8003d00:	005a      	lsls	r2, r3, #1
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	085b      	lsrs	r3, r3, #1
 8003d08:	18d2      	adds	r2, r2, r3
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	0019      	movs	r1, r3
 8003d10:	0010      	movs	r0, r2
 8003d12:	f7fc f9f9 	bl	8000108 <__udivsi3>
 8003d16:	0003      	movs	r3, r0
 8003d18:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003d1a:	693b      	ldr	r3, [r7, #16]
 8003d1c:	2b0f      	cmp	r3, #15
 8003d1e:	d91c      	bls.n	8003d5a <UART_SetConfig+0x1ee>
 8003d20:	693a      	ldr	r2, [r7, #16]
 8003d22:	2380      	movs	r3, #128	@ 0x80
 8003d24:	025b      	lsls	r3, r3, #9
 8003d26:	429a      	cmp	r2, r3
 8003d28:	d217      	bcs.n	8003d5a <UART_SetConfig+0x1ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003d2a:	693b      	ldr	r3, [r7, #16]
 8003d2c:	b29a      	uxth	r2, r3
 8003d2e:	200e      	movs	r0, #14
 8003d30:	183b      	adds	r3, r7, r0
 8003d32:	210f      	movs	r1, #15
 8003d34:	438a      	bics	r2, r1
 8003d36:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003d38:	693b      	ldr	r3, [r7, #16]
 8003d3a:	085b      	lsrs	r3, r3, #1
 8003d3c:	b29b      	uxth	r3, r3
 8003d3e:	2207      	movs	r2, #7
 8003d40:	4013      	ands	r3, r2
 8003d42:	b299      	uxth	r1, r3
 8003d44:	183b      	adds	r3, r7, r0
 8003d46:	183a      	adds	r2, r7, r0
 8003d48:	8812      	ldrh	r2, [r2, #0]
 8003d4a:	430a      	orrs	r2, r1
 8003d4c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	183a      	adds	r2, r7, r0
 8003d54:	8812      	ldrh	r2, [r2, #0]
 8003d56:	60da      	str	r2, [r3, #12]
 8003d58:	e060      	b.n	8003e1c <UART_SetConfig+0x2b0>
      }
      else
      {
        ret = HAL_ERROR;
 8003d5a:	231e      	movs	r3, #30
 8003d5c:	18fb      	adds	r3, r7, r3
 8003d5e:	2201      	movs	r2, #1
 8003d60:	701a      	strb	r2, [r3, #0]
 8003d62:	e05b      	b.n	8003e1c <UART_SetConfig+0x2b0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003d64:	231f      	movs	r3, #31
 8003d66:	18fb      	adds	r3, r7, r3
 8003d68:	781b      	ldrb	r3, [r3, #0]
 8003d6a:	2b08      	cmp	r3, #8
 8003d6c:	d01f      	beq.n	8003dae <UART_SetConfig+0x242>
 8003d6e:	dc22      	bgt.n	8003db6 <UART_SetConfig+0x24a>
 8003d70:	2b04      	cmp	r3, #4
 8003d72:	d017      	beq.n	8003da4 <UART_SetConfig+0x238>
 8003d74:	dc1f      	bgt.n	8003db6 <UART_SetConfig+0x24a>
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d002      	beq.n	8003d80 <UART_SetConfig+0x214>
 8003d7a:	2b02      	cmp	r3, #2
 8003d7c:	d005      	beq.n	8003d8a <UART_SetConfig+0x21e>
 8003d7e:	e01a      	b.n	8003db6 <UART_SetConfig+0x24a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003d80:	f7fe ffda 	bl	8002d38 <HAL_RCC_GetPCLK1Freq>
 8003d84:	0003      	movs	r3, r0
 8003d86:	61bb      	str	r3, [r7, #24]
        break;
 8003d88:	e01c      	b.n	8003dc4 <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_HSI:
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 8003d8a:	4b33      	ldr	r3, [pc, #204]	@ (8003e58 <UART_SetConfig+0x2ec>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	095b      	lsrs	r3, r3, #5
 8003d90:	2207      	movs	r2, #7
 8003d92:	4013      	ands	r3, r2
 8003d94:	3301      	adds	r3, #1
 8003d96:	0019      	movs	r1, r3
 8003d98:	4831      	ldr	r0, [pc, #196]	@ (8003e60 <UART_SetConfig+0x2f4>)
 8003d9a:	f7fc f9b5 	bl	8000108 <__udivsi3>
 8003d9e:	0003      	movs	r3, r0
 8003da0:	61bb      	str	r3, [r7, #24]
        break;
 8003da2:	e00f      	b.n	8003dc4 <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003da4:	f7fe ff52 	bl	8002c4c <HAL_RCC_GetSysClockFreq>
 8003da8:	0003      	movs	r3, r0
 8003daa:	61bb      	str	r3, [r7, #24]
        break;
 8003dac:	e00a      	b.n	8003dc4 <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003dae:	2380      	movs	r3, #128	@ 0x80
 8003db0:	021b      	lsls	r3, r3, #8
 8003db2:	61bb      	str	r3, [r7, #24]
        break;
 8003db4:	e006      	b.n	8003dc4 <UART_SetConfig+0x258>
      default:
        pclk = 0U;
 8003db6:	2300      	movs	r3, #0
 8003db8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003dba:	231e      	movs	r3, #30
 8003dbc:	18fb      	adds	r3, r7, r3
 8003dbe:	2201      	movs	r2, #1
 8003dc0:	701a      	strb	r2, [r3, #0]
        break;
 8003dc2:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8003dc4:	69bb      	ldr	r3, [r7, #24]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d028      	beq.n	8003e1c <UART_SetConfig+0x2b0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003dce:	4b25      	ldr	r3, [pc, #148]	@ (8003e64 <UART_SetConfig+0x2f8>)
 8003dd0:	0052      	lsls	r2, r2, #1
 8003dd2:	5ad3      	ldrh	r3, [r2, r3]
 8003dd4:	0019      	movs	r1, r3
 8003dd6:	69b8      	ldr	r0, [r7, #24]
 8003dd8:	f7fc f996 	bl	8000108 <__udivsi3>
 8003ddc:	0003      	movs	r3, r0
 8003dde:	001a      	movs	r2, r3
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	685b      	ldr	r3, [r3, #4]
 8003de4:	085b      	lsrs	r3, r3, #1
 8003de6:	18d2      	adds	r2, r2, r3
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	685b      	ldr	r3, [r3, #4]
 8003dec:	0019      	movs	r1, r3
 8003dee:	0010      	movs	r0, r2
 8003df0:	f7fc f98a 	bl	8000108 <__udivsi3>
 8003df4:	0003      	movs	r3, r0
 8003df6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003df8:	693b      	ldr	r3, [r7, #16]
 8003dfa:	2b0f      	cmp	r3, #15
 8003dfc:	d90a      	bls.n	8003e14 <UART_SetConfig+0x2a8>
 8003dfe:	693a      	ldr	r2, [r7, #16]
 8003e00:	2380      	movs	r3, #128	@ 0x80
 8003e02:	025b      	lsls	r3, r3, #9
 8003e04:	429a      	cmp	r2, r3
 8003e06:	d205      	bcs.n	8003e14 <UART_SetConfig+0x2a8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003e08:	693b      	ldr	r3, [r7, #16]
 8003e0a:	b29a      	uxth	r2, r3
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	60da      	str	r2, [r3, #12]
 8003e12:	e003      	b.n	8003e1c <UART_SetConfig+0x2b0>
      }
      else
      {
        ret = HAL_ERROR;
 8003e14:	231e      	movs	r3, #30
 8003e16:	18fb      	adds	r3, r7, r3
 8003e18:	2201      	movs	r2, #1
 8003e1a:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	226a      	movs	r2, #106	@ 0x6a
 8003e20:	2101      	movs	r1, #1
 8003e22:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2268      	movs	r2, #104	@ 0x68
 8003e28:	2101      	movs	r1, #1
 8003e2a:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2200      	movs	r2, #0
 8003e30:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	2200      	movs	r2, #0
 8003e36:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8003e38:	231e      	movs	r3, #30
 8003e3a:	18fb      	adds	r3, r7, r3
 8003e3c:	781b      	ldrb	r3, [r3, #0]
}
 8003e3e:	0018      	movs	r0, r3
 8003e40:	46bd      	mov	sp, r7
 8003e42:	b008      	add	sp, #32
 8003e44:	bd80      	pop	{r7, pc}
 8003e46:	46c0      	nop			@ (mov r8, r8)
 8003e48:	cfff69f3 	.word	0xcfff69f3
 8003e4c:	ffffcfff 	.word	0xffffcfff
 8003e50:	11fff4ff 	.word	0x11fff4ff
 8003e54:	40013800 	.word	0x40013800
 8003e58:	40021000 	.word	0x40021000
 8003e5c:	40004400 	.word	0x40004400
 8003e60:	02dc6c00 	.word	0x02dc6c00
 8003e64:	08005190 	.word	0x08005190

08003e68 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	b082      	sub	sp, #8
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e74:	2208      	movs	r2, #8
 8003e76:	4013      	ands	r3, r2
 8003e78:	d00b      	beq.n	8003e92 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	685b      	ldr	r3, [r3, #4]
 8003e80:	4a4a      	ldr	r2, [pc, #296]	@ (8003fac <UART_AdvFeatureConfig+0x144>)
 8003e82:	4013      	ands	r3, r2
 8003e84:	0019      	movs	r1, r3
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	430a      	orrs	r2, r1
 8003e90:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e96:	2201      	movs	r2, #1
 8003e98:	4013      	ands	r3, r2
 8003e9a:	d00b      	beq.n	8003eb4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	4a43      	ldr	r2, [pc, #268]	@ (8003fb0 <UART_AdvFeatureConfig+0x148>)
 8003ea4:	4013      	ands	r3, r2
 8003ea6:	0019      	movs	r1, r3
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	430a      	orrs	r2, r1
 8003eb2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003eb8:	2202      	movs	r2, #2
 8003eba:	4013      	ands	r3, r2
 8003ebc:	d00b      	beq.n	8003ed6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	4a3b      	ldr	r2, [pc, #236]	@ (8003fb4 <UART_AdvFeatureConfig+0x14c>)
 8003ec6:	4013      	ands	r3, r2
 8003ec8:	0019      	movs	r1, r3
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	430a      	orrs	r2, r1
 8003ed4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003eda:	2204      	movs	r2, #4
 8003edc:	4013      	ands	r3, r2
 8003ede:	d00b      	beq.n	8003ef8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	685b      	ldr	r3, [r3, #4]
 8003ee6:	4a34      	ldr	r2, [pc, #208]	@ (8003fb8 <UART_AdvFeatureConfig+0x150>)
 8003ee8:	4013      	ands	r3, r2
 8003eea:	0019      	movs	r1, r3
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	430a      	orrs	r2, r1
 8003ef6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003efc:	2210      	movs	r2, #16
 8003efe:	4013      	ands	r3, r2
 8003f00:	d00b      	beq.n	8003f1a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	689b      	ldr	r3, [r3, #8]
 8003f08:	4a2c      	ldr	r2, [pc, #176]	@ (8003fbc <UART_AdvFeatureConfig+0x154>)
 8003f0a:	4013      	ands	r3, r2
 8003f0c:	0019      	movs	r1, r3
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	430a      	orrs	r2, r1
 8003f18:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f1e:	2220      	movs	r2, #32
 8003f20:	4013      	ands	r3, r2
 8003f22:	d00b      	beq.n	8003f3c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	689b      	ldr	r3, [r3, #8]
 8003f2a:	4a25      	ldr	r2, [pc, #148]	@ (8003fc0 <UART_AdvFeatureConfig+0x158>)
 8003f2c:	4013      	ands	r3, r2
 8003f2e:	0019      	movs	r1, r3
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	430a      	orrs	r2, r1
 8003f3a:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f40:	2240      	movs	r2, #64	@ 0x40
 8003f42:	4013      	ands	r3, r2
 8003f44:	d01d      	beq.n	8003f82 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	685b      	ldr	r3, [r3, #4]
 8003f4c:	4a1d      	ldr	r2, [pc, #116]	@ (8003fc4 <UART_AdvFeatureConfig+0x15c>)
 8003f4e:	4013      	ands	r3, r2
 8003f50:	0019      	movs	r1, r3
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	430a      	orrs	r2, r1
 8003f5c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003f62:	2380      	movs	r3, #128	@ 0x80
 8003f64:	035b      	lsls	r3, r3, #13
 8003f66:	429a      	cmp	r2, r3
 8003f68:	d10b      	bne.n	8003f82 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	685b      	ldr	r3, [r3, #4]
 8003f70:	4a15      	ldr	r2, [pc, #84]	@ (8003fc8 <UART_AdvFeatureConfig+0x160>)
 8003f72:	4013      	ands	r3, r2
 8003f74:	0019      	movs	r1, r3
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	430a      	orrs	r2, r1
 8003f80:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f86:	2280      	movs	r2, #128	@ 0x80
 8003f88:	4013      	ands	r3, r2
 8003f8a:	d00b      	beq.n	8003fa4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	685b      	ldr	r3, [r3, #4]
 8003f92:	4a0e      	ldr	r2, [pc, #56]	@ (8003fcc <UART_AdvFeatureConfig+0x164>)
 8003f94:	4013      	ands	r3, r2
 8003f96:	0019      	movs	r1, r3
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	430a      	orrs	r2, r1
 8003fa2:	605a      	str	r2, [r3, #4]
  }
}
 8003fa4:	46c0      	nop			@ (mov r8, r8)
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	b002      	add	sp, #8
 8003faa:	bd80      	pop	{r7, pc}
 8003fac:	ffff7fff 	.word	0xffff7fff
 8003fb0:	fffdffff 	.word	0xfffdffff
 8003fb4:	fffeffff 	.word	0xfffeffff
 8003fb8:	fffbffff 	.word	0xfffbffff
 8003fbc:	ffffefff 	.word	0xffffefff
 8003fc0:	ffffdfff 	.word	0xffffdfff
 8003fc4:	ffefffff 	.word	0xffefffff
 8003fc8:	ff9fffff 	.word	0xff9fffff
 8003fcc:	fff7ffff 	.word	0xfff7ffff

08003fd0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b092      	sub	sp, #72	@ 0x48
 8003fd4:	af02      	add	r7, sp, #8
 8003fd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2290      	movs	r2, #144	@ 0x90
 8003fdc:	2100      	movs	r1, #0
 8003fde:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003fe0:	f7fd fb82 	bl	80016e8 <HAL_GetTick>
 8003fe4:	0003      	movs	r3, r0
 8003fe6:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	2208      	movs	r2, #8
 8003ff0:	4013      	ands	r3, r2
 8003ff2:	2b08      	cmp	r3, #8
 8003ff4:	d12d      	bne.n	8004052 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003ff6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ff8:	2280      	movs	r2, #128	@ 0x80
 8003ffa:	0391      	lsls	r1, r2, #14
 8003ffc:	6878      	ldr	r0, [r7, #4]
 8003ffe:	4a47      	ldr	r2, [pc, #284]	@ (800411c <UART_CheckIdleState+0x14c>)
 8004000:	9200      	str	r2, [sp, #0]
 8004002:	2200      	movs	r2, #0
 8004004:	f000 f88e 	bl	8004124 <UART_WaitOnFlagUntilTimeout>
 8004008:	1e03      	subs	r3, r0, #0
 800400a:	d022      	beq.n	8004052 <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800400c:	f3ef 8310 	mrs	r3, PRIMASK
 8004010:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8004012:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004014:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004016:	2301      	movs	r3, #1
 8004018:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800401a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800401c:	f383 8810 	msr	PRIMASK, r3
}
 8004020:	46c0      	nop			@ (mov r8, r8)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	681a      	ldr	r2, [r3, #0]
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	2180      	movs	r1, #128	@ 0x80
 800402e:	438a      	bics	r2, r1
 8004030:	601a      	str	r2, [r3, #0]
 8004032:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004034:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004036:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004038:	f383 8810 	msr	PRIMASK, r3
}
 800403c:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	2288      	movs	r2, #136	@ 0x88
 8004042:	2120      	movs	r1, #32
 8004044:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2284      	movs	r2, #132	@ 0x84
 800404a:	2100      	movs	r1, #0
 800404c:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800404e:	2303      	movs	r3, #3
 8004050:	e060      	b.n	8004114 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	2204      	movs	r2, #4
 800405a:	4013      	ands	r3, r2
 800405c:	2b04      	cmp	r3, #4
 800405e:	d146      	bne.n	80040ee <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004060:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004062:	2280      	movs	r2, #128	@ 0x80
 8004064:	03d1      	lsls	r1, r2, #15
 8004066:	6878      	ldr	r0, [r7, #4]
 8004068:	4a2c      	ldr	r2, [pc, #176]	@ (800411c <UART_CheckIdleState+0x14c>)
 800406a:	9200      	str	r2, [sp, #0]
 800406c:	2200      	movs	r2, #0
 800406e:	f000 f859 	bl	8004124 <UART_WaitOnFlagUntilTimeout>
 8004072:	1e03      	subs	r3, r0, #0
 8004074:	d03b      	beq.n	80040ee <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004076:	f3ef 8310 	mrs	r3, PRIMASK
 800407a:	60fb      	str	r3, [r7, #12]
  return(result);
 800407c:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800407e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004080:	2301      	movs	r3, #1
 8004082:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004084:	693b      	ldr	r3, [r7, #16]
 8004086:	f383 8810 	msr	PRIMASK, r3
}
 800408a:	46c0      	nop			@ (mov r8, r8)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	681a      	ldr	r2, [r3, #0]
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4922      	ldr	r1, [pc, #136]	@ (8004120 <UART_CheckIdleState+0x150>)
 8004098:	400a      	ands	r2, r1
 800409a:	601a      	str	r2, [r3, #0]
 800409c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800409e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040a0:	697b      	ldr	r3, [r7, #20]
 80040a2:	f383 8810 	msr	PRIMASK, r3
}
 80040a6:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80040a8:	f3ef 8310 	mrs	r3, PRIMASK
 80040ac:	61bb      	str	r3, [r7, #24]
  return(result);
 80040ae:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040b0:	633b      	str	r3, [r7, #48]	@ 0x30
 80040b2:	2301      	movs	r3, #1
 80040b4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040b6:	69fb      	ldr	r3, [r7, #28]
 80040b8:	f383 8810 	msr	PRIMASK, r3
}
 80040bc:	46c0      	nop			@ (mov r8, r8)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	689a      	ldr	r2, [r3, #8]
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	2101      	movs	r1, #1
 80040ca:	438a      	bics	r2, r1
 80040cc:	609a      	str	r2, [r3, #8]
 80040ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040d0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040d2:	6a3b      	ldr	r3, [r7, #32]
 80040d4:	f383 8810 	msr	PRIMASK, r3
}
 80040d8:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	228c      	movs	r2, #140	@ 0x8c
 80040de:	2120      	movs	r1, #32
 80040e0:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	2284      	movs	r2, #132	@ 0x84
 80040e6:	2100      	movs	r1, #0
 80040e8:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80040ea:	2303      	movs	r3, #3
 80040ec:	e012      	b.n	8004114 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2288      	movs	r2, #136	@ 0x88
 80040f2:	2120      	movs	r1, #32
 80040f4:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	228c      	movs	r2, #140	@ 0x8c
 80040fa:	2120      	movs	r1, #32
 80040fc:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2200      	movs	r2, #0
 8004102:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2200      	movs	r2, #0
 8004108:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2284      	movs	r2, #132	@ 0x84
 800410e:	2100      	movs	r1, #0
 8004110:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004112:	2300      	movs	r3, #0
}
 8004114:	0018      	movs	r0, r3
 8004116:	46bd      	mov	sp, r7
 8004118:	b010      	add	sp, #64	@ 0x40
 800411a:	bd80      	pop	{r7, pc}
 800411c:	01ffffff 	.word	0x01ffffff
 8004120:	fffffedf 	.word	0xfffffedf

08004124 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b084      	sub	sp, #16
 8004128:	af00      	add	r7, sp, #0
 800412a:	60f8      	str	r0, [r7, #12]
 800412c:	60b9      	str	r1, [r7, #8]
 800412e:	603b      	str	r3, [r7, #0]
 8004130:	1dfb      	adds	r3, r7, #7
 8004132:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004134:	e051      	b.n	80041da <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004136:	69bb      	ldr	r3, [r7, #24]
 8004138:	3301      	adds	r3, #1
 800413a:	d04e      	beq.n	80041da <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800413c:	f7fd fad4 	bl	80016e8 <HAL_GetTick>
 8004140:	0002      	movs	r2, r0
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	1ad3      	subs	r3, r2, r3
 8004146:	69ba      	ldr	r2, [r7, #24]
 8004148:	429a      	cmp	r2, r3
 800414a:	d302      	bcc.n	8004152 <UART_WaitOnFlagUntilTimeout+0x2e>
 800414c:	69bb      	ldr	r3, [r7, #24]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d101      	bne.n	8004156 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8004152:	2303      	movs	r3, #3
 8004154:	e051      	b.n	80041fa <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	2204      	movs	r2, #4
 800415e:	4013      	ands	r3, r2
 8004160:	d03b      	beq.n	80041da <UART_WaitOnFlagUntilTimeout+0xb6>
 8004162:	68bb      	ldr	r3, [r7, #8]
 8004164:	2b80      	cmp	r3, #128	@ 0x80
 8004166:	d038      	beq.n	80041da <UART_WaitOnFlagUntilTimeout+0xb6>
 8004168:	68bb      	ldr	r3, [r7, #8]
 800416a:	2b40      	cmp	r3, #64	@ 0x40
 800416c:	d035      	beq.n	80041da <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	69db      	ldr	r3, [r3, #28]
 8004174:	2208      	movs	r2, #8
 8004176:	4013      	ands	r3, r2
 8004178:	2b08      	cmp	r3, #8
 800417a:	d111      	bne.n	80041a0 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	2208      	movs	r2, #8
 8004182:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	0018      	movs	r0, r3
 8004188:	f000 f922 	bl	80043d0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	2290      	movs	r2, #144	@ 0x90
 8004190:	2108      	movs	r1, #8
 8004192:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	2284      	movs	r2, #132	@ 0x84
 8004198:	2100      	movs	r1, #0
 800419a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800419c:	2301      	movs	r3, #1
 800419e:	e02c      	b.n	80041fa <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	69da      	ldr	r2, [r3, #28]
 80041a6:	2380      	movs	r3, #128	@ 0x80
 80041a8:	011b      	lsls	r3, r3, #4
 80041aa:	401a      	ands	r2, r3
 80041ac:	2380      	movs	r3, #128	@ 0x80
 80041ae:	011b      	lsls	r3, r3, #4
 80041b0:	429a      	cmp	r2, r3
 80041b2:	d112      	bne.n	80041da <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	2280      	movs	r2, #128	@ 0x80
 80041ba:	0112      	lsls	r2, r2, #4
 80041bc:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	0018      	movs	r0, r3
 80041c2:	f000 f905 	bl	80043d0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	2290      	movs	r2, #144	@ 0x90
 80041ca:	2120      	movs	r1, #32
 80041cc:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	2284      	movs	r2, #132	@ 0x84
 80041d2:	2100      	movs	r1, #0
 80041d4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80041d6:	2303      	movs	r3, #3
 80041d8:	e00f      	b.n	80041fa <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	69db      	ldr	r3, [r3, #28]
 80041e0:	68ba      	ldr	r2, [r7, #8]
 80041e2:	4013      	ands	r3, r2
 80041e4:	68ba      	ldr	r2, [r7, #8]
 80041e6:	1ad3      	subs	r3, r2, r3
 80041e8:	425a      	negs	r2, r3
 80041ea:	4153      	adcs	r3, r2
 80041ec:	b2db      	uxtb	r3, r3
 80041ee:	001a      	movs	r2, r3
 80041f0:	1dfb      	adds	r3, r7, #7
 80041f2:	781b      	ldrb	r3, [r3, #0]
 80041f4:	429a      	cmp	r2, r3
 80041f6:	d09e      	beq.n	8004136 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80041f8:	2300      	movs	r3, #0
}
 80041fa:	0018      	movs	r0, r3
 80041fc:	46bd      	mov	sp, r7
 80041fe:	b004      	add	sp, #16
 8004200:	bd80      	pop	{r7, pc}
	...

08004204 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b090      	sub	sp, #64	@ 0x40
 8004208:	af00      	add	r7, sp, #0
 800420a:	60f8      	str	r0, [r7, #12]
 800420c:	60b9      	str	r1, [r7, #8]
 800420e:	1dbb      	adds	r3, r7, #6
 8004210:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	68ba      	ldr	r2, [r7, #8]
 8004216:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	1dba      	adds	r2, r7, #6
 800421c:	215c      	movs	r1, #92	@ 0x5c
 800421e:	8812      	ldrh	r2, [r2, #0]
 8004220:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	2290      	movs	r2, #144	@ 0x90
 8004226:	2100      	movs	r1, #0
 8004228:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	228c      	movs	r2, #140	@ 0x8c
 800422e:	2122      	movs	r1, #34	@ 0x22
 8004230:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	2280      	movs	r2, #128	@ 0x80
 8004236:	589b      	ldr	r3, [r3, r2]
 8004238:	2b00      	cmp	r3, #0
 800423a:	d02d      	beq.n	8004298 <UART_Start_Receive_DMA+0x94>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	2280      	movs	r2, #128	@ 0x80
 8004240:	589b      	ldr	r3, [r3, r2]
 8004242:	4a40      	ldr	r2, [pc, #256]	@ (8004344 <UART_Start_Receive_DMA+0x140>)
 8004244:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	2280      	movs	r2, #128	@ 0x80
 800424a:	589b      	ldr	r3, [r3, r2]
 800424c:	4a3e      	ldr	r2, [pc, #248]	@ (8004348 <UART_Start_Receive_DMA+0x144>)
 800424e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	2280      	movs	r2, #128	@ 0x80
 8004254:	589b      	ldr	r3, [r3, r2]
 8004256:	4a3d      	ldr	r2, [pc, #244]	@ (800434c <UART_Start_Receive_DMA+0x148>)
 8004258:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	2280      	movs	r2, #128	@ 0x80
 800425e:	589b      	ldr	r3, [r3, r2]
 8004260:	2200      	movs	r2, #0
 8004262:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	2280      	movs	r2, #128	@ 0x80
 8004268:	5898      	ldr	r0, [r3, r2]
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	3324      	adds	r3, #36	@ 0x24
 8004270:	0019      	movs	r1, r3
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004276:	001a      	movs	r2, r3
 8004278:	1dbb      	adds	r3, r7, #6
 800427a:	881b      	ldrh	r3, [r3, #0]
 800427c:	f7fd fc74 	bl	8001b68 <HAL_DMA_Start_IT>
 8004280:	1e03      	subs	r3, r0, #0
 8004282:	d009      	beq.n	8004298 <UART_Start_Receive_DMA+0x94>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	2290      	movs	r2, #144	@ 0x90
 8004288:	2110      	movs	r1, #16
 800428a:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	228c      	movs	r2, #140	@ 0x8c
 8004290:	2120      	movs	r1, #32
 8004292:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 8004294:	2301      	movs	r3, #1
 8004296:	e050      	b.n	800433a <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	691b      	ldr	r3, [r3, #16]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d019      	beq.n	80042d4 <UART_Start_Receive_DMA+0xd0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80042a0:	f3ef 8310 	mrs	r3, PRIMASK
 80042a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 80042a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80042a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80042aa:	2301      	movs	r3, #1
 80042ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042b0:	f383 8810 	msr	PRIMASK, r3
}
 80042b4:	46c0      	nop			@ (mov r8, r8)
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	681a      	ldr	r2, [r3, #0]
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	2180      	movs	r1, #128	@ 0x80
 80042c2:	0049      	lsls	r1, r1, #1
 80042c4:	430a      	orrs	r2, r1
 80042c6:	601a      	str	r2, [r3, #0]
 80042c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80042ca:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042ce:	f383 8810 	msr	PRIMASK, r3
}
 80042d2:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80042d4:	f3ef 8310 	mrs	r3, PRIMASK
 80042d8:	613b      	str	r3, [r7, #16]
  return(result);
 80042da:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042dc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80042de:	2301      	movs	r3, #1
 80042e0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042e2:	697b      	ldr	r3, [r7, #20]
 80042e4:	f383 8810 	msr	PRIMASK, r3
}
 80042e8:	46c0      	nop			@ (mov r8, r8)
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	689a      	ldr	r2, [r3, #8]
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	2101      	movs	r1, #1
 80042f6:	430a      	orrs	r2, r1
 80042f8:	609a      	str	r2, [r3, #8]
 80042fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042fc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042fe:	69bb      	ldr	r3, [r7, #24]
 8004300:	f383 8810 	msr	PRIMASK, r3
}
 8004304:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004306:	f3ef 8310 	mrs	r3, PRIMASK
 800430a:	61fb      	str	r3, [r7, #28]
  return(result);
 800430c:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800430e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004310:	2301      	movs	r3, #1
 8004312:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004314:	6a3b      	ldr	r3, [r7, #32]
 8004316:	f383 8810 	msr	PRIMASK, r3
}
 800431a:	46c0      	nop			@ (mov r8, r8)
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	689a      	ldr	r2, [r3, #8]
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	2140      	movs	r1, #64	@ 0x40
 8004328:	430a      	orrs	r2, r1
 800432a:	609a      	str	r2, [r3, #8]
 800432c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800432e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004332:	f383 8810 	msr	PRIMASK, r3
}
 8004336:	46c0      	nop			@ (mov r8, r8)

  return HAL_OK;
 8004338:	2300      	movs	r3, #0
}
 800433a:	0018      	movs	r0, r3
 800433c:	46bd      	mov	sp, r7
 800433e:	b010      	add	sp, #64	@ 0x40
 8004340:	bd80      	pop	{r7, pc}
 8004342:	46c0      	nop			@ (mov r8, r8)
 8004344:	0800449d 	.word	0x0800449d
 8004348:	080045cd 	.word	0x080045cd
 800434c:	0800460f 	.word	0x0800460f

08004350 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004350:	b580      	push	{r7, lr}
 8004352:	b08a      	sub	sp, #40	@ 0x28
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004358:	f3ef 8310 	mrs	r3, PRIMASK
 800435c:	60bb      	str	r3, [r7, #8]
  return(result);
 800435e:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8004360:	627b      	str	r3, [r7, #36]	@ 0x24
 8004362:	2301      	movs	r3, #1
 8004364:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	f383 8810 	msr	PRIMASK, r3
}
 800436c:	46c0      	nop			@ (mov r8, r8)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	681a      	ldr	r2, [r3, #0]
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	21c0      	movs	r1, #192	@ 0xc0
 800437a:	438a      	bics	r2, r1
 800437c:	601a      	str	r2, [r3, #0]
 800437e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004380:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004382:	693b      	ldr	r3, [r7, #16]
 8004384:	f383 8810 	msr	PRIMASK, r3
}
 8004388:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800438a:	f3ef 8310 	mrs	r3, PRIMASK
 800438e:	617b      	str	r3, [r7, #20]
  return(result);
 8004390:	697b      	ldr	r3, [r7, #20]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8004392:	623b      	str	r3, [r7, #32]
 8004394:	2301      	movs	r3, #1
 8004396:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004398:	69bb      	ldr	r3, [r7, #24]
 800439a:	f383 8810 	msr	PRIMASK, r3
}
 800439e:	46c0      	nop			@ (mov r8, r8)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	689a      	ldr	r2, [r3, #8]
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	4908      	ldr	r1, [pc, #32]	@ (80043cc <UART_EndTxTransfer+0x7c>)
 80043ac:	400a      	ands	r2, r1
 80043ae:	609a      	str	r2, [r3, #8]
 80043b0:	6a3b      	ldr	r3, [r7, #32]
 80043b2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043b4:	69fb      	ldr	r3, [r7, #28]
 80043b6:	f383 8810 	msr	PRIMASK, r3
}
 80043ba:	46c0      	nop			@ (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2288      	movs	r2, #136	@ 0x88
 80043c0:	2120      	movs	r1, #32
 80043c2:	5099      	str	r1, [r3, r2]
}
 80043c4:	46c0      	nop			@ (mov r8, r8)
 80043c6:	46bd      	mov	sp, r7
 80043c8:	b00a      	add	sp, #40	@ 0x28
 80043ca:	bd80      	pop	{r7, pc}
 80043cc:	ff7fffff 	.word	0xff7fffff

080043d0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b08e      	sub	sp, #56	@ 0x38
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80043d8:	f3ef 8310 	mrs	r3, PRIMASK
 80043dc:	617b      	str	r3, [r7, #20]
  return(result);
 80043de:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80043e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80043e2:	2301      	movs	r3, #1
 80043e4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043e6:	69bb      	ldr	r3, [r7, #24]
 80043e8:	f383 8810 	msr	PRIMASK, r3
}
 80043ec:	46c0      	nop			@ (mov r8, r8)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	681a      	ldr	r2, [r3, #0]
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	4926      	ldr	r1, [pc, #152]	@ (8004494 <UART_EndRxTransfer+0xc4>)
 80043fa:	400a      	ands	r2, r1
 80043fc:	601a      	str	r2, [r3, #0]
 80043fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004400:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004402:	69fb      	ldr	r3, [r7, #28]
 8004404:	f383 8810 	msr	PRIMASK, r3
}
 8004408:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800440a:	f3ef 8310 	mrs	r3, PRIMASK
 800440e:	623b      	str	r3, [r7, #32]
  return(result);
 8004410:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004412:	633b      	str	r3, [r7, #48]	@ 0x30
 8004414:	2301      	movs	r3, #1
 8004416:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800441a:	f383 8810 	msr	PRIMASK, r3
}
 800441e:	46c0      	nop			@ (mov r8, r8)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	689a      	ldr	r2, [r3, #8]
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	491b      	ldr	r1, [pc, #108]	@ (8004498 <UART_EndRxTransfer+0xc8>)
 800442c:	400a      	ands	r2, r1
 800442e:	609a      	str	r2, [r3, #8]
 8004430:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004432:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004434:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004436:	f383 8810 	msr	PRIMASK, r3
}
 800443a:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004440:	2b01      	cmp	r3, #1
 8004442:	d118      	bne.n	8004476 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004444:	f3ef 8310 	mrs	r3, PRIMASK
 8004448:	60bb      	str	r3, [r7, #8]
  return(result);
 800444a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800444c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800444e:	2301      	movs	r3, #1
 8004450:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	f383 8810 	msr	PRIMASK, r3
}
 8004458:	46c0      	nop			@ (mov r8, r8)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	681a      	ldr	r2, [r3, #0]
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	2110      	movs	r1, #16
 8004466:	438a      	bics	r2, r1
 8004468:	601a      	str	r2, [r3, #0]
 800446a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800446c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800446e:	693b      	ldr	r3, [r7, #16]
 8004470:	f383 8810 	msr	PRIMASK, r3
}
 8004474:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	228c      	movs	r2, #140	@ 0x8c
 800447a:	2120      	movs	r1, #32
 800447c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2200      	movs	r2, #0
 8004482:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2200      	movs	r2, #0
 8004488:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800448a:	46c0      	nop			@ (mov r8, r8)
 800448c:	46bd      	mov	sp, r7
 800448e:	b00e      	add	sp, #56	@ 0x38
 8004490:	bd80      	pop	{r7, pc}
 8004492:	46c0      	nop			@ (mov r8, r8)
 8004494:	fffffedf 	.word	0xfffffedf
 8004498:	effffffe 	.word	0xeffffffe

0800449c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800449c:	b580      	push	{r7, lr}
 800449e:	b094      	sub	sp, #80	@ 0x50
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044a8:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	2220      	movs	r2, #32
 80044b2:	4013      	ands	r3, r2
 80044b4:	d16f      	bne.n	8004596 <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 80044b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80044b8:	225e      	movs	r2, #94	@ 0x5e
 80044ba:	2100      	movs	r1, #0
 80044bc:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80044be:	f3ef 8310 	mrs	r3, PRIMASK
 80044c2:	61bb      	str	r3, [r7, #24]
  return(result);
 80044c4:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80044c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80044c8:	2301      	movs	r3, #1
 80044ca:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044cc:	69fb      	ldr	r3, [r7, #28]
 80044ce:	f383 8810 	msr	PRIMASK, r3
}
 80044d2:	46c0      	nop			@ (mov r8, r8)
 80044d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	681a      	ldr	r2, [r3, #0]
 80044da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	493a      	ldr	r1, [pc, #232]	@ (80045c8 <UART_DMAReceiveCplt+0x12c>)
 80044e0:	400a      	ands	r2, r1
 80044e2:	601a      	str	r2, [r3, #0]
 80044e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80044e6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044e8:	6a3b      	ldr	r3, [r7, #32]
 80044ea:	f383 8810 	msr	PRIMASK, r3
}
 80044ee:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80044f0:	f3ef 8310 	mrs	r3, PRIMASK
 80044f4:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80044f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80044fa:	2301      	movs	r3, #1
 80044fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004500:	f383 8810 	msr	PRIMASK, r3
}
 8004504:	46c0      	nop			@ (mov r8, r8)
 8004506:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	689a      	ldr	r2, [r3, #8]
 800450c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	2101      	movs	r1, #1
 8004512:	438a      	bics	r2, r1
 8004514:	609a      	str	r2, [r3, #8]
 8004516:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004518:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800451a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800451c:	f383 8810 	msr	PRIMASK, r3
}
 8004520:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004522:	f3ef 8310 	mrs	r3, PRIMASK
 8004526:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8004528:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800452a:	643b      	str	r3, [r7, #64]	@ 0x40
 800452c:	2301      	movs	r3, #1
 800452e:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004530:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004532:	f383 8810 	msr	PRIMASK, r3
}
 8004536:	46c0      	nop			@ (mov r8, r8)
 8004538:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	689a      	ldr	r2, [r3, #8]
 800453e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	2140      	movs	r1, #64	@ 0x40
 8004544:	438a      	bics	r2, r1
 8004546:	609a      	str	r2, [r3, #8]
 8004548:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800454a:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800454c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800454e:	f383 8810 	msr	PRIMASK, r3
}
 8004552:	46c0      	nop			@ (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004554:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004556:	228c      	movs	r2, #140	@ 0x8c
 8004558:	2120      	movs	r1, #32
 800455a:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800455c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800455e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004560:	2b01      	cmp	r3, #1
 8004562:	d118      	bne.n	8004596 <UART_DMAReceiveCplt+0xfa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004564:	f3ef 8310 	mrs	r3, PRIMASK
 8004568:	60fb      	str	r3, [r7, #12]
  return(result);
 800456a:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800456c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800456e:	2301      	movs	r3, #1
 8004570:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004572:	693b      	ldr	r3, [r7, #16]
 8004574:	f383 8810 	msr	PRIMASK, r3
}
 8004578:	46c0      	nop			@ (mov r8, r8)
 800457a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	681a      	ldr	r2, [r3, #0]
 8004580:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	2110      	movs	r1, #16
 8004586:	438a      	bics	r2, r1
 8004588:	601a      	str	r2, [r3, #0]
 800458a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800458c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800458e:	697b      	ldr	r3, [r7, #20]
 8004590:	f383 8810 	msr	PRIMASK, r3
}
 8004594:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004596:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004598:	2200      	movs	r2, #0
 800459a:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800459c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800459e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80045a0:	2b01      	cmp	r3, #1
 80045a2:	d108      	bne.n	80045b6 <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80045a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80045a6:	225c      	movs	r2, #92	@ 0x5c
 80045a8:	5a9a      	ldrh	r2, [r3, r2]
 80045aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80045ac:	0011      	movs	r1, r2
 80045ae:	0018      	movs	r0, r3
 80045b0:	f7fc f98c 	bl	80008cc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80045b4:	e003      	b.n	80045be <UART_DMAReceiveCplt+0x122>
    HAL_UART_RxCpltCallback(huart);
 80045b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80045b8:	0018      	movs	r0, r3
 80045ba:	f7ff fabf 	bl	8003b3c <HAL_UART_RxCpltCallback>
}
 80045be:	46c0      	nop			@ (mov r8, r8)
 80045c0:	46bd      	mov	sp, r7
 80045c2:	b014      	add	sp, #80	@ 0x50
 80045c4:	bd80      	pop	{r7, pc}
 80045c6:	46c0      	nop			@ (mov r8, r8)
 80045c8:	fffffeff 	.word	0xfffffeff

080045cc <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b084      	sub	sp, #16
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045d8:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	2201      	movs	r2, #1
 80045de:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80045e4:	2b01      	cmp	r3, #1
 80045e6:	d10a      	bne.n	80045fe <UART_DMARxHalfCplt+0x32>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	225c      	movs	r2, #92	@ 0x5c
 80045ec:	5a9b      	ldrh	r3, [r3, r2]
 80045ee:	085b      	lsrs	r3, r3, #1
 80045f0:	b29a      	uxth	r2, r3
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	0011      	movs	r1, r2
 80045f6:	0018      	movs	r0, r3
 80045f8:	f7fc f968 	bl	80008cc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80045fc:	e003      	b.n	8004606 <UART_DMARxHalfCplt+0x3a>
    HAL_UART_RxHalfCpltCallback(huart);
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	0018      	movs	r0, r3
 8004602:	f7ff faa3 	bl	8003b4c <HAL_UART_RxHalfCpltCallback>
}
 8004606:	46c0      	nop			@ (mov r8, r8)
 8004608:	46bd      	mov	sp, r7
 800460a:	b004      	add	sp, #16
 800460c:	bd80      	pop	{r7, pc}

0800460e <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800460e:	b580      	push	{r7, lr}
 8004610:	b086      	sub	sp, #24
 8004612:	af00      	add	r7, sp, #0
 8004614:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800461a:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800461c:	697b      	ldr	r3, [r7, #20]
 800461e:	2288      	movs	r2, #136	@ 0x88
 8004620:	589b      	ldr	r3, [r3, r2]
 8004622:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8004624:	697b      	ldr	r3, [r7, #20]
 8004626:	228c      	movs	r2, #140	@ 0x8c
 8004628:	589b      	ldr	r3, [r3, r2]
 800462a:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800462c:	697b      	ldr	r3, [r7, #20]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	689b      	ldr	r3, [r3, #8]
 8004632:	2280      	movs	r2, #128	@ 0x80
 8004634:	4013      	ands	r3, r2
 8004636:	2b80      	cmp	r3, #128	@ 0x80
 8004638:	d10a      	bne.n	8004650 <UART_DMAError+0x42>
 800463a:	693b      	ldr	r3, [r7, #16]
 800463c:	2b21      	cmp	r3, #33	@ 0x21
 800463e:	d107      	bne.n	8004650 <UART_DMAError+0x42>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8004640:	697b      	ldr	r3, [r7, #20]
 8004642:	2256      	movs	r2, #86	@ 0x56
 8004644:	2100      	movs	r1, #0
 8004646:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 8004648:	697b      	ldr	r3, [r7, #20]
 800464a:	0018      	movs	r0, r3
 800464c:	f7ff fe80 	bl	8004350 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8004650:	697b      	ldr	r3, [r7, #20]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	689b      	ldr	r3, [r3, #8]
 8004656:	2240      	movs	r2, #64	@ 0x40
 8004658:	4013      	ands	r3, r2
 800465a:	2b40      	cmp	r3, #64	@ 0x40
 800465c:	d10a      	bne.n	8004674 <UART_DMAError+0x66>
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	2b22      	cmp	r3, #34	@ 0x22
 8004662:	d107      	bne.n	8004674 <UART_DMAError+0x66>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8004664:	697b      	ldr	r3, [r7, #20]
 8004666:	225e      	movs	r2, #94	@ 0x5e
 8004668:	2100      	movs	r1, #0
 800466a:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 800466c:	697b      	ldr	r3, [r7, #20]
 800466e:	0018      	movs	r0, r3
 8004670:	f7ff feae 	bl	80043d0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004674:	697b      	ldr	r3, [r7, #20]
 8004676:	2290      	movs	r2, #144	@ 0x90
 8004678:	589b      	ldr	r3, [r3, r2]
 800467a:	2210      	movs	r2, #16
 800467c:	431a      	orrs	r2, r3
 800467e:	697b      	ldr	r3, [r7, #20]
 8004680:	2190      	movs	r1, #144	@ 0x90
 8004682:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004684:	697b      	ldr	r3, [r7, #20]
 8004686:	0018      	movs	r0, r3
 8004688:	f7ff fa68 	bl	8003b5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800468c:	46c0      	nop			@ (mov r8, r8)
 800468e:	46bd      	mov	sp, r7
 8004690:	b006      	add	sp, #24
 8004692:	bd80      	pop	{r7, pc}

08004694 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004694:	b580      	push	{r7, lr}
 8004696:	b084      	sub	sp, #16
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046a0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	225e      	movs	r2, #94	@ 0x5e
 80046a6:	2100      	movs	r1, #0
 80046a8:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	2256      	movs	r2, #86	@ 0x56
 80046ae:	2100      	movs	r1, #0
 80046b0:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	0018      	movs	r0, r3
 80046b6:	f7ff fa51 	bl	8003b5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80046ba:	46c0      	nop			@ (mov r8, r8)
 80046bc:	46bd      	mov	sp, r7
 80046be:	b004      	add	sp, #16
 80046c0:	bd80      	pop	{r7, pc}

080046c2 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 80046c2:	b580      	push	{r7, lr}
 80046c4:	b08a      	sub	sp, #40	@ 0x28
 80046c6:	af00      	add	r7, sp, #0
 80046c8:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	2288      	movs	r2, #136	@ 0x88
 80046ce:	589b      	ldr	r3, [r3, r2]
 80046d0:	2b21      	cmp	r3, #33	@ 0x21
 80046d2:	d14c      	bne.n	800476e <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2256      	movs	r2, #86	@ 0x56
 80046d8:	5a9b      	ldrh	r3, [r3, r2]
 80046da:	b29b      	uxth	r3, r3
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d132      	bne.n	8004746 <UART_TxISR_8BIT+0x84>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80046e0:	f3ef 8310 	mrs	r3, PRIMASK
 80046e4:	60bb      	str	r3, [r7, #8]
  return(result);
 80046e6:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 80046e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80046ea:	2301      	movs	r3, #1
 80046ec:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	f383 8810 	msr	PRIMASK, r3
}
 80046f4:	46c0      	nop			@ (mov r8, r8)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	681a      	ldr	r2, [r3, #0]
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	2180      	movs	r1, #128	@ 0x80
 8004702:	438a      	bics	r2, r1
 8004704:	601a      	str	r2, [r3, #0]
 8004706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004708:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800470a:	693b      	ldr	r3, [r7, #16]
 800470c:	f383 8810 	msr	PRIMASK, r3
}
 8004710:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004712:	f3ef 8310 	mrs	r3, PRIMASK
 8004716:	617b      	str	r3, [r7, #20]
  return(result);
 8004718:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800471a:	623b      	str	r3, [r7, #32]
 800471c:	2301      	movs	r3, #1
 800471e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004720:	69bb      	ldr	r3, [r7, #24]
 8004722:	f383 8810 	msr	PRIMASK, r3
}
 8004726:	46c0      	nop			@ (mov r8, r8)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	681a      	ldr	r2, [r3, #0]
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	2140      	movs	r1, #64	@ 0x40
 8004734:	430a      	orrs	r2, r1
 8004736:	601a      	str	r2, [r3, #0]
 8004738:	6a3b      	ldr	r3, [r7, #32]
 800473a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800473c:	69fb      	ldr	r3, [r7, #28]
 800473e:	f383 8810 	msr	PRIMASK, r3
}
 8004742:	46c0      	nop			@ (mov r8, r8)
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8004744:	e013      	b.n	800476e <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800474a:	781a      	ldrb	r2, [r3, #0]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004756:	1c5a      	adds	r2, r3, #1
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2256      	movs	r2, #86	@ 0x56
 8004760:	5a9b      	ldrh	r3, [r3, r2]
 8004762:	b29b      	uxth	r3, r3
 8004764:	3b01      	subs	r3, #1
 8004766:	b299      	uxth	r1, r3
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2256      	movs	r2, #86	@ 0x56
 800476c:	5299      	strh	r1, [r3, r2]
}
 800476e:	46c0      	nop			@ (mov r8, r8)
 8004770:	46bd      	mov	sp, r7
 8004772:	b00a      	add	sp, #40	@ 0x28
 8004774:	bd80      	pop	{r7, pc}

08004776 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004776:	b580      	push	{r7, lr}
 8004778:	b08c      	sub	sp, #48	@ 0x30
 800477a:	af00      	add	r7, sp, #0
 800477c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2288      	movs	r2, #136	@ 0x88
 8004782:	589b      	ldr	r3, [r3, r2]
 8004784:	2b21      	cmp	r3, #33	@ 0x21
 8004786:	d151      	bne.n	800482c <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2256      	movs	r2, #86	@ 0x56
 800478c:	5a9b      	ldrh	r3, [r3, r2]
 800478e:	b29b      	uxth	r3, r3
 8004790:	2b00      	cmp	r3, #0
 8004792:	d132      	bne.n	80047fa <UART_TxISR_16BIT+0x84>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004794:	f3ef 8310 	mrs	r3, PRIMASK
 8004798:	60fb      	str	r3, [r7, #12]
  return(result);
 800479a:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800479c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800479e:	2301      	movs	r3, #1
 80047a0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047a2:	693b      	ldr	r3, [r7, #16]
 80047a4:	f383 8810 	msr	PRIMASK, r3
}
 80047a8:	46c0      	nop			@ (mov r8, r8)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	681a      	ldr	r2, [r3, #0]
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	2180      	movs	r1, #128	@ 0x80
 80047b6:	438a      	bics	r2, r1
 80047b8:	601a      	str	r2, [r3, #0]
 80047ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047bc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047be:	697b      	ldr	r3, [r7, #20]
 80047c0:	f383 8810 	msr	PRIMASK, r3
}
 80047c4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80047c6:	f3ef 8310 	mrs	r3, PRIMASK
 80047ca:	61bb      	str	r3, [r7, #24]
  return(result);
 80047cc:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80047ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80047d0:	2301      	movs	r3, #1
 80047d2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047d4:	69fb      	ldr	r3, [r7, #28]
 80047d6:	f383 8810 	msr	PRIMASK, r3
}
 80047da:	46c0      	nop			@ (mov r8, r8)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	681a      	ldr	r2, [r3, #0]
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	2140      	movs	r1, #64	@ 0x40
 80047e8:	430a      	orrs	r2, r1
 80047ea:	601a      	str	r2, [r3, #0]
 80047ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047ee:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80047f0:	6a3b      	ldr	r3, [r7, #32]
 80047f2:	f383 8810 	msr	PRIMASK, r3
}
 80047f6:	46c0      	nop			@ (mov r8, r8)
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 80047f8:	e018      	b.n	800482c <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8004800:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004802:	881b      	ldrh	r3, [r3, #0]
 8004804:	001a      	movs	r2, r3
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	05d2      	lsls	r2, r2, #23
 800480c:	0dd2      	lsrs	r2, r2, #23
 800480e:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004814:	1c9a      	adds	r2, r3, #2
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2256      	movs	r2, #86	@ 0x56
 800481e:	5a9b      	ldrh	r3, [r3, r2]
 8004820:	b29b      	uxth	r3, r3
 8004822:	3b01      	subs	r3, #1
 8004824:	b299      	uxth	r1, r3
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	2256      	movs	r2, #86	@ 0x56
 800482a:	5299      	strh	r1, [r3, r2]
}
 800482c:	46c0      	nop			@ (mov r8, r8)
 800482e:	46bd      	mov	sp, r7
 8004830:	b00c      	add	sp, #48	@ 0x30
 8004832:	bd80      	pop	{r7, pc}

08004834 <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b08c      	sub	sp, #48	@ 0x30
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2288      	movs	r2, #136	@ 0x88
 8004840:	589b      	ldr	r3, [r3, r2]
 8004842:	2b21      	cmp	r3, #33	@ 0x21
 8004844:	d165      	bne.n	8004912 <UART_TxISR_8BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8004846:	232e      	movs	r3, #46	@ 0x2e
 8004848:	18fb      	adds	r3, r7, r3
 800484a:	687a      	ldr	r2, [r7, #4]
 800484c:	216a      	movs	r1, #106	@ 0x6a
 800484e:	5a52      	ldrh	r2, [r2, r1]
 8004850:	801a      	strh	r2, [r3, #0]
 8004852:	e059      	b.n	8004908 <UART_TxISR_8BIT_FIFOEN+0xd4>
    {
      if (huart->TxXferCount == 0U)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2256      	movs	r2, #86	@ 0x56
 8004858:	5a9b      	ldrh	r3, [r3, r2]
 800485a:	b29b      	uxth	r3, r3
 800485c:	2b00      	cmp	r3, #0
 800485e:	d133      	bne.n	80048c8 <UART_TxISR_8BIT_FIFOEN+0x94>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004860:	f3ef 8310 	mrs	r3, PRIMASK
 8004864:	60fb      	str	r3, [r7, #12]
  return(result);
 8004866:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8004868:	62bb      	str	r3, [r7, #40]	@ 0x28
 800486a:	2301      	movs	r3, #1
 800486c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800486e:	693b      	ldr	r3, [r7, #16]
 8004870:	f383 8810 	msr	PRIMASK, r3
}
 8004874:	46c0      	nop			@ (mov r8, r8)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	689a      	ldr	r2, [r3, #8]
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	4926      	ldr	r1, [pc, #152]	@ (800491c <UART_TxISR_8BIT_FIFOEN+0xe8>)
 8004882:	400a      	ands	r2, r1
 8004884:	609a      	str	r2, [r3, #8]
 8004886:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004888:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800488a:	697b      	ldr	r3, [r7, #20]
 800488c:	f383 8810 	msr	PRIMASK, r3
}
 8004890:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004892:	f3ef 8310 	mrs	r3, PRIMASK
 8004896:	61bb      	str	r3, [r7, #24]
  return(result);
 8004898:	69bb      	ldr	r3, [r7, #24]

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800489a:	627b      	str	r3, [r7, #36]	@ 0x24
 800489c:	2301      	movs	r3, #1
 800489e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048a0:	69fb      	ldr	r3, [r7, #28]
 80048a2:	f383 8810 	msr	PRIMASK, r3
}
 80048a6:	46c0      	nop			@ (mov r8, r8)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	681a      	ldr	r2, [r3, #0]
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	2140      	movs	r1, #64	@ 0x40
 80048b4:	430a      	orrs	r2, r1
 80048b6:	601a      	str	r2, [r3, #0]
 80048b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048ba:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048bc:	6a3b      	ldr	r3, [r7, #32]
 80048be:	f383 8810 	msr	PRIMASK, r3
}
 80048c2:	46c0      	nop			@ (mov r8, r8)

        break; /* force exit loop */
 80048c4:	46c0      	nop			@ (mov r8, r8)
      {
        /* Nothing to do */
      }
    }
  }
}
 80048c6:	e024      	b.n	8004912 <UART_TxISR_8BIT_FIFOEN+0xde>
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	69db      	ldr	r3, [r3, #28]
 80048ce:	2280      	movs	r2, #128	@ 0x80
 80048d0:	4013      	ands	r3, r2
 80048d2:	d013      	beq.n	80048fc <UART_TxISR_8BIT_FIFOEN+0xc8>
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048d8:	781a      	ldrb	r2, [r3, #0]
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048e4:	1c5a      	adds	r2, r3, #1
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	2256      	movs	r2, #86	@ 0x56
 80048ee:	5a9b      	ldrh	r3, [r3, r2]
 80048f0:	b29b      	uxth	r3, r3
 80048f2:	3b01      	subs	r3, #1
 80048f4:	b299      	uxth	r1, r3
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2256      	movs	r2, #86	@ 0x56
 80048fa:	5299      	strh	r1, [r3, r2]
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80048fc:	212e      	movs	r1, #46	@ 0x2e
 80048fe:	187b      	adds	r3, r7, r1
 8004900:	881a      	ldrh	r2, [r3, #0]
 8004902:	187b      	adds	r3, r7, r1
 8004904:	3a01      	subs	r2, #1
 8004906:	801a      	strh	r2, [r3, #0]
 8004908:	232e      	movs	r3, #46	@ 0x2e
 800490a:	18fb      	adds	r3, r7, r3
 800490c:	881b      	ldrh	r3, [r3, #0]
 800490e:	2b00      	cmp	r3, #0
 8004910:	d1a0      	bne.n	8004854 <UART_TxISR_8BIT_FIFOEN+0x20>
}
 8004912:	46c0      	nop			@ (mov r8, r8)
 8004914:	46bd      	mov	sp, r7
 8004916:	b00c      	add	sp, #48	@ 0x30
 8004918:	bd80      	pop	{r7, pc}
 800491a:	46c0      	nop			@ (mov r8, r8)
 800491c:	ff7fffff 	.word	0xff7fffff

08004920 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8004920:	b580      	push	{r7, lr}
 8004922:	b08c      	sub	sp, #48	@ 0x30
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2288      	movs	r2, #136	@ 0x88
 800492c:	589b      	ldr	r3, [r3, r2]
 800492e:	2b21      	cmp	r3, #33	@ 0x21
 8004930:	d16a      	bne.n	8004a08 <UART_TxISR_16BIT_FIFOEN+0xe8>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8004932:	232e      	movs	r3, #46	@ 0x2e
 8004934:	18fb      	adds	r3, r7, r3
 8004936:	687a      	ldr	r2, [r7, #4]
 8004938:	216a      	movs	r1, #106	@ 0x6a
 800493a:	5a52      	ldrh	r2, [r2, r1]
 800493c:	801a      	strh	r2, [r3, #0]
 800493e:	e05e      	b.n	80049fe <UART_TxISR_16BIT_FIFOEN+0xde>
    {
      if (huart->TxXferCount == 0U)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2256      	movs	r2, #86	@ 0x56
 8004944:	5a9b      	ldrh	r3, [r3, r2]
 8004946:	b29b      	uxth	r3, r3
 8004948:	2b00      	cmp	r3, #0
 800494a:	d133      	bne.n	80049b4 <UART_TxISR_16BIT_FIFOEN+0x94>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800494c:	f3ef 8310 	mrs	r3, PRIMASK
 8004950:	60bb      	str	r3, [r7, #8]
  return(result);
 8004952:	68bb      	ldr	r3, [r7, #8]
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8004954:	627b      	str	r3, [r7, #36]	@ 0x24
 8004956:	2301      	movs	r3, #1
 8004958:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	f383 8810 	msr	PRIMASK, r3
}
 8004960:	46c0      	nop			@ (mov r8, r8)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	689a      	ldr	r2, [r3, #8]
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	4928      	ldr	r1, [pc, #160]	@ (8004a10 <UART_TxISR_16BIT_FIFOEN+0xf0>)
 800496e:	400a      	ands	r2, r1
 8004970:	609a      	str	r2, [r3, #8]
 8004972:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004974:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004976:	693b      	ldr	r3, [r7, #16]
 8004978:	f383 8810 	msr	PRIMASK, r3
}
 800497c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800497e:	f3ef 8310 	mrs	r3, PRIMASK
 8004982:	617b      	str	r3, [r7, #20]
  return(result);
 8004984:	697b      	ldr	r3, [r7, #20]

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004986:	623b      	str	r3, [r7, #32]
 8004988:	2301      	movs	r3, #1
 800498a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800498c:	69bb      	ldr	r3, [r7, #24]
 800498e:	f383 8810 	msr	PRIMASK, r3
}
 8004992:	46c0      	nop			@ (mov r8, r8)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	681a      	ldr	r2, [r3, #0]
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	2140      	movs	r1, #64	@ 0x40
 80049a0:	430a      	orrs	r2, r1
 80049a2:	601a      	str	r2, [r3, #0]
 80049a4:	6a3b      	ldr	r3, [r7, #32]
 80049a6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80049a8:	69fb      	ldr	r3, [r7, #28]
 80049aa:	f383 8810 	msr	PRIMASK, r3
}
 80049ae:	46c0      	nop			@ (mov r8, r8)

        break; /* force exit loop */
 80049b0:	46c0      	nop			@ (mov r8, r8)
      {
        /* Nothing to do */
      }
    }
  }
}
 80049b2:	e029      	b.n	8004a08 <UART_TxISR_16BIT_FIFOEN+0xe8>
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	69db      	ldr	r3, [r3, #28]
 80049ba:	2280      	movs	r2, #128	@ 0x80
 80049bc:	4013      	ands	r3, r2
 80049be:	d018      	beq.n	80049f2 <UART_TxISR_16BIT_FIFOEN+0xd2>
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049c4:	62bb      	str	r3, [r7, #40]	@ 0x28
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80049c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049c8:	881b      	ldrh	r3, [r3, #0]
 80049ca:	001a      	movs	r2, r3
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	05d2      	lsls	r2, r2, #23
 80049d2:	0dd2      	lsrs	r2, r2, #23
 80049d4:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049da:	1c9a      	adds	r2, r3, #2
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2256      	movs	r2, #86	@ 0x56
 80049e4:	5a9b      	ldrh	r3, [r3, r2]
 80049e6:	b29b      	uxth	r3, r3
 80049e8:	3b01      	subs	r3, #1
 80049ea:	b299      	uxth	r1, r3
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2256      	movs	r2, #86	@ 0x56
 80049f0:	5299      	strh	r1, [r3, r2]
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80049f2:	212e      	movs	r1, #46	@ 0x2e
 80049f4:	187b      	adds	r3, r7, r1
 80049f6:	881a      	ldrh	r2, [r3, #0]
 80049f8:	187b      	adds	r3, r7, r1
 80049fa:	3a01      	subs	r2, #1
 80049fc:	801a      	strh	r2, [r3, #0]
 80049fe:	232e      	movs	r3, #46	@ 0x2e
 8004a00:	18fb      	adds	r3, r7, r3
 8004a02:	881b      	ldrh	r3, [r3, #0]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d19b      	bne.n	8004940 <UART_TxISR_16BIT_FIFOEN+0x20>
}
 8004a08:	46c0      	nop			@ (mov r8, r8)
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	b00c      	add	sp, #48	@ 0x30
 8004a0e:	bd80      	pop	{r7, pc}
 8004a10:	ff7fffff 	.word	0xff7fffff

08004a14 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b086      	sub	sp, #24
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004a1c:	f3ef 8310 	mrs	r3, PRIMASK
 8004a20:	60bb      	str	r3, [r7, #8]
  return(result);
 8004a22:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004a24:	617b      	str	r3, [r7, #20]
 8004a26:	2301      	movs	r3, #1
 8004a28:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	f383 8810 	msr	PRIMASK, r3
}
 8004a30:	46c0      	nop			@ (mov r8, r8)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	681a      	ldr	r2, [r3, #0]
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	2140      	movs	r1, #64	@ 0x40
 8004a3e:	438a      	bics	r2, r1
 8004a40:	601a      	str	r2, [r3, #0]
 8004a42:	697b      	ldr	r3, [r7, #20]
 8004a44:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a46:	693b      	ldr	r3, [r7, #16]
 8004a48:	f383 8810 	msr	PRIMASK, r3
}
 8004a4c:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	2288      	movs	r2, #136	@ 0x88
 8004a52:	2120      	movs	r1, #32
 8004a54:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2200      	movs	r2, #0
 8004a5a:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	0018      	movs	r0, r3
 8004a60:	f7fb ffde 	bl	8000a20 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004a64:	46c0      	nop			@ (mov r8, r8)
 8004a66:	46bd      	mov	sp, r7
 8004a68:	b006      	add	sp, #24
 8004a6a:	bd80      	pop	{r7, pc}

08004a6c <HAL_RS485Ex_Init>:
  *       oversampling rate).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
                                   uint32_t DeassertionTime)
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	b086      	sub	sp, #24
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	60f8      	str	r0, [r7, #12]
 8004a74:	60b9      	str	r1, [r7, #8]
 8004a76:	607a      	str	r2, [r7, #4]
 8004a78:	603b      	str	r3, [r7, #0]
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d101      	bne.n	8004a84 <HAL_RS485Ex_Init+0x18>
  {
    return HAL_ERROR;
 8004a80:	2301      	movs	r3, #1
 8004a82:	e05d      	b.n	8004b40 <HAL_RS485Ex_Init+0xd4>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	2288      	movs	r2, #136	@ 0x88
 8004a88:	589b      	ldr	r3, [r3, r2]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d107      	bne.n	8004a9e <HAL_RS485Ex_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	2284      	movs	r2, #132	@ 0x84
 8004a92:	2100      	movs	r1, #0
 8004a94:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_UART_MspInit(huart);
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	0018      	movs	r0, r3
 8004a9a:	f7fc fc2f 	bl	80012fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	2288      	movs	r2, #136	@ 0x88
 8004aa2:	2124      	movs	r1, #36	@ 0x24
 8004aa4:	5099      	str	r1, [r3, r2]

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	681a      	ldr	r2, [r3, #0]
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	2101      	movs	r1, #1
 8004ab2:	438a      	bics	r2, r1
 8004ab4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d003      	beq.n	8004ac6 <HAL_RS485Ex_Init+0x5a>
  {
    UART_AdvFeatureConfig(huart);
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	0018      	movs	r0, r3
 8004ac2:	f7ff f9d1 	bl	8003e68 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	0018      	movs	r0, r3
 8004aca:	f7ff f84f 	bl	8003b6c <UART_SetConfig>
 8004ace:	0003      	movs	r3, r0
 8004ad0:	2b01      	cmp	r3, #1
 8004ad2:	d101      	bne.n	8004ad8 <HAL_RS485Ex_Init+0x6c>
  {
    return HAL_ERROR;
 8004ad4:	2301      	movs	r3, #1
 8004ad6:	e033      	b.n	8004b40 <HAL_RS485Ex_Init+0xd4>
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	689a      	ldr	r2, [r3, #8]
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	2180      	movs	r1, #128	@ 0x80
 8004ae4:	01c9      	lsls	r1, r1, #7
 8004ae6:	430a      	orrs	r2, r1
 8004ae8:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	689b      	ldr	r3, [r3, #8]
 8004af0:	4a15      	ldr	r2, [pc, #84]	@ (8004b48 <HAL_RS485Ex_Init+0xdc>)
 8004af2:	4013      	ands	r3, r2
 8004af4:	0019      	movs	r1, r3
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	68ba      	ldr	r2, [r7, #8]
 8004afc:	430a      	orrs	r2, r1
 8004afe:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	055b      	lsls	r3, r3, #21
 8004b04:	617b      	str	r3, [r7, #20]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	041b      	lsls	r3, r3, #16
 8004b0a:	697a      	ldr	r2, [r7, #20]
 8004b0c:	4313      	orrs	r3, r2
 8004b0e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	4a0d      	ldr	r2, [pc, #52]	@ (8004b4c <HAL_RS485Ex_Init+0xe0>)
 8004b18:	4013      	ands	r3, r2
 8004b1a:	0019      	movs	r1, r3
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	697a      	ldr	r2, [r7, #20]
 8004b22:	430a      	orrs	r2, r1
 8004b24:	601a      	str	r2, [r3, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	681a      	ldr	r2, [r3, #0]
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	2101      	movs	r1, #1
 8004b32:	430a      	orrs	r2, r1
 8004b34:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	0018      	movs	r0, r3
 8004b3a:	f7ff fa49 	bl	8003fd0 <UART_CheckIdleState>
 8004b3e:	0003      	movs	r3, r0
}
 8004b40:	0018      	movs	r0, r3
 8004b42:	46bd      	mov	sp, r7
 8004b44:	b006      	add	sp, #24
 8004b46:	bd80      	pop	{r7, pc}
 8004b48:	ffff7fff 	.word	0xffff7fff
 8004b4c:	fc00ffff 	.word	0xfc00ffff

08004b50 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b082      	sub	sp, #8
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004b58:	46c0      	nop			@ (mov r8, r8)
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	b002      	add	sp, #8
 8004b5e:	bd80      	pop	{r7, pc}

08004b60 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b082      	sub	sp, #8
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8004b68:	46c0      	nop			@ (mov r8, r8)
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	b002      	add	sp, #8
 8004b6e:	bd80      	pop	{r7, pc}

08004b70 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b082      	sub	sp, #8
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8004b78:	46c0      	nop			@ (mov r8, r8)
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	b002      	add	sp, #8
 8004b7e:	bd80      	pop	{r7, pc}

08004b80 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b084      	sub	sp, #16
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2284      	movs	r2, #132	@ 0x84
 8004b8c:	5c9b      	ldrb	r3, [r3, r2]
 8004b8e:	2b01      	cmp	r3, #1
 8004b90:	d101      	bne.n	8004b96 <HAL_UARTEx_DisableFifoMode+0x16>
 8004b92:	2302      	movs	r3, #2
 8004b94:	e027      	b.n	8004be6 <HAL_UARTEx_DisableFifoMode+0x66>
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	2284      	movs	r2, #132	@ 0x84
 8004b9a:	2101      	movs	r1, #1
 8004b9c:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	2288      	movs	r2, #136	@ 0x88
 8004ba2:	2124      	movs	r1, #36	@ 0x24
 8004ba4:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	681a      	ldr	r2, [r3, #0]
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	2101      	movs	r1, #1
 8004bba:	438a      	bics	r2, r1
 8004bbc:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	4a0b      	ldr	r2, [pc, #44]	@ (8004bf0 <HAL_UARTEx_DisableFifoMode+0x70>)
 8004bc2:	4013      	ands	r3, r2
 8004bc4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	2200      	movs	r2, #0
 8004bca:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	68fa      	ldr	r2, [r7, #12]
 8004bd2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2288      	movs	r2, #136	@ 0x88
 8004bd8:	2120      	movs	r1, #32
 8004bda:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2284      	movs	r2, #132	@ 0x84
 8004be0:	2100      	movs	r1, #0
 8004be2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004be4:	2300      	movs	r3, #0
}
 8004be6:	0018      	movs	r0, r3
 8004be8:	46bd      	mov	sp, r7
 8004bea:	b004      	add	sp, #16
 8004bec:	bd80      	pop	{r7, pc}
 8004bee:	46c0      	nop			@ (mov r8, r8)
 8004bf0:	dfffffff 	.word	0xdfffffff

08004bf4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b084      	sub	sp, #16
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	6078      	str	r0, [r7, #4]
 8004bfc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	2284      	movs	r2, #132	@ 0x84
 8004c02:	5c9b      	ldrb	r3, [r3, r2]
 8004c04:	2b01      	cmp	r3, #1
 8004c06:	d101      	bne.n	8004c0c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004c08:	2302      	movs	r3, #2
 8004c0a:	e02e      	b.n	8004c6a <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2284      	movs	r2, #132	@ 0x84
 8004c10:	2101      	movs	r1, #1
 8004c12:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2288      	movs	r2, #136	@ 0x88
 8004c18:	2124      	movs	r1, #36	@ 0x24
 8004c1a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	681a      	ldr	r2, [r3, #0]
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	2101      	movs	r1, #1
 8004c30:	438a      	bics	r2, r1
 8004c32:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	689b      	ldr	r3, [r3, #8]
 8004c3a:	00db      	lsls	r3, r3, #3
 8004c3c:	08d9      	lsrs	r1, r3, #3
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	683a      	ldr	r2, [r7, #0]
 8004c44:	430a      	orrs	r2, r1
 8004c46:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	0018      	movs	r0, r3
 8004c4c:	f000 f8bc 	bl	8004dc8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	68fa      	ldr	r2, [r7, #12]
 8004c56:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2288      	movs	r2, #136	@ 0x88
 8004c5c:	2120      	movs	r1, #32
 8004c5e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2284      	movs	r2, #132	@ 0x84
 8004c64:	2100      	movs	r1, #0
 8004c66:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004c68:	2300      	movs	r3, #0
}
 8004c6a:	0018      	movs	r0, r3
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	b004      	add	sp, #16
 8004c70:	bd80      	pop	{r7, pc}
	...

08004c74 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004c74:	b580      	push	{r7, lr}
 8004c76:	b084      	sub	sp, #16
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
 8004c7c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2284      	movs	r2, #132	@ 0x84
 8004c82:	5c9b      	ldrb	r3, [r3, r2]
 8004c84:	2b01      	cmp	r3, #1
 8004c86:	d101      	bne.n	8004c8c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004c88:	2302      	movs	r3, #2
 8004c8a:	e02f      	b.n	8004cec <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2284      	movs	r2, #132	@ 0x84
 8004c90:	2101      	movs	r1, #1
 8004c92:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2288      	movs	r2, #136	@ 0x88
 8004c98:	2124      	movs	r1, #36	@ 0x24
 8004c9a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	681a      	ldr	r2, [r3, #0]
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	2101      	movs	r1, #1
 8004cb0:	438a      	bics	r2, r1
 8004cb2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	689b      	ldr	r3, [r3, #8]
 8004cba:	4a0e      	ldr	r2, [pc, #56]	@ (8004cf4 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8004cbc:	4013      	ands	r3, r2
 8004cbe:	0019      	movs	r1, r3
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	683a      	ldr	r2, [r7, #0]
 8004cc6:	430a      	orrs	r2, r1
 8004cc8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	0018      	movs	r0, r3
 8004cce:	f000 f87b 	bl	8004dc8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	68fa      	ldr	r2, [r7, #12]
 8004cd8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2288      	movs	r2, #136	@ 0x88
 8004cde:	2120      	movs	r1, #32
 8004ce0:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	2284      	movs	r2, #132	@ 0x84
 8004ce6:	2100      	movs	r1, #0
 8004ce8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004cea:	2300      	movs	r3, #0
}
 8004cec:	0018      	movs	r0, r3
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	b004      	add	sp, #16
 8004cf2:	bd80      	pop	{r7, pc}
 8004cf4:	f1ffffff 	.word	0xf1ffffff

08004cf8 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004cf8:	b5b0      	push	{r4, r5, r7, lr}
 8004cfa:	b08a      	sub	sp, #40	@ 0x28
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	60f8      	str	r0, [r7, #12]
 8004d00:	60b9      	str	r1, [r7, #8]
 8004d02:	1dbb      	adds	r3, r7, #6
 8004d04:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	228c      	movs	r2, #140	@ 0x8c
 8004d0a:	589b      	ldr	r3, [r3, r2]
 8004d0c:	2b20      	cmp	r3, #32
 8004d0e:	d156      	bne.n	8004dbe <HAL_UARTEx_ReceiveToIdle_DMA+0xc6>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d10:	68bb      	ldr	r3, [r7, #8]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d003      	beq.n	8004d1e <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8004d16:	1dbb      	adds	r3, r7, #6
 8004d18:	881b      	ldrh	r3, [r3, #0]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d101      	bne.n	8004d22 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8004d1e:	2301      	movs	r3, #1
 8004d20:	e04e      	b.n	8004dc0 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a uint16_t frontier, as data copy from RDR will be
       handled by DMA from a uint16_t frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	689a      	ldr	r2, [r3, #8]
 8004d26:	2380      	movs	r3, #128	@ 0x80
 8004d28:	015b      	lsls	r3, r3, #5
 8004d2a:	429a      	cmp	r2, r3
 8004d2c:	d109      	bne.n	8004d42 <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	691b      	ldr	r3, [r3, #16]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d105      	bne.n	8004d42 <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004d36:	68bb      	ldr	r3, [r7, #8]
 8004d38:	2201      	movs	r2, #1
 8004d3a:	4013      	ands	r3, r2
 8004d3c:	d001      	beq.n	8004d42 <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
      {
        return  HAL_ERROR;
 8004d3e:	2301      	movs	r3, #1
 8004d40:	e03e      	b.n	8004dc0 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
      }
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	2201      	movs	r2, #1
 8004d46:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8004d4e:	2527      	movs	r5, #39	@ 0x27
 8004d50:	197c      	adds	r4, r7, r5
 8004d52:	1dbb      	adds	r3, r7, #6
 8004d54:	881a      	ldrh	r2, [r3, #0]
 8004d56:	68b9      	ldr	r1, [r7, #8]
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	0018      	movs	r0, r3
 8004d5c:	f7ff fa52 	bl	8004204 <UART_Start_Receive_DMA>
 8004d60:	0003      	movs	r3, r0
 8004d62:	7023      	strb	r3, [r4, #0]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8004d64:	197b      	adds	r3, r7, r5
 8004d66:	781b      	ldrb	r3, [r3, #0]
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d124      	bne.n	8004db6 <HAL_UARTEx_ReceiveToIdle_DMA+0xbe>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004d70:	2b01      	cmp	r3, #1
 8004d72:	d11c      	bne.n	8004dae <HAL_UARTEx_ReceiveToIdle_DMA+0xb6>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	2210      	movs	r2, #16
 8004d7a:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004d7c:	f3ef 8310 	mrs	r3, PRIMASK
 8004d80:	617b      	str	r3, [r7, #20]
  return(result);
 8004d82:	697b      	ldr	r3, [r7, #20]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d84:	623b      	str	r3, [r7, #32]
 8004d86:	2301      	movs	r3, #1
 8004d88:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d8a:	69bb      	ldr	r3, [r7, #24]
 8004d8c:	f383 8810 	msr	PRIMASK, r3
}
 8004d90:	46c0      	nop			@ (mov r8, r8)
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	681a      	ldr	r2, [r3, #0]
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	2110      	movs	r1, #16
 8004d9e:	430a      	orrs	r2, r1
 8004da0:	601a      	str	r2, [r3, #0]
 8004da2:	6a3b      	ldr	r3, [r7, #32]
 8004da4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004da6:	69fb      	ldr	r3, [r7, #28]
 8004da8:	f383 8810 	msr	PRIMASK, r3
}
 8004dac:	e003      	b.n	8004db6 <HAL_UARTEx_ReceiveToIdle_DMA+0xbe>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8004dae:	2327      	movs	r3, #39	@ 0x27
 8004db0:	18fb      	adds	r3, r7, r3
 8004db2:	2201      	movs	r2, #1
 8004db4:	701a      	strb	r2, [r3, #0]
      }
    }

    return status;
 8004db6:	2327      	movs	r3, #39	@ 0x27
 8004db8:	18fb      	adds	r3, r7, r3
 8004dba:	781b      	ldrb	r3, [r3, #0]
 8004dbc:	e000      	b.n	8004dc0 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
  }
  else
  {
    return HAL_BUSY;
 8004dbe:	2302      	movs	r3, #2
  }
}
 8004dc0:	0018      	movs	r0, r3
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	b00a      	add	sp, #40	@ 0x28
 8004dc6:	bdb0      	pop	{r4, r5, r7, pc}

08004dc8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004dc8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004dca:	b085      	sub	sp, #20
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d108      	bne.n	8004dea <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	226a      	movs	r2, #106	@ 0x6a
 8004ddc:	2101      	movs	r1, #1
 8004dde:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2268      	movs	r2, #104	@ 0x68
 8004de4:	2101      	movs	r1, #1
 8004de6:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004de8:	e043      	b.n	8004e72 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004dea:	260f      	movs	r6, #15
 8004dec:	19bb      	adds	r3, r7, r6
 8004dee:	2208      	movs	r2, #8
 8004df0:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004df2:	200e      	movs	r0, #14
 8004df4:	183b      	adds	r3, r7, r0
 8004df6:	2208      	movs	r2, #8
 8004df8:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	689b      	ldr	r3, [r3, #8]
 8004e00:	0e5b      	lsrs	r3, r3, #25
 8004e02:	b2da      	uxtb	r2, r3
 8004e04:	240d      	movs	r4, #13
 8004e06:	193b      	adds	r3, r7, r4
 8004e08:	2107      	movs	r1, #7
 8004e0a:	400a      	ands	r2, r1
 8004e0c:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	689b      	ldr	r3, [r3, #8]
 8004e14:	0f5b      	lsrs	r3, r3, #29
 8004e16:	b2da      	uxtb	r2, r3
 8004e18:	250c      	movs	r5, #12
 8004e1a:	197b      	adds	r3, r7, r5
 8004e1c:	2107      	movs	r1, #7
 8004e1e:	400a      	ands	r2, r1
 8004e20:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004e22:	183b      	adds	r3, r7, r0
 8004e24:	781b      	ldrb	r3, [r3, #0]
 8004e26:	197a      	adds	r2, r7, r5
 8004e28:	7812      	ldrb	r2, [r2, #0]
 8004e2a:	4914      	ldr	r1, [pc, #80]	@ (8004e7c <UARTEx_SetNbDataToProcess+0xb4>)
 8004e2c:	5c8a      	ldrb	r2, [r1, r2]
 8004e2e:	435a      	muls	r2, r3
 8004e30:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8004e32:	197b      	adds	r3, r7, r5
 8004e34:	781b      	ldrb	r3, [r3, #0]
 8004e36:	4a12      	ldr	r2, [pc, #72]	@ (8004e80 <UARTEx_SetNbDataToProcess+0xb8>)
 8004e38:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004e3a:	0019      	movs	r1, r3
 8004e3c:	f7fb f9ee 	bl	800021c <__divsi3>
 8004e40:	0003      	movs	r3, r0
 8004e42:	b299      	uxth	r1, r3
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	226a      	movs	r2, #106	@ 0x6a
 8004e48:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004e4a:	19bb      	adds	r3, r7, r6
 8004e4c:	781b      	ldrb	r3, [r3, #0]
 8004e4e:	193a      	adds	r2, r7, r4
 8004e50:	7812      	ldrb	r2, [r2, #0]
 8004e52:	490a      	ldr	r1, [pc, #40]	@ (8004e7c <UARTEx_SetNbDataToProcess+0xb4>)
 8004e54:	5c8a      	ldrb	r2, [r1, r2]
 8004e56:	435a      	muls	r2, r3
 8004e58:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8004e5a:	193b      	adds	r3, r7, r4
 8004e5c:	781b      	ldrb	r3, [r3, #0]
 8004e5e:	4a08      	ldr	r2, [pc, #32]	@ (8004e80 <UARTEx_SetNbDataToProcess+0xb8>)
 8004e60:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004e62:	0019      	movs	r1, r3
 8004e64:	f7fb f9da 	bl	800021c <__divsi3>
 8004e68:	0003      	movs	r3, r0
 8004e6a:	b299      	uxth	r1, r3
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2268      	movs	r2, #104	@ 0x68
 8004e70:	5299      	strh	r1, [r3, r2]
}
 8004e72:	46c0      	nop			@ (mov r8, r8)
 8004e74:	46bd      	mov	sp, r7
 8004e76:	b005      	add	sp, #20
 8004e78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e7a:	46c0      	nop			@ (mov r8, r8)
 8004e7c:	080051a8 	.word	0x080051a8
 8004e80:	080051b0 	.word	0x080051b0

08004e84 <memset>:
 8004e84:	0003      	movs	r3, r0
 8004e86:	1882      	adds	r2, r0, r2
 8004e88:	4293      	cmp	r3, r2
 8004e8a:	d100      	bne.n	8004e8e <memset+0xa>
 8004e8c:	4770      	bx	lr
 8004e8e:	7019      	strb	r1, [r3, #0]
 8004e90:	3301      	adds	r3, #1
 8004e92:	e7f9      	b.n	8004e88 <memset+0x4>

08004e94 <__libc_init_array>:
 8004e94:	b570      	push	{r4, r5, r6, lr}
 8004e96:	2600      	movs	r6, #0
 8004e98:	4c0c      	ldr	r4, [pc, #48]	@ (8004ecc <__libc_init_array+0x38>)
 8004e9a:	4d0d      	ldr	r5, [pc, #52]	@ (8004ed0 <__libc_init_array+0x3c>)
 8004e9c:	1b64      	subs	r4, r4, r5
 8004e9e:	10a4      	asrs	r4, r4, #2
 8004ea0:	42a6      	cmp	r6, r4
 8004ea2:	d109      	bne.n	8004eb8 <__libc_init_array+0x24>
 8004ea4:	2600      	movs	r6, #0
 8004ea6:	f000 f823 	bl	8004ef0 <_init>
 8004eaa:	4c0a      	ldr	r4, [pc, #40]	@ (8004ed4 <__libc_init_array+0x40>)
 8004eac:	4d0a      	ldr	r5, [pc, #40]	@ (8004ed8 <__libc_init_array+0x44>)
 8004eae:	1b64      	subs	r4, r4, r5
 8004eb0:	10a4      	asrs	r4, r4, #2
 8004eb2:	42a6      	cmp	r6, r4
 8004eb4:	d105      	bne.n	8004ec2 <__libc_init_array+0x2e>
 8004eb6:	bd70      	pop	{r4, r5, r6, pc}
 8004eb8:	00b3      	lsls	r3, r6, #2
 8004eba:	58eb      	ldr	r3, [r5, r3]
 8004ebc:	4798      	blx	r3
 8004ebe:	3601      	adds	r6, #1
 8004ec0:	e7ee      	b.n	8004ea0 <__libc_init_array+0xc>
 8004ec2:	00b3      	lsls	r3, r6, #2
 8004ec4:	58eb      	ldr	r3, [r5, r3]
 8004ec6:	4798      	blx	r3
 8004ec8:	3601      	adds	r6, #1
 8004eca:	e7f2      	b.n	8004eb2 <__libc_init_array+0x1e>
 8004ecc:	080051b8 	.word	0x080051b8
 8004ed0:	080051b8 	.word	0x080051b8
 8004ed4:	080051bc 	.word	0x080051bc
 8004ed8:	080051b8 	.word	0x080051b8

08004edc <memcpy>:
 8004edc:	2300      	movs	r3, #0
 8004ede:	b510      	push	{r4, lr}
 8004ee0:	429a      	cmp	r2, r3
 8004ee2:	d100      	bne.n	8004ee6 <memcpy+0xa>
 8004ee4:	bd10      	pop	{r4, pc}
 8004ee6:	5ccc      	ldrb	r4, [r1, r3]
 8004ee8:	54c4      	strb	r4, [r0, r3]
 8004eea:	3301      	adds	r3, #1
 8004eec:	e7f8      	b.n	8004ee0 <memcpy+0x4>
	...

08004ef0 <_init>:
 8004ef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ef2:	46c0      	nop			@ (mov r8, r8)
 8004ef4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ef6:	bc08      	pop	{r3}
 8004ef8:	469e      	mov	lr, r3
 8004efa:	4770      	bx	lr

08004efc <_fini>:
 8004efc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004efe:	46c0      	nop			@ (mov r8, r8)
 8004f00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f02:	bc08      	pop	{r3}
 8004f04:	469e      	mov	lr, r3
 8004f06:	4770      	bx	lr
