Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/will/Code/VHDL/final/misc/node_matrix_tb_isim_beh.exe -prj /home/will/Code/VHDL/final/misc/node_matrix_tb_beh.prj work.node_matrix_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/will/Code/VHDL/final/misc/../weight_reg.vhd" into library work
Parsing VHDL file "/home/will/Code/VHDL/final/misc/../path_reg.vhd" into library work
Parsing VHDL file "/home/will/Code/VHDL/final/misc/../node.vhd" into library work
Parsing VHDL file "/home/will/Code/VHDL/final/misc/../node_matrix.vhd" into library work
Parsing VHDL file "/home/will/Code/VHDL/final/misc/../node_matrix_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 99096 KB
Fuse CPU Usage: 1020 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity path_reg [path_reg_default]
Compiling architecture behavioral of entity weight_reg [weight_reg_default]
Compiling architecture behavioral of entity node [node_default]
Compiling architecture behavioral of entity node_matrix [node_matrix_default]
Compiling architecture behavior of entity node_matrix_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 12 VHDL Units
Built simulation executable /home/will/Code/VHDL/final/misc/node_matrix_tb_isim_beh.exe
Fuse Memory Usage: 1195488 KB
Fuse CPU Usage: 1270 ms
GCC CPU Usage: 3970 ms
