{
    "pips": {
        "CLK_BUFG_BOT_R.CLK_BUFG_BOT_R_CK_MUXED0->>CLK_BUFG_BUFGCTRL0_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL0_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BOT_R_CK_MUXED0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BOT_R_CK_MUXED1->>CLK_BUFG_BUFGCTRL0_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL0_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BOT_R_CK_MUXED1"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BOT_R_CK_MUXED2->>CLK_BUFG_BUFGCTRL1_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL1_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BOT_R_CK_MUXED2"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BOT_R_CK_MUXED3->>CLK_BUFG_BUFGCTRL1_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL1_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BOT_R_CK_MUXED3"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BOT_R_CK_MUXED4->>CLK_BUFG_BUFGCTRL2_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL2_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BOT_R_CK_MUXED4"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BOT_R_CK_MUXED5->>CLK_BUFG_BUFGCTRL2_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL2_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BOT_R_CK_MUXED5"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BOT_R_CK_MUXED6->>CLK_BUFG_BUFGCTRL3_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL3_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BOT_R_CK_MUXED6"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BOT_R_CK_MUXED7->>CLK_BUFG_BUFGCTRL3_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL3_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BOT_R_CK_MUXED7"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BOT_R_CK_MUXED8->>CLK_BUFG_BUFGCTRL4_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL4_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BOT_R_CK_MUXED8"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BOT_R_CK_MUXED9->>CLK_BUFG_BUFGCTRL4_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL4_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BOT_R_CK_MUXED9"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BOT_R_CK_MUXED10->>CLK_BUFG_BUFGCTRL5_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL5_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BOT_R_CK_MUXED10"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BOT_R_CK_MUXED11->>CLK_BUFG_BUFGCTRL5_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL5_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BOT_R_CK_MUXED11"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BOT_R_CK_MUXED12->>CLK_BUFG_BUFGCTRL6_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL6_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BOT_R_CK_MUXED12"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BOT_R_CK_MUXED13->>CLK_BUFG_BUFGCTRL6_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL6_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BOT_R_CK_MUXED13"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BOT_R_CK_MUXED14->>CLK_BUFG_BUFGCTRL7_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL7_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BOT_R_CK_MUXED14"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BOT_R_CK_MUXED15->>CLK_BUFG_BUFGCTRL7_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL7_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BOT_R_CK_MUXED15"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BOT_R_CK_MUXED16->>CLK_BUFG_BUFGCTRL8_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL8_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BOT_R_CK_MUXED16"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BOT_R_CK_MUXED17->>CLK_BUFG_BUFGCTRL8_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL8_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BOT_R_CK_MUXED17"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BOT_R_CK_MUXED18->>CLK_BUFG_BUFGCTRL9_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL9_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BOT_R_CK_MUXED18"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BOT_R_CK_MUXED19->>CLK_BUFG_BUFGCTRL9_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL9_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BOT_R_CK_MUXED19"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BOT_R_CK_MUXED20->>CLK_BUFG_BUFGCTRL10_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL10_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BOT_R_CK_MUXED20"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BOT_R_CK_MUXED21->>CLK_BUFG_BUFGCTRL10_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL10_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BOT_R_CK_MUXED21"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BOT_R_CK_MUXED22->>CLK_BUFG_BUFGCTRL11_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL11_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BOT_R_CK_MUXED22"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BOT_R_CK_MUXED23->>CLK_BUFG_BUFGCTRL11_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL11_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BOT_R_CK_MUXED23"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BOT_R_CK_MUXED24->>CLK_BUFG_BUFGCTRL12_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL12_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BOT_R_CK_MUXED24"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BOT_R_CK_MUXED25->>CLK_BUFG_BUFGCTRL12_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL12_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BOT_R_CK_MUXED25"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BOT_R_CK_MUXED26->>CLK_BUFG_BUFGCTRL13_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL13_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BOT_R_CK_MUXED26"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BOT_R_CK_MUXED27->>CLK_BUFG_BUFGCTRL13_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL13_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BOT_R_CK_MUXED27"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BOT_R_CK_MUXED28->>CLK_BUFG_BUFGCTRL14_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL14_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BOT_R_CK_MUXED28"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BOT_R_CK_MUXED29->>CLK_BUFG_BUFGCTRL14_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL14_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BOT_R_CK_MUXED29"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BOT_R_CK_MUXED30->>CLK_BUFG_BUFGCTRL15_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL15_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BOT_R_CK_MUXED30"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BOT_R_CK_MUXED31->>CLK_BUFG_BUFGCTRL15_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL15_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.068",
                    "0.075",
                    "0.182",
                    "0.200"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BOT_R_CK_MUXED31"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BUFGCTRL0_I0->>CLK_BUFG_BUFGCTRL0_O": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.026",
                    "0.029",
                    "0.091",
                    "0.101"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL0_O",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "1",
            "src_to_dst": {
                "delay": [
                    "0.026",
                    "0.029",
                    "0.091",
                    "0.101"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BUFGCTRL0_I0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BUFGCTRL0_O->>CLK_BUFG_CK_GCLK0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "CLK_BUFG_CK_GCLK0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "CLK_BUFG_BUFGCTRL0_O"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BUFGCTRL0_O->>CLK_BUFG_R_FBG_OUT0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_FBG_OUT0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BUFGCTRL0_O"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BUFGCTRL1_I0->>CLK_BUFG_BUFGCTRL1_O": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.026",
                    "0.029",
                    "0.091",
                    "0.101"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL1_O",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "1",
            "src_to_dst": {
                "delay": [
                    "0.026",
                    "0.029",
                    "0.091",
                    "0.101"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BUFGCTRL1_I0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BUFGCTRL1_O->>CLK_BUFG_CK_GCLK1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "CLK_BUFG_CK_GCLK1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "CLK_BUFG_BUFGCTRL1_O"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BUFGCTRL1_O->>CLK_BUFG_R_FBG_OUT1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_FBG_OUT1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BUFGCTRL1_O"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BUFGCTRL2_I0->>CLK_BUFG_BUFGCTRL2_O": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.026",
                    "0.029",
                    "0.091",
                    "0.101"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL2_O",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "1",
            "src_to_dst": {
                "delay": [
                    "0.026",
                    "0.029",
                    "0.091",
                    "0.101"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BUFGCTRL2_I0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BUFGCTRL2_O->>CLK_BUFG_CK_GCLK2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "CLK_BUFG_CK_GCLK2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "CLK_BUFG_BUFGCTRL2_O"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BUFGCTRL2_O->>CLK_BUFG_R_FBG_OUT2": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_FBG_OUT2",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BUFGCTRL2_O"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BUFGCTRL3_I0->>CLK_BUFG_BUFGCTRL3_O": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.026",
                    "0.029",
                    "0.091",
                    "0.101"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL3_O",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "1",
            "src_to_dst": {
                "delay": [
                    "0.026",
                    "0.029",
                    "0.091",
                    "0.101"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BUFGCTRL3_I0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BUFGCTRL3_O->>CLK_BUFG_CK_GCLK3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "CLK_BUFG_CK_GCLK3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "CLK_BUFG_BUFGCTRL3_O"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BUFGCTRL3_O->>CLK_BUFG_R_FBG_OUT3": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_FBG_OUT3",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BUFGCTRL3_O"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BUFGCTRL4_I0->>CLK_BUFG_BUFGCTRL4_O": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.026",
                    "0.029",
                    "0.091",
                    "0.101"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL4_O",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "1",
            "src_to_dst": {
                "delay": [
                    "0.026",
                    "0.029",
                    "0.091",
                    "0.101"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BUFGCTRL4_I0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BUFGCTRL4_O->>CLK_BUFG_CK_GCLK4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "CLK_BUFG_CK_GCLK4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "CLK_BUFG_BUFGCTRL4_O"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BUFGCTRL4_O->>CLK_BUFG_R_FBG_OUT4": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_FBG_OUT4",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BUFGCTRL4_O"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BUFGCTRL5_I0->>CLK_BUFG_BUFGCTRL5_O": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.026",
                    "0.029",
                    "0.091",
                    "0.101"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL5_O",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "1",
            "src_to_dst": {
                "delay": [
                    "0.026",
                    "0.029",
                    "0.091",
                    "0.101"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BUFGCTRL5_I0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BUFGCTRL5_O->>CLK_BUFG_CK_GCLK5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "CLK_BUFG_CK_GCLK5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "CLK_BUFG_BUFGCTRL5_O"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BUFGCTRL5_O->>CLK_BUFG_R_FBG_OUT5": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_FBG_OUT5",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BUFGCTRL5_O"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BUFGCTRL6_I0->>CLK_BUFG_BUFGCTRL6_O": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.026",
                    "0.029",
                    "0.091",
                    "0.101"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL6_O",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "1",
            "src_to_dst": {
                "delay": [
                    "0.026",
                    "0.029",
                    "0.091",
                    "0.101"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BUFGCTRL6_I0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BUFGCTRL6_O->>CLK_BUFG_CK_GCLK6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "CLK_BUFG_CK_GCLK6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "CLK_BUFG_BUFGCTRL6_O"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BUFGCTRL6_O->>CLK_BUFG_R_FBG_OUT6": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_FBG_OUT6",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BUFGCTRL6_O"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BUFGCTRL7_I0->>CLK_BUFG_BUFGCTRL7_O": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.026",
                    "0.029",
                    "0.091",
                    "0.101"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL7_O",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "1",
            "src_to_dst": {
                "delay": [
                    "0.026",
                    "0.029",
                    "0.091",
                    "0.101"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BUFGCTRL7_I0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BUFGCTRL7_O->>CLK_BUFG_CK_GCLK7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "CLK_BUFG_CK_GCLK7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "CLK_BUFG_BUFGCTRL7_O"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BUFGCTRL7_O->>CLK_BUFG_R_FBG_OUT7": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_FBG_OUT7",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BUFGCTRL7_O"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BUFGCTRL8_I0->>CLK_BUFG_BUFGCTRL8_O": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.026",
                    "0.029",
                    "0.091",
                    "0.101"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL8_O",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "1",
            "src_to_dst": {
                "delay": [
                    "0.026",
                    "0.029",
                    "0.091",
                    "0.101"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BUFGCTRL8_I0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BUFGCTRL8_O->>CLK_BUFG_CK_GCLK8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "CLK_BUFG_CK_GCLK8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "CLK_BUFG_BUFGCTRL8_O"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BUFGCTRL8_O->>CLK_BUFG_R_FBG_OUT8": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_FBG_OUT8",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BUFGCTRL8_O"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BUFGCTRL9_I0->>CLK_BUFG_BUFGCTRL9_O": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.026",
                    "0.029",
                    "0.091",
                    "0.101"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL9_O",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "1",
            "src_to_dst": {
                "delay": [
                    "0.026",
                    "0.029",
                    "0.091",
                    "0.101"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BUFGCTRL9_I0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BUFGCTRL9_O->>CLK_BUFG_CK_GCLK9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "CLK_BUFG_CK_GCLK9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "CLK_BUFG_BUFGCTRL9_O"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BUFGCTRL9_O->>CLK_BUFG_R_FBG_OUT9": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_FBG_OUT9",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BUFGCTRL9_O"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BUFGCTRL10_I0->>CLK_BUFG_BUFGCTRL10_O": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.026",
                    "0.029",
                    "0.091",
                    "0.101"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL10_O",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "1",
            "src_to_dst": {
                "delay": [
                    "0.026",
                    "0.029",
                    "0.091",
                    "0.101"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BUFGCTRL10_I0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BUFGCTRL10_O->>CLK_BUFG_CK_GCLK10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "CLK_BUFG_CK_GCLK10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "CLK_BUFG_BUFGCTRL10_O"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BUFGCTRL10_O->>CLK_BUFG_R_FBG_OUT10": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_FBG_OUT10",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BUFGCTRL10_O"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BUFGCTRL11_I0->>CLK_BUFG_BUFGCTRL11_O": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.026",
                    "0.029",
                    "0.091",
                    "0.101"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL11_O",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "1",
            "src_to_dst": {
                "delay": [
                    "0.026",
                    "0.029",
                    "0.091",
                    "0.101"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BUFGCTRL11_I0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BUFGCTRL11_O->>CLK_BUFG_CK_GCLK11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "CLK_BUFG_CK_GCLK11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "CLK_BUFG_BUFGCTRL11_O"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BUFGCTRL11_O->>CLK_BUFG_R_FBG_OUT11": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_FBG_OUT11",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BUFGCTRL11_O"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BUFGCTRL12_I0->>CLK_BUFG_BUFGCTRL12_O": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.026",
                    "0.029",
                    "0.091",
                    "0.101"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL12_O",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "1",
            "src_to_dst": {
                "delay": [
                    "0.026",
                    "0.029",
                    "0.091",
                    "0.101"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BUFGCTRL12_I0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BUFGCTRL12_O->>CLK_BUFG_CK_GCLK12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "CLK_BUFG_CK_GCLK12",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "CLK_BUFG_BUFGCTRL12_O"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BUFGCTRL12_O->>CLK_BUFG_R_FBG_OUT12": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_FBG_OUT12",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BUFGCTRL12_O"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BUFGCTRL13_I0->>CLK_BUFG_BUFGCTRL13_O": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.026",
                    "0.029",
                    "0.091",
                    "0.101"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL13_O",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "1",
            "src_to_dst": {
                "delay": [
                    "0.026",
                    "0.029",
                    "0.091",
                    "0.101"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BUFGCTRL13_I0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BUFGCTRL13_O->>CLK_BUFG_CK_GCLK13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "CLK_BUFG_CK_GCLK13",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "CLK_BUFG_BUFGCTRL13_O"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BUFGCTRL13_O->>CLK_BUFG_R_FBG_OUT13": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_FBG_OUT13",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BUFGCTRL13_O"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BUFGCTRL14_I0->>CLK_BUFG_BUFGCTRL14_O": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.026",
                    "0.029",
                    "0.091",
                    "0.101"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL14_O",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "1",
            "src_to_dst": {
                "delay": [
                    "0.026",
                    "0.029",
                    "0.091",
                    "0.101"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BUFGCTRL14_I0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BUFGCTRL14_O->>CLK_BUFG_CK_GCLK14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "CLK_BUFG_CK_GCLK14",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "CLK_BUFG_BUFGCTRL14_O"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BUFGCTRL14_O->>CLK_BUFG_R_FBG_OUT14": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_FBG_OUT14",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BUFGCTRL14_O"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BUFGCTRL15_I0->>CLK_BUFG_BUFGCTRL15_O": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.026",
                    "0.029",
                    "0.091",
                    "0.101"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL15_O",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "1",
            "src_to_dst": {
                "delay": [
                    "0.026",
                    "0.029",
                    "0.091",
                    "0.101"
                ],
                "in_cap": null,
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BUFGCTRL15_I0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BUFGCTRL15_O->>CLK_BUFG_CK_GCLK15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "dst_wire": "CLK_BUFG_CK_GCLK15",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": null,
                "res": null
            },
            "src_wire": "CLK_BUFG_BUFGCTRL15_O"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_BUFGCTRL15_O->>CLK_BUFG_R_FBG_OUT15": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_FBG_OUT15",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.000",
                    "0.000",
                    "0.000",
                    "0.000"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_BUFGCTRL15_O"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX0_0->>CLK_BUFG_R_BUFGCTRL0_S1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL0_S1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX0_0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX0_1->>CLK_BUFG_R_BUFGCTRL4_S1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL4_S1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX0_1"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX0_2->>CLK_BUFG_R_BUFGCTRL8_S1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL8_S1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX0_2"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX0_3->>CLK_BUFG_R_BUFGCTRL12_S1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL12_S1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX0_3"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX1_0->>CLK_BUFG_R_BUFGCTRL1_S1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL1_S1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX1_0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX1_1->>CLK_BUFG_R_BUFGCTRL5_S1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL5_S1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX1_1"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX1_2->>CLK_BUFG_R_BUFGCTRL9_S1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL9_S1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX1_2"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX1_3->>CLK_BUFG_R_BUFGCTRL13_S1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL13_S1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX1_3"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX2_0->>CLK_BUFG_R_BUFGCTRL2_S1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL2_S1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX2_0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX2_1->>CLK_BUFG_R_BUFGCTRL6_S1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL6_S1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX2_1"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX2_2->>CLK_BUFG_R_BUFGCTRL10_S1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL10_S1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX2_2"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX2_3->>CLK_BUFG_R_BUFGCTRL14_S1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL14_S1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX2_3"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX3_0->>CLK_BUFG_R_BUFGCTRL3_S1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL3_S1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX3_0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX3_1->>CLK_BUFG_R_BUFGCTRL7_S1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL7_S1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX3_1"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX3_2->>CLK_BUFG_R_BUFGCTRL11_S1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL11_S1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX3_2"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX3_3->>CLK_BUFG_R_BUFGCTRL15_S1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL15_S1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX3_3"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX4_0->>CLK_BUFG_R_BUFGCTRL0_S0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL0_S0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX4_0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX4_1->>CLK_BUFG_R_BUFGCTRL4_S0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL4_S0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX4_1"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX4_2->>CLK_BUFG_R_BUFGCTRL8_S0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL8_S0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX4_2"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX4_3->>CLK_BUFG_R_BUFGCTRL12_S0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL12_S0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX4_3"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX5_0->>CLK_BUFG_R_BUFGCTRL1_S0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL1_S0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX5_0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX5_1->>CLK_BUFG_R_BUFGCTRL5_S0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL5_S0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX5_1"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX5_2->>CLK_BUFG_R_BUFGCTRL9_S0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL9_S0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX5_2"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX5_3->>CLK_BUFG_R_BUFGCTRL13_S0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL13_S0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX5_3"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX6_0->>CLK_BUFG_R_BUFGCTRL2_S0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL2_S0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX6_0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX6_1->>CLK_BUFG_R_BUFGCTRL6_S0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL6_S0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX6_1"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX6_2->>CLK_BUFG_R_BUFGCTRL10_S0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL10_S0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX6_2"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX6_3->>CLK_BUFG_R_BUFGCTRL14_S0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL14_S0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX6_3"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX7_0->>CLK_BUFG_R_BUFGCTRL3_S0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL3_S0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX7_0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX7_1->>CLK_BUFG_R_BUFGCTRL7_S0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL7_S0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX7_1"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX7_2->>CLK_BUFG_R_BUFGCTRL11_S0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL11_S0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX7_2"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX7_3->>CLK_BUFG_R_BUFGCTRL15_S0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL15_S0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX7_3"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX8_0->>CLK_BUFG_R_BUFGCTRL0_IGNORE1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL0_IGNORE1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX8_0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX8_1->>CLK_BUFG_R_BUFGCTRL4_IGNORE1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL4_IGNORE1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX8_1"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX8_2->>CLK_BUFG_R_BUFGCTRL8_IGNORE1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL8_IGNORE1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX8_2"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX8_3->>CLK_BUFG_R_BUFGCTRL12_IGNORE1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL12_IGNORE1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX8_3"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX9_0->>CLK_BUFG_R_BUFGCTRL1_IGNORE1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL1_IGNORE1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX9_0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX9_1->>CLK_BUFG_R_BUFGCTRL5_IGNORE1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL5_IGNORE1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX9_1"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX9_2->>CLK_BUFG_R_BUFGCTRL9_IGNORE1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL9_IGNORE1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX9_2"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX9_3->>CLK_BUFG_R_BUFGCTRL13_IGNORE1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL13_IGNORE1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX9_3"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX10_0->>CLK_BUFG_R_BUFGCTRL2_IGNORE1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL2_IGNORE1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX10_0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX10_1->>CLK_BUFG_R_BUFGCTRL6_IGNORE1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL6_IGNORE1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX10_1"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX10_2->>CLK_BUFG_R_BUFGCTRL10_IGNORE1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL10_IGNORE1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX10_2"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX10_3->>CLK_BUFG_R_BUFGCTRL14_IGNORE1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL14_IGNORE1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX10_3"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX11_0->>CLK_BUFG_R_BUFGCTRL3_IGNORE1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL3_IGNORE1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX11_0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX11_1->>CLK_BUFG_R_BUFGCTRL7_IGNORE1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL7_IGNORE1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX11_1"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX11_2->>CLK_BUFG_R_BUFGCTRL11_IGNORE1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL11_IGNORE1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX11_2"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX11_3->>CLK_BUFG_R_BUFGCTRL15_IGNORE1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL15_IGNORE1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX11_3"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX12_0->>CLK_BUFG_R_BUFGCTRL0_IGNORE0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL0_IGNORE0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX12_0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX12_1->>CLK_BUFG_R_BUFGCTRL4_IGNORE0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL4_IGNORE0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX12_1"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX12_2->>CLK_BUFG_R_BUFGCTRL8_IGNORE0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL8_IGNORE0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX12_2"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX12_3->>CLK_BUFG_R_BUFGCTRL12_IGNORE0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL12_IGNORE0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX12_3"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX13_0->>CLK_BUFG_R_BUFGCTRL1_IGNORE0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL1_IGNORE0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX13_0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX13_1->>CLK_BUFG_R_BUFGCTRL5_IGNORE0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL5_IGNORE0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX13_1"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX13_2->>CLK_BUFG_R_BUFGCTRL9_IGNORE0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL9_IGNORE0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX13_2"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX13_3->>CLK_BUFG_R_BUFGCTRL13_IGNORE0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL13_IGNORE0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX13_3"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX14_0->>CLK_BUFG_R_BUFGCTRL2_IGNORE0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL2_IGNORE0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX14_0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX14_1->>CLK_BUFG_R_BUFGCTRL6_IGNORE0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL6_IGNORE0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX14_1"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX14_2->>CLK_BUFG_R_BUFGCTRL10_IGNORE0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL10_IGNORE0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX14_2"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX14_3->>CLK_BUFG_R_BUFGCTRL14_IGNORE0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL14_IGNORE0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX14_3"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX15_0->>CLK_BUFG_R_BUFGCTRL3_IGNORE0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL3_IGNORE0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX15_0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX15_1->>CLK_BUFG_R_BUFGCTRL7_IGNORE0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL7_IGNORE0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX15_1"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX15_2->>CLK_BUFG_R_BUFGCTRL11_IGNORE0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL11_IGNORE0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX15_2"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX15_3->>CLK_BUFG_R_BUFGCTRL15_IGNORE0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL15_IGNORE0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX15_3"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX16_0->>CLK_BUFG_R_BUFGCTRL0_CE1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL0_CE1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX16_0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX16_1->>CLK_BUFG_R_BUFGCTRL4_CE1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL4_CE1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX16_1"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX16_2->>CLK_BUFG_R_BUFGCTRL8_CE1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL8_CE1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX16_2"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX16_3->>CLK_BUFG_R_BUFGCTRL12_CE1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL12_CE1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX16_3"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX17_0->>CLK_BUFG_R_BUFGCTRL1_CE1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL1_CE1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX17_0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX17_1->>CLK_BUFG_R_BUFGCTRL5_CE1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL5_CE1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX17_1"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX17_2->>CLK_BUFG_R_BUFGCTRL9_CE1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL9_CE1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX17_2"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX17_3->>CLK_BUFG_R_BUFGCTRL13_CE1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL13_CE1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX17_3"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX18_0->>CLK_BUFG_R_BUFGCTRL2_CE1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL2_CE1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX18_0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX18_1->>CLK_BUFG_R_BUFGCTRL6_CE1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL6_CE1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX18_1"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX18_2->>CLK_BUFG_R_BUFGCTRL10_CE1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL10_CE1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX18_2"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX18_3->>CLK_BUFG_R_BUFGCTRL14_CE1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL14_CE1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX18_3"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX19_0->>CLK_BUFG_R_BUFGCTRL3_CE1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL3_CE1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX19_0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX19_1->>CLK_BUFG_R_BUFGCTRL7_CE1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL7_CE1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX19_1"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX19_2->>CLK_BUFG_R_BUFGCTRL11_CE1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL11_CE1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX19_2"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX19_3->>CLK_BUFG_R_BUFGCTRL15_CE1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL15_CE1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX19_3"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX20_0->>CLK_BUFG_R_BUFGCTRL0_CE0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL0_CE0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX20_0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX20_1->>CLK_BUFG_R_BUFGCTRL4_CE0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL4_CE0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX20_1"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX20_2->>CLK_BUFG_R_BUFGCTRL8_CE0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL8_CE0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX20_2"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX20_3->>CLK_BUFG_R_BUFGCTRL12_CE0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL12_CE0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX20_3"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX21_0->>CLK_BUFG_R_BUFGCTRL1_CE0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL1_CE0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX21_0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX21_1->>CLK_BUFG_R_BUFGCTRL5_CE0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL5_CE0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX21_1"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX21_2->>CLK_BUFG_R_BUFGCTRL9_CE0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL9_CE0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX21_2"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX21_3->>CLK_BUFG_R_BUFGCTRL13_CE0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL13_CE0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX21_3"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX22_0->>CLK_BUFG_R_BUFGCTRL2_CE0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL2_CE0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX22_0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX22_1->>CLK_BUFG_R_BUFGCTRL6_CE0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL6_CE0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX22_1"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX22_2->>CLK_BUFG_R_BUFGCTRL10_CE0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL10_CE0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX22_2"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX22_3->>CLK_BUFG_R_BUFGCTRL14_CE0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL14_CE0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX22_3"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX23_0->>CLK_BUFG_R_BUFGCTRL3_CE0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL3_CE0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX23_0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX23_1->>CLK_BUFG_R_BUFGCTRL7_CE0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL7_CE0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX23_1"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX23_2->>CLK_BUFG_R_BUFGCTRL11_CE0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL11_CE0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX23_2"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX23_3->>CLK_BUFG_R_BUFGCTRL15_CE0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_R_BUFGCTRL15_CE0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.020",
                    "0.022",
                    "0.069",
                    "0.076"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX23_3"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX24_0->>CLK_BUFG_BUFGCTRL0_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL0_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX24_0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX24_0->>CLK_BUFG_BUFGCTRL0_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL0_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX24_0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX24_1->>CLK_BUFG_BUFGCTRL4_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL4_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX24_1"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX24_1->>CLK_BUFG_BUFGCTRL4_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL4_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX24_1"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX24_2->>CLK_BUFG_BUFGCTRL8_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL8_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX24_2"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX24_2->>CLK_BUFG_BUFGCTRL8_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL8_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX24_2"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX24_3->>CLK_BUFG_BUFGCTRL12_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL12_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX24_3"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX24_3->>CLK_BUFG_BUFGCTRL12_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL12_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX24_3"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX25_0->>CLK_BUFG_BUFGCTRL1_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL1_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX25_0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX25_0->>CLK_BUFG_BUFGCTRL1_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL1_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX25_0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX25_1->>CLK_BUFG_BUFGCTRL5_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL5_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX25_1"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX25_1->>CLK_BUFG_BUFGCTRL5_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL5_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX25_1"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX25_2->>CLK_BUFG_BUFGCTRL9_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL9_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX25_2"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX25_2->>CLK_BUFG_BUFGCTRL9_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL9_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX25_2"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX25_3->>CLK_BUFG_BUFGCTRL13_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL13_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX25_3"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX25_3->>CLK_BUFG_BUFGCTRL13_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL13_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX25_3"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX26_0->>CLK_BUFG_BUFGCTRL2_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL2_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX26_0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX26_0->>CLK_BUFG_BUFGCTRL2_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL2_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX26_0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX26_1->>CLK_BUFG_BUFGCTRL6_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL6_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX26_1"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX26_1->>CLK_BUFG_BUFGCTRL6_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL6_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX26_1"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX26_2->>CLK_BUFG_BUFGCTRL10_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL10_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX26_2"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX26_2->>CLK_BUFG_BUFGCTRL10_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL10_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX26_2"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX26_3->>CLK_BUFG_BUFGCTRL14_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL14_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX26_3"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX26_3->>CLK_BUFG_BUFGCTRL14_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL14_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX26_3"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX27_0->>CLK_BUFG_BUFGCTRL3_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL3_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX27_0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX27_0->>CLK_BUFG_BUFGCTRL3_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL3_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX27_0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX27_1->>CLK_BUFG_BUFGCTRL7_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL7_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX27_1"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX27_1->>CLK_BUFG_BUFGCTRL7_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL7_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX27_1"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX27_2->>CLK_BUFG_BUFGCTRL11_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL11_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX27_2"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX27_2->>CLK_BUFG_BUFGCTRL11_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL11_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX27_2"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX27_3->>CLK_BUFG_BUFGCTRL15_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL15_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX27_3"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX27_3->>CLK_BUFG_BUFGCTRL15_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL15_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX27_3"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX28_0->>CLK_BUFG_BUFGCTRL0_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL0_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX28_0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX28_0->>CLK_BUFG_BUFGCTRL0_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL0_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX28_0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX28_1->>CLK_BUFG_BUFGCTRL4_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL4_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX28_1"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX28_1->>CLK_BUFG_BUFGCTRL4_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL4_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX28_1"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX28_2->>CLK_BUFG_BUFGCTRL8_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL8_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX28_2"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX28_2->>CLK_BUFG_BUFGCTRL8_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL8_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX28_2"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX28_3->>CLK_BUFG_BUFGCTRL12_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL12_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX28_3"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX28_3->>CLK_BUFG_BUFGCTRL12_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL12_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX28_3"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX29_0->>CLK_BUFG_BUFGCTRL1_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL1_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX29_0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX29_0->>CLK_BUFG_BUFGCTRL1_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL1_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX29_0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX29_1->>CLK_BUFG_BUFGCTRL5_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL5_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX29_1"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX29_1->>CLK_BUFG_BUFGCTRL5_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL5_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX29_1"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX29_2->>CLK_BUFG_BUFGCTRL9_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL9_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX29_2"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX29_2->>CLK_BUFG_BUFGCTRL9_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL9_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX29_2"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX29_3->>CLK_BUFG_BUFGCTRL13_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL13_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX29_3"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX29_3->>CLK_BUFG_BUFGCTRL13_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL13_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX29_3"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX30_0->>CLK_BUFG_BUFGCTRL2_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL2_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX30_0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX30_0->>CLK_BUFG_BUFGCTRL2_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL2_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX30_0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX30_1->>CLK_BUFG_BUFGCTRL6_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL6_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX30_1"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX30_1->>CLK_BUFG_BUFGCTRL6_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL6_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX30_1"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX30_2->>CLK_BUFG_BUFGCTRL10_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL10_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX30_2"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX30_2->>CLK_BUFG_BUFGCTRL10_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL10_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX30_2"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX30_3->>CLK_BUFG_BUFGCTRL14_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL14_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX30_3"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX30_3->>CLK_BUFG_BUFGCTRL14_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL14_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX30_3"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX31_0->>CLK_BUFG_BUFGCTRL3_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL3_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX31_0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX31_0->>CLK_BUFG_BUFGCTRL3_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL3_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX31_0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX31_1->>CLK_BUFG_BUFGCTRL7_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL7_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX31_1"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX31_1->>CLK_BUFG_BUFGCTRL7_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL7_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX31_1"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX31_2->>CLK_BUFG_BUFGCTRL11_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL11_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX31_2"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX31_2->>CLK_BUFG_BUFGCTRL11_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL11_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX31_2"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX31_3->>CLK_BUFG_BUFGCTRL15_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL15_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX31_3"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_IMUX31_3->>CLK_BUFG_BUFGCTRL15_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL15_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.064",
                    "0.071",
                    "0.217",
                    "0.238"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_IMUX31_3"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT0->>CLK_BUFG_BUFGCTRL1_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL1_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT0->>CLK_BUFG_BUFGCTRL1_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL1_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT0->>CLK_BUFG_BUFGCTRL15_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.040",
                    "0.044",
                    "0.145",
                    "0.159"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL15_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.040",
                    "0.044",
                    "0.145",
                    "0.159"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT0->>CLK_BUFG_BUFGCTRL15_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.040",
                    "0.044",
                    "0.145",
                    "0.159"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL15_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.040",
                    "0.044",
                    "0.145",
                    "0.159"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT0"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT1->>CLK_BUFG_BUFGCTRL0_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL0_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT1"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT1->>CLK_BUFG_BUFGCTRL0_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL0_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT1"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT1->>CLK_BUFG_BUFGCTRL2_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL2_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT1"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT1->>CLK_BUFG_BUFGCTRL2_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL2_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT1"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT2->>CLK_BUFG_BUFGCTRL1_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL1_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT2"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT2->>CLK_BUFG_BUFGCTRL1_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL1_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT2"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT2->>CLK_BUFG_BUFGCTRL3_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL3_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT2"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT2->>CLK_BUFG_BUFGCTRL3_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL3_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT2"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT3->>CLK_BUFG_BUFGCTRL2_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL2_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT3"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT3->>CLK_BUFG_BUFGCTRL2_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL2_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT3"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT3->>CLK_BUFG_BUFGCTRL4_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL4_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT3"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT3->>CLK_BUFG_BUFGCTRL4_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL4_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT3"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT4->>CLK_BUFG_BUFGCTRL3_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL3_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT4"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT4->>CLK_BUFG_BUFGCTRL3_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL3_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT4"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT4->>CLK_BUFG_BUFGCTRL5_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL5_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT4"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT4->>CLK_BUFG_BUFGCTRL5_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL5_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT4"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT5->>CLK_BUFG_BUFGCTRL4_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL4_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT5"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT5->>CLK_BUFG_BUFGCTRL4_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL4_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT5"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT5->>CLK_BUFG_BUFGCTRL6_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL6_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT5"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT5->>CLK_BUFG_BUFGCTRL6_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL6_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT5"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT6->>CLK_BUFG_BUFGCTRL5_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL5_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT6"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT6->>CLK_BUFG_BUFGCTRL5_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL5_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT6"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT6->>CLK_BUFG_BUFGCTRL7_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL7_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT6"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT6->>CLK_BUFG_BUFGCTRL7_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL7_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT6"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT7->>CLK_BUFG_BUFGCTRL6_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL6_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT7"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT7->>CLK_BUFG_BUFGCTRL6_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL6_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT7"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT7->>CLK_BUFG_BUFGCTRL8_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL8_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT7"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT7->>CLK_BUFG_BUFGCTRL8_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL8_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT7"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT8->>CLK_BUFG_BUFGCTRL7_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL7_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT8"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT8->>CLK_BUFG_BUFGCTRL7_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL7_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT8"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT8->>CLK_BUFG_BUFGCTRL9_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL9_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT8"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT8->>CLK_BUFG_BUFGCTRL9_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL9_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT8"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT9->>CLK_BUFG_BUFGCTRL8_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL8_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT9"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT9->>CLK_BUFG_BUFGCTRL8_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL8_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT9"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT9->>CLK_BUFG_BUFGCTRL10_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL10_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT9"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT9->>CLK_BUFG_BUFGCTRL10_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL10_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT9"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT10->>CLK_BUFG_BUFGCTRL9_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL9_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT10"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT10->>CLK_BUFG_BUFGCTRL9_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL9_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT10"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT10->>CLK_BUFG_BUFGCTRL11_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL11_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT10"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT10->>CLK_BUFG_BUFGCTRL11_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL11_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT10"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT11->>CLK_BUFG_BUFGCTRL10_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL10_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT11"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT11->>CLK_BUFG_BUFGCTRL10_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL10_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT11"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT11->>CLK_BUFG_BUFGCTRL12_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL12_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT11"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT11->>CLK_BUFG_BUFGCTRL12_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL12_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT11"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT12->>CLK_BUFG_BUFGCTRL11_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL11_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT12"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT12->>CLK_BUFG_BUFGCTRL11_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL11_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT12"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT12->>CLK_BUFG_BUFGCTRL13_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL13_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT12"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT12->>CLK_BUFG_BUFGCTRL13_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL13_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT12"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT13->>CLK_BUFG_BUFGCTRL12_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL12_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT13"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT13->>CLK_BUFG_BUFGCTRL12_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL12_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT13"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT13->>CLK_BUFG_BUFGCTRL14_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL14_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT13"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT13->>CLK_BUFG_BUFGCTRL14_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL14_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT13"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT14->>CLK_BUFG_BUFGCTRL13_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL13_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT14"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT14->>CLK_BUFG_BUFGCTRL13_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL13_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT14"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT14->>CLK_BUFG_BUFGCTRL15_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL15_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT14"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT14->>CLK_BUFG_BUFGCTRL15_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL15_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT14"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT15->>CLK_BUFG_BUFGCTRL0_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.040",
                    "0.044",
                    "0.145",
                    "0.159"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL0_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.040",
                    "0.044",
                    "0.145",
                    "0.159"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT15"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT15->>CLK_BUFG_BUFGCTRL0_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.040",
                    "0.044",
                    "0.145",
                    "0.159"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL0_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.040",
                    "0.044",
                    "0.145",
                    "0.159"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT15"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT15->>CLK_BUFG_BUFGCTRL14_I0": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL14_I0",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT15"
        },
        "CLK_BUFG_BOT_R.CLK_BUFG_R_FBG_OUT15->>CLK_BUFG_BUFGCTRL14_I1": {
            "can_invert": "0",
            "dst_to_src": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "dst_wire": "CLK_BUFG_BUFGCTRL14_I1",
            "is_directional": "1",
            "is_pass_transistor": 0,
            "is_pseudo": "0",
            "src_to_dst": {
                "delay": [
                    "0.028",
                    "0.031",
                    "0.131",
                    "0.144"
                ],
                "in_cap": "0.000",
                "res": "0.0"
            },
            "src_wire": "CLK_BUFG_R_FBG_OUT15"
        }
    },
    "sites": [
        {
            "name": "X0Y0",
            "prefix": "BUFGCTRL",
            "site_pins": {
                "CE0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL0_CE0"
                },
                "CE1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL0_CE1"
                },
                "I0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_BUFGCTRL0_I0"
                },
                "I1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_BUFGCTRL0_I1"
                },
                "IGNORE0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL0_IGNORE0"
                },
                "IGNORE1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL0_IGNORE1"
                },
                "O": {
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "res": "0.0",
                    "wire": "CLK_BUFG_BUFGCTRL0_O"
                },
                "S0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL0_S0"
                },
                "S1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL0_S1"
                }
            },
            "type": "BUFGCTRL",
            "x_coord": 0,
            "y_coord": 0
        },
        {
            "name": "X0Y1",
            "prefix": "BUFGCTRL",
            "site_pins": {
                "CE0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL1_CE0"
                },
                "CE1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL1_CE1"
                },
                "I0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_BUFGCTRL1_I0"
                },
                "I1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_BUFGCTRL1_I1"
                },
                "IGNORE0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL1_IGNORE0"
                },
                "IGNORE1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL1_IGNORE1"
                },
                "O": {
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "res": "0.0",
                    "wire": "CLK_BUFG_BUFGCTRL1_O"
                },
                "S0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL1_S0"
                },
                "S1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL1_S1"
                }
            },
            "type": "BUFGCTRL",
            "x_coord": 0,
            "y_coord": 1
        },
        {
            "name": "X0Y2",
            "prefix": "BUFGCTRL",
            "site_pins": {
                "CE0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL2_CE0"
                },
                "CE1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL2_CE1"
                },
                "I0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_BUFGCTRL2_I0"
                },
                "I1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_BUFGCTRL2_I1"
                },
                "IGNORE0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL2_IGNORE0"
                },
                "IGNORE1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL2_IGNORE1"
                },
                "O": {
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "res": "0.0",
                    "wire": "CLK_BUFG_BUFGCTRL2_O"
                },
                "S0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL2_S0"
                },
                "S1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL2_S1"
                }
            },
            "type": "BUFGCTRL",
            "x_coord": 0,
            "y_coord": 2
        },
        {
            "name": "X0Y3",
            "prefix": "BUFGCTRL",
            "site_pins": {
                "CE0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL3_CE0"
                },
                "CE1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL3_CE1"
                },
                "I0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_BUFGCTRL3_I0"
                },
                "I1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_BUFGCTRL3_I1"
                },
                "IGNORE0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL3_IGNORE0"
                },
                "IGNORE1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL3_IGNORE1"
                },
                "O": {
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "res": "0.0",
                    "wire": "CLK_BUFG_BUFGCTRL3_O"
                },
                "S0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL3_S0"
                },
                "S1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL3_S1"
                }
            },
            "type": "BUFGCTRL",
            "x_coord": 0,
            "y_coord": 3
        },
        {
            "name": "X0Y4",
            "prefix": "BUFGCTRL",
            "site_pins": {
                "CE0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL4_CE0"
                },
                "CE1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL4_CE1"
                },
                "I0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_BUFGCTRL4_I0"
                },
                "I1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_BUFGCTRL4_I1"
                },
                "IGNORE0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL4_IGNORE0"
                },
                "IGNORE1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL4_IGNORE1"
                },
                "O": {
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "res": "0.0",
                    "wire": "CLK_BUFG_BUFGCTRL4_O"
                },
                "S0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL4_S0"
                },
                "S1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL4_S1"
                }
            },
            "type": "BUFGCTRL",
            "x_coord": 0,
            "y_coord": 4
        },
        {
            "name": "X0Y5",
            "prefix": "BUFGCTRL",
            "site_pins": {
                "CE0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL5_CE0"
                },
                "CE1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL5_CE1"
                },
                "I0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_BUFGCTRL5_I0"
                },
                "I1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_BUFGCTRL5_I1"
                },
                "IGNORE0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL5_IGNORE0"
                },
                "IGNORE1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL5_IGNORE1"
                },
                "O": {
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "res": "0.0",
                    "wire": "CLK_BUFG_BUFGCTRL5_O"
                },
                "S0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL5_S0"
                },
                "S1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL5_S1"
                }
            },
            "type": "BUFGCTRL",
            "x_coord": 0,
            "y_coord": 5
        },
        {
            "name": "X0Y6",
            "prefix": "BUFGCTRL",
            "site_pins": {
                "CE0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL6_CE0"
                },
                "CE1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL6_CE1"
                },
                "I0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_BUFGCTRL6_I0"
                },
                "I1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_BUFGCTRL6_I1"
                },
                "IGNORE0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL6_IGNORE0"
                },
                "IGNORE1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL6_IGNORE1"
                },
                "O": {
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "res": "0.0",
                    "wire": "CLK_BUFG_BUFGCTRL6_O"
                },
                "S0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL6_S0"
                },
                "S1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL6_S1"
                }
            },
            "type": "BUFGCTRL",
            "x_coord": 0,
            "y_coord": 6
        },
        {
            "name": "X0Y7",
            "prefix": "BUFGCTRL",
            "site_pins": {
                "CE0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL7_CE0"
                },
                "CE1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL7_CE1"
                },
                "I0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_BUFGCTRL7_I0"
                },
                "I1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_BUFGCTRL7_I1"
                },
                "IGNORE0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL7_IGNORE0"
                },
                "IGNORE1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL7_IGNORE1"
                },
                "O": {
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "res": "0.0",
                    "wire": "CLK_BUFG_BUFGCTRL7_O"
                },
                "S0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL7_S0"
                },
                "S1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL7_S1"
                }
            },
            "type": "BUFGCTRL",
            "x_coord": 0,
            "y_coord": 7
        },
        {
            "name": "X0Y8",
            "prefix": "BUFGCTRL",
            "site_pins": {
                "CE0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL8_CE0"
                },
                "CE1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL8_CE1"
                },
                "I0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_BUFGCTRL8_I0"
                },
                "I1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_BUFGCTRL8_I1"
                },
                "IGNORE0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL8_IGNORE0"
                },
                "IGNORE1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL8_IGNORE1"
                },
                "O": {
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "res": "0.0",
                    "wire": "CLK_BUFG_BUFGCTRL8_O"
                },
                "S0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL8_S0"
                },
                "S1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL8_S1"
                }
            },
            "type": "BUFGCTRL",
            "x_coord": 0,
            "y_coord": 8
        },
        {
            "name": "X0Y9",
            "prefix": "BUFGCTRL",
            "site_pins": {
                "CE0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL9_CE0"
                },
                "CE1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL9_CE1"
                },
                "I0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_BUFGCTRL9_I0"
                },
                "I1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_BUFGCTRL9_I1"
                },
                "IGNORE0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL9_IGNORE0"
                },
                "IGNORE1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL9_IGNORE1"
                },
                "O": {
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "res": "0.0",
                    "wire": "CLK_BUFG_BUFGCTRL9_O"
                },
                "S0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL9_S0"
                },
                "S1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL9_S1"
                }
            },
            "type": "BUFGCTRL",
            "x_coord": 0,
            "y_coord": 9
        },
        {
            "name": "X0Y10",
            "prefix": "BUFGCTRL",
            "site_pins": {
                "CE0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL10_CE0"
                },
                "CE1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL10_CE1"
                },
                "I0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_BUFGCTRL10_I0"
                },
                "I1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_BUFGCTRL10_I1"
                },
                "IGNORE0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL10_IGNORE0"
                },
                "IGNORE1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL10_IGNORE1"
                },
                "O": {
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "res": "0.0",
                    "wire": "CLK_BUFG_BUFGCTRL10_O"
                },
                "S0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL10_S0"
                },
                "S1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL10_S1"
                }
            },
            "type": "BUFGCTRL",
            "x_coord": 0,
            "y_coord": 10
        },
        {
            "name": "X0Y11",
            "prefix": "BUFGCTRL",
            "site_pins": {
                "CE0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL11_CE0"
                },
                "CE1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL11_CE1"
                },
                "I0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_BUFGCTRL11_I0"
                },
                "I1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_BUFGCTRL11_I1"
                },
                "IGNORE0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL11_IGNORE0"
                },
                "IGNORE1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL11_IGNORE1"
                },
                "O": {
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "res": "0.0",
                    "wire": "CLK_BUFG_BUFGCTRL11_O"
                },
                "S0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL11_S0"
                },
                "S1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL11_S1"
                }
            },
            "type": "BUFGCTRL",
            "x_coord": 0,
            "y_coord": 11
        },
        {
            "name": "X0Y12",
            "prefix": "BUFGCTRL",
            "site_pins": {
                "CE0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL12_CE0"
                },
                "CE1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL12_CE1"
                },
                "I0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_BUFGCTRL12_I0"
                },
                "I1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_BUFGCTRL12_I1"
                },
                "IGNORE0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL12_IGNORE0"
                },
                "IGNORE1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL12_IGNORE1"
                },
                "O": {
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "res": "0.0",
                    "wire": "CLK_BUFG_BUFGCTRL12_O"
                },
                "S0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL12_S0"
                },
                "S1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL12_S1"
                }
            },
            "type": "BUFGCTRL",
            "x_coord": 0,
            "y_coord": 12
        },
        {
            "name": "X0Y13",
            "prefix": "BUFGCTRL",
            "site_pins": {
                "CE0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL13_CE0"
                },
                "CE1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL13_CE1"
                },
                "I0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_BUFGCTRL13_I0"
                },
                "I1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_BUFGCTRL13_I1"
                },
                "IGNORE0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL13_IGNORE0"
                },
                "IGNORE1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL13_IGNORE1"
                },
                "O": {
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "res": "0.0",
                    "wire": "CLK_BUFG_BUFGCTRL13_O"
                },
                "S0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL13_S0"
                },
                "S1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL13_S1"
                }
            },
            "type": "BUFGCTRL",
            "x_coord": 0,
            "y_coord": 13
        },
        {
            "name": "X0Y14",
            "prefix": "BUFGCTRL",
            "site_pins": {
                "CE0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL14_CE0"
                },
                "CE1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL14_CE1"
                },
                "I0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_BUFGCTRL14_I0"
                },
                "I1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_BUFGCTRL14_I1"
                },
                "IGNORE0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL14_IGNORE0"
                },
                "IGNORE1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL14_IGNORE1"
                },
                "O": {
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "res": "0.0",
                    "wire": "CLK_BUFG_BUFGCTRL14_O"
                },
                "S0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL14_S0"
                },
                "S1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL14_S1"
                }
            },
            "type": "BUFGCTRL",
            "x_coord": 0,
            "y_coord": 14
        },
        {
            "name": "X0Y15",
            "prefix": "BUFGCTRL",
            "site_pins": {
                "CE0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL15_CE0"
                },
                "CE1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL15_CE1"
                },
                "I0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_BUFGCTRL15_I0"
                },
                "I1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_BUFGCTRL15_I1"
                },
                "IGNORE0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL15_IGNORE0"
                },
                "IGNORE1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL15_IGNORE1"
                },
                "O": {
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "res": "0.0",
                    "wire": "CLK_BUFG_BUFGCTRL15_O"
                },
                "S0": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL15_S0"
                },
                "S1": {
                    "cap": "0.000",
                    "delay": [
                        "0.001",
                        "0.001",
                        "0.001",
                        "0.001"
                    ],
                    "wire": "CLK_BUFG_R_BUFGCTRL15_S1"
                }
            },
            "type": "BUFGCTRL",
            "x_coord": 0,
            "y_coord": 15
        }
    ],
    "tile_type": "CLK_BUFG_BOT_R",
    "wires": {
        "CLK_BUFG_BOT_R_CK_MUXED0": null,
        "CLK_BUFG_BOT_R_CK_MUXED1": null,
        "CLK_BUFG_BOT_R_CK_MUXED2": null,
        "CLK_BUFG_BOT_R_CK_MUXED3": null,
        "CLK_BUFG_BOT_R_CK_MUXED4": null,
        "CLK_BUFG_BOT_R_CK_MUXED5": null,
        "CLK_BUFG_BOT_R_CK_MUXED6": null,
        "CLK_BUFG_BOT_R_CK_MUXED7": null,
        "CLK_BUFG_BOT_R_CK_MUXED8": null,
        "CLK_BUFG_BOT_R_CK_MUXED9": null,
        "CLK_BUFG_BOT_R_CK_MUXED10": null,
        "CLK_BUFG_BOT_R_CK_MUXED11": null,
        "CLK_BUFG_BOT_R_CK_MUXED12": null,
        "CLK_BUFG_BOT_R_CK_MUXED13": null,
        "CLK_BUFG_BOT_R_CK_MUXED14": null,
        "CLK_BUFG_BOT_R_CK_MUXED15": null,
        "CLK_BUFG_BOT_R_CK_MUXED16": null,
        "CLK_BUFG_BOT_R_CK_MUXED17": null,
        "CLK_BUFG_BOT_R_CK_MUXED18": null,
        "CLK_BUFG_BOT_R_CK_MUXED19": null,
        "CLK_BUFG_BOT_R_CK_MUXED20": null,
        "CLK_BUFG_BOT_R_CK_MUXED21": null,
        "CLK_BUFG_BOT_R_CK_MUXED22": null,
        "CLK_BUFG_BOT_R_CK_MUXED23": null,
        "CLK_BUFG_BOT_R_CK_MUXED24": null,
        "CLK_BUFG_BOT_R_CK_MUXED25": null,
        "CLK_BUFG_BOT_R_CK_MUXED26": null,
        "CLK_BUFG_BOT_R_CK_MUXED27": null,
        "CLK_BUFG_BOT_R_CK_MUXED28": null,
        "CLK_BUFG_BOT_R_CK_MUXED29": null,
        "CLK_BUFG_BOT_R_CK_MUXED30": null,
        "CLK_BUFG_BOT_R_CK_MUXED31": null,
        "CLK_BUFG_BUFGCTRL0_I0": null,
        "CLK_BUFG_BUFGCTRL0_I1": null,
        "CLK_BUFG_BUFGCTRL0_O": null,
        "CLK_BUFG_BUFGCTRL1_I0": null,
        "CLK_BUFG_BUFGCTRL1_I1": null,
        "CLK_BUFG_BUFGCTRL1_O": null,
        "CLK_BUFG_BUFGCTRL2_I0": null,
        "CLK_BUFG_BUFGCTRL2_I1": null,
        "CLK_BUFG_BUFGCTRL2_O": null,
        "CLK_BUFG_BUFGCTRL3_I0": null,
        "CLK_BUFG_BUFGCTRL3_I1": null,
        "CLK_BUFG_BUFGCTRL3_O": null,
        "CLK_BUFG_BUFGCTRL4_I0": null,
        "CLK_BUFG_BUFGCTRL4_I1": null,
        "CLK_BUFG_BUFGCTRL4_O": null,
        "CLK_BUFG_BUFGCTRL5_I0": null,
        "CLK_BUFG_BUFGCTRL5_I1": null,
        "CLK_BUFG_BUFGCTRL5_O": null,
        "CLK_BUFG_BUFGCTRL6_I0": null,
        "CLK_BUFG_BUFGCTRL6_I1": null,
        "CLK_BUFG_BUFGCTRL6_O": null,
        "CLK_BUFG_BUFGCTRL7_I0": null,
        "CLK_BUFG_BUFGCTRL7_I1": null,
        "CLK_BUFG_BUFGCTRL7_O": null,
        "CLK_BUFG_BUFGCTRL8_I0": null,
        "CLK_BUFG_BUFGCTRL8_I1": null,
        "CLK_BUFG_BUFGCTRL8_O": null,
        "CLK_BUFG_BUFGCTRL9_I0": null,
        "CLK_BUFG_BUFGCTRL9_I1": null,
        "CLK_BUFG_BUFGCTRL9_O": null,
        "CLK_BUFG_BUFGCTRL10_I0": null,
        "CLK_BUFG_BUFGCTRL10_I1": null,
        "CLK_BUFG_BUFGCTRL10_O": null,
        "CLK_BUFG_BUFGCTRL11_I0": null,
        "CLK_BUFG_BUFGCTRL11_I1": null,
        "CLK_BUFG_BUFGCTRL11_O": null,
        "CLK_BUFG_BUFGCTRL12_I0": null,
        "CLK_BUFG_BUFGCTRL12_I1": null,
        "CLK_BUFG_BUFGCTRL12_O": null,
        "CLK_BUFG_BUFGCTRL13_I0": null,
        "CLK_BUFG_BUFGCTRL13_I1": null,
        "CLK_BUFG_BUFGCTRL13_O": null,
        "CLK_BUFG_BUFGCTRL14_I0": null,
        "CLK_BUFG_BUFGCTRL14_I1": null,
        "CLK_BUFG_BUFGCTRL14_O": null,
        "CLK_BUFG_BUFGCTRL15_I0": null,
        "CLK_BUFG_BUFGCTRL15_I1": null,
        "CLK_BUFG_BUFGCTRL15_O": null,
        "CLK_BUFG_CK_GCLK0": null,
        "CLK_BUFG_CK_GCLK1": null,
        "CLK_BUFG_CK_GCLK2": null,
        "CLK_BUFG_CK_GCLK3": null,
        "CLK_BUFG_CK_GCLK4": null,
        "CLK_BUFG_CK_GCLK5": null,
        "CLK_BUFG_CK_GCLK6": null,
        "CLK_BUFG_CK_GCLK7": null,
        "CLK_BUFG_CK_GCLK8": null,
        "CLK_BUFG_CK_GCLK9": null,
        "CLK_BUFG_CK_GCLK10": null,
        "CLK_BUFG_CK_GCLK11": null,
        "CLK_BUFG_CK_GCLK12": null,
        "CLK_BUFG_CK_GCLK13": null,
        "CLK_BUFG_CK_GCLK14": null,
        "CLK_BUFG_CK_GCLK15": null,
        "CLK_BUFG_CK_GCLK16": null,
        "CLK_BUFG_CK_GCLK17": null,
        "CLK_BUFG_CK_GCLK18": null,
        "CLK_BUFG_CK_GCLK19": null,
        "CLK_BUFG_CK_GCLK20": null,
        "CLK_BUFG_CK_GCLK21": null,
        "CLK_BUFG_CK_GCLK22": null,
        "CLK_BUFG_CK_GCLK23": null,
        "CLK_BUFG_CK_GCLK24": null,
        "CLK_BUFG_CK_GCLK25": null,
        "CLK_BUFG_CK_GCLK26": null,
        "CLK_BUFG_CK_GCLK27": null,
        "CLK_BUFG_CK_GCLK28": null,
        "CLK_BUFG_CK_GCLK29": null,
        "CLK_BUFG_CK_GCLK30": null,
        "CLK_BUFG_CK_GCLK31": null,
        "CLK_BUFG_IMUX0_0": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX0_1": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX0_2": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX0_3": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX1_0": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX1_1": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX1_2": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX1_3": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX2_0": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX2_1": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX2_2": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX2_3": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX3_0": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX3_1": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX3_2": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX3_3": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX4_0": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX4_1": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX4_2": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX4_3": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX5_0": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX5_1": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX5_2": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX5_3": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX6_0": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX6_1": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX6_2": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX6_3": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX7_0": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX7_1": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX7_2": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX7_3": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX8_0": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX8_1": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX8_2": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX8_3": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX9_0": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX9_1": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX9_2": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX9_3": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX10_0": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX10_1": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX10_2": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX10_3": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX11_0": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX11_1": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX11_2": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX11_3": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX12_0": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX12_1": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX12_2": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX12_3": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX13_0": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX13_1": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX13_2": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX13_3": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX14_0": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX14_1": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX14_2": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX14_3": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX15_0": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX15_1": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX15_2": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX15_3": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX16_0": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX16_1": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX16_2": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX16_3": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX17_0": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX17_1": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX17_2": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX17_3": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX18_0": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX18_1": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX18_2": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX18_3": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX19_0": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX19_1": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX19_2": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX19_3": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX20_0": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX20_1": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX20_2": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX20_3": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX21_0": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX21_1": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX21_2": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX21_3": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX22_0": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX22_1": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX22_2": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX22_3": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX23_0": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX23_1": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX23_2": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX23_3": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX24_0": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX24_1": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX24_2": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX24_3": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX25_0": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX25_1": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX25_2": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX25_3": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX26_0": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX26_1": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX26_2": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX26_3": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX27_0": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX27_1": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX27_2": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX27_3": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX28_0": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX28_1": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX28_2": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX28_3": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX29_0": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX29_1": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX29_2": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX29_3": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX30_0": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX30_1": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX30_2": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX30_3": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX31_0": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX31_1": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX31_2": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX31_3": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX32_0": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX32_1": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX32_2": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX32_3": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX33_0": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX33_1": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX33_2": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX33_3": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX34_0": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX34_1": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX34_2": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX34_3": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX35_0": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX35_1": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX35_2": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX35_3": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX36_0": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX36_1": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX36_2": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX36_3": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX37_0": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX37_1": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX37_2": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX37_3": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX38_0": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX38_1": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX38_2": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX38_3": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX39_0": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX39_1": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX39_2": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX39_3": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX40_0": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX40_1": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX40_2": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX40_3": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX41_0": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX41_1": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX41_2": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX41_3": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX42_0": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX42_1": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX42_2": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX42_3": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX43_0": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX43_1": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX43_2": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX43_3": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX44_0": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX44_1": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX44_2": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX44_3": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX45_0": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX45_1": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX45_2": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX45_3": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX46_0": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX46_1": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX46_2": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX46_3": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX47_0": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX47_1": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX47_2": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_IMUX47_3": {
            "cap": "28.208",
            "res": "0.000"
        },
        "CLK_BUFG_LOGIC_OUTS_B0_0": null,
        "CLK_BUFG_LOGIC_OUTS_B0_1": null,
        "CLK_BUFG_LOGIC_OUTS_B0_2": null,
        "CLK_BUFG_LOGIC_OUTS_B0_3": null,
        "CLK_BUFG_LOGIC_OUTS_B1_0": null,
        "CLK_BUFG_LOGIC_OUTS_B1_1": null,
        "CLK_BUFG_LOGIC_OUTS_B1_2": null,
        "CLK_BUFG_LOGIC_OUTS_B1_3": null,
        "CLK_BUFG_LOGIC_OUTS_B2_0": null,
        "CLK_BUFG_LOGIC_OUTS_B2_1": null,
        "CLK_BUFG_LOGIC_OUTS_B2_2": null,
        "CLK_BUFG_LOGIC_OUTS_B2_3": null,
        "CLK_BUFG_LOGIC_OUTS_B3_0": null,
        "CLK_BUFG_LOGIC_OUTS_B3_1": null,
        "CLK_BUFG_LOGIC_OUTS_B3_2": null,
        "CLK_BUFG_LOGIC_OUTS_B3_3": null,
        "CLK_BUFG_LOGIC_OUTS_B4_0": null,
        "CLK_BUFG_LOGIC_OUTS_B4_1": null,
        "CLK_BUFG_LOGIC_OUTS_B4_2": null,
        "CLK_BUFG_LOGIC_OUTS_B4_3": null,
        "CLK_BUFG_LOGIC_OUTS_B5_0": null,
        "CLK_BUFG_LOGIC_OUTS_B5_1": null,
        "CLK_BUFG_LOGIC_OUTS_B5_2": null,
        "CLK_BUFG_LOGIC_OUTS_B5_3": null,
        "CLK_BUFG_LOGIC_OUTS_B6_0": null,
        "CLK_BUFG_LOGIC_OUTS_B6_1": null,
        "CLK_BUFG_LOGIC_OUTS_B6_2": null,
        "CLK_BUFG_LOGIC_OUTS_B6_3": null,
        "CLK_BUFG_LOGIC_OUTS_B7_0": null,
        "CLK_BUFG_LOGIC_OUTS_B7_1": null,
        "CLK_BUFG_LOGIC_OUTS_B7_2": null,
        "CLK_BUFG_LOGIC_OUTS_B7_3": null,
        "CLK_BUFG_LOGIC_OUTS_B8_0": null,
        "CLK_BUFG_LOGIC_OUTS_B8_1": null,
        "CLK_BUFG_LOGIC_OUTS_B8_2": null,
        "CLK_BUFG_LOGIC_OUTS_B8_3": null,
        "CLK_BUFG_LOGIC_OUTS_B9_0": null,
        "CLK_BUFG_LOGIC_OUTS_B9_1": null,
        "CLK_BUFG_LOGIC_OUTS_B9_2": null,
        "CLK_BUFG_LOGIC_OUTS_B9_3": null,
        "CLK_BUFG_LOGIC_OUTS_B10_0": null,
        "CLK_BUFG_LOGIC_OUTS_B10_1": null,
        "CLK_BUFG_LOGIC_OUTS_B10_2": null,
        "CLK_BUFG_LOGIC_OUTS_B10_3": null,
        "CLK_BUFG_LOGIC_OUTS_B11_0": null,
        "CLK_BUFG_LOGIC_OUTS_B11_1": null,
        "CLK_BUFG_LOGIC_OUTS_B11_2": null,
        "CLK_BUFG_LOGIC_OUTS_B11_3": null,
        "CLK_BUFG_LOGIC_OUTS_B12_0": null,
        "CLK_BUFG_LOGIC_OUTS_B12_1": null,
        "CLK_BUFG_LOGIC_OUTS_B12_2": null,
        "CLK_BUFG_LOGIC_OUTS_B12_3": null,
        "CLK_BUFG_LOGIC_OUTS_B13_0": null,
        "CLK_BUFG_LOGIC_OUTS_B13_1": null,
        "CLK_BUFG_LOGIC_OUTS_B13_2": null,
        "CLK_BUFG_LOGIC_OUTS_B13_3": null,
        "CLK_BUFG_LOGIC_OUTS_B14_0": null,
        "CLK_BUFG_LOGIC_OUTS_B14_1": null,
        "CLK_BUFG_LOGIC_OUTS_B14_2": null,
        "CLK_BUFG_LOGIC_OUTS_B14_3": null,
        "CLK_BUFG_LOGIC_OUTS_B15_0": null,
        "CLK_BUFG_LOGIC_OUTS_B15_1": null,
        "CLK_BUFG_LOGIC_OUTS_B15_2": null,
        "CLK_BUFG_LOGIC_OUTS_B15_3": null,
        "CLK_BUFG_LOGIC_OUTS_B16_0": null,
        "CLK_BUFG_LOGIC_OUTS_B16_1": null,
        "CLK_BUFG_LOGIC_OUTS_B16_2": null,
        "CLK_BUFG_LOGIC_OUTS_B16_3": null,
        "CLK_BUFG_LOGIC_OUTS_B17_0": null,
        "CLK_BUFG_LOGIC_OUTS_B17_1": null,
        "CLK_BUFG_LOGIC_OUTS_B17_2": null,
        "CLK_BUFG_LOGIC_OUTS_B17_3": null,
        "CLK_BUFG_LOGIC_OUTS_B18_0": null,
        "CLK_BUFG_LOGIC_OUTS_B18_1": null,
        "CLK_BUFG_LOGIC_OUTS_B18_2": null,
        "CLK_BUFG_LOGIC_OUTS_B18_3": null,
        "CLK_BUFG_LOGIC_OUTS_B19_0": null,
        "CLK_BUFG_LOGIC_OUTS_B19_1": null,
        "CLK_BUFG_LOGIC_OUTS_B19_2": null,
        "CLK_BUFG_LOGIC_OUTS_B19_3": null,
        "CLK_BUFG_LOGIC_OUTS_B20_0": null,
        "CLK_BUFG_LOGIC_OUTS_B20_1": null,
        "CLK_BUFG_LOGIC_OUTS_B20_2": null,
        "CLK_BUFG_LOGIC_OUTS_B20_3": null,
        "CLK_BUFG_LOGIC_OUTS_B21_0": null,
        "CLK_BUFG_LOGIC_OUTS_B21_1": null,
        "CLK_BUFG_LOGIC_OUTS_B21_2": null,
        "CLK_BUFG_LOGIC_OUTS_B21_3": null,
        "CLK_BUFG_LOGIC_OUTS_B22_0": null,
        "CLK_BUFG_LOGIC_OUTS_B22_1": null,
        "CLK_BUFG_LOGIC_OUTS_B22_2": null,
        "CLK_BUFG_LOGIC_OUTS_B22_3": null,
        "CLK_BUFG_LOGIC_OUTS_B23_0": null,
        "CLK_BUFG_LOGIC_OUTS_B23_1": null,
        "CLK_BUFG_LOGIC_OUTS_B23_2": null,
        "CLK_BUFG_LOGIC_OUTS_B23_3": null,
        "CLK_BUFG_R_BUFGCTRL0_CE0": null,
        "CLK_BUFG_R_BUFGCTRL0_CE1": null,
        "CLK_BUFG_R_BUFGCTRL0_IGNORE0": null,
        "CLK_BUFG_R_BUFGCTRL0_IGNORE1": null,
        "CLK_BUFG_R_BUFGCTRL0_S0": null,
        "CLK_BUFG_R_BUFGCTRL0_S1": null,
        "CLK_BUFG_R_BUFGCTRL1_CE0": null,
        "CLK_BUFG_R_BUFGCTRL1_CE1": null,
        "CLK_BUFG_R_BUFGCTRL1_IGNORE0": null,
        "CLK_BUFG_R_BUFGCTRL1_IGNORE1": null,
        "CLK_BUFG_R_BUFGCTRL1_S0": null,
        "CLK_BUFG_R_BUFGCTRL1_S1": null,
        "CLK_BUFG_R_BUFGCTRL2_CE0": null,
        "CLK_BUFG_R_BUFGCTRL2_CE1": null,
        "CLK_BUFG_R_BUFGCTRL2_IGNORE0": null,
        "CLK_BUFG_R_BUFGCTRL2_IGNORE1": null,
        "CLK_BUFG_R_BUFGCTRL2_S0": null,
        "CLK_BUFG_R_BUFGCTRL2_S1": null,
        "CLK_BUFG_R_BUFGCTRL3_CE0": null,
        "CLK_BUFG_R_BUFGCTRL3_CE1": null,
        "CLK_BUFG_R_BUFGCTRL3_IGNORE0": null,
        "CLK_BUFG_R_BUFGCTRL3_IGNORE1": null,
        "CLK_BUFG_R_BUFGCTRL3_S0": null,
        "CLK_BUFG_R_BUFGCTRL3_S1": null,
        "CLK_BUFG_R_BUFGCTRL4_CE0": null,
        "CLK_BUFG_R_BUFGCTRL4_CE1": null,
        "CLK_BUFG_R_BUFGCTRL4_IGNORE0": null,
        "CLK_BUFG_R_BUFGCTRL4_IGNORE1": null,
        "CLK_BUFG_R_BUFGCTRL4_S0": null,
        "CLK_BUFG_R_BUFGCTRL4_S1": null,
        "CLK_BUFG_R_BUFGCTRL5_CE0": null,
        "CLK_BUFG_R_BUFGCTRL5_CE1": null,
        "CLK_BUFG_R_BUFGCTRL5_IGNORE0": null,
        "CLK_BUFG_R_BUFGCTRL5_IGNORE1": null,
        "CLK_BUFG_R_BUFGCTRL5_S0": null,
        "CLK_BUFG_R_BUFGCTRL5_S1": null,
        "CLK_BUFG_R_BUFGCTRL6_CE0": null,
        "CLK_BUFG_R_BUFGCTRL6_CE1": null,
        "CLK_BUFG_R_BUFGCTRL6_IGNORE0": null,
        "CLK_BUFG_R_BUFGCTRL6_IGNORE1": null,
        "CLK_BUFG_R_BUFGCTRL6_S0": null,
        "CLK_BUFG_R_BUFGCTRL6_S1": null,
        "CLK_BUFG_R_BUFGCTRL7_CE0": null,
        "CLK_BUFG_R_BUFGCTRL7_CE1": null,
        "CLK_BUFG_R_BUFGCTRL7_IGNORE0": null,
        "CLK_BUFG_R_BUFGCTRL7_IGNORE1": null,
        "CLK_BUFG_R_BUFGCTRL7_S0": null,
        "CLK_BUFG_R_BUFGCTRL7_S1": null,
        "CLK_BUFG_R_BUFGCTRL8_CE0": null,
        "CLK_BUFG_R_BUFGCTRL8_CE1": null,
        "CLK_BUFG_R_BUFGCTRL8_IGNORE0": null,
        "CLK_BUFG_R_BUFGCTRL8_IGNORE1": null,
        "CLK_BUFG_R_BUFGCTRL8_S0": null,
        "CLK_BUFG_R_BUFGCTRL8_S1": null,
        "CLK_BUFG_R_BUFGCTRL9_CE0": null,
        "CLK_BUFG_R_BUFGCTRL9_CE1": null,
        "CLK_BUFG_R_BUFGCTRL9_IGNORE0": null,
        "CLK_BUFG_R_BUFGCTRL9_IGNORE1": null,
        "CLK_BUFG_R_BUFGCTRL9_S0": null,
        "CLK_BUFG_R_BUFGCTRL9_S1": null,
        "CLK_BUFG_R_BUFGCTRL10_CE0": null,
        "CLK_BUFG_R_BUFGCTRL10_CE1": null,
        "CLK_BUFG_R_BUFGCTRL10_IGNORE0": null,
        "CLK_BUFG_R_BUFGCTRL10_IGNORE1": null,
        "CLK_BUFG_R_BUFGCTRL10_S0": null,
        "CLK_BUFG_R_BUFGCTRL10_S1": null,
        "CLK_BUFG_R_BUFGCTRL11_CE0": null,
        "CLK_BUFG_R_BUFGCTRL11_CE1": null,
        "CLK_BUFG_R_BUFGCTRL11_IGNORE0": null,
        "CLK_BUFG_R_BUFGCTRL11_IGNORE1": null,
        "CLK_BUFG_R_BUFGCTRL11_S0": null,
        "CLK_BUFG_R_BUFGCTRL11_S1": null,
        "CLK_BUFG_R_BUFGCTRL12_CE0": null,
        "CLK_BUFG_R_BUFGCTRL12_CE1": null,
        "CLK_BUFG_R_BUFGCTRL12_IGNORE0": null,
        "CLK_BUFG_R_BUFGCTRL12_IGNORE1": null,
        "CLK_BUFG_R_BUFGCTRL12_S0": null,
        "CLK_BUFG_R_BUFGCTRL12_S1": null,
        "CLK_BUFG_R_BUFGCTRL13_CE0": null,
        "CLK_BUFG_R_BUFGCTRL13_CE1": null,
        "CLK_BUFG_R_BUFGCTRL13_IGNORE0": null,
        "CLK_BUFG_R_BUFGCTRL13_IGNORE1": null,
        "CLK_BUFG_R_BUFGCTRL13_S0": null,
        "CLK_BUFG_R_BUFGCTRL13_S1": null,
        "CLK_BUFG_R_BUFGCTRL14_CE0": null,
        "CLK_BUFG_R_BUFGCTRL14_CE1": null,
        "CLK_BUFG_R_BUFGCTRL14_IGNORE0": null,
        "CLK_BUFG_R_BUFGCTRL14_IGNORE1": null,
        "CLK_BUFG_R_BUFGCTRL14_S0": null,
        "CLK_BUFG_R_BUFGCTRL14_S1": null,
        "CLK_BUFG_R_BUFGCTRL15_CE0": null,
        "CLK_BUFG_R_BUFGCTRL15_CE1": null,
        "CLK_BUFG_R_BUFGCTRL15_IGNORE0": null,
        "CLK_BUFG_R_BUFGCTRL15_IGNORE1": null,
        "CLK_BUFG_R_BUFGCTRL15_S0": null,
        "CLK_BUFG_R_BUFGCTRL15_S1": null,
        "CLK_BUFG_R_CK_FB_TEST0_0": null,
        "CLK_BUFG_R_CK_FB_TEST0_1": null,
        "CLK_BUFG_R_CK_FB_TEST0_2": null,
        "CLK_BUFG_R_CK_FB_TEST0_3": null,
        "CLK_BUFG_R_CK_FB_TEST0_4": null,
        "CLK_BUFG_R_CK_FB_TEST0_5": null,
        "CLK_BUFG_R_CK_FB_TEST0_6": null,
        "CLK_BUFG_R_CK_FB_TEST0_7": null,
        "CLK_BUFG_R_CK_FB_TEST0_8": null,
        "CLK_BUFG_R_CK_FB_TEST0_9": null,
        "CLK_BUFG_R_CK_FB_TEST0_10": null,
        "CLK_BUFG_R_CK_FB_TEST0_11": null,
        "CLK_BUFG_R_CK_FB_TEST0_12": null,
        "CLK_BUFG_R_CK_FB_TEST0_13": null,
        "CLK_BUFG_R_CK_FB_TEST0_14": null,
        "CLK_BUFG_R_CK_FB_TEST0_15": null,
        "CLK_BUFG_R_CK_FB_TEST1_0": null,
        "CLK_BUFG_R_CK_FB_TEST1_1": null,
        "CLK_BUFG_R_CK_FB_TEST1_2": null,
        "CLK_BUFG_R_CK_FB_TEST1_3": null,
        "CLK_BUFG_R_CK_FB_TEST1_4": null,
        "CLK_BUFG_R_CK_FB_TEST1_5": null,
        "CLK_BUFG_R_CK_FB_TEST1_6": null,
        "CLK_BUFG_R_CK_FB_TEST1_7": null,
        "CLK_BUFG_R_CK_FB_TEST1_8": null,
        "CLK_BUFG_R_CK_FB_TEST1_9": null,
        "CLK_BUFG_R_CK_FB_TEST1_10": null,
        "CLK_BUFG_R_CK_FB_TEST1_11": null,
        "CLK_BUFG_R_CK_FB_TEST1_12": null,
        "CLK_BUFG_R_CK_FB_TEST1_13": null,
        "CLK_BUFG_R_CK_FB_TEST1_14": null,
        "CLK_BUFG_R_CK_FB_TEST1_15": null,
        "CLK_BUFG_R_FBG_OUT0": null,
        "CLK_BUFG_R_FBG_OUT1": null,
        "CLK_BUFG_R_FBG_OUT2": null,
        "CLK_BUFG_R_FBG_OUT3": null,
        "CLK_BUFG_R_FBG_OUT4": null,
        "CLK_BUFG_R_FBG_OUT5": null,
        "CLK_BUFG_R_FBG_OUT6": null,
        "CLK_BUFG_R_FBG_OUT7": null,
        "CLK_BUFG_R_FBG_OUT8": null,
        "CLK_BUFG_R_FBG_OUT9": null,
        "CLK_BUFG_R_FBG_OUT10": null,
        "CLK_BUFG_R_FBG_OUT11": null,
        "CLK_BUFG_R_FBG_OUT12": null,
        "CLK_BUFG_R_FBG_OUT13": null,
        "CLK_BUFG_R_FBG_OUT14": null,
        "CLK_BUFG_R_FBG_OUT15": null,
        "CLK_HROW_BLOCK_OUTS_B0_0": null,
        "CLK_HROW_BLOCK_OUTS_B0_1": null,
        "CLK_HROW_BLOCK_OUTS_B0_2": null,
        "CLK_HROW_BLOCK_OUTS_B0_3": null,
        "CLK_HROW_BLOCK_OUTS_B1_0": null,
        "CLK_HROW_BLOCK_OUTS_B1_1": null,
        "CLK_HROW_BLOCK_OUTS_B1_2": null,
        "CLK_HROW_BLOCK_OUTS_B1_3": null,
        "CLK_HROW_BLOCK_OUTS_B2_0": null,
        "CLK_HROW_BLOCK_OUTS_B2_1": null,
        "CLK_HROW_BLOCK_OUTS_B2_2": null,
        "CLK_HROW_BLOCK_OUTS_B2_3": null,
        "CLK_HROW_BLOCK_OUTS_B3_0": null,
        "CLK_HROW_BLOCK_OUTS_B3_1": null,
        "CLK_HROW_BLOCK_OUTS_B3_2": null,
        "CLK_HROW_BLOCK_OUTS_B3_3": null,
        "CLK_HROW_BYP0_0": null,
        "CLK_HROW_BYP0_1": null,
        "CLK_HROW_BYP0_2": null,
        "CLK_HROW_BYP0_3": null,
        "CLK_HROW_BYP1_0": null,
        "CLK_HROW_BYP1_1": null,
        "CLK_HROW_BYP1_2": null,
        "CLK_HROW_BYP1_3": null,
        "CLK_HROW_BYP2_0": null,
        "CLK_HROW_BYP2_1": null,
        "CLK_HROW_BYP2_2": null,
        "CLK_HROW_BYP2_3": null,
        "CLK_HROW_BYP3_0": null,
        "CLK_HROW_BYP3_1": null,
        "CLK_HROW_BYP3_2": null,
        "CLK_HROW_BYP3_3": null,
        "CLK_HROW_BYP4_0": null,
        "CLK_HROW_BYP4_1": null,
        "CLK_HROW_BYP4_2": null,
        "CLK_HROW_BYP4_3": null,
        "CLK_HROW_BYP5_0": null,
        "CLK_HROW_BYP5_1": null,
        "CLK_HROW_BYP5_2": null,
        "CLK_HROW_BYP5_3": null,
        "CLK_HROW_BYP6_0": null,
        "CLK_HROW_BYP6_1": null,
        "CLK_HROW_BYP6_2": null,
        "CLK_HROW_BYP6_3": null,
        "CLK_HROW_BYP7_0": null,
        "CLK_HROW_BYP7_1": null,
        "CLK_HROW_BYP7_2": null,
        "CLK_HROW_BYP7_3": null,
        "CLK_HROW_CLK0_0": {
            "cap": "12.362",
            "res": "0.000"
        },
        "CLK_HROW_CLK0_1": {
            "cap": "12.362",
            "res": "0.000"
        },
        "CLK_HROW_CLK0_2": {
            "cap": "12.362",
            "res": "0.000"
        },
        "CLK_HROW_CLK0_3": {
            "cap": "12.362",
            "res": "0.000"
        },
        "CLK_HROW_CLK1_0": {
            "cap": "12.362",
            "res": "0.000"
        },
        "CLK_HROW_CLK1_1": {
            "cap": "12.362",
            "res": "0.000"
        },
        "CLK_HROW_CLK1_2": {
            "cap": "12.362",
            "res": "0.000"
        },
        "CLK_HROW_CLK1_3": {
            "cap": "12.362",
            "res": "0.000"
        },
        "CLK_HROW_CTRL0_0": null,
        "CLK_HROW_CTRL0_1": null,
        "CLK_HROW_CTRL0_2": null,
        "CLK_HROW_CTRL0_3": null,
        "CLK_HROW_CTRL1_0": null,
        "CLK_HROW_CTRL1_1": null,
        "CLK_HROW_CTRL1_2": null,
        "CLK_HROW_CTRL1_3": null,
        "CLK_HROW_EE2A0_0": null,
        "CLK_HROW_EE2A0_1": null,
        "CLK_HROW_EE2A0_2": null,
        "CLK_HROW_EE2A0_3": null,
        "CLK_HROW_EE2A1_0": null,
        "CLK_HROW_EE2A1_1": null,
        "CLK_HROW_EE2A1_2": null,
        "CLK_HROW_EE2A1_3": null,
        "CLK_HROW_EE2A2_0": null,
        "CLK_HROW_EE2A2_1": null,
        "CLK_HROW_EE2A2_2": null,
        "CLK_HROW_EE2A2_3": null,
        "CLK_HROW_EE2A3_0": null,
        "CLK_HROW_EE2A3_1": null,
        "CLK_HROW_EE2A3_2": null,
        "CLK_HROW_EE2A3_3": null,
        "CLK_HROW_EE2BEG0_0": null,
        "CLK_HROW_EE2BEG0_1": null,
        "CLK_HROW_EE2BEG0_2": null,
        "CLK_HROW_EE2BEG0_3": null,
        "CLK_HROW_EE2BEG1_0": null,
        "CLK_HROW_EE2BEG1_1": null,
        "CLK_HROW_EE2BEG1_2": null,
        "CLK_HROW_EE2BEG1_3": null,
        "CLK_HROW_EE2BEG2_0": null,
        "CLK_HROW_EE2BEG2_1": null,
        "CLK_HROW_EE2BEG2_2": null,
        "CLK_HROW_EE2BEG2_3": null,
        "CLK_HROW_EE2BEG3_0": null,
        "CLK_HROW_EE2BEG3_1": null,
        "CLK_HROW_EE2BEG3_2": null,
        "CLK_HROW_EE2BEG3_3": null,
        "CLK_HROW_EE4A0_0": null,
        "CLK_HROW_EE4A0_1": null,
        "CLK_HROW_EE4A0_2": null,
        "CLK_HROW_EE4A0_3": null,
        "CLK_HROW_EE4A1_0": null,
        "CLK_HROW_EE4A1_1": null,
        "CLK_HROW_EE4A1_2": null,
        "CLK_HROW_EE4A1_3": null,
        "CLK_HROW_EE4A2_0": null,
        "CLK_HROW_EE4A2_1": null,
        "CLK_HROW_EE4A2_2": null,
        "CLK_HROW_EE4A2_3": null,
        "CLK_HROW_EE4A3_0": null,
        "CLK_HROW_EE4A3_1": null,
        "CLK_HROW_EE4A3_2": null,
        "CLK_HROW_EE4A3_3": null,
        "CLK_HROW_EE4B0_0": null,
        "CLK_HROW_EE4B0_1": null,
        "CLK_HROW_EE4B0_2": null,
        "CLK_HROW_EE4B0_3": null,
        "CLK_HROW_EE4B1_0": null,
        "CLK_HROW_EE4B1_1": null,
        "CLK_HROW_EE4B1_2": null,
        "CLK_HROW_EE4B1_3": null,
        "CLK_HROW_EE4B2_0": null,
        "CLK_HROW_EE4B2_1": null,
        "CLK_HROW_EE4B2_2": null,
        "CLK_HROW_EE4B2_3": null,
        "CLK_HROW_EE4B3_0": null,
        "CLK_HROW_EE4B3_1": null,
        "CLK_HROW_EE4B3_2": null,
        "CLK_HROW_EE4B3_3": null,
        "CLK_HROW_EE4BEG0_0": null,
        "CLK_HROW_EE4BEG0_1": null,
        "CLK_HROW_EE4BEG0_2": null,
        "CLK_HROW_EE4BEG0_3": null,
        "CLK_HROW_EE4BEG1_0": null,
        "CLK_HROW_EE4BEG1_1": null,
        "CLK_HROW_EE4BEG1_2": null,
        "CLK_HROW_EE4BEG1_3": null,
        "CLK_HROW_EE4BEG2_0": null,
        "CLK_HROW_EE4BEG2_1": null,
        "CLK_HROW_EE4BEG2_2": null,
        "CLK_HROW_EE4BEG2_3": null,
        "CLK_HROW_EE4BEG3_0": null,
        "CLK_HROW_EE4BEG3_1": null,
        "CLK_HROW_EE4BEG3_2": null,
        "CLK_HROW_EE4BEG3_3": null,
        "CLK_HROW_EE4C0_0": null,
        "CLK_HROW_EE4C0_1": null,
        "CLK_HROW_EE4C0_2": null,
        "CLK_HROW_EE4C0_3": null,
        "CLK_HROW_EE4C1_0": null,
        "CLK_HROW_EE4C1_1": null,
        "CLK_HROW_EE4C1_2": null,
        "CLK_HROW_EE4C1_3": null,
        "CLK_HROW_EE4C2_0": null,
        "CLK_HROW_EE4C2_1": null,
        "CLK_HROW_EE4C2_2": null,
        "CLK_HROW_EE4C2_3": null,
        "CLK_HROW_EE4C3_0": null,
        "CLK_HROW_EE4C3_1": null,
        "CLK_HROW_EE4C3_2": null,
        "CLK_HROW_EE4C3_3": null,
        "CLK_HROW_EL1BEG0_0": null,
        "CLK_HROW_EL1BEG0_1": null,
        "CLK_HROW_EL1BEG0_2": null,
        "CLK_HROW_EL1BEG0_3": null,
        "CLK_HROW_EL1BEG1_0": null,
        "CLK_HROW_EL1BEG1_1": null,
        "CLK_HROW_EL1BEG1_2": null,
        "CLK_HROW_EL1BEG1_3": null,
        "CLK_HROW_EL1BEG2_0": null,
        "CLK_HROW_EL1BEG2_1": null,
        "CLK_HROW_EL1BEG2_2": null,
        "CLK_HROW_EL1BEG2_3": null,
        "CLK_HROW_EL1BEG3_0": null,
        "CLK_HROW_EL1BEG3_1": null,
        "CLK_HROW_EL1BEG3_2": null,
        "CLK_HROW_EL1BEG3_3": null,
        "CLK_HROW_ER1BEG0_0": null,
        "CLK_HROW_ER1BEG0_1": null,
        "CLK_HROW_ER1BEG0_2": null,
        "CLK_HROW_ER1BEG0_3": null,
        "CLK_HROW_ER1BEG1_0": null,
        "CLK_HROW_ER1BEG1_1": null,
        "CLK_HROW_ER1BEG1_2": null,
        "CLK_HROW_ER1BEG1_3": null,
        "CLK_HROW_ER1BEG2_0": null,
        "CLK_HROW_ER1BEG2_1": null,
        "CLK_HROW_ER1BEG2_2": null,
        "CLK_HROW_ER1BEG2_3": null,
        "CLK_HROW_ER1BEG3_0": null,
        "CLK_HROW_ER1BEG3_1": null,
        "CLK_HROW_ER1BEG3_2": null,
        "CLK_HROW_ER1BEG3_3": null,
        "CLK_HROW_FAN0_0": null,
        "CLK_HROW_FAN0_1": null,
        "CLK_HROW_FAN0_2": null,
        "CLK_HROW_FAN0_3": null,
        "CLK_HROW_FAN1_0": null,
        "CLK_HROW_FAN1_1": null,
        "CLK_HROW_FAN1_2": null,
        "CLK_HROW_FAN1_3": null,
        "CLK_HROW_FAN2_0": null,
        "CLK_HROW_FAN2_1": null,
        "CLK_HROW_FAN2_2": null,
        "CLK_HROW_FAN2_3": null,
        "CLK_HROW_FAN3_0": null,
        "CLK_HROW_FAN3_1": null,
        "CLK_HROW_FAN3_2": null,
        "CLK_HROW_FAN3_3": null,
        "CLK_HROW_FAN4_0": null,
        "CLK_HROW_FAN4_1": null,
        "CLK_HROW_FAN4_2": null,
        "CLK_HROW_FAN4_3": null,
        "CLK_HROW_FAN5_0": null,
        "CLK_HROW_FAN5_1": null,
        "CLK_HROW_FAN5_2": null,
        "CLK_HROW_FAN5_3": null,
        "CLK_HROW_FAN6_0": null,
        "CLK_HROW_FAN6_1": null,
        "CLK_HROW_FAN6_2": null,
        "CLK_HROW_FAN6_3": null,
        "CLK_HROW_FAN7_0": null,
        "CLK_HROW_FAN7_1": null,
        "CLK_HROW_FAN7_2": null,
        "CLK_HROW_FAN7_3": null,
        "CLK_HROW_LH1_0": null,
        "CLK_HROW_LH1_1": null,
        "CLK_HROW_LH1_2": null,
        "CLK_HROW_LH1_3": null,
        "CLK_HROW_LH2_0": null,
        "CLK_HROW_LH2_1": null,
        "CLK_HROW_LH2_2": null,
        "CLK_HROW_LH2_3": null,
        "CLK_HROW_LH3_0": null,
        "CLK_HROW_LH3_1": null,
        "CLK_HROW_LH3_2": null,
        "CLK_HROW_LH3_3": null,
        "CLK_HROW_LH4_0": null,
        "CLK_HROW_LH4_1": null,
        "CLK_HROW_LH4_2": null,
        "CLK_HROW_LH4_3": null,
        "CLK_HROW_LH5_0": null,
        "CLK_HROW_LH5_1": null,
        "CLK_HROW_LH5_2": null,
        "CLK_HROW_LH5_3": null,
        "CLK_HROW_LH6_0": null,
        "CLK_HROW_LH6_1": null,
        "CLK_HROW_LH6_2": null,
        "CLK_HROW_LH6_3": null,
        "CLK_HROW_LH7_0": null,
        "CLK_HROW_LH7_1": null,
        "CLK_HROW_LH7_2": null,
        "CLK_HROW_LH7_3": null,
        "CLK_HROW_LH8_0": null,
        "CLK_HROW_LH8_1": null,
        "CLK_HROW_LH8_2": null,
        "CLK_HROW_LH8_3": null,
        "CLK_HROW_LH9_0": null,
        "CLK_HROW_LH9_1": null,
        "CLK_HROW_LH9_2": null,
        "CLK_HROW_LH9_3": null,
        "CLK_HROW_LH10_0": null,
        "CLK_HROW_LH10_1": null,
        "CLK_HROW_LH10_2": null,
        "CLK_HROW_LH10_3": null,
        "CLK_HROW_LH11_0": null,
        "CLK_HROW_LH11_1": null,
        "CLK_HROW_LH11_2": null,
        "CLK_HROW_LH11_3": null,
        "CLK_HROW_LH12_0": null,
        "CLK_HROW_LH12_1": null,
        "CLK_HROW_LH12_2": null,
        "CLK_HROW_LH12_3": null,
        "CLK_HROW_MONITOR_N_0": null,
        "CLK_HROW_MONITOR_N_1": null,
        "CLK_HROW_MONITOR_N_2": null,
        "CLK_HROW_MONITOR_N_3": null,
        "CLK_HROW_MONITOR_P_0": null,
        "CLK_HROW_MONITOR_P_1": null,
        "CLK_HROW_MONITOR_P_2": null,
        "CLK_HROW_MONITOR_P_3": null,
        "CLK_HROW_NE2A0_0": null,
        "CLK_HROW_NE2A0_1": null,
        "CLK_HROW_NE2A0_2": null,
        "CLK_HROW_NE2A0_3": null,
        "CLK_HROW_NE2A1_0": null,
        "CLK_HROW_NE2A1_1": null,
        "CLK_HROW_NE2A1_2": null,
        "CLK_HROW_NE2A1_3": null,
        "CLK_HROW_NE2A2_0": null,
        "CLK_HROW_NE2A2_1": null,
        "CLK_HROW_NE2A2_2": null,
        "CLK_HROW_NE2A2_3": null,
        "CLK_HROW_NE2A3_0": null,
        "CLK_HROW_NE2A3_1": null,
        "CLK_HROW_NE2A3_2": null,
        "CLK_HROW_NE2A3_3": null,
        "CLK_HROW_NE4BEG0_0": null,
        "CLK_HROW_NE4BEG0_1": null,
        "CLK_HROW_NE4BEG0_2": null,
        "CLK_HROW_NE4BEG0_3": null,
        "CLK_HROW_NE4BEG1_0": null,
        "CLK_HROW_NE4BEG1_1": null,
        "CLK_HROW_NE4BEG1_2": null,
        "CLK_HROW_NE4BEG1_3": null,
        "CLK_HROW_NE4BEG2_0": null,
        "CLK_HROW_NE4BEG2_1": null,
        "CLK_HROW_NE4BEG2_2": null,
        "CLK_HROW_NE4BEG2_3": null,
        "CLK_HROW_NE4BEG3_0": null,
        "CLK_HROW_NE4BEG3_1": null,
        "CLK_HROW_NE4BEG3_2": null,
        "CLK_HROW_NE4BEG3_3": null,
        "CLK_HROW_NE4C0_0": null,
        "CLK_HROW_NE4C0_1": null,
        "CLK_HROW_NE4C0_2": null,
        "CLK_HROW_NE4C0_3": null,
        "CLK_HROW_NE4C1_0": null,
        "CLK_HROW_NE4C1_1": null,
        "CLK_HROW_NE4C1_2": null,
        "CLK_HROW_NE4C1_3": null,
        "CLK_HROW_NE4C2_0": null,
        "CLK_HROW_NE4C2_1": null,
        "CLK_HROW_NE4C2_2": null,
        "CLK_HROW_NE4C2_3": null,
        "CLK_HROW_NE4C3_0": null,
        "CLK_HROW_NE4C3_1": null,
        "CLK_HROW_NE4C3_2": null,
        "CLK_HROW_NE4C3_3": null,
        "CLK_HROW_NW2A0_0": null,
        "CLK_HROW_NW2A0_1": null,
        "CLK_HROW_NW2A0_2": null,
        "CLK_HROW_NW2A0_3": null,
        "CLK_HROW_NW2A1_0": null,
        "CLK_HROW_NW2A1_1": null,
        "CLK_HROW_NW2A1_2": null,
        "CLK_HROW_NW2A1_3": null,
        "CLK_HROW_NW2A2_0": null,
        "CLK_HROW_NW2A2_1": null,
        "CLK_HROW_NW2A2_2": null,
        "CLK_HROW_NW2A2_3": null,
        "CLK_HROW_NW2A3_0": null,
        "CLK_HROW_NW2A3_1": null,
        "CLK_HROW_NW2A3_2": null,
        "CLK_HROW_NW2A3_3": null,
        "CLK_HROW_NW4A0_0": null,
        "CLK_HROW_NW4A0_1": null,
        "CLK_HROW_NW4A0_2": null,
        "CLK_HROW_NW4A0_3": null,
        "CLK_HROW_NW4A1_0": null,
        "CLK_HROW_NW4A1_1": null,
        "CLK_HROW_NW4A1_2": null,
        "CLK_HROW_NW4A1_3": null,
        "CLK_HROW_NW4A2_0": null,
        "CLK_HROW_NW4A2_1": null,
        "CLK_HROW_NW4A2_2": null,
        "CLK_HROW_NW4A2_3": null,
        "CLK_HROW_NW4A3_0": null,
        "CLK_HROW_NW4A3_1": null,
        "CLK_HROW_NW4A3_2": null,
        "CLK_HROW_NW4A3_3": null,
        "CLK_HROW_NW4END0_0": null,
        "CLK_HROW_NW4END0_1": null,
        "CLK_HROW_NW4END0_2": null,
        "CLK_HROW_NW4END0_3": null,
        "CLK_HROW_NW4END1_0": null,
        "CLK_HROW_NW4END1_1": null,
        "CLK_HROW_NW4END1_2": null,
        "CLK_HROW_NW4END1_3": null,
        "CLK_HROW_NW4END2_0": null,
        "CLK_HROW_NW4END2_1": null,
        "CLK_HROW_NW4END2_2": null,
        "CLK_HROW_NW4END2_3": null,
        "CLK_HROW_NW4END3_0": null,
        "CLK_HROW_NW4END3_1": null,
        "CLK_HROW_NW4END3_2": null,
        "CLK_HROW_NW4END3_3": null,
        "CLK_HROW_SE2A0_0": null,
        "CLK_HROW_SE2A0_1": null,
        "CLK_HROW_SE2A0_2": null,
        "CLK_HROW_SE2A0_3": null,
        "CLK_HROW_SE2A1_0": null,
        "CLK_HROW_SE2A1_1": null,
        "CLK_HROW_SE2A1_2": null,
        "CLK_HROW_SE2A1_3": null,
        "CLK_HROW_SE2A2_0": null,
        "CLK_HROW_SE2A2_1": null,
        "CLK_HROW_SE2A2_2": null,
        "CLK_HROW_SE2A2_3": null,
        "CLK_HROW_SE2A3_0": null,
        "CLK_HROW_SE2A3_1": null,
        "CLK_HROW_SE2A3_2": null,
        "CLK_HROW_SE2A3_3": null,
        "CLK_HROW_SE4BEG0_0": null,
        "CLK_HROW_SE4BEG0_1": null,
        "CLK_HROW_SE4BEG0_2": null,
        "CLK_HROW_SE4BEG0_3": null,
        "CLK_HROW_SE4BEG1_0": null,
        "CLK_HROW_SE4BEG1_1": null,
        "CLK_HROW_SE4BEG1_2": null,
        "CLK_HROW_SE4BEG1_3": null,
        "CLK_HROW_SE4BEG2_0": null,
        "CLK_HROW_SE4BEG2_1": null,
        "CLK_HROW_SE4BEG2_2": null,
        "CLK_HROW_SE4BEG2_3": null,
        "CLK_HROW_SE4BEG3_0": null,
        "CLK_HROW_SE4BEG3_1": null,
        "CLK_HROW_SE4BEG3_2": null,
        "CLK_HROW_SE4BEG3_3": null,
        "CLK_HROW_SE4C0_0": null,
        "CLK_HROW_SE4C0_1": null,
        "CLK_HROW_SE4C0_2": null,
        "CLK_HROW_SE4C0_3": null,
        "CLK_HROW_SE4C1_0": null,
        "CLK_HROW_SE4C1_1": null,
        "CLK_HROW_SE4C1_2": null,
        "CLK_HROW_SE4C1_3": null,
        "CLK_HROW_SE4C2_0": null,
        "CLK_HROW_SE4C2_1": null,
        "CLK_HROW_SE4C2_2": null,
        "CLK_HROW_SE4C2_3": null,
        "CLK_HROW_SE4C3_0": null,
        "CLK_HROW_SE4C3_1": null,
        "CLK_HROW_SE4C3_2": null,
        "CLK_HROW_SE4C3_3": null,
        "CLK_HROW_SW2A0_0": null,
        "CLK_HROW_SW2A0_1": null,
        "CLK_HROW_SW2A0_2": null,
        "CLK_HROW_SW2A0_3": null,
        "CLK_HROW_SW2A1_0": null,
        "CLK_HROW_SW2A1_1": null,
        "CLK_HROW_SW2A1_2": null,
        "CLK_HROW_SW2A1_3": null,
        "CLK_HROW_SW2A2_0": null,
        "CLK_HROW_SW2A2_1": null,
        "CLK_HROW_SW2A2_2": null,
        "CLK_HROW_SW2A2_3": null,
        "CLK_HROW_SW2A3_0": null,
        "CLK_HROW_SW2A3_1": null,
        "CLK_HROW_SW2A3_2": null,
        "CLK_HROW_SW2A3_3": null,
        "CLK_HROW_SW4A0_0": null,
        "CLK_HROW_SW4A0_1": null,
        "CLK_HROW_SW4A0_2": null,
        "CLK_HROW_SW4A0_3": null,
        "CLK_HROW_SW4A1_0": null,
        "CLK_HROW_SW4A1_1": null,
        "CLK_HROW_SW4A1_2": null,
        "CLK_HROW_SW4A1_3": null,
        "CLK_HROW_SW4A2_0": null,
        "CLK_HROW_SW4A2_1": null,
        "CLK_HROW_SW4A2_2": null,
        "CLK_HROW_SW4A2_3": null,
        "CLK_HROW_SW4A3_0": null,
        "CLK_HROW_SW4A3_1": null,
        "CLK_HROW_SW4A3_2": null,
        "CLK_HROW_SW4A3_3": null,
        "CLK_HROW_SW4END0_0": null,
        "CLK_HROW_SW4END0_1": null,
        "CLK_HROW_SW4END0_2": null,
        "CLK_HROW_SW4END0_3": null,
        "CLK_HROW_SW4END1_0": null,
        "CLK_HROW_SW4END1_1": null,
        "CLK_HROW_SW4END1_2": null,
        "CLK_HROW_SW4END1_3": null,
        "CLK_HROW_SW4END2_0": null,
        "CLK_HROW_SW4END2_1": null,
        "CLK_HROW_SW4END2_2": null,
        "CLK_HROW_SW4END2_3": null,
        "CLK_HROW_SW4END3_0": null,
        "CLK_HROW_SW4END3_1": null,
        "CLK_HROW_SW4END3_2": null,
        "CLK_HROW_SW4END3_3": null,
        "CLK_HROW_WL1END0_0": null,
        "CLK_HROW_WL1END0_1": null,
        "CLK_HROW_WL1END0_2": null,
        "CLK_HROW_WL1END0_3": null,
        "CLK_HROW_WL1END1_0": null,
        "CLK_HROW_WL1END1_1": null,
        "CLK_HROW_WL1END1_2": null,
        "CLK_HROW_WL1END1_3": null,
        "CLK_HROW_WL1END2_0": null,
        "CLK_HROW_WL1END2_1": null,
        "CLK_HROW_WL1END2_2": null,
        "CLK_HROW_WL1END2_3": null,
        "CLK_HROW_WL1END3_0": null,
        "CLK_HROW_WL1END3_1": null,
        "CLK_HROW_WL1END3_2": null,
        "CLK_HROW_WL1END3_3": null,
        "CLK_HROW_WR1END0_0": null,
        "CLK_HROW_WR1END0_1": null,
        "CLK_HROW_WR1END0_2": null,
        "CLK_HROW_WR1END0_3": null,
        "CLK_HROW_WR1END1_0": null,
        "CLK_HROW_WR1END1_1": null,
        "CLK_HROW_WR1END1_2": null,
        "CLK_HROW_WR1END1_3": null,
        "CLK_HROW_WR1END2_0": null,
        "CLK_HROW_WR1END2_1": null,
        "CLK_HROW_WR1END2_2": null,
        "CLK_HROW_WR1END2_3": null,
        "CLK_HROW_WR1END3_0": null,
        "CLK_HROW_WR1END3_1": null,
        "CLK_HROW_WR1END3_2": null,
        "CLK_HROW_WR1END3_3": null,
        "CLK_HROW_WW2A0_0": null,
        "CLK_HROW_WW2A0_1": null,
        "CLK_HROW_WW2A0_2": null,
        "CLK_HROW_WW2A0_3": null,
        "CLK_HROW_WW2A1_0": null,
        "CLK_HROW_WW2A1_1": null,
        "CLK_HROW_WW2A1_2": null,
        "CLK_HROW_WW2A1_3": null,
        "CLK_HROW_WW2A2_0": null,
        "CLK_HROW_WW2A2_1": null,
        "CLK_HROW_WW2A2_2": null,
        "CLK_HROW_WW2A2_3": null,
        "CLK_HROW_WW2A3_0": null,
        "CLK_HROW_WW2A3_1": null,
        "CLK_HROW_WW2A3_2": null,
        "CLK_HROW_WW2A3_3": null,
        "CLK_HROW_WW2END0_0": null,
        "CLK_HROW_WW2END0_1": null,
        "CLK_HROW_WW2END0_2": null,
        "CLK_HROW_WW2END0_3": null,
        "CLK_HROW_WW2END1_0": null,
        "CLK_HROW_WW2END1_1": null,
        "CLK_HROW_WW2END1_2": null,
        "CLK_HROW_WW2END1_3": null,
        "CLK_HROW_WW2END2_0": null,
        "CLK_HROW_WW2END2_1": null,
        "CLK_HROW_WW2END2_2": null,
        "CLK_HROW_WW2END2_3": null,
        "CLK_HROW_WW2END3_0": null,
        "CLK_HROW_WW2END3_1": null,
        "CLK_HROW_WW2END3_2": null,
        "CLK_HROW_WW2END3_3": null,
        "CLK_HROW_WW4A0_0": null,
        "CLK_HROW_WW4A0_1": null,
        "CLK_HROW_WW4A0_2": null,
        "CLK_HROW_WW4A0_3": null,
        "CLK_HROW_WW4A1_0": null,
        "CLK_HROW_WW4A1_1": null,
        "CLK_HROW_WW4A1_2": null,
        "CLK_HROW_WW4A1_3": null,
        "CLK_HROW_WW4A2_0": null,
        "CLK_HROW_WW4A2_1": null,
        "CLK_HROW_WW4A2_2": null,
        "CLK_HROW_WW4A2_3": null,
        "CLK_HROW_WW4A3_0": null,
        "CLK_HROW_WW4A3_1": null,
        "CLK_HROW_WW4A3_2": null,
        "CLK_HROW_WW4A3_3": null,
        "CLK_HROW_WW4B0_0": null,
        "CLK_HROW_WW4B0_1": null,
        "CLK_HROW_WW4B0_2": null,
        "CLK_HROW_WW4B0_3": null,
        "CLK_HROW_WW4B1_0": null,
        "CLK_HROW_WW4B1_1": null,
        "CLK_HROW_WW4B1_2": null,
        "CLK_HROW_WW4B1_3": null,
        "CLK_HROW_WW4B2_0": null,
        "CLK_HROW_WW4B2_1": null,
        "CLK_HROW_WW4B2_2": null,
        "CLK_HROW_WW4B2_3": null,
        "CLK_HROW_WW4B3_0": null,
        "CLK_HROW_WW4B3_1": null,
        "CLK_HROW_WW4B3_2": null,
        "CLK_HROW_WW4B3_3": null,
        "CLK_HROW_WW4C0_0": null,
        "CLK_HROW_WW4C0_1": null,
        "CLK_HROW_WW4C0_2": null,
        "CLK_HROW_WW4C0_3": null,
        "CLK_HROW_WW4C1_0": null,
        "CLK_HROW_WW4C1_1": null,
        "CLK_HROW_WW4C1_2": null,
        "CLK_HROW_WW4C1_3": null,
        "CLK_HROW_WW4C2_0": null,
        "CLK_HROW_WW4C2_1": null,
        "CLK_HROW_WW4C2_2": null,
        "CLK_HROW_WW4C2_3": null,
        "CLK_HROW_WW4C3_0": null,
        "CLK_HROW_WW4C3_1": null,
        "CLK_HROW_WW4C3_2": null,
        "CLK_HROW_WW4C3_3": null,
        "CLK_HROW_WW4END0_0": null,
        "CLK_HROW_WW4END0_1": null,
        "CLK_HROW_WW4END0_2": null,
        "CLK_HROW_WW4END0_3": null,
        "CLK_HROW_WW4END1_0": null,
        "CLK_HROW_WW4END1_1": null,
        "CLK_HROW_WW4END1_2": null,
        "CLK_HROW_WW4END1_3": null,
        "CLK_HROW_WW4END2_0": null,
        "CLK_HROW_WW4END2_1": null,
        "CLK_HROW_WW4END2_2": null,
        "CLK_HROW_WW4END2_3": null,
        "CLK_HROW_WW4END3_0": null,
        "CLK_HROW_WW4END3_1": null,
        "CLK_HROW_WW4END3_2": null,
        "CLK_HROW_WW4END3_3": null
    }
}
