
ubuntu-preinstalled/systemd-machine-id-setup:     file format elf32-littlearm


Disassembly of section .init:

00000d30 <.init>:
 d30:	push	{r3, lr}
 d34:	bl	108c <log_oom_internal@plt+0xc8>
 d38:	pop	{r3, pc}

Disassembly of section .plt:

00000d3c <path_is_mount_point@plt-0x14>:
 d3c:	push	{lr}		; (str lr, [sp, #-4]!)
 d40:	ldr	lr, [pc, #4]	; d4c <path_is_mount_point@plt-0x4>
 d44:	add	lr, pc, lr
 d48:	ldr	pc, [lr, #8]!
 d4c:	muleq	r1, r8, r1

00000d50 <path_is_mount_point@plt>:
 d50:	add	ip, pc, #0, 12
 d54:	add	ip, ip, #73728	; 0x12000
 d58:	ldr	pc, [ip, #408]!	; 0x198

00000d5c <ftruncate64@plt>:
 d5c:	add	ip, pc, #0, 12
 d60:	add	ip, ip, #73728	; 0x12000
 d64:	ldr	pc, [ip, #400]!	; 0x190

00000d68 <version@plt>:
 d68:	add	ip, pc, #0, 12
 d6c:	add	ip, ip, #73728	; 0x12000
 d70:	ldr	pc, [ip, #392]!	; 0x188

00000d74 <free@plt>:
 d74:			; <UNDEFINED> instruction: 0xe7fd4778
 d78:	add	ip, pc, #0, 12
 d7c:	add	ip, ip, #73728	; 0x12000
 d80:	ldr	pc, [ip, #380]!	; 0x17c

00000d84 <getenv_for_pid@plt>:
 d84:	add	ip, pc, #0, 12
 d88:	add	ip, ip, #73728	; 0x12000
 d8c:	ldr	pc, [ip, #372]!	; 0x174

00000d90 <log_open@plt>:
 d90:	add	ip, pc, #0, 12
 d94:	add	ip, ip, #73728	; 0x12000
 d98:	ldr	pc, [ip, #364]!	; 0x16c

00000d9c <log_assert_failed_unreachable_realm@plt>:
 d9c:	add	ip, pc, #0, 12
 da0:	add	ip, ip, #73728	; 0x12000
 da4:	ldr	pc, [ip, #356]!	; 0x164

00000da8 <detect_vm@plt>:
 da8:	add	ip, pc, #0, 12
 dac:	add	ip, ip, #73728	; 0x12000
 db0:	ldr	pc, [ip, #348]!	; 0x15c

00000db4 <parse_path_argument_and_warn@plt>:
 db4:	add	ip, pc, #0, 12
 db8:	add	ip, ip, #73728	; 0x12000
 dbc:	ldr	pc, [ip, #340]!	; 0x154

00000dc0 <ask_password_agent_close@plt>:
 dc0:	add	ip, pc, #0, 12
 dc4:	add	ip, ip, #73728	; 0x12000
 dc8:	ldr	pc, [ip, #332]!	; 0x14c

00000dcc <polkit_agent_close@plt>:
 dcc:	add	ip, pc, #0, 12
 dd0:	add	ip, ip, #73728	; 0x12000
 dd4:	ldr	pc, [ip, #324]!	; 0x144

00000dd8 <mac_selinux_finish@plt>:
 dd8:	add	ip, pc, #0, 12
 ddc:	add	ip, ip, #73728	; 0x12000
 de0:	ldr	pc, [ip, #316]!	; 0x13c

00000de4 <namespace_enter@plt>:
 de4:	add	ip, pc, #0, 12
 de8:	add	ip, ip, #73728	; 0x12000
 dec:	ldr	pc, [ip, #308]!	; 0x134

00000df0 <stpcpy@plt>:
 df0:	add	ip, pc, #0, 12
 df4:	add	ip, ip, #73728	; 0x12000
 df8:	ldr	pc, [ip, #300]!	; 0x12c

00000dfc <sd_notifyf@plt>:
 dfc:	add	ip, pc, #0, 12
 e00:	add	ip, ip, #73728	; 0x12000
 e04:	ldr	pc, [ip, #292]!	; 0x124

00000e08 <puts@plt>:
 e08:	add	ip, pc, #0, 12
 e0c:	add	ip, ip, #73728	; 0x12000
 e10:	ldr	pc, [ip, #284]!	; 0x11c

00000e14 <id128_read@plt>:
 e14:	add	ip, pc, #0, 12
 e18:	add	ip, ip, #73728	; 0x12000
 e1c:	ldr	pc, [ip, #276]!	; 0x114

00000e20 <id128_write_fd@plt>:
 e20:	add	ip, pc, #0, 12
 e24:	add	ip, ip, #73728	; 0x12000
 e28:	ldr	pc, [ip, #268]!	; 0x10c

00000e2c <sd_id128_from_string@plt>:
 e2c:	add	ip, pc, #0, 12
 e30:	add	ip, ip, #73728	; 0x12000
 e34:	ldr	pc, [ip, #260]!	; 0x104

00000e38 <log_get_max_level_realm@plt>:
 e38:	add	ip, pc, #0, 12
 e3c:	add	ip, ip, #73728	; 0x12000
 e40:	ldr	pc, [ip, #252]!	; 0xfc

00000e44 <fd_is_temporary_fs@plt>:
 e44:	add	ip, pc, #0, 12
 e48:	add	ip, ip, #73728	; 0x12000
 e4c:	ldr	pc, [ip, #244]!	; 0xf4

00000e50 <unshare@plt>:
 e50:	add	ip, pc, #0, 12
 e54:	add	ip, ip, #73728	; 0x12000
 e58:	ldr	pc, [ip, #236]!	; 0xec

00000e5c <abort@plt>:
 e5c:	add	ip, pc, #0, 12
 e60:	add	ip, ip, #73728	; 0x12000
 e64:	ldr	pc, [ip, #228]!	; 0xe4

00000e68 <unlink@plt>:
 e68:	add	ip, pc, #0, 12
 e6c:	add	ip, ip, #73728	; 0x12000
 e70:	ldr	pc, [ip, #220]!	; 0xdc

00000e74 <open64@plt>:
 e74:	add	ip, pc, #0, 12
 e78:	add	ip, ip, #73728	; 0x12000
 e7c:	ldr	pc, [ip, #212]!	; 0xd4

00000e80 <id128_write@plt>:
 e80:	add	ip, pc, #0, 12
 e84:	add	ip, ip, #73728	; 0x12000
 e88:	ldr	pc, [ip, #204]!	; 0xcc

00000e8c <safe_close@plt>:
 e8c:	add	ip, pc, #0, 12
 e90:	add	ip, ip, #73728	; 0x12000
 e94:	ldr	pc, [ip, #196]!	; 0xc4

00000e98 <__stack_chk_fail@plt>:
 e98:	add	ip, pc, #0, 12
 e9c:	add	ip, ip, #73728	; 0x12000
 ea0:	ldr	pc, [ip, #188]!	; 0xbc

00000ea4 <terminal_urlify_man@plt>:
 ea4:	add	ip, pc, #0, 12
 ea8:	add	ip, ip, #73728	; 0x12000
 eac:	ldr	pc, [ip, #180]!	; 0xb4

00000eb0 <namespace_open@plt>:
 eb0:	add	ip, pc, #0, 12
 eb4:	add	ip, ip, #73728	; 0x12000
 eb8:	ldr	pc, [ip, #172]!	; 0xac

00000ebc <sd_id128_randomize@plt>:
 ebc:	add	ip, pc, #0, 12
 ec0:	add	ip, ip, #73728	; 0x12000
 ec4:	ldr	pc, [ip, #164]!	; 0xa4

00000ec8 <getopt_long@plt>:
 ec8:	add	ip, pc, #0, 12
 ecc:	add	ip, ip, #73728	; 0x12000
 ed0:	ldr	pc, [ip, #156]!	; 0x9c

00000ed4 <mkdir_parents@plt>:
 ed4:	add	ip, pc, #0, 12
 ed8:	add	ip, ip, #73728	; 0x12000
 edc:	ldr	pc, [ip, #148]!	; 0x94

00000ee0 <pager_close@plt>:
 ee0:	add	ip, pc, #0, 12
 ee4:	add	ip, ip, #73728	; 0x12000
 ee8:	ldr	pc, [ip, #140]!	; 0x8c

00000eec <umount2@plt>:
 eec:	add	ip, pc, #0, 12
 ef0:	add	ip, ip, #73728	; 0x12000
 ef4:	ldr	pc, [ip, #132]!	; 0x84

00000ef8 <umount@plt>:
 ef8:	add	ip, pc, #0, 12
 efc:	add	ip, ip, #73728	; 0x12000
 f00:	ldr	pc, [ip, #124]!	; 0x7c

00000f04 <umask@plt>:
 f04:	add	ip, pc, #0, 12
 f08:	add	ip, ip, #73728	; 0x12000
 f0c:	ldr	pc, [ip, #116]!	; 0x74

00000f10 <strlen@plt>:
 f10:	add	ip, pc, #0, 12
 f14:	add	ip, ip, #73728	; 0x12000
 f18:	ldr	pc, [ip, #108]!	; 0x6c

00000f1c <lseek64@plt>:
 f1c:	add	ip, pc, #0, 12
 f20:	add	ip, ip, #73728	; 0x12000
 f24:	ldr	pc, [ip, #100]!	; 0x64

00000f28 <detect_container@plt>:
 f28:	add	ip, pc, #0, 12
 f2c:	add	ip, ip, #73728	; 0x12000
 f30:	ldr	pc, [ip, #92]!	; 0x5c

00000f34 <log_parse_environment_realm@plt>:
 f34:	add	ip, pc, #0, 12
 f38:	add	ip, ip, #73728	; 0x12000
 f3c:	ldr	pc, [ip, #84]!	; 0x54

00000f40 <__errno_location@plt>:
 f40:	add	ip, pc, #0, 12
 f44:	add	ip, ip, #73728	; 0x12000
 f48:	ldr	pc, [ip, #76]!	; 0x4c

00000f4c <id128_read_fd@plt>:
 f4c:	add	ip, pc, #0, 12
 f50:	add	ip, ip, #73728	; 0x12000
 f54:	ldr	pc, [ip, #68]!	; 0x44

00000f58 <mount@plt>:
 f58:	add	ip, pc, #0, 12
 f5c:	add	ip, ip, #73728	; 0x12000
 f60:	ldr	pc, [ip, #60]!	; 0x3c

00000f64 <log_assert_failed_realm@plt>:
 f64:	add	ip, pc, #0, 12
 f68:	add	ip, ip, #73728	; 0x12000
 f6c:	ldr	pc, [ip, #52]!	; 0x34

00000f70 <log_internal_realm@plt>:
 f70:	add	ip, pc, #0, 12
 f74:	add	ip, ip, #73728	; 0x12000
 f78:	ldr	pc, [ip, #44]!	; 0x2c

00000f7c <unlink_noerrno@plt>:
 f7c:	add	ip, pc, #0, 12
 f80:	add	ip, ip, #73728	; 0x12000
 f84:	ldr	pc, [ip, #36]!	; 0x24

00000f88 <__libc_start_main@plt>:
 f88:	add	ip, pc, #0, 12
 f8c:	add	ip, ip, #73728	; 0x12000
 f90:	ldr	pc, [ip, #28]!

00000f94 <__gmon_start__@plt>:
 f94:	add	ip, pc, #0, 12
 f98:	add	ip, ip, #73728	; 0x12000
 f9c:	ldr	pc, [ip, #20]!

00000fa0 <__cxa_finalize@plt>:
 fa0:	add	ip, pc, #0, 12
 fa4:	add	ip, ip, #73728	; 0x12000
 fa8:	ldr	pc, [ip, #12]!

00000fac <sd_id128_to_string@plt>:
 fac:	add	ip, pc, #0, 12
 fb0:	add	ip, ip, #73728	; 0x12000
 fb4:	ldr	pc, [ip, #4]!

00000fb8 <__printf_chk@plt>:
 fb8:	add	ip, pc, #0, 12
 fbc:	add	ip, ip, #69632	; 0x11000
 fc0:	ldr	pc, [ip, #4092]!	; 0xffc

00000fc4 <log_oom_internal@plt>:
 fc4:	add	ip, pc, #0, 12
 fc8:	add	ip, ip, #69632	; 0x11000
 fcc:	ldr	pc, [ip, #4084]!	; 0xff4

Disassembly of section .text:

00000fd0 <.text>:
     fd0:	cfldr32mi	mvfx11, [r6, #-448]	; 0xfffffe40
     fd4:	ldrbtmi	r4, [sp], #-2582	; 0xfffff5ea
     fd8:	stmiapl	sl!, {r1, r2, r4, r8, r9, fp, lr}
     fdc:	stmiapl	fp!, {r4, sp, lr}^
     fe0:			; <UNDEFINED> instruction: 0xf0006019
     fe4:	cdpne	15, 0, cr15, cr6, cr15, {1}
     fe8:			; <UNDEFINED> instruction: 0xf7ffdb19
     fec:			; <UNDEFINED> instruction: 0xf7ffeeea
     ff0:			; <UNDEFINED> instruction: 0xf7ffeeee
     ff4:			; <UNDEFINED> instruction: 0xf7ffef76
     ff8:	blmi	3fcbc0 <log_oom_internal@plt+0x3fbbfc>
     ffc:	cmnlt	r4, ip, ror #17
    1000:	strcc	r4, [r3], #-2830	; 0xfffff4f2
    1004:	streq	pc, [r3], #-36	; 0xffffffdc
    1008:	adcmi	r5, ip, #15532032	; 0xed0000
    100c:	ldmib	r4, {r0, r2, r9, ip, lr, pc}^
    1010:	strcc	r0, [r8], #-768	; 0xfffffd00
    1014:	adcmi	r4, ip, #152, 14	; 0x2600000
    1018:	svceq	0x00f0d3f9
    101c:	stmdbmi	r8, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    1020:	andcs	r4, r0, r2, ror r2
    1024:			; <UNDEFINED> instruction: 0xf7ff4479
    1028:	ldrb	lr, [lr, sl, ror #29]
    102c:	andeq	r1, r1, sl, lsl #30
    1030:	strdeq	r0, [r0], -r4
    1034:	andeq	r0, r0, r8, ror #1
    1038:	strdeq	r0, [r0], -r8
    103c:	strdeq	r0, [r0], -ip
    1040:	andeq	r1, r0, r0, lsr #20
    1044:	bleq	3d188 <log_oom_internal@plt+0x3c1c4>
    1048:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    104c:	strbtmi	fp, [sl], -r2, lsl #24
    1050:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1054:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1058:	ldrmi	sl, [sl], #776	; 0x308
    105c:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1060:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1064:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1068:			; <UNDEFINED> instruction: 0xf85a4b06
    106c:	stmdami	r6, {r0, r1, ip, sp}
    1070:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1074:	svc	0x0088f7ff
    1078:	mrc	7, 7, APSR_nzcv, cr0, cr15, {7}
    107c:	andeq	r1, r1, r8, ror #28
    1080:	andeq	r0, r0, r8, lsl #2
    1084:	andeq	r0, r0, r0, lsl #2
    1088:	andeq	r0, r0, ip, ror #1
    108c:	ldr	r3, [pc, #20]	; 10a8 <log_oom_internal@plt+0xe4>
    1090:	ldr	r2, [pc, #20]	; 10ac <log_oom_internal@plt+0xe8>
    1094:	add	r3, pc, r3
    1098:	ldr	r2, [r3, r2]
    109c:	cmp	r2, #0
    10a0:	bxeq	lr
    10a4:	b	f94 <__gmon_start__@plt>
    10a8:	andeq	r1, r1, r8, asr #28
    10ac:	andeq	r0, r0, r0, lsl r1
    10b0:	blmi	1d30d0 <log_oom_internal@plt+0x1d210c>
    10b4:	bmi	1d229c <log_oom_internal@plt+0x1d12d8>
    10b8:	addmi	r4, r3, #2063597568	; 0x7b000000
    10bc:	andle	r4, r3, sl, ror r4
    10c0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    10c4:	ldrmi	fp, [r8, -r3, lsl #2]
    10c8:	svclt	0x00004770
    10cc:	andeq	r1, r1, ip, asr #30
    10d0:	andeq	r1, r1, r8, asr #30
    10d4:	andeq	r1, r1, r4, lsr #28
    10d8:	andeq	r0, r0, r4, lsl #2
    10dc:	stmdbmi	r9, {r3, fp, lr}
    10e0:	bmi	2522c8 <log_oom_internal@plt+0x251304>
    10e4:	bne	2522d0 <log_oom_internal@plt+0x25130c>
    10e8:	svceq	0x00cb447a
    10ec:			; <UNDEFINED> instruction: 0x01a1eb03
    10f0:	andle	r1, r3, r9, asr #32
    10f4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    10f8:	ldrmi	fp, [r8, -r3, lsl #2]
    10fc:	svclt	0x00004770
    1100:	andeq	r1, r1, r0, lsr #30
    1104:	andeq	r1, r1, ip, lsl pc
    1108:	strdeq	r1, [r1], -r8
    110c:	andeq	r0, r0, r4, lsl r1
    1110:	blmi	2ae538 <log_oom_internal@plt+0x2ad574>
    1114:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1118:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    111c:	blmi	26f6d0 <log_oom_internal@plt+0x26e70c>
    1120:	ldrdlt	r5, [r3, -r3]!
    1124:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1128:			; <UNDEFINED> instruction: 0xf7ff6818
    112c:			; <UNDEFINED> instruction: 0xf7ffef3a
    1130:	blmi	1c1034 <log_oom_internal@plt+0x1c0070>
    1134:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1138:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    113c:	strdeq	r1, [r1], -r2
    1140:	andeq	r1, r1, r8, asr #27
    1144:	andeq	r0, r0, r8, lsl r1
    1148:	ldrdeq	r1, [r1], -r6
    114c:	ldrdeq	r1, [r1], -r2
    1150:	svclt	0x0000e7c4
    1154:	blmi	fffd3d54 <log_oom_internal@plt+0xfffd2d90>
    1158:	push	{r1, r3, r4, r5, r6, sl, lr}
    115c:	strdlt	r4, [sp], r0
    1160:	ldmpl	r3, {r2, r8, r9, sl, fp, sp, pc}^
    1164:	mvnsvs	r6, fp, lsl r8
    1168:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    116c:	mvnscc	pc, #79	; 0x4f
    1170:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sp, lr}
    1174:	stmdavc	r3, {r0, r3, r5, r6, ip, lr, pc}
    1178:	blcs	12990 <log_oom_internal@plt+0x119cc>
    117c:			; <UNDEFINED> instruction: 0xf7ffd04b
    1180:			; <UNDEFINED> instruction: 0xf100eec8
    1184:			; <UNDEFINED> instruction: 0xf5b30311
    1188:	vmax.f32	d0, d16, d0
    118c:			; <UNDEFINED> instruction: 0xf10080f9
    1190:			; <UNDEFINED> instruction: 0x46210318
    1194:	andeq	pc, r7, r3, lsr #32
    1198:	vstreq	d14, [r0, #-692]	; 0xfffffd4c
    119c:	strtmi	sl, [r8], -r4, lsl #26
    11a0:	mcr	7, 1, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    11a4:	strmi	r4, [r4], -r8, lsr #5
    11a8:	and	sp, r9, r2, lsl #16
    11ac:	andle	r4, r7, r8, lsr #5
    11b0:	stccc	8, cr15, [r1], {16}
    11b4:	strmi	r1, [r2], -r4, asr #28
    11b8:	strtmi	r2, [r0], -pc, lsr #22
    11bc:			; <UNDEFINED> instruction: 0x4614d0f6
    11c0:	ldrbtmi	r4, [lr], #-3813	; 0xfffff11b
    11c4:	eorvs	ip, r0, pc, lsl #28
    11c8:	adcvs	r6, r2, r1, rrx
    11cc:	andcs	r6, r0, #227	; 0xe3
    11d0:	ldrmi	r4, [r1], -r8, lsr #12
    11d4:	ldc	7, cr15, [ip, #1020]!	; 0x3fc
    11d8:	blle	e489f0 <log_oom_internal@plt+0xe47a2c>
    11dc:			; <UNDEFINED> instruction: 0xf7ffd11e
    11e0:	stmdacs	r6, {r2, r3, r5, r9, sl, fp, sp, lr, pc}
    11e4:			; <UNDEFINED> instruction: 0xf04fdc63
    11e8:	ldmdavs	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, ip, sp}^
    11ec:	mcr	7, 2, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    11f0:			; <UNDEFINED> instruction: 0xf7ff4630
    11f4:	bmi	ff67cb2c <log_oom_internal@plt+0xff67bb68>
    11f8:	ldrbtmi	r4, [sl], #-3030	; 0xfffff42a
    11fc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1200:	ldrshmi	r6, [sl], #-155	; 0xffffff65
    1204:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1208:	orrhi	pc, ip, r0, asr #32
    120c:	strcc	r4, [r4, -r0, lsr #12]!
    1210:	pop	{r0, r2, r3, r4, r5, r7, r9, sl, lr}
    1214:	ldclmi	3, cr8, [r2, #960]	; 0x3c0
    1218:			; <UNDEFINED> instruction: 0xe7d8447d
    121c:	orrvc	pc, r0, pc, asr #8
    1220:	vsubhn.i16	d20, q0, q12
    1224:			; <UNDEFINED> instruction: 0xf7ff0108
    1228:	cdpne	14, 0, cr14, cr6, cr6, {1}
    122c:			; <UNDEFINED> instruction: 0xf7ffdb1b
    1230:	cdpne	14, 0, cr14, cr4, cr10, {0}
    1234:	adcshi	pc, r0, r0, asr #5
    1238:			; <UNDEFINED> instruction: 0xf7ffd14c
    123c:	stmdacs	r2, {r1, r2, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    1240:	sbchi	pc, ip, r0, lsl #6
    1244:	ldreq	pc, [sp], #-111	; 0xffffff91
    1248:	stclmi	7, cr14, [r6, #828]	; 0x33c
    124c:			; <UNDEFINED> instruction: 0xe7be447d
    1250:			; <UNDEFINED> instruction: 0xf7ff2000
    1254:	stmdacs	r2, {r1, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    1258:	rsbmi	sp, r4, #5376	; 0x1500
    125c:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    1260:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    1264:			; <UNDEFINED> instruction: 0xf7ffe7c1
    1268:	strmi	lr, [r3], -ip, ror #28
    126c:	ldmdavs	ip, {sp}
    1270:	stcl	7, cr15, [r2, #1020]!	; 0x3fc
    1274:	vsub.i8	d2, d0, d2
    1278:	stccs	0, cr8, [r0], {200}	; 0xc8
    127c:	rsbmi	fp, r4, #184, 30	; 0x2e0
    1280:	submi	fp, r4, #224, 4
    1284:			; <UNDEFINED> instruction: 0x4621e7b1
    1288:	vldmiami	r8!, {s8-s190}
    128c:	cdpmi	0, 11, cr2, cr8, cr3, {0}
    1290:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    1294:	ldrbtmi	r4, [lr], #-1026	; 0xfffffbfe
    1298:			; <UNDEFINED> instruction: 0x96013414
    129c:	strls	r2, [r0], #-963	; 0xfffffc3d
    12a0:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    12a4:			; <UNDEFINED> instruction: 0xf7ff9502
    12a8:	strmi	lr, [r4], -r4, ror #28
    12ac:	ldmmi	r1!, {r0, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    12b0:	bmi	fec4a1cc <log_oom_internal@plt+0xfec49208>
    12b4:	cdpmi	6, 11, cr4, cr1, cr1, {1}
    12b8:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    12bc:	ldrbtmi	r3, [lr], #-20	; 0xffffffec
    12c0:	strls	r9, [r1], -r0
    12c4:	andcs	r3, r7, r3, lsl #4
    12c8:			; <UNDEFINED> instruction: 0xf7ff9502
    12cc:			; <UNDEFINED> instruction: 0xf04fee52
    12d0:			; <UNDEFINED> instruction: 0xe78a36ff
    12d4:	stmdaeq	r8, {r0, r1, r2, r8, ip, sp, lr, pc}
    12d8:	ldrtmi	r2, [r0], -r1, lsl #2
    12dc:			; <UNDEFINED> instruction: 0xf7ff4642
    12e0:	mcrne	14, 0, lr, cr4, cr6, {1}
    12e4:	ldrtmi	sp, [r0], -r1, ror #22
    12e8:			; <UNDEFINED> instruction: 0xf7ff2400
    12ec:	ldcne	13, cr14, [sl, #-832]!	; 0xfffffcc0
    12f0:	strtmi	r4, [r1], -r3, lsr #12
    12f4:	strls	r9, [r0], #-1025	; 0xfffffbff
    12f8:	strtmi	r4, [r0], -r6, lsl #12
    12fc:	ldcl	7, cr15, [r8, #1020]	; 0x3fc
    1300:	stmdbeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    1304:	addhi	pc, fp, r0, asr #5
    1308:	andcc	pc, r0, pc, asr #8
    130c:	stc	7, cr15, [r0, #1020]!	; 0x3fc
    1310:	vmlal.s8	q9, d0, d0
    1314:	ldmibmi	sl, {r1, r2, r3, r7, pc}
    1318:	movwcs	pc, #17487	; 0x444f	; <UNPREDICTABLE>
    131c:	strtmi	r4, [r0], -r2, lsr #12
    1320:	strls	r4, [r0], #-1145	; 0xfffffb87
    1324:	mrc	7, 0, APSR_nzcv, cr8, cr15, {7}
    1328:	vmlal.s8	q9, d0, d0
    132c:	strtmi	r8, [r8], -r3, lsr #1
    1330:	stcl	7, cr15, [r2, #1020]!	; 0x3fc
    1334:	vmlal.s8	q9, d0, d0
    1338:	ldmdbvs	r9!, {r3, r4, r5, r7, pc}^
    133c:	ldmdbvs	r8!, {r0, sl, sp}
    1340:	ldm	r8, {r1, sl, ip, pc}
    1344:	stm	sp, {r2, r3}
    1348:	strtmi	r0, [r1], -r3
    134c:			; <UNDEFINED> instruction: 0xf7ff4628
    1350:	mcrne	13, 0, lr, cr4, cr8, {4}
    1354:	adcshi	pc, ip, r0, asr #5
    1358:	mvnscc	pc, #79	; 0x4f
    135c:			; <UNDEFINED> instruction: 0x461a6879
    1360:	movwls	r4, #1560	; 0x618
    1364:	ldc	7, cr15, [lr, #-1020]!	; 0xfffffc04
    1368:	vmull.p8	<illegal reg q8.5>, d0, d4
    136c:	smlabtcs	r2, r1, r0, r8
    1370:			; <UNDEFINED> instruction: 0xf7ff4628
    1374:	stmdacs	r0, {r2, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    1378:	sbcshi	pc, r6, r0, asr #5
    137c:	ldr	r2, [r4, -r0, lsl #8]!
    1380:			; <UNDEFINED> instruction: 0x23bf4a80
    1384:	andcs	r4, r0, r0, lsl #25
    1388:	ldrbtmi	r4, [sl], #-2432	; 0xfffff680
    138c:	andcc	r4, r3, #124, 8	; 0x7c000000
    1390:	strls	r4, [r0], #-1145	; 0xfffffb87
    1394:	stcl	7, cr15, [r6, #1020]!	; 0x3fc
    1398:			; <UNDEFINED> instruction: 0xf7ff2000
    139c:	stmdacs	r2, {r1, r2, r3, r6, r8, sl, fp, sp, lr, pc}
    13a0:	rsbmi	sp, r4, #10496	; 0x2900
    13a4:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    13a8:	andcs	lr, r0, pc, lsl r7
    13ac:	stcl	7, cr15, [r4, #-1020]	; 0xfffffc04
    13b0:	ldclle	8, cr2, [r6, #8]!
    13b4:	ldrsbgt	pc, [r8, #143]	; 0x8f	; <UNPREDICTABLE>
    13b8:	ldmdami	r6!, {r0, r5, r9, sl, lr}^
    13bc:	bmi	1d8a324 <log_oom_internal@plt+0x1d89360>
    13c0:	ldrbtmi	r4, [r8], #-1276	; 0xfffffb04
    13c4:	andscc	r4, r4, sl, ror r4
    13c8:	strls	r4, [r2, #-1636]	; 0xfffff99c
    13cc:	andcc	r9, r3, #16777216	; 0x1000000
    13d0:	andcs	r9, r3, r0
    13d4:	stcl	7, cr15, [ip, #1020]	; 0x3fc
    13d8:	str	r4, [r6, -r4, lsl #12]
    13dc:	tstcs	lr, pc, ror #16
    13e0:	vqdmulh.s<illegal width 8>	d20, d4, d3[7]
    13e4:	bmi	1bc17ec <log_oom_internal@plt+0x1bc0828>
    13e8:	ldrbtmi	r4, [ip], #-1144	; 0xfffffb88
    13ec:	ldrbtmi	r3, [sl], #-20	; 0xffffffec
    13f0:	strls	r2, [r2, #-978]	; 0xfffffc2e
    13f4:			; <UNDEFINED> instruction: 0xf8dfe7ea
    13f8:			; <UNDEFINED> instruction: 0x4621c1b0
    13fc:	bicscs	r4, r0, #7012352	; 0x6b0000
    1400:	ldrbtmi	r4, [ip], #2667	; 0xa6b
    1404:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    1408:			; <UNDEFINED> instruction: 0xf8dfe7dd
    140c:	strtmi	ip, [r1], -r8, lsr #3
    1410:	biccs	r4, ip, #6881280	; 0x690000
    1414:	ldrbtmi	r4, [ip], #2665	; 0xa69
    1418:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    141c:			; <UNDEFINED> instruction: 0x4620e7d3
    1420:	stc	7, cr15, [sl, #-1020]	; 0xfffffc04
    1424:	ldcle	8, cr2, [r3], {2}
    1428:	streq	pc, [r0], #-457	; 0xfffffe37
    142c:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    1430:			; <UNDEFINED> instruction: 0xf7ffe6db
    1434:	strmi	lr, [r3], -r6, lsl #27
    1438:	ldmdavs	ip, {r5, r9, sl, lr}
    143c:	ldcl	7, cr15, [ip], #1020	; 0x3fc
    1440:	stcle	8, cr2, [r9], #-8
    1444:	svclt	0x00b82c00
    1448:	rsclt	r4, r4, #100, 4	; 0x40000006
    144c:	strb	r4, [ip], r4, ror #4
    1450:			; <UNDEFINED> instruction: 0x46494d5b
    1454:	bicscs	r4, pc, #372736	; 0x5b000
    1458:	ldrbtmi	r4, [sp], #-3163	; 0xfffff3a5
    145c:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    1460:	andcs	r3, r3, r4, lsl r2
    1464:	strcs	lr, [r0, #-2509]	; 0xfffff633
    1468:	strmi	r4, [r2], #-1570	; 0xfffff9de
    146c:	stc	7, cr15, [r0, #1020]	; 0x3fc
    1470:	ldrt	r4, [sl], r4, lsl #12
    1474:	stcl	7, cr15, [r4, #-1020]!	; 0xfffffc04
    1478:	strtmi	r4, [r0], -r3, lsl #12
    147c:			; <UNDEFINED> instruction: 0xf7ff681c
    1480:	stmdacs	r2, {r2, r3, r4, r6, r7, sl, fp, sp, lr, pc}
    1484:	ldclmi	13, cr13, [r1, #-888]	; 0xfffffc88
    1488:	bmi	1452d14 <log_oom_internal@plt+0x1451d50>
    148c:	mrrcmi	3, 14, r2, r1, cr6
    1490:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    1494:			; <UNDEFINED> instruction: 0xe7e3447c
    1498:	strtmi	r4, [r1], -pc, asr #26
    149c:	mvncs	r4, #323584	; 0x4f000
    14a0:	ldrbtmi	r4, [sp], #-3151	; 0xfffff3b1
    14a4:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    14a8:			; <UNDEFINED> instruction: 0xf7ffe7da
    14ac:	strmi	lr, [r3], -sl, asr #26
    14b0:	ldmdavs	ip, {sp}
    14b4:	stcl	7, cr15, [r0], {255}	; 0xff
    14b8:	stclle	8, cr2, [r3, #8]
    14bc:	ldrdgt	pc, [r4, -pc]!	; <UNPREDICTABLE>
    14c0:	stmdami	r9, {r0, r5, r9, sl, lr}^
    14c4:	bmi	124a470 <log_oom_internal@plt+0x12494ac>
    14c8:	ldrbtmi	r4, [r8], #-1276	; 0xfffffb04
    14cc:			; <UNDEFINED> instruction: 0xe77a447a
    14d0:			; <UNDEFINED> instruction: 0xf7ff2000
    14d4:	stmdacs	r2, {r1, r4, r5, r7, sl, fp, sp, lr, pc}
    14d8:	svcge	0x0063f77f
    14dc:			; <UNDEFINED> instruction: 0xc110f8df
    14e0:	stmdami	r4, {r0, r5, r9, sl, lr}^
    14e4:	bmi	110a4a4 <log_oom_internal@plt+0x11094e0>
    14e8:	ldrbtmi	r4, [r8], #-1276	; 0xfffffb04
    14ec:			; <UNDEFINED> instruction: 0xe76a447a
    14f0:			; <UNDEFINED> instruction: 0xf7ff2000
    14f4:	stmdacs	r3, {r1, r5, r7, sl, fp, sp, lr, pc}
    14f8:	svcge	0x0053f77f
    14fc:	ldrsbtgt	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    1500:	ldmdami	pc!, {r0, r5, r9, sl, lr}	; <UNPREDICTABLE>
    1504:	bmi	fca4d8 <log_oom_internal@plt+0xfc9514>
    1508:	ldrbtmi	r4, [r8], #-1276	; 0xfffffb04
    150c:	andscc	r4, r4, sl, ror r4
    1510:	andls	r3, r0, r3, lsl #4
    1514:	strls	r2, [r2, #-4]
    1518:	andgt	pc, r4, sp, asr #17
    151c:	stc	7, cr15, [r8, #-1020]!	; 0xfffffc04
    1520:	strbt	r4, [r2], -r4, lsl #12
    1524:	ldc	7, cr15, [r8], #1020	; 0x3fc
    1528:	stc	7, cr15, [sl, #-1020]	; 0xfffffc04
    152c:	andcs	r4, r0, r3, lsl #12
    1530:			; <UNDEFINED> instruction: 0xf7ff681c
    1534:	stmdacs	r3, {r1, r7, sl, fp, sp, lr, pc}
    1538:			; <UNDEFINED> instruction: 0xf8dfdd84
    153c:	strtmi	ip, [r1], -ip, asr #1
    1540:	mvnscs	r4, #3276800	; 0x320000
    1544:	ldrbtmi	r4, [ip], #2610	; 0xa32
    1548:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    154c:	svclt	0x0000e7df
    1550:	andeq	r1, r1, r8, lsl #27
    1554:	andeq	r0, r0, r0, ror #1
    1558:	andeq	r1, r0, r2, asr r0
    155c:	andeq	r1, r1, r6, ror #25
    1560:	strdeq	r0, [r0], -ip
    1564:	andeq	r0, r0, r8, asr #31
    1568:	muleq	r0, r4, pc	; <UNPREDICTABLE>
    156c:	andeq	r1, r0, r6, ror #15
    1570:	andeq	r0, r0, lr, asr #31
    1574:	andeq	r1, r0, r0, asr #15
    1578:	andeq	r0, r0, sl, ror #30
    157c:	ldrdeq	r0, [r0], -sl
    1580:	muleq	r0, r8, r0
    1584:	muleq	r0, sl, lr
    1588:	andeq	r1, r0, ip, ror #13
    158c:			; <UNDEFINED> instruction: 0x00000eb4
    1590:	andeq	r0, r0, r0, lsl #31
    1594:			; <UNDEFINED> instruction: 0x000016b6
    1598:	andeq	r0, r0, r0, ror #28
    159c:	muleq	r0, r0, r6
    15a0:	andeq	r0, r0, lr, lsr #30
    15a4:	andeq	r0, r0, r6, lsr lr
    15a8:	ldrdeq	r0, [r0], -r2
    15ac:	andeq	r1, r0, r4, ror r6
    15b0:	andeq	r0, r0, lr, lsl lr
    15b4:	andeq	r0, r0, sl, lsr #29
    15b8:	andeq	r1, r0, r0, ror #12
    15bc:	andeq	r0, r0, sl, lsl #28
    15c0:	andeq	r0, r0, r2, lsl pc
    15c4:	andeq	r1, r0, ip, lsl r6
    15c8:	andeq	r0, r0, r6, asr #27
    15cc:	andeq	r0, r0, ip, lsr #30
    15d0:	andeq	r1, r0, r6, ror #11
    15d4:	muleq	r0, r0, sp
    15d8:	strdeq	r0, [r0], -r2
    15dc:	ldrdeq	r1, [r0], -r4
    15e0:	andeq	r0, r0, lr, ror sp
    15e4:	andeq	r0, r0, r4, lsr pc
    15e8:	andeq	r1, r0, lr, lsr #11
    15ec:	andeq	r0, r0, r8, asr sp
    15f0:	andeq	r0, r0, r8, asr pc
    15f4:	andeq	r1, r0, lr, lsl #11
    15f8:	andeq	r0, r0, r8, lsr sp
    15fc:	andeq	r0, r0, r0, lsl #31
    1600:	andeq	r1, r0, lr, ror #10
    1604:	andeq	r0, r0, r8, lsl sp
    1608:	andeq	r0, r0, sl, lsr #31
    160c:	andeq	r1, r0, r0, lsr r5
    1610:	ldrdeq	r0, [r0], -sl
    1614:			; <UNDEFINED> instruction: 0xf7ff6800
    1618:	svclt	0x0000bbad
    161c:	blmi	fe8d40ac <log_oom_internal@plt+0xfe8d30e8>
    1620:	push	{r1, r3, r4, r5, r6, sl, lr}
    1624:	strdlt	r4, [r4], r0
    1628:	svcge	0x000258d3
    162c:	ldmdavs	fp, {r3, r7, r9, sl, lr}
    1630:			; <UNDEFINED> instruction: 0xf04f607b
    1634:	stmdacs	r0, {r8, r9}
    1638:	addhi	pc, r5, r0
    163c:	strmi	r7, [r6], -r3, lsl #16
    1640:	rsbsle	r2, r2, r0, lsl #22
    1644:	stcl	7, cr15, [r4], #-1020	; 0xfffffc04
    1648:	tsteq	sl, #0, 2	; <UNPREDICTABLE>
    164c:	svceq	0x0080f5b3
    1650:	sbcshi	pc, r3, r0, lsl #4
    1654:	ldrtmi	r3, [r1], -r1, lsr #32
    1658:	andeq	pc, r7, r0, lsr #32
    165c:	vstreq	d14, [r0, #-692]	; 0xfffffd4c
    1660:	strtmi	sl, [r8], -r2, lsl #26
    1664:	bl	ff13f668 <log_oom_internal@plt+0xff13e6a4>
    1668:	strmi	r4, [r3], -r8, lsr #5
    166c:	stmdale	r2, {r2, r9, sl, lr}
    1670:	adcmi	lr, fp, #9
    1674:			; <UNDEFINED> instruction: 0xf813d007
    1678:	cdpne	12, 5, cr2, cr12, cr1, {0}
    167c:	bcs	bd2ee8 <log_oom_internal@plt+0xbd1f24>
    1680:	rscsle	r4, r6, r3, lsr #12
    1684:			; <UNDEFINED> instruction: 0xf8df460c
    1688:	ldrbtmi	ip, [ip], #552	; 0x228
    168c:			; <UNDEFINED> instruction: 0x000fe8bc
    1690:	rsbvs	r6, r1, r0, lsr #32
    1694:			; <UNDEFINED> instruction: 0x0003e8bc
    1698:	adcvs	r6, r2, r3, ror #1
    169c:	mulcc	r0, ip, r8
    16a0:	cmnvs	r1, r0, lsr #2
    16a4:	strtmi	r7, [r8], -r3, lsr #12
    16a8:	tstmi	r1, pc, asr #8	; <UNPREDICTABLE>
    16ac:	smlabteq	r8, r0, r2, pc	; <UNPREDICTABLE>
    16b0:	bl	ff83f6b4 <log_oom_internal@plt+0xff83e6f0>
    16b4:	ble	ec8ecc <log_oom_internal@plt+0xec7f08>
    16b8:	ldmiblt	fp!, {r0, r1, r4, r5, fp, ip, sp, lr}
    16bc:	ldc	7, cr15, [r4], #-1020	; 0xfffffc04
    16c0:	stclle	8, cr2, [pc, #-0]	; 16c8 <log_oom_internal@plt+0x704>
    16c4:			; <UNDEFINED> instruction: 0x463a497b
    16c8:	strcs	r2, [r0, #-1]
    16cc:	eorsvs	r4, sp, r9, ror r4
    16d0:	bl	163f6d4 <log_oom_internal@plt+0x163e710>
    16d4:	sfmle	f4, 4, [r6, #-672]	; 0xfffffd60
    16d8:			; <UNDEFINED> instruction: 0x46416838
    16dc:	bl	fe9bf6e0 <log_oom_internal@plt+0xfe9be71c>
    16e0:	vsubl.s8	q2, d16, d24
    16e4:	ldmdavs	r8!, {r0, r2, r3, r5, r7, pc}
    16e8:	bl	11bf6ec <log_oom_internal@plt+0x11be728>
    16ec:			; <UNDEFINED> instruction: 0xf7ff4640
    16f0:	vmlsne.f64	d14, d21, d22
    16f4:	andeq	pc, r0, pc, asr #32
    16f8:			; <UNDEFINED> instruction: 0xf7ffdb77
    16fc:	stmdacs	r5, {r1, r2, r3, r4, r7, r8, r9, fp, sp, lr, pc}
    1700:	strcs	sp, [r0, #-3135]	; 0xfffff3c1
    1704:			; <UNDEFINED> instruction: 0xf7ff4620
    1708:	bmi	1afc618 <log_oom_internal@plt+0x1afb654>
    170c:	ldrbtmi	r4, [sl], #-2919	; 0xfffff499
    1710:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1714:	subsmi	r6, sl, fp, ror r8
    1718:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    171c:	sbchi	pc, r2, r0, asr #32
    1720:	strcc	r4, [r8, -r8, lsr #12]
    1724:	pop	{r0, r2, r3, r4, r5, r7, r9, sl, lr}
    1728:	stfmip	f0, [r4, #-960]!	; 0xfffffc40
    172c:			; <UNDEFINED> instruction: 0xe7ba447d
    1730:	tstcs	r1, r2, asr #12
    1734:	stc	7, cr15, [sl], {255}	; 0xff
    1738:	ble	50b740 <log_oom_internal@plt+0x50a77c>
    173c:			; <UNDEFINED> instruction: 0xf7ff4620
    1740:	strmi	lr, [r4], -r6, lsr #23
    1744:	ldmdami	lr, {r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    1748:	tstmi	r1, pc, asr #8	; <UNPREDICTABLE>
    174c:	smlabteq	r8, r0, r2, pc	; <UNPREDICTABLE>
    1750:			; <UNDEFINED> instruction: 0xf7ff4478
    1754:	vmovne.32	d20[0], lr
    1758:			; <UNDEFINED> instruction: 0x4642dbb0
    175c:			; <UNDEFINED> instruction: 0xf7ff2101
    1760:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    1764:	andcs	sp, r0, r6, asr fp
    1768:	bl	19bf76c <log_oom_internal@plt+0x19be7a8>
    176c:	stclle	8, cr2, [r8, #20]
    1770:			; <UNDEFINED> instruction: 0x23284e54
    1774:	tstcs	r0, r4, asr sp
    1778:	ldrbtmi	r4, [lr], #-2644	; 0xfffff5ac
    177c:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    1780:	cdpmi	0, 5, cr14, cr3, cr7, {0}
    1784:	ldclmi	3, cr2, [r3, #-336]	; 0xfffffeb0
    1788:	bmi	14c9b90 <log_oom_internal@plt+0x14c8bcc>
    178c:	ldrbtmi	r4, [sp], #-1150	; 0xfffffb82
    1790:	ldrcc	r4, [ip, #-1146]!	; 0xfffffb86
    1794:	stmib	sp, {r0, r1, r9, ip, sp}^
    1798:	andcs	r5, r6, r0, lsl #12
    179c:	bl	ffa3f7a0 <log_oom_internal@plt+0xffa3e7dc>
    17a0:	str	r2, [pc, r0, lsl #10]!
    17a4:	bl	3f7a8 <log_oom_internal@plt+0x3e7e4>
    17a8:	orrsle	r2, pc, r1, lsl #16
    17ac:	strbmi	r4, [r2], -fp, asr #16
    17b0:	ldrbtmi	r2, [r8], #-258	; 0xfffffefe
    17b4:	bl	bbf7b8 <log_oom_internal@plt+0xbbe7f4>
    17b8:	blle	16cb7c0 <log_oom_internal@plt+0x16ca7fc>
    17bc:			; <UNDEFINED> instruction: 0xf7ff2000
    17c0:	stmdacs	r5, {r2, r3, r4, r5, r8, r9, fp, sp, lr, pc}
    17c4:	mcrmi	13, 2, sp, cr6, cr13, {4}
    17c8:	bmi	118a4e0 <log_oom_internal@plt+0x118951c>
    17cc:	stfmie	f2, [r6, #-0]
    17d0:	ldrbtmi	r4, [sl], #-1150	; 0xfffffb82
    17d4:	eorscc	r4, ip, #2097152000	; 0x7d000000
    17d8:	stmib	sp, {r1, r2, sp}^
    17dc:	strtmi	r2, [sl], -r0, lsl #12
    17e0:	strcs	r3, [r0, #-515]	; 0xfffffdfd
    17e4:	bl	ff13f7e8 <log_oom_internal@plt+0xff13e824>
    17e8:			; <UNDEFINED> instruction: 0xf7ffe78c
    17ec:	stmdacs	r2, {r1, r2, r5, r8, r9, fp, sp, lr, pc}
    17f0:	rsbmi	sp, sp, #5376	; 0x1500
    17f4:	rsbmi	fp, sp, #-805306354	; 0xd000000e
    17f8:	ldcmi	7, cr14, [ip], #-528	; 0xfffffdf0
    17fc:	bmi	f0a494 <log_oom_internal@plt+0xf094d0>
    1800:	ldmdbmi	ip!, {sp}
    1804:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    1808:	ldrbtmi	r3, [r9], #-1064	; 0xfffffbd8
    180c:	strls	r3, [r0], #-515	; 0xfffffdfd
    1810:	bl	fea3f814 <log_oom_internal@plt+0xfea3e850>
    1814:			; <UNDEFINED> instruction: 0xf7ff4620
    1818:			; <UNDEFINED> instruction: 0x4604eb3a
    181c:	strtmi	lr, [r9], -lr, asr #14
    1820:	vldmdbmi	r6!, {s8-s60}
    1824:	cdpmi	0, 3, cr2, cr6, cr3, {0}
    1828:	ldrbtmi	r4, [sp], #-1146	; 0xfffffb86
    182c:	ldrcc	r4, [ip, #-1026]!	; 0xfffffbfe
    1830:	cmpcs	r2, #2113929216	; 0x7e000000
    1834:	strpl	lr, [r0], -sp, asr #19
    1838:	bl	fe6bf83c <log_oom_internal@plt+0xfe6be878>
    183c:	strb	r4, [r1, -r5, lsl #12]!
    1840:			; <UNDEFINED> instruction: 0xf7ff4628
    1844:	stmdacs	r5, {r1, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    1848:	ldmdavs	r8!, {r2, sl, fp, ip, lr, pc}
    184c:			; <UNDEFINED> instruction: 0xf7ff2500
    1850:			; <UNDEFINED> instruction: 0xe757ea94
    1854:	bmi	ad3100 <log_oom_internal@plt+0xad213c>
    1858:	teqcs	r9, #2752	; 0xac0
    185c:	ldrbtmi	r4, [sl], #-3627	; 0xfffff1d5
    1860:	eorscc	r4, ip, #2097152000	; 0x7d000000
    1864:	andcs	r4, r6, lr, ror r4
    1868:	strcs	lr, [r0], -sp, asr #19
    186c:			; <UNDEFINED> instruction: 0xf7ff1cea
    1870:	strb	lr, [sl, r0, lsl #23]!
    1874:	strbmi	r4, [r2], -r6, lsr #16
    1878:	ldrbtmi	r2, [r8], #-258	; 0xfffffefe
    187c:	b	ff2bf880 <log_oom_internal@plt+0xff2be8bc>
    1880:			; <UNDEFINED> instruction: 0xf6ff2800
    1884:	andcs	sl, r0, r3, lsr pc
    1888:	b	ff5bf88c <log_oom_internal@plt+0xff5be8c8>
    188c:			; <UNDEFINED> instruction: 0xf77f2805
    1890:	mcrmi	15, 1, sl, cr0, cr8, {1}
    1894:	bmi	80a5c0 <log_oom_internal@plt+0x8095fc>
    1898:	stfmis	f2, [r0, #-0]
    189c:	ldrbtmi	r4, [sl], #-1150	; 0xfffffb82
    18a0:			; <UNDEFINED> instruction: 0xe798447d
    18a4:	b	ffe3f8a8 <log_oom_internal@plt+0xffe3e8e4>
    18a8:	andeq	r1, r1, r0, asr #17
    18ac:	andeq	r0, r0, r0, ror #1
    18b0:			; <UNDEFINED> instruction: 0x00000eb6
    18b4:	andeq	r0, r0, r0, asr #29
    18b8:	ldrdeq	r1, [r1], -r2
    18bc:	andeq	r0, r0, r4, lsl lr
    18c0:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    18c4:	andeq	r0, r0, r2, ror #27
    18c8:	strdeq	r1, [r0], -ip
    18cc:	andeq	r0, r0, r6, lsr #21
    18d0:	andeq	r0, r0, r0, ror #29
    18d4:	andeq	r1, r0, sl, ror #5
    18d8:	muleq	r0, r4, sl
    18dc:	andeq	r0, r0, sl, lsl lr
    18e0:	andeq	r0, r0, ip, lsl lr
    18e4:	andeq	r1, r0, r6, lsr #5
    18e8:	andeq	r0, r0, r0, asr sl
    18ec:	andeq	r1, r0, r4, ror r2
    18f0:	andeq	r0, r0, lr, lsl sl
    18f4:	andeq	r0, r0, sl, lsr sl
    18f8:	strdeq	r0, [r0], -ip
    18fc:	andeq	r1, r0, lr, asr #4
    1900:	andeq	r0, r0, ip, lsl #28
    1904:	andeq	r1, r0, sl, lsl r2
    1908:	andeq	r0, r0, r4, asr #19
    190c:	andeq	r0, r0, r8, lsr sp
    1910:	muleq	r0, sl, sp
    1914:	andeq	r0, r0, r0, asr sp
    1918:	ldrdeq	r1, [r0], -sl
    191c:	andeq	r0, r0, r4, lsl #19
    1920:	push	{r1, r7, ip, sp, pc}
    1924:	strdlt	r4, [r7], r0
    1928:	strmi	sl, [r1], r4, lsl #30
    192c:	teqeq	r0, r7, lsl #2	; <UNPREDICTABLE>
    1930:	ldrdge	pc, [r0], #-135	; 0xffffff79
    1934:	andeq	lr, ip, r1, lsl #17
    1938:	strbtcs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    193c:	strbtcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1940:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1944:	rsbsvs	r6, fp, fp, lsl r8
    1948:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    194c:			; <UNDEFINED> instruction: 0xf0002800
    1950:	stmdavc	r3, {r2, r4, r5, r8, pc}
    1954:			; <UNDEFINED> instruction: 0xf0002b00
    1958:			; <UNDEFINED> instruction: 0xf7ff80ff
    195c:			; <UNDEFINED> instruction: 0xf100eada
    1960:			; <UNDEFINED> instruction: 0xf5b30311
    1964:	vmax.f32	d0, d16, d0
    1968:	andscc	r8, r8, sl, lsr #3
    196c:			; <UNDEFINED> instruction: 0xf0204649
    1970:	bl	feb41994 <log_oom_internal@plt+0xfeb409d0>
    1974:	stcge	13, cr0, [r4], {-0}
    1978:			; <UNDEFINED> instruction: 0xf7ff4620
    197c:	addmi	lr, r4, #237568	; 0x3a000
    1980:	movwle	r4, #9733	; 0x2605
    1984:	adcmi	lr, r0, #9
    1988:			; <UNDEFINED> instruction: 0xf810d007
    198c:	cdpne	12, 4, cr3, cr5, cr1, {0}
    1990:	blcs	bd31a0 <log_oom_internal@plt+0xbd21dc>
    1994:	rscsle	r4, r6, r8, lsr #12
    1998:			; <UNDEFINED> instruction: 0xf8df4615
    199c:	ldrbtmi	r6, [lr], #-1044	; 0xfffffbec
    19a0:	eorvs	ip, r8, pc, lsl #28
    19a4:	adcvs	r6, sl, r9, rrx
    19a8:	andcs	r6, r0, fp, ror #1
    19ac:	b	feabf9b0 <log_oom_internal@plt+0xfeabe9ec>
    19b0:	mvnne	pc, r0, asr #4
    19b4:	strtmi	r4, [r0], -r5, lsl #12
    19b8:	b	fe33f9bc <log_oom_internal@plt+0xfe33e9f8>
    19bc:			; <UNDEFINED> instruction: 0x71a1f44f
    19c0:	addsvc	pc, r2, #1325400064	; 0x4f000000
    19c4:	smlabteq	r8, r0, r2, pc	; <UNPREDICTABLE>
    19c8:			; <UNDEFINED> instruction: 0xf7ff4620
    19cc:			; <UNDEFINED> instruction: 0xf1b0ea54
    19d0:	blle	6839d8 <log_oom_internal@plt+0x682a14>
    19d4:	andeq	pc, r8, r5, asr #7
    19d8:	b	fe53f9dc <log_oom_internal@plt+0xfe53ea18>
    19dc:	blvs	fef9c6d8 <log_oom_internal@plt+0xfef9b714>
    19e0:	blvs	1e5c9c8 <log_oom_internal@plt+0x1e5ba04>
    19e4:	andeq	lr, r5, #286720	; 0x46000
    19e8:	movweq	lr, #6720	; 0x1a40
    19ec:	svclt	0x00084313
    19f0:			; <UNDEFINED> instruction: 0xf0402501
    19f4:			; <UNDEFINED> instruction: 0x465280be
    19f8:	strbmi	r2, [r0], -r1, lsl #2
    19fc:	b	fe9bfa00 <log_oom_internal@plt+0xfe9bea3c>
    1a00:	vmlal.s8	q9, d0, d0
    1a04:	strcs	r8, [r0], -ip, lsr #1
    1a08:			; <UNDEFINED> instruction: 0xf7ffe091
    1a0c:	vst1.32	{d30-d31}, [pc :64], sl
    1a10:	vaddw.s8	<illegal reg q11.5>, q8, d0
    1a14:	strmi	r0, [r6], -r8, lsl #2
    1a18:			; <UNDEFINED> instruction: 0xf8d64620
    1a1c:			; <UNDEFINED> instruction: 0xf7ffb000
    1a20:			; <UNDEFINED> instruction: 0xf1b0ea2a
    1a24:	vmlal.s8	q8, d0, d0
    1a28:	vaddw.u8	q12, <illegal reg q2.5>, d10
    1a2c:			; <UNDEFINED> instruction: 0xf7ff0008
    1a30:	ldmib	r7, {r1, r3, r5, r6, r9, fp, sp, lr, pc}^
    1a34:	blvs	f82e70 <log_oom_internal@plt+0xf81eac>
    1a38:	b	119ca24 <log_oom_internal@plt+0x119ba60>
    1a3c:	b	1002258 <log_oom_internal@plt+0x1001294>
    1a40:	tstmi	r3, #67108864	; 0x4000000
    1a44:	strcs	fp, [r0, #-3848]	; 0xfffff0f8
    1a48:			; <UNDEFINED> instruction: 0x4640d0d5
    1a4c:	b	7bfa50 <log_oom_internal@plt+0x7bea8c>
    1a50:			; <UNDEFINED> instruction: 0xf1b94680
    1a54:			; <UNDEFINED> instruction: 0xf0000f00
    1a58:			; <UNDEFINED> instruction: 0xf8998107
    1a5c:	blcs	da64 <log_oom_internal@plt+0xcaa0>
    1a60:	adchi	pc, lr, r0
    1a64:			; <UNDEFINED> instruction: 0xf7ff4648
    1a68:			; <UNDEFINED> instruction: 0xf100ea54
    1a6c:			; <UNDEFINED> instruction: 0xf5b30311
    1a70:	vmax.f32	d0, d16, d0
    1a74:	andscc	r8, r8, r6, ror r1
    1a78:			; <UNDEFINED> instruction: 0xf0204649
    1a7c:	bl	feb41aa0 <log_oom_internal@plt+0xfeb40adc>
    1a80:			; <UNDEFINED> instruction: 0xf10d0d00
    1a84:			; <UNDEFINED> instruction: 0x46480910
    1a88:	ldmib	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1a8c:	strmi	r4, [r5], -r1, lsl #11
    1a90:	and	sp, r9, r2, lsl #6
    1a94:	andle	r4, r7, r8, asr #10
    1a98:	stccc	8, cr15, [r1], {16}
    1a9c:	strmi	r1, [r2], -r5, asr #28
    1aa0:	strtmi	r2, [r8], -pc, lsr #22
    1aa4:			; <UNDEFINED> instruction: 0x4615d0f6
    1aa8:	ldrbtmi	r4, [lr], #-3778	; 0xfffff13e
    1aac:	eorvs	ip, r8, pc, lsl #28
    1ab0:	adcvs	r6, sl, r9, rrx
    1ab4:	andscs	r6, r2, fp, ror #1
    1ab8:	b	93fabc <log_oom_internal@plt+0x93eaf8>
    1abc:	movwcs	r6, #3065	; 0xbf9
    1ac0:			; <UNDEFINED> instruction: 0xf1079302
    1ac4:	blgt	30278c <log_oom_internal@plt+0x3017c8>
    1ac8:	blvs	fee132e8 <log_oom_internal@plt+0xfee12324>
    1acc:	andeq	lr, r3, sp, lsl #17
    1ad0:	strbmi	r2, [r8], -r1, lsl #2
    1ad4:	ldmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ad8:	vrsubhn.i16	d20, q3, <illegal reg q2.5>
    1adc:			; <UNDEFINED> instruction: 0xf7ff0008
    1ae0:	vstrcs	s28, [r0, #-72]	; 0xffffffb8
    1ae4:	sbcshi	pc, pc, r0, asr #5
    1ae8:	andcs	r2, r0, #0, 6
    1aec:	strtmi	r9, [r1], -r0, lsl #6
    1af0:	orrpl	pc, r0, #1325400064	; 0x4f000000
    1af4:			; <UNDEFINED> instruction: 0xf7ff4648
    1af8:	stmdacs	r0, {r4, r5, r9, fp, sp, lr, pc}
    1afc:	smlabthi	r0, r0, r2, pc	; <UNPREDICTABLE>
    1b00:			; <UNDEFINED> instruction: 0xf7ff2000
    1b04:	stmdacs	r5, {r1, r3, r4, r7, r8, fp, sp, lr, pc}
    1b08:	addhi	pc, r8, r0, lsl #6
    1b0c:	vrshl.s8	d18, d0, d1
    1b10:	strtmi	r0, [sl], -r1, lsr #6
    1b14:	strtmi	r4, [r1], -r8, lsr #12
    1b18:			; <UNDEFINED> instruction: 0xf7ff9500
    1b1c:	adcmi	lr, r8, #122880	; 0x1e000
    1b20:			; <UNDEFINED> instruction: 0xf107db52
    1b24:			; <UNDEFINED> instruction: 0x26000330
    1b28:	stm	sl, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
    1b2c:	strbmi	r0, [r0], -pc
    1b30:	stmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b34:	blmi	fe7545bc <log_oom_internal@plt+0xfe7535f8>
    1b38:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1b3c:	ldmdavs	fp!, {r1, r3, r4, fp, sp, lr}^
    1b40:			; <UNDEFINED> instruction: 0xf04f405a
    1b44:			; <UNDEFINED> instruction: 0xf0400300
    1b48:	ldrtmi	r8, [r0], -ip, lsr #2
    1b4c:	ldrtmi	r3, [sp], ip, lsl #14
    1b50:	svcmi	0x00f0e8bd
    1b54:	ldrbmi	fp, [r0, -r2]!
    1b58:	ldrbtmi	r4, [ip], #-3224	; 0xfffff368
    1b5c:			; <UNDEFINED> instruction: 0xf107e725
    1b60:			; <UNDEFINED> instruction: 0x46480130
    1b64:	ldc2l	7, cr15, [sl, #-1020]	; 0xfffffc04
    1b68:	blle	ff809388 <log_oom_internal@plt+0xff8083c4>
    1b6c:			; <UNDEFINED> instruction: 0xf43f2d00
    1b70:	strcs	sl, [r0, #-3948]	; 0xfffff094
    1b74:	movwcs	r2, #512	; 0x200
    1b78:	strls	r4, [r0, #-1600]	; 0xfffff9c0
    1b7c:	stmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b80:	svclt	0x00083101
    1b84:	svccc	0x00fff1b0
    1b88:	andcs	sp, r0, #114	; 0x72
    1b8c:	strbmi	r2, [r0], -r0, lsl #6
    1b90:	stmia	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b94:	blle	c0bb9c <log_oom_internal@plt+0xc0abd8>
    1b98:			; <UNDEFINED> instruction: 0xf1076bf9
    1b9c:	blvs	fee02864 <log_oom_internal@plt+0xfee018a0>
    1ba0:	strls	r2, [r2, #-1281]	; 0xfffffaff
    1ba4:	stm	sp, {r2, r3, r8, r9, fp, lr, pc}
    1ba8:	strtmi	r0, [r9], -r3
    1bac:			; <UNDEFINED> instruction: 0xf7ff4640
    1bb0:	stmdacs	r0, {r3, r4, r5, r8, fp, sp, lr, pc}
    1bb4:	svcge	0x0049f6ff
    1bb8:	stcmi	7, cr14, [r1], {179}	; 0xb3
    1bbc:	uxtah	r4, r4, ip, ror #8
    1bc0:	andls	pc, r0, #14614528	; 0xdf0000
    1bc4:			; <UNDEFINED> instruction: 0xe77644f9
    1bc8:			; <UNDEFINED> instruction: 0xf7ff4628
    1bcc:	stmdacs	r3, {r1, r2, r4, r5, r8, fp, sp, lr, pc}
    1bd0:			; <UNDEFINED> instruction: 0xf7ffdda7
    1bd4:	ldmdbmi	ip!, {r1, r2, r4, r5, r7, r8, fp, sp, lr, pc}^
    1bd8:			; <UNDEFINED> instruction: 0x23ac4a7c
    1bdc:	tstls	r1, r9, ror r4
    1be0:	ldrbtmi	r4, [sl], #-2427	; 0xfffff685
    1be4:	strls	r3, [r2], #-612	; 0xfffffd9c
    1be8:	andls	r4, r0, #2030043136	; 0x79000000
    1bec:	strmi	r1, [r5], -sl, asr #25
    1bf0:	stmdavs	r9!, {r2, sp}
    1bf4:	ldmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1bf8:			; <UNDEFINED> instruction: 0xf7ffe793
    1bfc:	strmi	lr, [r3], -r2, lsr #19
    1c00:	ldmdavs	sp, {r3, r5, r9, sl, lr}
    1c04:	ldmdb	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1c08:	vsub.i8	d2, d0, d2
    1c0c:	b	fe161e98 <log_oom_internal@plt+0xfe160ed4>
    1c10:	bl	fe99f7ac <log_oom_internal@plt+0xfe99e7e8>
    1c14:	rscslt	r7, r6, #240123904	; 0xe500000
    1c18:			; <UNDEFINED> instruction: 0xe7884276
    1c1c:			; <UNDEFINED> instruction: 0x23a8486d
    1c20:	tstcs	r0, sp, ror #20
    1c24:	ldrbtmi	r4, [r8], #-3437	; 0xfffff293
    1c28:	rsbcc	r4, r4, sl, ror r4
    1c2c:	andls	r4, r0, sp, ror r4
    1c30:	strls	r3, [r2], #-515	; 0xfffffdfd
    1c34:	andcs	r9, r6, r1, lsl #10
    1c38:	ldmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1c3c:	andcs	lr, r0, r6, ror #14
    1c40:			; <UNDEFINED> instruction: 0xf7ff6836
    1c44:			; <UNDEFINED> instruction: 0xf1bbe8fa
    1c48:	tstle	r1, lr, lsl pc
    1c4c:	rsble	r2, sp, r2, lsl #28
    1c50:	mcrrle	8, 0, r2, r1, cr2
    1c54:	svclt	0x00b82e00
    1c58:	rscslt	r4, r6, #1610612743	; 0x60000007
    1c5c:	vmvn.i32	q10, #54784	; 0x0000d600
    1c60:			; <UNDEFINED> instruction: 0xf7ff0008
    1c64:			; <UNDEFINED> instruction: 0xe762e950
    1c68:	ldrsbls	pc, [r4, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
    1c6c:			; <UNDEFINED> instruction: 0xe72244f9
    1c70:	stmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c74:	strtmi	r4, [r8], -r3, lsl #12
    1c78:			; <UNDEFINED> instruction: 0xf7ff681d
    1c7c:	stmdacs	r2, {r1, r2, r3, r4, r6, r7, fp, sp, lr, pc}
    1c80:	cdpmi	13, 5, cr13, cr8, cr5, {6}
    1c84:	ldmdami	r8, {r0, r3, r5, r9, sl, lr}^
    1c88:	bmi	160aac0 <log_oom_internal@plt+0x1609afc>
    1c8c:	ldrbtmi	r4, [r8], #-1150	; 0xfffffb82
    1c90:	rsbcc	r4, r4, sl, ror r4
    1c94:	strls	r9, [r1], -r2, lsl #8
    1c98:	andcc	r9, r3, #0
    1c9c:			; <UNDEFINED> instruction: 0xf7ff2003
    1ca0:	strmi	lr, [r6], -r8, ror #18
    1ca4:	strbmi	lr, [r8], -r3, asr #14
    1ca8:	ldm	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1cac:			; <UNDEFINED> instruction: 0xf7ff2000
    1cb0:	stmdacs	r2, {r2, r6, r7, fp, sp, lr, pc}
    1cb4:	rsbmi	sp, lr, #16128	; 0x3f00
    1cb8:	rsbsmi	fp, r6, #1610612751	; 0x6000000f
    1cbc:	bmi	133b9a0 <log_oom_internal@plt+0x133a9dc>
    1cc0:	mcrrmi	3, 5, r2, ip, cr14
    1cc4:	stmdbmi	ip, {sp}^
    1cc8:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    1ccc:	ldrbtmi	r3, [r9], #-592	; 0xfffffdb0
    1cd0:	sfmne	f1, 3, [r2]
    1cd4:	stmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1cd8:	ldrtmi	r9, [r1], -r2, lsl #8
    1cdc:	andcs	r4, r3, r7, asr #20
    1ce0:	cmncs	r5, #18176	; 0x4700
    1ce4:			; <UNDEFINED> instruction: 0xc11cf8df
    1ce8:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    1cec:	ldrbtmi	r3, [ip], #612	; 0x264
    1cf0:			; <UNDEFINED> instruction: 0xf8cd9200
    1cf4:	stmdane	r2!, {r2, lr, pc}
    1cf8:	ldmdb	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1cfc:	str	r4, [lr, r6, lsl #12]!
    1d00:			; <UNDEFINED> instruction: 0xf7ff4648
    1d04:			; <UNDEFINED> instruction: 0xf7ffe93c
    1d08:			; <UNDEFINED> instruction: 0x4603e91c
    1d0c:	ldmdavs	sp, {sp}
    1d10:	ldm	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d14:			; <UNDEFINED> instruction: 0xf77f2802
    1d18:	mrcmi	15, 1, sl, cr11, cr10, {3}
    1d1c:	ldmdami	fp!, {r0, r3, r5, r9, sl, lr}
    1d20:	bmi	ecabbc <log_oom_internal@plt+0xec9bf8>
    1d24:	ldrbtmi	r4, [r8], #-1150	; 0xfffffb82
    1d28:			; <UNDEFINED> instruction: 0xe7b2447a
    1d2c:	stcle	8, cr2, [r6], #-8
    1d30:	streq	pc, [r1], -pc, rrx
    1d34:	ldmdami	r7!, {r0, r1, r4, r7, r8, r9, sl, sp, lr, pc}
    1d38:	ldcmi	6, cr4, [r7], #-164	; 0xffffff5c
    1d3c:	bmi	dcabc0 <log_oom_internal@plt+0xdc9bfc>
    1d40:	ldrbtmi	r4, [ip], #-1144	; 0xfffffb88
    1d44:	ldrbtmi	r3, [sl], #-100	; 0xffffff9c
    1d48:	andls	pc, r8, sp, asr #17
    1d4c:	str	r9, [r3, r1, lsl #8]!
    1d50:			; <UNDEFINED> instruction: 0x46294e33
    1d54:	orrcs	r4, pc, #3342336	; 0x330000
    1d58:	ldrbtmi	r4, [lr], #-2611	; 0xfffff5cd
    1d5c:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    1d60:	ldcmi	7, cr14, [r2], #-604	; 0xfffffda4
    1d64:	bmi	c8abd0 <log_oom_internal@plt+0xc89c0c>
    1d68:	ldmdbmi	r2!, {sp}
    1d6c:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    1d70:	ldrbtmi	r3, [r9], #-592	; 0xfffffdb0
    1d74:	strtmi	r9, [r2], -r0, lsl #4
    1d78:			; <UNDEFINED> instruction: 0xf7ff3203
    1d7c:	stmdami	lr!, {r2, r4, r5, r6, r7, fp, sp, lr, pc}
    1d80:	bmi	b9364c <log_oom_internal@plt+0xb92688>
    1d84:	ldrbtmi	r2, [r8], #-878	; 0xfffffc92
    1d88:	ldrbtmi	r4, [sl], #-3117	; 0xfffff3d3
    1d8c:	ldrbtmi	r3, [ip], #-612	; 0xfffffd9c
    1d90:	strcs	lr, [r0], #-2509	; 0xfffff633
    1d94:	andcs	r4, r3, r2, lsl #12
    1d98:			; <UNDEFINED> instruction: 0xf7ff3203
    1d9c:	strmi	lr, [r6], -sl, ror #17
    1da0:			; <UNDEFINED> instruction: 0xf7ffe75d
    1da4:	svclt	0x0000e87a
    1da8:	andeq	r1, r1, r0, lsr #11
    1dac:	andeq	r0, r0, r0, ror #1
    1db0:	andeq	r0, r0, r6, ror r8
    1db4:	strdeq	r0, [r0], -r2
    1db8:	andeq	r1, r1, r8, lsr #7
    1dbc:			; <UNDEFINED> instruction: 0x000006ba
    1dc0:	andeq	r0, r0, r8, asr r6
    1dc4:	ldrdeq	r0, [r0], -r8
    1dc8:	andeq	r0, r0, r8, asr #24
    1dcc:	muleq	r0, r6, lr
    1dd0:	andeq	r0, r0, ip, lsr r6
    1dd4:	andeq	r0, r0, r2, asr lr
    1dd8:	strdeq	r0, [r0], -ip
    1ddc:	ldrdeq	r0, [r0], -r8
    1de0:	andeq	r0, r0, r0, lsr sl
    1de4:	andeq	r0, r0, r8, lsl fp
    1de8:	andeq	r0, r0, sl, ror #27
    1dec:	muleq	r0, r4, r5
    1df0:			; <UNDEFINED> instruction: 0x00000db0
    1df4:	andeq	r0, r0, sl, asr r5
    1df8:	andeq	r0, r0, r6, ror r5
    1dfc:	muleq	r0, r0, sp
    1e00:	andeq	r0, r0, sl, lsr r5
    1e04:	ldrdeq	r0, [r0], -r2
    1e08:	andeq	r0, r0, r8, asr #21
    1e0c:	andeq	r0, r0, r2, asr sp
    1e10:	strdeq	r0, [r0], -ip
    1e14:	andeq	r0, r0, r8, lsr sp
    1e18:	muleq	r0, r6, sl
    1e1c:	ldrdeq	r0, [r0], -lr
    1e20:	andeq	r0, r0, r2, ror #20
    1e24:	andeq	r0, r0, ip, lsl sp
    1e28:	andeq	r0, r0, r6, asr #9
    1e2c:			; <UNDEFINED> instruction: 0x000004b8
    1e30:	andeq	r0, r0, sl, lsl #26
    1e34:	ldrdeq	r0, [r0], -r2
    1e38:	muleq	r0, lr, r4
    1e3c:	andeq	r0, r0, lr, ror #25
    1e40:	andeq	r0, r0, lr, lsl r9
    1e44:	blmi	fee94930 <log_oom_internal@plt+0xfee9396c>
    1e48:	push	{r1, r3, r4, r5, r6, sl, lr}
    1e4c:			; <UNDEFINED> instruction: 0xb0954ff0
    1e50:	svcge	0x000458d3
    1e54:	andcs	r4, r0, r5, lsl #12
    1e58:	mvnsvs	r6, #1769472	; 0x1b0000
    1e5c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1e60:			; <UNDEFINED> instruction: 0xf8df460e
    1e64:			; <UNDEFINED> instruction: 0xf7ff82d0
    1e68:			; <UNDEFINED> instruction: 0xf7fee866
    1e6c:	stccs	15, cr14, [r0, #-584]	; 0xfffffdb8
    1e70:			; <UNDEFINED> instruction: 0xf2c044f8
    1e74:	cdpcs	0, 0, cr8, cr0, cr2, {7}
    1e78:	rschi	pc, ip, r0
    1e7c:	adcslt	pc, r8, #14614528	; 0xdf0000
    1e80:	adcsls	pc, r8, #14614528	; 0xdf0000
    1e84:	adcsge	pc, r8, #14614528	; 0xdf0000
    1e88:	ldrbtmi	r4, [r9], #1275	; 0x4fb
    1e8c:			; <UNDEFINED> instruction: 0x464a44fa
    1e90:	ldrbmi	r2, [fp], -r0, lsl #8
    1e94:			; <UNDEFINED> instruction: 0x46284631
    1e98:			; <UNDEFINED> instruction: 0xf7ff9400
    1e9c:	mcrne	8, 0, lr, cr2, cr6, {0}
    1ea0:	smlabthi	r2, r0, r2, pc	; <UNPREDICTABLE>
    1ea4:	svcvc	0x0082f5b2
    1ea8:	smlawbhi	fp, r0, r2, pc	; <UNPREDICTABLE>
    1eac:	vstrle	s4, [r9, #-1020]	; 0xfffffc04
    1eb0:	orrvc	pc, r0, #1862270976	; 0x6f000000
    1eb4:	bcs	92f24 <log_oom_internal@plt+0x91f60>
    1eb8:	teqhi	r3, r0, lsl #4	; <UNPREDICTABLE>
    1ebc:			; <UNDEFINED> instruction: 0xf002e8df
    1ec0:	subeq	r3, r2, r6, lsr r1
    1ec4:	tstle	r1, pc, lsr sl
    1ec8:	ldreq	pc, [r5], #-111	; 0xffffff91
    1ecc:	blmi	fe614948 <log_oom_internal@plt+0xfe613984>
    1ed0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1ed4:	blvs	ffedbf44 <log_oom_internal@plt+0xffedaf80>
    1ed8:			; <UNDEFINED> instruction: 0xf04f405a
    1edc:			; <UNDEFINED> instruction: 0xf0400300
    1ee0:			; <UNDEFINED> instruction: 0x4620811e
    1ee4:	ldrtmi	r3, [sp], r4, asr #14
    1ee8:	svchi	0x00f0e8bd
    1eec:			; <UNDEFINED> instruction: 0xf0402a68
    1ef0:	ldmibmi	r5, {r3, r8, pc}
    1ef4:	ldmmi	r5, {r1, r3, r4, r5, r8, sl, fp, ip}
    1ef8:	rsbsvs	r4, ip, r9, ror r4
    1efc:			; <UNDEFINED> instruction: 0xf7fe4478
    1f00:	stmdacs	r0, {r1, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    1f04:	bmi	fe4b8b94 <log_oom_internal@plt+0xfe4b7bd0>
    1f08:	ldmibmi	r2, {r0, sp}
    1f0c:			; <UNDEFINED> instruction: 0xf858687b
    1f10:	ldrbtmi	r2, [r9], #-2
    1f14:			; <UNDEFINED> instruction: 0xf7ff6812
    1f18:	ldmdavs	r8!, {r4, r6, fp, sp, lr, pc}^
    1f1c:	svc	0x002cf7fe
    1f20:	blmi	fe37be78 <log_oom_internal@plt+0xfe37aeb4>
    1f24:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1f28:			; <UNDEFINED> instruction: 0xe7b0711a
    1f2c:	smlabbcs	r1, fp, fp, r4
    1f30:			; <UNDEFINED> instruction: 0xf8584a8b
    1f34:	ldrbtmi	r3, [sl], #-3
    1f38:			; <UNDEFINED> instruction: 0xf7fe6818
    1f3c:	mcrne	15, 0, lr, cr4, cr12, {1}
    1f40:	strb	sp, [r3, r5, lsr #21]
    1f44:			; <UNDEFINED> instruction: 0xf88a2301
    1f48:	str	r3, [r0, r5]!
    1f4c:	strtmi	r4, [r0], -r5, lsl #23
    1f50:	andscs	r4, sp, #2179072	; 0x214000
    1f54:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    1f58:	smlabbcc	r3, r4, r3, r3
    1f5c:	ldmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f60:	ldmdavs	r8!, {r2, r9, sl, lr}^
    1f64:	svc	0x0008f7fe
    1f68:	stcle	12, cr2, [pc]	; 1f70 <log_oom_internal@plt+0xfac>
    1f6c:	ldrbtmi	r4, [sp], #-3455	; 0xfffff281
    1f70:	stmdavs	sl!, {r0, r1, r3, r5, r8, fp, ip, sp, lr}
    1f74:	ldrmi	fp, [r0], -r3, lsr #6
    1f78:			; <UNDEFINED> instruction: 0xf8ecf7ff
    1f7c:	blle	fe949794 <log_oom_internal@plt+0xfe9487d0>
    1f80:	stccs	8, cr6, [r0], {44}	; 0x2c
    1f84:	stmdavc	r3!, {r0, r1, r4, r5, r6, ip, lr, pc}
    1f88:	fldmdbxmi	r9!, {d27-d87}	;@ Deprecated
    1f8c:			; <UNDEFINED> instruction: 0xf107447d
    1f90:	strtmi	r0, [r8], -r8, lsl #12
    1f94:	ldrtmi	r2, [r2], -r1, lsl #2
    1f98:	svc	0x003cf7fe
    1f9c:	blle	1a497b4 <log_oom_internal@plt+0x1a487f0>
    1fa0:	ldrbtmi	r4, [fp], #-2932	; 0xfffff48c
    1fa4:			; <UNDEFINED> instruction: 0x2c00795c
    1fa8:			; <UNDEFINED> instruction: 0xf107d090
    1fac:	movwls	r0, #792	; 0x318
    1fb0:	muleq	pc, r6, r8	; <UNPREDICTABLE>
    1fb4:	svc	0x00faf7fe
    1fb8:			; <UNDEFINED> instruction: 0xf7fe2400
    1fbc:	str	lr, [r5, r6, lsr #30]
    1fc0:	strcs	r2, [r0, #-1024]	; 0xfffffc00
    1fc4:	strmi	lr, [r8, #-2503]	; 0xfffff639
    1fc8:	streq	pc, [r8], -r7, lsl #2
    1fcc:	bvs	1e5c8b4 <log_oom_internal@plt+0x1e5b8f0>
    1fd0:	strmi	lr, [r6, #-2503]	; 0xfffff639
    1fd4:	stm	sp, {r0, r1, r3, r4, r5, r6, r7, r8, fp, sp, lr}
    1fd8:	ldrmi	r0, [r0], -r3
    1fdc:	ldmibvs	sl!, {r1, r9, sl, ip, pc}
    1fe0:	ldc2	7, cr15, [lr], {255}	; 0xff
    1fe4:	ble	ff6c97fc <log_oom_internal@plt+0xff6c8838>
    1fe8:			; <UNDEFINED> instruction: 0x4620e770
    1fec:	svc	0x0090f7fe
    1ff0:	tsteq	r1, #0, 2	; <UNPREDICTABLE>
    1ff4:	svceq	0x0080f5b3
    1ff8:	andscc	sp, r8, r6, ror r8
    1ffc:			; <UNDEFINED> instruction: 0xf0204621
    2000:	bl	feb42024 <log_oom_internal@plt+0xfeb41060>
    2004:	stcge	13, cr0, [r4, #-0]
    2008:			; <UNDEFINED> instruction: 0xf7fe4628
    200c:	adcmi	lr, r8, #3872	; 0xf20
    2010:	stmdale	r2, {r2, r9, sl, lr}
    2014:	adcmi	lr, r8, #9
    2018:			; <UNDEFINED> instruction: 0xf810d007
    201c:	cdpne	12, 4, cr3, cr4, cr1, {0}
    2020:	blcs	bd3830 <log_oom_internal@plt+0xbd286c>
    2024:	rscsle	r4, r6, r0, lsr #12
    2028:	mrcmi	6, 2, r4, cr3, cr4, {0}
    202c:	mcrgt	4, 0, r4, cr15, cr14, {3}
    2030:	rsbvs	r6, r1, r0, lsr #32
    2034:	rscvs	r6, r3, r2, lsr #1
    2038:	mrrcmi	7, 10, lr, r0, cr9
    203c:	bmi	140ad4c <log_oom_internal@plt+0x1409d88>
    2040:	ldmdbmi	r0, {sp}^
    2044:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    2048:	ldrbtmi	r3, [r9], #-1144	; 0xfffffb88
    204c:	strls	r3, [r0], #-515	; 0xfffffdfd
    2050:	svc	0x0088f7fe
    2054:	ldrtmi	r4, [r0], -ip, asr #24
    2058:	movtcs	r4, #14924	; 0x3a4c
    205c:	ldrbtmi	r4, [ip], #-2380	; 0xfffff6b4
    2060:	ldrbtcc	r4, [r8], #-1146	; 0xfffffb86
    2064:	andcc	r4, r3, #2030043136	; 0x79000000
    2068:			; <UNDEFINED> instruction: 0xf7fe9400
    206c:	stclmi	15, cr14, [r9, #-496]	; 0xfffffe10
    2070:			; <UNDEFINED> instruction: 0xe78c447d
    2074:			; <UNDEFINED> instruction: 0xf7fe2000
    2078:	stmdacs	r2, {r5, r6, r7, r9, sl, fp, sp, lr, pc}
    207c:	rsbmi	sp, r4, #768	; 0x300
    2080:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    2084:	strtmi	lr, [r1], -r2, lsr #14
    2088:	mcrrmi	10, 4, r4, r4, cr3
    208c:	stclmi	0, cr2, [r4, #-12]
    2090:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    2094:	ldrcc	r4, [ip], #1026	; 0x402
    2098:	orrcs	r4, r1, #2097152000	; 0x7d000000
    209c:	strmi	lr, [r0, #-2509]	; 0xfffff633
    20a0:	svc	0x0066f7fe
    20a4:	ldr	r4, [r1, -r4, lsl #12]
    20a8:			; <UNDEFINED> instruction: 0xf8584b3e
    20ac:	ldmdavs	fp, {r0, r1, ip, sp}
    20b0:			; <UNDEFINED> instruction: 0xf77f429d
    20b4:	qsaxmi	sl, r0, fp
    20b8:	mrc	7, 5, APSR_nzcv, cr14, cr14, {7}
    20bc:			; <UNDEFINED> instruction: 0xf77f2802
    20c0:	bmi	e6dcd4 <log_oom_internal@plt+0xe6cd10>
    20c4:	ldmdami	r9!, {r1, r2, r4, r8, sp}
    20c8:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    20cc:	ldrbtmi	r4, [sl], #-3128	; 0xfffff3c8
    20d0:	addcc	r4, ip, #120, 8	; 0x78000000
    20d4:	cmncs	r5, #124, 8	; 0x7c000000
    20d8:	strcs	lr, [r0], #-2509	; 0xfffff633
    20dc:	andcs	r1, r3, r2, asr #25
    20e0:	svc	0x0046f7fe
    20e4:	ldr	r4, [pc, -r4, lsl #12]!
    20e8:	cmncs	lr, #12800	; 0x3200
    20ec:	andcs	r4, r0, r2, lsr sl
    20f0:	ldrbtmi	r4, [ip], #-2354	; 0xfffff6ce
    20f4:	ldrcc	r4, [r8], #1146	; 0x47a
    20f8:	andcc	r4, r3, #2030043136	; 0x79000000
    20fc:			; <UNDEFINED> instruction: 0xf7fe9400
    2100:	stcmi	15, cr14, [pc], #-200	; 2040 <log_oom_internal@plt+0x107c>
    2104:	bmi	bcae90 <log_oom_internal@plt+0xbc9ecc>
    2108:	stmdbmi	pc!, {sp}	; <UNPREDICTABLE>
    210c:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    2110:	ldrbtmi	r3, [r9], #-632	; 0xfffffd88
    2114:	strtmi	r9, [r2], -r0, lsl #4
    2118:			; <UNDEFINED> instruction: 0xf7fe3203
    211c:			; <UNDEFINED> instruction: 0xf7feee40
    2120:			; <UNDEFINED> instruction: 0xf7feeebc
    2124:	strmi	lr, [r4], -r2, lsr #28
    2128:	svclt	0x0000e71e
    212c:	muleq	r1, r8, r0
    2130:	andeq	r0, r0, r0, ror #1
    2134:	andeq	r1, r1, r0, ror r0
    2138:	andeq	r0, r1, r8, ror #29
    213c:	andeq	r0, r0, sl, ror fp
    2140:	andeq	r1, r1, r0, lsl #3
    2144:	andeq	r1, r1, r0, lsl r0
    2148:	andeq	r0, r0, r4, lsr #19
    214c:	andeq	r0, r0, r4, lsr #19
    2150:	andeq	r0, r0, ip, lsl #2
    2154:	andeq	r0, r0, sl, lsr #19
    2158:	andeq	r1, r1, r6, ror #1
    215c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2160:	ldrdeq	r1, [r1], -r6
    2164:	andeq	r0, r0, r4, lsr #22
    2168:	andeq	r0, r0, r2, lsl #18
    216c:	muleq	r1, lr, r0
    2170:	andeq	r0, r0, r8, lsl #5
    2174:	andeq	r1, r1, sl, rrx
    2178:	andeq	r0, r0, r8, ror #3
    217c:	andeq	r0, r0, r4, lsr sl
    2180:	andeq	r0, r0, r2, lsl r8
    2184:	andeq	r0, r0, lr, lsr r8
    2188:	andeq	r0, r0, sl, lsl sl
    218c:	strdeq	r0, [r0], -r8
    2190:	andeq	r0, r0, r0, lsr r8
    2194:	andeq	r0, r0, r4, lsr #3
    2198:	andeq	r0, r0, r8, asr #15
    219c:	andeq	r0, r0, r6, ror #19
    21a0:	andeq	r0, r0, r8, lsl #19
    21a4:	andeq	r0, r0, r4, ror #1
    21a8:	andeq	r0, r0, sl, lsr #19
    21ac:	andeq	r0, r0, r8, lsl #15
    21b0:	andeq	r0, r0, r4, lsr r9
    21b4:	andeq	r0, r0, r6, lsl #19
    21b8:	andeq	r0, r0, r4, ror #14
    21bc:	andeq	r0, r0, ip, asr #2
    21c0:	andeq	r0, r0, ip, asr #14
    21c4:	andeq	r0, r0, sl, ror #18
    21c8:	ldrdeq	r0, [r0], -lr
    21cc:	mvnsmi	lr, #737280	; 0xb4000
    21d0:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    21d4:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    21d8:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    21dc:	stc	7, cr15, [r8, #1016]!	; 0x3f8
    21e0:	blne	1d933dc <log_oom_internal@plt+0x1d92418>
    21e4:	strhle	r1, [sl], -r6
    21e8:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    21ec:	svccc	0x0004f855
    21f0:	strbmi	r3, [sl], -r1, lsl #8
    21f4:	ldrtmi	r4, [r8], -r1, asr #12
    21f8:	adcmi	r4, r6, #152, 14	; 0x2600000
    21fc:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    2200:	svclt	0x000083f8
    2204:	muleq	r1, r2, fp
    2208:	andeq	r0, r1, r8, lsl #23
    220c:	svclt	0x00004770

Disassembly of section .fini:

00002210 <.fini>:
    2210:	push	{r3, lr}
    2214:	pop	{r3, pc}
