Protel Design System Design Rule Check
PCB File : E:\Altium\Projects\TA He Nhung\Line_Follower5.1\Line_Follower5.1.PcbDoc
Date     : 1/27/2020
Time     : 12:46:20 AM

Processing Rule : Clearance Constraint (Gap=0.5mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.3mm) (Max=0.5mm) (Preferred=0.4mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (10mm > 2.54mm) Pad Free-2(-1.784mm,31.754mm) on Multi-Layer Actual Slot Hole Width = 10mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad Free-2(-1.784mm,31.754mm) on Multi-Layer Actual Slot Hole Height = 3mm
   Violation between Hole Size Constraint: (10mm > 2.54mm) Pad Free-2(-1.794mm,47.754mm) on Multi-Layer Actual Slot Hole Width = 10mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad Free-2(-1.794mm,47.754mm) on Multi-Layer Actual Slot Hole Height = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad Free-2(11.206mm,47.754mm) on Multi-Layer Actual Slot Hole Height = 3mm
   Violation between Hole Size Constraint: (8mm > 2.54mm) Pad Free-2(11.206mm,47.754mm) on Multi-Layer Actual Slot Hole Width = 8mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad Free-2(11.216mm,31.754mm) on Multi-Layer Actual Slot Hole Height = 3mm
   Violation between Hole Size Constraint: (8mm > 2.54mm) Pad Free-2(11.216mm,31.754mm) on Multi-Layer Actual Slot Hole Width = 8mm
   Violation between Hole Size Constraint: (10mm > 2.54mm) Pad Free-2(31.193mm,47.754mm) on Multi-Layer Actual Slot Hole Width = 10mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad Free-2(31.193mm,47.754mm) on Multi-Layer Actual Slot Hole Height = 3mm
   Violation between Hole Size Constraint: (10mm > 2.54mm) Pad Free-2(31.203mm,31.754mm) on Multi-Layer Actual Slot Hole Width = 10mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad Free-2(31.203mm,31.754mm) on Multi-Layer Actual Slot Hole Height = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad Free-2(44.193mm,47.754mm) on Multi-Layer Actual Slot Hole Height = 3mm
   Violation between Hole Size Constraint: (8mm > 2.54mm) Pad Free-2(44.193mm,47.754mm) on Multi-Layer Actual Slot Hole Width = 8mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad Free-2(44.203mm,31.754mm) on Multi-Layer Actual Slot Hole Height = 3mm
   Violation between Hole Size Constraint: (8mm > 2.54mm) Pad Free-2(44.203mm,31.754mm) on Multi-Layer Actual Slot Hole Width = 8mm
Rule Violations :16

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad C2-1(-101.62mm,27.75mm) on Multi-Layer And Pad C2-1(-101.62mm,27.75mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad C4-1(-101.62mm,18.432mm) on Multi-Layer And Pad C4-1(-101.62mm,18.432mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad R10-1(-17.992mm,4.302mm) on Multi-Layer And Pad R10-1(-17.992mm,4.302mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad R1-1(-17.992mm,44.902mm) on Multi-Layer And Pad R1-1(-17.992mm,44.902mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad R11-1(-35.122mm,4.302mm) on Multi-Layer And Pad R11-1(-35.122mm,4.302mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad R12-1(-38.176mm,15.452mm) on Multi-Layer And Pad R12-1(-38.176mm,15.452mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad R13-1(-17.992mm,-9.348mm) on Multi-Layer And Pad R13-1(-17.992mm,-9.348mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad R14-1(-35.122mm,-9.348mm) on Multi-Layer And Pad R14-1(-35.122mm,-9.348mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad R15-1(-38.176mm,1.892mm) on Multi-Layer And Pad R15-1(-38.176mm,1.892mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad R16-1(-53.452mm,43.402mm) on Multi-Layer And Pad R16-1(-53.452mm,43.402mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad R18-1(-55.82mm,43.402mm) on Multi-Layer And Pad R18-1(-55.82mm,43.402mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad R19-1(-51.02mm,43.402mm) on Multi-Layer And Pad R19-1(-51.02mm,43.402mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad R20-1(-74.662mm,19.28mm) on Multi-Layer And Pad R20-1(-74.662mm,19.28mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad R2-1(-35.122mm,44.902mm) on Multi-Layer And Pad R2-1(-35.122mm,44.902mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad R25-1(-112.472mm,13.03mm) on Multi-Layer And Pad R25-1(-112.472mm,13.03mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad R3-1(-38.176mm,55.152mm) on Multi-Layer And Pad R3-1(-38.176mm,55.152mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad R4-1(-17.992mm,31.452mm) on Multi-Layer And Pad R4-1(-17.992mm,31.452mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad R5-1(-35.122mm,31.452mm) on Multi-Layer And Pad R5-1(-35.122mm,31.452mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad R6-1(-38.176mm,42.502mm) on Multi-Layer And Pad R6-1(-38.176mm,42.502mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad R7-1(-17.992mm,17.94mm) on Multi-Layer And Pad R7-1(-17.992mm,17.94mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad R8-1(-35.122mm,17.902mm) on Multi-Layer And Pad R8-1(-35.122mm,17.902mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad R9-1(-38.176mm,29.002mm) on Multi-Layer And Pad R9-1(-38.176mm,29.002mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (0.25mm < 0.254mm) Between Via (-52.871mm,11.232mm) from Top Layer to Bottom Layer And Via (-52.871mm,11.782mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.244mm < 0.254mm) Between Via (-52.876mm,7.638mm) from Top Layer to Bottom Layer And Via (-52.876mm,8.182mm) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (0.25mm < 0.254mm) Between Via (-55.97mm,-4.518mm) from Top Layer to Bottom Layer And Via (-55.97mm,-5.068mm) from Top Layer to Bottom Layer 
Rule Violations :25

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Arc (-108.662mm,18.049mm) on Top Overlay And Pad C3-2(-108.662mm,18.43mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Arc (-108.662mm,18.049mm) on Top Overlay And Pad C3-2(-108.662mm,18.43mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (-108.662mm,18.811mm) on Top Overlay And Pad C3-2(-108.662mm,18.43mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Arc (-108.662mm,18.811mm) on Top Overlay And Pad C3-2(-108.662mm,18.43mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Arc (-108.732mm,27.369mm) on Top Overlay And Pad C1-2(-108.732mm,27.75mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Arc (-108.732mm,27.369mm) on Top Overlay And Pad C1-2(-108.732mm,27.75mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Arc (-108.732mm,28.131mm) on Top Overlay And Pad C1-2(-108.732mm,27.75mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Arc (-108.732mm,28.131mm) on Top Overlay And Pad C1-2(-108.732mm,27.75mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Arc (-124.022mm,15.81mm) on Top Overlay And Pad LED_Power-1(-124.022mm,14.54mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Arc (-24.346mm,23.152mm) on Bottom Overlay And Pad LED2_3-1(-25.616mm,23.152mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Arc (-24.346mm,36.732mm) on Bottom Overlay And Pad LED2_2-1(-25.616mm,36.732mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Arc (-24.346mm,-4.068mm) on Bottom Overlay And Pad LED2_5-1(-25.616mm,-4.068mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Arc (-24.346mm,50.011mm) on Bottom Overlay And Pad LED2_1-1(-25.616mm,50.011mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Arc (-24.346mm,9.582mm) on Bottom Overlay And Pad LED2_4-1(-25.616mm,9.582mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Arc (-24.35mm,13.325mm) on Top Overlay And Pad C8-1(-25.62mm,14.832mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Arc (-24.35mm,13.325mm) on Top Overlay And Pad C8-2(-23.08mm,14.832mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Arc (-24.35mm,16.339mm) on Top Overlay And Pad C8-1(-25.62mm,14.832mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Arc (-24.35mm,16.339mm) on Top Overlay And Pad C8-2(-23.08mm,14.832mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Arc (-24.35mm,26.571mm) on Top Overlay And Pad C7-1(-25.62mm,28.078mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Arc (-24.35mm,26.571mm) on Top Overlay And Pad C7-2(-23.08mm,28.078mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Arc (-24.35mm,29.585mm) on Top Overlay And Pad C7-1(-25.62mm,28.078mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Arc (-24.35mm,29.585mm) on Top Overlay And Pad C7-2(-23.08mm,28.078mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Arc (-24.35mm,40.215mm) on Top Overlay And Pad C6-1(-25.62mm,41.722mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Arc (-24.35mm,40.215mm) on Top Overlay And Pad C6-2(-23.08mm,41.722mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Arc (-24.35mm,43.229mm) on Top Overlay And Pad C6-1(-25.62mm,41.722mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Arc (-24.35mm,43.229mm) on Top Overlay And Pad C6-2(-23.08mm,41.722mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Arc (-24.35mm,53.43mm) on Top Overlay And Pad C5-1(-25.62mm,54.937mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Arc (-24.35mm,53.43mm) on Top Overlay And Pad C5-2(-23.08mm,54.937mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Arc (-24.35mm,56.444mm) on Top Overlay And Pad C5-1(-25.62mm,54.937mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Arc (-24.35mm,56.444mm) on Top Overlay And Pad C5-2(-23.08mm,54.937mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Arc (-24.36mm,-0.649mm) on Top Overlay And Pad C9-1(-25.63mm,0.858mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Arc (-24.36mm,-0.649mm) on Top Overlay And Pad C9-2(-23.09mm,0.858mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Arc (-24.36mm,2.365mm) on Top Overlay And Pad C9-1(-25.63mm,0.858mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Arc (-24.36mm,2.365mm) on Top Overlay And Pad C9-2(-23.09mm,0.858mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Arc (-37.25mm,23.13mm) on Top Overlay And Pad LED3-1(-38.52mm,23.13mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Arc (-37.25mm,36.682mm) on Top Overlay And Pad LED2-1(-38.52mm,36.682mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Arc (-37.25mm,-4.068mm) on Top Overlay And Pad LED5-1(-38.52mm,-4.068mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Arc (-37.25mm,49.882mm) on Top Overlay And Pad LED1-1(-38.52mm,49.882mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Arc (-37.25mm,9.582mm) on Top Overlay And Pad LED4-1(-38.52mm,9.582mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad Boot-1(-4.836mm,20.4mm) on Multi-Layer And Track (-5.852mm,21.289mm)(-5.344mm,21.797mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad Boot-2(-6.868mm,20.4mm) on Multi-Layer And Track (-8.138mm,21.797mm)(-5.598mm,21.797mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad Boot-3(-8.9mm,20.4mm) on Multi-Layer And Track (-8.392mm,21.797mm)(-7.884mm,21.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad Boot-4(-11.44mm,20.4mm) on Multi-Layer And Text "J1" (-10.033mm,18.663mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad Boot-4(-11.44mm,20.4mm) on Multi-Layer And Track (-11.44mm,18.241mm)(-11.44mm,19.257mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad Boot-4(-11.44mm,20.4mm) on Multi-Layer And Track (-11.44mm,21.543mm)(-11.44mm,22.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad Boot-5(-2.296mm,20.4mm) on Multi-Layer And Track (-2.296mm,18.241mm)(-2.296mm,19.257mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad Boot-5(-2.296mm,20.4mm) on Multi-Layer And Track (-2.296mm,21.543mm)(-2.296mm,22.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C1-1(-112.542mm,27.75mm) on Multi-Layer And Track (-114.828mm,27.75mm)(-113.685mm,27.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad C1-2(-108.732mm,27.75mm) on Multi-Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C1-2(-108.732mm,27.75mm) on Multi-Layer And Track (-107.589mm,27.242mm)(-107.589mm,28.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C1-2(-108.732mm,27.75mm) on Multi-Layer And Track (-109.875mm,27.242mm)(-109.875mm,28.512mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Pad C1-2(-108.732mm,27.75mm) on Multi-Layer And Track (-110.002mm,23.559mm)(-110.002mm,31.941mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad C1-2(-108.732mm,27.75mm) on Multi-Layer And Track (-110.002mm,28.385mm)(-109.875mm,28.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad C3-1(-112.472mm,18.43mm) on Multi-Layer And Track (-114.758mm,18.43mm)(-113.615mm,18.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad C3-2(-108.662mm,18.43mm) on Multi-Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C3-2(-108.662mm,18.43mm) on Multi-Layer And Track (-107.519mm,17.922mm)(-107.519mm,18.811mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.133mm < 0.254mm) Between Pad C3-2(-108.662mm,18.43mm) on Multi-Layer And Track (-109.805mm,17.922mm)(-109.805mm,19.192mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.133mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Pad C3-2(-108.662mm,18.43mm) on Multi-Layer And Track (-109.932mm,14.239mm)(-109.932mm,22.621mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad C3-2(-108.662mm,18.43mm) on Multi-Layer And Track (-109.932mm,19.065mm)(-109.805mm,19.065mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C5-1(-25.62mm,54.937mm) on Multi-Layer And Text "LED2_1" (-23.126mm,54.111mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad C5-2(-23.08mm,54.937mm) on Multi-Layer And Text "LED2_1" (-23.126mm,54.111mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad C6-1(-25.62mm,41.722mm) on Multi-Layer And Text "LED2_2" (-22.58mm,39.923mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mm < 0.254mm) Between Pad C6-2(-23.08mm,41.722mm) on Multi-Layer And Text "R1" (-21.259mm,42.133mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C7-1(-25.62mm,28.078mm) on Multi-Layer And Text "LED2_3" (-24.066mm,27.232mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad C7-2(-23.08mm,28.078mm) on Multi-Layer And Text "LED2_3" (-24.066mm,27.232mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Pad C7-2(-23.08mm,28.078mm) on Multi-Layer And Text "R4" (-21.132mm,28.696mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad C9-1(-25.63mm,0.858mm) on Multi-Layer And Text "LED2_5" (-22.58mm,-0.869mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad C9-2(-23.09mm,0.858mm) on Multi-Layer And Text "LED2_5" (-22.58mm,-0.869mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Pad C9-2(-23.09mm,0.858mm) on Multi-Layer And Text "R10" (-20.802mm,1.544mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad ES1-1(8mm,1mm) on Top Layer And Track (6.5mm,-0.05mm)(6.5mm,14.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad ES1-1(8mm,1mm) on Top Layer And Track (8mm,-0.6mm)(8mm,0.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Pad ES1-1(8mm,1mm) on Top Layer And Track (9.5mm,-0.4mm)(9.5mm,0.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad ES1-1(8mm,1mm) on Top Layer And Track (9.5mm,16.5mm)(9.5mm,0.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad ES1-10(3mm,16.5mm) on Top Layer And Track (-5.9mm,17.9mm)(5.8mm,17.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad ES1-10(3mm,16.5mm) on Top Layer And Track (-6.05mm,15mm)(6.15mm,15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad ES1-11(1mm,16.5mm) on Top Layer And Track (-5.9mm,17.9mm)(5.8mm,17.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad ES1-11(1mm,16.5mm) on Top Layer And Track (-6.05mm,15mm)(6.15mm,15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad ES1-12(-1mm,16.5mm) on Top Layer And Track (-5.9mm,17.9mm)(5.8mm,17.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad ES1-12(-1mm,16.5mm) on Top Layer And Track (-6.05mm,15mm)(6.15mm,15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad ES1-13(-3mm,16.5mm) on Top Layer And Track (-5.9mm,17.9mm)(5.8mm,17.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad ES1-13(-3mm,16.5mm) on Top Layer And Track (-6.05mm,15mm)(6.15mm,15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad ES1-14(-5mm,16.5mm) on Top Layer And Text "Boot" (-4.068mm,17.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad ES1-14(-5mm,16.5mm) on Top Layer And Track (-5.9mm,17.9mm)(5.8mm,17.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad ES1-14(-5mm,16.5mm) on Top Layer And Track (-6.05mm,15mm)(6.15mm,15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad ES1-15(-8mm,15mm) on Top Layer And Track (-6.5mm,-0.05mm)(-6.5mm,14.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad ES1-15(-8mm,15mm) on Top Layer And Track (-6.5mm,14.55mm)(-6.05mm,15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad ES1-15(-8mm,15mm) on Top Layer And Track (-8mm,15.85mm)(-8mm,16.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad ES1-16(-8mm,13mm) on Top Layer And Track (-6.5mm,-0.05mm)(-6.5mm,14.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad ES1-17(-8mm,11mm) on Top Layer And Track (-6.5mm,-0.05mm)(-6.5mm,14.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad ES1-18(-8mm,9mm) on Top Layer And Track (-6.5mm,-0.05mm)(-6.5mm,14.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad ES1-19(-8mm,7mm) on Top Layer And Track (-6.5mm,-0.05mm)(-6.5mm,14.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad ES1-2(8mm,3mm) on Top Layer And Track (6.5mm,-0.05mm)(6.5mm,14.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad ES1-2(8mm,3mm) on Top Layer And Track (9.5mm,16.5mm)(9.5mm,0.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad ES1-20(-8mm,5mm) on Top Layer And Track (-6.5mm,-0.05mm)(-6.5mm,14.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad ES1-21(-8mm,3mm) on Top Layer And Track (-6.5mm,-0.05mm)(-6.5mm,14.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad ES1-22(-8mm,1mm) on Top Layer And Track (-6.5mm,-0.05mm)(-6.5mm,14.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad ES1-22(-8mm,1mm) on Top Layer And Track (-8mm,-0.45mm)(-8mm,0.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad ES1-3(8mm,5mm) on Top Layer And Track (6.5mm,-0.05mm)(6.5mm,14.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad ES1-3(8mm,5mm) on Top Layer And Track (9.5mm,16.5mm)(9.5mm,0.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad ES1-4(8mm,7mm) on Top Layer And Track (6.5mm,-0.05mm)(6.5mm,14.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad ES1-4(8mm,7mm) on Top Layer And Track (9.5mm,16.5mm)(9.5mm,0.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad ES1-5(8mm,9mm) on Top Layer And Track (6.5mm,-0.05mm)(6.5mm,14.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad ES1-5(8mm,9mm) on Top Layer And Track (9.5mm,16.5mm)(9.5mm,0.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad ES1-6(8mm,11mm) on Top Layer And Track (6.5mm,-0.05mm)(6.5mm,14.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad ES1-6(8mm,11mm) on Top Layer And Track (9.5mm,16.5mm)(9.5mm,0.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad ES1-7(8mm,13mm) on Top Layer And Track (6.5mm,-0.05mm)(6.5mm,14.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad ES1-7(8mm,13mm) on Top Layer And Track (9.5mm,16.5mm)(9.5mm,0.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad ES1-8(8mm,15mm) on Top Layer And Track (6.15mm,15mm)(6.5mm,14.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad ES1-8(8mm,15mm) on Top Layer And Track (6.5mm,-0.05mm)(6.5mm,14.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad ES1-8(8mm,15mm) on Top Layer And Track (9.5mm,16.5mm)(9.5mm,0.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad ES1-9(5mm,16.5mm) on Top Layer And Track (5.8mm,17.9mm)(6mm,17.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Pad ES1-9(5mm,16.5mm) on Top Layer And Track (-5.9mm,17.9mm)(5.8mm,17.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad ES1-9(5mm,16.5mm) on Top Layer And Track (-6.05mm,15mm)(6.15mm,15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad ES1-9(5mm,16.5mm) on Top Layer And Track (6mm,16.5mm)(6mm,17.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad ES1-9(5mm,16.5mm) on Top Layer And Track (6mm,16.5mm)(8mm,16.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Free-2(-124.92mm,21.554mm) on Multi-Layer And Track (-125.762mm,18.05mm)(-125.762mm,28.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad Free-2(-124.92mm,21.554mm) on Multi-Layer And Track (-126.67mm,23.083mm)(-15.223mm,23.083mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Free-2(-124.92mm,24.524mm) on Multi-Layer And Track (-125.762mm,18.05mm)(-125.762mm,28.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad Free-2(-124.92mm,24.524mm) on Multi-Layer And Track (-125.762mm,23.13mm)(-123.162mm,23.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad Free-2(-124.92mm,24.524mm) on Multi-Layer And Track (-126.67mm,23.083mm)(-15.223mm,23.083mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad Free-2(-64.784mm,-10.45mm) on Multi-Layer And Track (-70.152mm,-11.644mm)(-62.372mm,-11.644mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad Free-2(-64.784mm,56.5mm) on Multi-Layer And Track (-70.152mm,57.754mm)(-62.372mm,57.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad Free-2(-67.754mm,-10.45mm) on Multi-Layer And Track (-70.152mm,-11.644mm)(-62.372mm,-11.644mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad Free-2(-67.754mm,56.5mm) on Multi-Layer And Track (-70.152mm,57.754mm)(-62.372mm,57.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC1-1(-42.3mm,26.892mm) on Multi-Layer And Track (-51.19mm,28.162mm)(-41.03mm,28.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad IC1-2(-44.84mm,26.892mm) on Multi-Layer And Track (-51.19mm,28.162mm)(-41.03mm,28.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad IC1-3(-47.38mm,26.892mm) on Multi-Layer And Track (-51.19mm,28.162mm)(-41.03mm,28.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad IC1-4(-49.92mm,26.892mm) on Multi-Layer And Track (-51.19mm,28.162mm)(-41.03mm,28.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Pad IC1-5(-49.92mm,19.272mm) on Multi-Layer And Track (-51.19mm,18.002mm)(-41.03mm,18.002mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Pad IC1-6(-47.38mm,19.272mm) on Multi-Layer And Track (-51.19mm,18.002mm)(-41.03mm,18.002mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Pad IC1-7(-44.84mm,19.272mm) on Multi-Layer And Track (-51.19mm,18.002mm)(-41.03mm,18.002mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Pad IC1-8(-42.3mm,19.272mm) on Multi-Layer And Track (-51.19mm,18.002mm)(-41.03mm,18.002mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC2-1(-42.3mm,14.372mm) on Multi-Layer And Track (-51.19mm,15.642mm)(-41.03mm,15.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad IC2-2(-44.84mm,14.372mm) on Multi-Layer And Track (-51.19mm,15.642mm)(-41.03mm,15.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad IC2-3(-47.38mm,14.372mm) on Multi-Layer And Track (-51.19mm,15.642mm)(-41.03mm,15.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad IC2-4(-49.92mm,14.372mm) on Multi-Layer And Track (-51.19mm,15.642mm)(-41.03mm,15.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Pad IC2-5(-49.92mm,6.752mm) on Multi-Layer And Track (-51.19mm,5.482mm)(-41.03mm,5.482mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Pad IC2-6(-47.38mm,6.752mm) on Multi-Layer And Track (-51.19mm,5.482mm)(-41.03mm,5.482mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Pad IC2-7(-44.84mm,6.752mm) on Multi-Layer And Track (-51.19mm,5.482mm)(-41.03mm,5.482mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Pad IC2-8(-42.3mm,6.752mm) on Multi-Layer And Track (-51.19mm,5.482mm)(-41.03mm,5.482mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad IC3-1(-42.3mm,1.462mm) on Multi-Layer And Text "R15" (-41.696mm,1.498mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.038mm < 0.254mm) Between Pad IC3-1(-42.3mm,1.462mm) on Multi-Layer And Track (-51.19mm,2.732mm)(-41.03mm,2.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.038mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad IC3-2(-44.84mm,1.462mm) on Multi-Layer And Track (-51.19mm,2.732mm)(-41.03mm,2.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad IC3-3(-47.38mm,1.462mm) on Multi-Layer And Track (-51.19mm,2.732mm)(-41.03mm,2.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Pad IC3-4(-49.92mm,1.462mm) on Multi-Layer And Track (-51.19mm,2.732mm)(-41.03mm,2.732mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Pad IC3-5(-49.92mm,-6.158mm) on Multi-Layer And Track (-51.19mm,-7.428mm)(-41.03mm,-7.428mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Pad IC3-6(-47.38mm,-6.158mm) on Multi-Layer And Track (-51.19mm,-7.428mm)(-41.03mm,-7.428mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Pad IC3-7(-44.84mm,-6.158mm) on Multi-Layer And Track (-51.19mm,-7.428mm)(-41.03mm,-7.428mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Pad IC3-8(-42.3mm,-6.158mm) on Multi-Layer And Track (-51.19mm,-7.428mm)(-41.03mm,-7.428mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.254mm) Between Pad IC5V-1(-95.846mm,31.352mm) on Multi-Layer And Track (-96.026mm,23.785mm)(-96.026mm,33.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad IC5V-2(-95.846mm,28.812mm) on Multi-Layer And Track (-96.026mm,23.785mm)(-96.026mm,33.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad IC5V-3(-95.846mm,26.272mm) on Multi-Layer And Track (-96.026mm,23.785mm)(-96.026mm,33.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Pad ICL293D-1(-61.35mm,6.392mm) on Multi-Layer And Track (-60.32mm,5.382mm)(-60.32mm,7.182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad ICL293D-1(-61.35mm,6.392mm) on Multi-Layer And Track (-62.32mm,5.382mm)(-60.62mm,5.382mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad ICL293D-1(-61.35mm,6.392mm) on Multi-Layer And Track (-62.32mm,5.382mm)(-62.32mm,25.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad ICL293D-10(-69.29mm,21.632mm) on Multi-Layer And Track (-68.32mm,5.382mm)(-68.32mm,25.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad ICL293D-11(-69.29mm,19.092mm) on Multi-Layer And Track (-68.32mm,5.382mm)(-68.32mm,25.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad ICL293D-12(-69.29mm,16.552mm) on Multi-Layer And Track (-68.32mm,5.382mm)(-68.32mm,25.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad ICL293D-13(-69.29mm,14.012mm) on Multi-Layer And Track (-68.32mm,5.382mm)(-68.32mm,25.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad ICL293D-14(-69.29mm,11.472mm) on Multi-Layer And Track (-68.32mm,5.382mm)(-68.32mm,25.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad ICL293D-15(-69.29mm,8.932mm) on Multi-Layer And Track (-68.32mm,5.382mm)(-68.32mm,25.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad ICL293D-16(-69.29mm,6.392mm) on Multi-Layer And Track (-68.32mm,5.382mm)(-68.32mm,25.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad ICL293D-2(-61.35mm,8.932mm) on Multi-Layer And Track (-62.32mm,5.382mm)(-62.32mm,25.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad ICL293D-3(-61.35mm,11.472mm) on Multi-Layer And Track (-62.32mm,5.382mm)(-62.32mm,25.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad ICL293D-4(-61.35mm,14.012mm) on Multi-Layer And Track (-62.32mm,5.382mm)(-62.32mm,25.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad ICL293D-5(-61.35mm,16.552mm) on Multi-Layer And Track (-62.32mm,5.382mm)(-62.32mm,25.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad ICL293D-6(-61.35mm,19.092mm) on Multi-Layer And Track (-62.32mm,5.382mm)(-62.32mm,25.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad ICL293D-7(-61.35mm,21.632mm) on Multi-Layer And Track (-62.32mm,5.382mm)(-62.32mm,25.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Pad ICL293D-8(-61.35mm,24.172mm) on Multi-Layer And Track (-126.67mm,23.083mm)(-15.223mm,23.083mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad ICL293D-8(-61.35mm,24.172mm) on Multi-Layer And Track (-62.32mm,5.382mm)(-62.32mm,25.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Pad ICL293D-9(-69.29mm,24.172mm) on Multi-Layer And Track (-126.67mm,23.083mm)(-15.223mm,23.083mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad ICL293D-9(-69.29mm,24.172mm) on Multi-Layer And Track (-68.32mm,5.382mm)(-68.32mm,25.082mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J1-1(-11.25mm,-1.14mm) on Multi-Layer And Track (-10.15mm,-1.92mm)(-10.15mm,-0.36mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad J1-1(-11.25mm,-1.14mm) on Multi-Layer And Track (-12.03mm,-0.04mm)(-10.47mm,-0.04mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad J1-1(-11.25mm,-1.14mm) on Multi-Layer And Track (-12.03mm,-2.24mm)(-10.47mm,-2.24mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J1-1(-11.25mm,-1.14mm) on Multi-Layer And Track (-12.35mm,-1.92mm)(-12.35mm,-0.36mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J1-2(-11.25mm,1.4mm) on Multi-Layer And Track (-10.15mm,2.18mm)(-10.15mm,0.62mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad J1-2(-11.25mm,1.4mm) on Multi-Layer And Track (-12.03mm,0.3mm)(-10.47mm,0.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad J1-2(-11.25mm,1.4mm) on Multi-Layer And Track (-12.03mm,2.5mm)(-10.47mm,2.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J1-2(-11.25mm,1.4mm) on Multi-Layer And Track (-12.35mm,0.62mm)(-12.35mm,2.18mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J1-3(-11.25mm,3.94mm) on Multi-Layer And Track (-10.15mm,3.16mm)(-10.15mm,4.72mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad J1-3(-11.25mm,3.94mm) on Multi-Layer And Track (-12.03mm,2.84mm)(-10.47mm,2.84mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad J1-3(-11.25mm,3.94mm) on Multi-Layer And Track (-12.03mm,5.04mm)(-10.47mm,5.04mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J1-3(-11.25mm,3.94mm) on Multi-Layer And Track (-12.35mm,3.16mm)(-12.35mm,4.72mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J1-4(-11.25mm,6.48mm) on Multi-Layer And Track (-10.15mm,5.7mm)(-10.15mm,7.26mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad J1-4(-11.25mm,6.48mm) on Multi-Layer And Track (-12.03mm,5.38mm)(-10.47mm,5.38mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad J1-4(-11.25mm,6.48mm) on Multi-Layer And Track (-12.03mm,7.58mm)(-10.47mm,7.58mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J1-4(-11.25mm,6.48mm) on Multi-Layer And Track (-12.35mm,5.7mm)(-12.35mm,7.26mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J1-5(-11.25mm,9.02mm) on Multi-Layer And Track (-10.15mm,8.24mm)(-10.15mm,9.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad J1-5(-11.25mm,9.02mm) on Multi-Layer And Track (-12.03mm,10.12mm)(-10.47mm,10.12mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad J1-5(-11.25mm,9.02mm) on Multi-Layer And Track (-12.03mm,7.92mm)(-10.47mm,7.92mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J1-5(-11.25mm,9.02mm) on Multi-Layer And Track (-12.35mm,8.24mm)(-12.35mm,9.8mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J1-6(-11.25mm,11.56mm) on Multi-Layer And Track (-10.15mm,10.78mm)(-10.15mm,12.34mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad J1-6(-11.25mm,11.56mm) on Multi-Layer And Track (-12.03mm,10.46mm)(-10.47mm,10.46mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad J1-6(-11.25mm,11.56mm) on Multi-Layer And Track (-12.03mm,12.66mm)(-10.47mm,12.66mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J1-6(-11.25mm,11.56mm) on Multi-Layer And Track (-12.35mm,10.78mm)(-12.35mm,12.34mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J1-7(-11.25mm,14.1mm) on Multi-Layer And Track (-10.15mm,13.32mm)(-10.15mm,14.88mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad J1-7(-11.25mm,14.1mm) on Multi-Layer And Track (-12.03mm,13mm)(-10.47mm,13mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad J1-7(-11.25mm,14.1mm) on Multi-Layer And Track (-12.03mm,15.2mm)(-10.47mm,15.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J1-7(-11.25mm,14.1mm) on Multi-Layer And Track (-12.35mm,13.32mm)(-12.35mm,14.88mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J1-8(-11.25mm,16.64mm) on Multi-Layer And Track (-10.15mm,15.86mm)(-10.15mm,17.42mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad J1-8(-11.25mm,16.64mm) on Multi-Layer And Track (-12.03mm,15.54mm)(-10.47mm,15.54mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad J1-8(-11.25mm,16.64mm) on Multi-Layer And Track (-12.03mm,17.74mm)(-10.47mm,17.74mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J1-8(-11.25mm,16.64mm) on Multi-Layer And Track (-12.35mm,17.42mm)(-12.35mm,15.86mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J2-1(11.25mm,16.62mm) on Multi-Layer And Track (10.15mm,15.84mm)(10.15mm,17.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad J2-1(11.25mm,16.62mm) on Multi-Layer And Track (10.47mm,15.52mm)(12.03mm,15.52mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad J2-1(11.25mm,16.62mm) on Multi-Layer And Track (10.47mm,17.72mm)(12.03mm,17.72mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J2-1(11.25mm,16.62mm) on Multi-Layer And Track (12.35mm,15.84mm)(12.35mm,17.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J2-2(11.25mm,14.08mm) on Multi-Layer And Track (10.15mm,13.3mm)(10.15mm,14.86mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad J2-2(11.25mm,14.08mm) on Multi-Layer And Track (10.47mm,12.98mm)(12.03mm,12.98mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad J2-2(11.25mm,14.08mm) on Multi-Layer And Track (10.47mm,15.18mm)(12.03mm,15.18mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J2-2(11.25mm,14.08mm) on Multi-Layer And Track (12.35mm,13.3mm)(12.35mm,14.86mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J2-3(11.25mm,11.54mm) on Multi-Layer And Track (10.15mm,10.76mm)(10.15mm,12.32mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad J2-3(11.25mm,11.54mm) on Multi-Layer And Track (10.47mm,10.44mm)(12.03mm,10.44mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad J2-3(11.25mm,11.54mm) on Multi-Layer And Track (10.47mm,12.64mm)(12.03mm,12.64mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J2-3(11.25mm,11.54mm) on Multi-Layer And Track (12.35mm,10.76mm)(12.35mm,12.32mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J2-4(11.25mm,9mm) on Multi-Layer And Track (10.15mm,8.22mm)(10.15mm,9.78mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad J2-4(11.25mm,9mm) on Multi-Layer And Track (10.47mm,10.1mm)(12.03mm,10.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad J2-4(11.25mm,9mm) on Multi-Layer And Track (10.47mm,7.9mm)(12.03mm,7.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J2-4(11.25mm,9mm) on Multi-Layer And Track (12.35mm,8.22mm)(12.35mm,9.78mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J2-5(11.25mm,6.46mm) on Multi-Layer And Track (10.15mm,5.68mm)(10.15mm,7.24mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad J2-5(11.25mm,6.46mm) on Multi-Layer And Track (10.47mm,5.36mm)(12.03mm,5.36mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad J2-5(11.25mm,6.46mm) on Multi-Layer And Track (10.47mm,7.56mm)(12.03mm,7.56mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J2-5(11.25mm,6.46mm) on Multi-Layer And Track (12.35mm,5.68mm)(12.35mm,7.24mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J2-6(11.25mm,3.92mm) on Multi-Layer And Track (10.15mm,3.14mm)(10.15mm,4.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad J2-6(11.25mm,3.92mm) on Multi-Layer And Track (10.47mm,2.82mm)(12.03mm,2.82mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad J2-6(11.25mm,3.92mm) on Multi-Layer And Track (10.47mm,5.02mm)(12.03mm,5.02mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J2-6(11.25mm,3.92mm) on Multi-Layer And Track (12.35mm,3.14mm)(12.35mm,4.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J2-7(11.25mm,1.38mm) on Multi-Layer And Track (10.15mm,0.6mm)(10.15mm,2.16mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad J2-7(11.25mm,1.38mm) on Multi-Layer And Track (10.47mm,0.28mm)(12.03mm,0.28mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad J2-7(11.25mm,1.38mm) on Multi-Layer And Track (10.47mm,2.48mm)(12.03mm,2.48mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J2-7(11.25mm,1.38mm) on Multi-Layer And Track (12.35mm,0.6mm)(12.35mm,2.16mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J2-8(11.25mm,-1.16mm) on Multi-Layer And Track (10.15mm,-1.94mm)(10.15mm,-0.38mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad J2-8(11.25mm,-1.16mm) on Multi-Layer And Track (10.47mm,-0.06mm)(12.03mm,-0.06mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad J2-8(11.25mm,-1.16mm) on Multi-Layer And Track (10.47mm,-2.26mm)(12.03mm,-2.26mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J2-8(11.25mm,-1.16mm) on Multi-Layer And Track (12.35mm,-1.94mm)(12.35mm,-0.38mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J8_1-1(-44.253mm,48.698mm) on Multi-Layer And Track (-43.153mm,47.918mm)(-43.153mm,49.478mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad J8_1-1(-44.253mm,48.698mm) on Multi-Layer And Track (-45.033mm,47.598mm)(-43.473mm,47.598mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad J8_1-1(-44.253mm,48.698mm) on Multi-Layer And Track (-45.033mm,49.798mm)(-43.473mm,49.798mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J8_1-1(-44.253mm,48.698mm) on Multi-Layer And Track (-45.353mm,47.918mm)(-45.353mm,49.478mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J8_1-2(-44.253mm,46.158mm) on Multi-Layer And Track (-43.153mm,45.378mm)(-43.153mm,46.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad J8_1-2(-44.253mm,46.158mm) on Multi-Layer And Track (-45.033mm,45.058mm)(-43.473mm,45.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad J8_1-2(-44.253mm,46.158mm) on Multi-Layer And Track (-45.033mm,47.258mm)(-43.473mm,47.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J8_1-2(-44.253mm,46.158mm) on Multi-Layer And Track (-45.353mm,46.938mm)(-45.353mm,45.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J8_1-3(-44.253mm,43.618mm) on Multi-Layer And Track (-43.153mm,42.838mm)(-43.153mm,44.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad J8_1-3(-44.253mm,43.618mm) on Multi-Layer And Track (-45.033mm,42.518mm)(-43.473mm,42.518mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad J8_1-3(-44.253mm,43.618mm) on Multi-Layer And Track (-45.033mm,44.718mm)(-43.473mm,44.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J8_1-3(-44.253mm,43.618mm) on Multi-Layer And Track (-45.353mm,42.838mm)(-45.353mm,44.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J8_1-4(-44.253mm,41.078mm) on Multi-Layer And Track (-43.153mm,40.298mm)(-43.153mm,41.858mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad J8_1-4(-44.253mm,41.078mm) on Multi-Layer And Track (-45.033mm,39.978mm)(-43.473mm,39.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad J8_1-4(-44.253mm,41.078mm) on Multi-Layer And Track (-45.033mm,42.178mm)(-43.473mm,42.178mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J8_1-4(-44.253mm,41.078mm) on Multi-Layer And Track (-45.353mm,40.298mm)(-45.353mm,41.858mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J8_1-5(-44.253mm,38.538mm) on Multi-Layer And Track (-43.153mm,37.758mm)(-43.153mm,39.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad J8_1-5(-44.253mm,38.538mm) on Multi-Layer And Track (-45.033mm,37.438mm)(-43.473mm,37.438mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad J8_1-5(-44.253mm,38.538mm) on Multi-Layer And Track (-45.033mm,39.638mm)(-43.473mm,39.638mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J8_1-5(-44.253mm,38.538mm) on Multi-Layer And Track (-45.353mm,37.758mm)(-45.353mm,39.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J8_1-6(-44.253mm,35.998mm) on Multi-Layer And Track (-43.153mm,35.218mm)(-43.153mm,36.778mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad J8_1-6(-44.253mm,35.998mm) on Multi-Layer And Track (-45.033mm,34.898mm)(-43.473mm,34.898mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad J8_1-6(-44.253mm,35.998mm) on Multi-Layer And Track (-45.033mm,37.098mm)(-43.473mm,37.098mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J8_1-6(-44.253mm,35.998mm) on Multi-Layer And Track (-45.353mm,36.778mm)(-45.353mm,35.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J8_1-7(-44.253mm,33.458mm) on Multi-Layer And Track (-43.153mm,32.678mm)(-43.153mm,34.238mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad J8_1-7(-44.253mm,33.458mm) on Multi-Layer And Track (-45.033mm,32.358mm)(-43.473mm,32.358mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad J8_1-7(-44.253mm,33.458mm) on Multi-Layer And Track (-45.033mm,34.558mm)(-43.473mm,34.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J8_1-7(-44.253mm,33.458mm) on Multi-Layer And Track (-45.353mm,32.678mm)(-45.353mm,34.238mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J8_1-8(-44.253mm,30.918mm) on Multi-Layer And Track (-43.153mm,30.138mm)(-43.153mm,31.698mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad J8_1-8(-44.253mm,30.918mm) on Multi-Layer And Track (-45.033mm,29.818mm)(-43.473mm,29.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad J8_1-8(-44.253mm,30.918mm) on Multi-Layer And Track (-45.033mm,32.018mm)(-43.473mm,32.018mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J8_1-8(-44.253mm,30.918mm) on Multi-Layer And Track (-45.353mm,30.138mm)(-45.353mm,31.698mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J8_2-1(-66.802mm,30.93mm) on Multi-Layer And Track (-65.702mm,30.15mm)(-65.702mm,31.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad J8_2-1(-66.802mm,30.93mm) on Multi-Layer And Track (-67.582mm,29.83mm)(-66.022mm,29.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad J8_2-1(-66.802mm,30.93mm) on Multi-Layer And Track (-67.582mm,32.03mm)(-66.022mm,32.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J8_2-1(-66.802mm,30.93mm) on Multi-Layer And Track (-67.902mm,30.15mm)(-67.902mm,31.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J8_2-2(-66.802mm,33.47mm) on Multi-Layer And Track (-65.702mm,32.69mm)(-65.702mm,34.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad J8_2-2(-66.802mm,33.47mm) on Multi-Layer And Track (-67.582mm,32.37mm)(-66.022mm,32.37mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad J8_2-2(-66.802mm,33.47mm) on Multi-Layer And Track (-67.582mm,34.57mm)(-66.022mm,34.57mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J8_2-2(-66.802mm,33.47mm) on Multi-Layer And Track (-67.902mm,32.69mm)(-67.902mm,34.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J8_2-3(-66.802mm,36.01mm) on Multi-Layer And Track (-65.702mm,35.23mm)(-65.702mm,36.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad J8_2-3(-66.802mm,36.01mm) on Multi-Layer And Track (-67.582mm,34.91mm)(-66.022mm,34.91mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad J8_2-3(-66.802mm,36.01mm) on Multi-Layer And Track (-67.582mm,37.11mm)(-66.022mm,37.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J8_2-3(-66.802mm,36.01mm) on Multi-Layer And Track (-67.902mm,35.23mm)(-67.902mm,36.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J8_2-4(-66.802mm,38.55mm) on Multi-Layer And Track (-65.702mm,37.77mm)(-65.702mm,39.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad J8_2-4(-66.802mm,38.55mm) on Multi-Layer And Track (-67.582mm,37.45mm)(-66.022mm,37.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad J8_2-4(-66.802mm,38.55mm) on Multi-Layer And Track (-67.582mm,39.65mm)(-66.022mm,39.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J8_2-4(-66.802mm,38.55mm) on Multi-Layer And Track (-67.902mm,39.33mm)(-67.902mm,37.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J8_2-5(-66.802mm,41.09mm) on Multi-Layer And Track (-65.702mm,41.87mm)(-65.702mm,40.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad J8_2-5(-66.802mm,41.09mm) on Multi-Layer And Track (-67.582mm,39.99mm)(-66.022mm,39.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad J8_2-5(-66.802mm,41.09mm) on Multi-Layer And Track (-67.582mm,42.19mm)(-66.022mm,42.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J8_2-5(-66.802mm,41.09mm) on Multi-Layer And Track (-67.902mm,40.31mm)(-67.902mm,41.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J8_2-6(-66.802mm,43.63mm) on Multi-Layer And Track (-65.702mm,42.85mm)(-65.702mm,44.41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad J8_2-6(-66.802mm,43.63mm) on Multi-Layer And Track (-67.582mm,42.53mm)(-66.022mm,42.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad J8_2-6(-66.802mm,43.63mm) on Multi-Layer And Track (-67.582mm,44.73mm)(-66.022mm,44.73mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J8_2-6(-66.802mm,43.63mm) on Multi-Layer And Track (-67.902mm,42.85mm)(-67.902mm,44.41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J8_2-7(-66.802mm,46.17mm) on Multi-Layer And Track (-65.702mm,45.39mm)(-65.702mm,46.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad J8_2-7(-66.802mm,46.17mm) on Multi-Layer And Track (-67.582mm,45.07mm)(-66.022mm,45.07mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad J8_2-7(-66.802mm,46.17mm) on Multi-Layer And Track (-67.582mm,47.27mm)(-66.022mm,47.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J8_2-7(-66.802mm,46.17mm) on Multi-Layer And Track (-67.902mm,45.39mm)(-67.902mm,46.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J8_2-8(-66.802mm,48.71mm) on Multi-Layer And Track (-65.702mm,47.93mm)(-65.702mm,49.49mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad J8_2-8(-66.802mm,48.71mm) on Multi-Layer And Track (-67.582mm,47.61mm)(-66.022mm,47.61mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad J8_2-8(-66.802mm,48.71mm) on Multi-Layer And Track (-67.582mm,49.81mm)(-66.022mm,49.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad J8_2-8(-66.802mm,48.71mm) on Multi-Layer And Track (-67.902mm,49.49mm)(-67.902mm,47.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Jump_Power-1(-120.662mm,20.59mm) on Multi-Layer And Text "LED_Power" (-126.057mm,18.721mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad LED_Power-1(-124.022mm,14.54mm) on Multi-Layer And Track (-125.138mm,14.54mm)(-124.962mm,14.54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad LED_Power-2(-124.022mm,17.08mm) on Multi-Layer And Track (-123.159mm,17.41mm)(-122.584mm,17.41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad LED_Power-2(-124.022mm,17.08mm) on Multi-Layer And Track (-125.138mm,17.08mm)(-124.962mm,17.08mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad LED_Power-2(-124.022mm,17.08mm) on Multi-Layer And Track (-125.461mm,17.41mm)(-124.886mm,17.41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad LED_Power-2(-124.022mm,17.08mm) on Multi-Layer And Track (-125.762mm,18.05mm)(-120.662mm,18.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED1_3-1(-20.29mm,23.152mm) on Multi-Layer And Track (-126.67mm,23.083mm)(-15.223mm,23.083mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED1_3-2(-17.75mm,23.152mm) on Multi-Layer And Track (-126.67mm,23.083mm)(-15.223mm,23.083mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad LED1-1(-38.52mm,49.882mm) on Multi-Layer And Track (-38.52mm,50.821mm)(-38.52mm,50.998mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad LED1-2(-35.98mm,49.882mm) on Multi-Layer And Track (-35.65mm,48.443mm)(-35.65mm,49.018mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad LED1-2(-35.98mm,49.882mm) on Multi-Layer And Track (-35.65mm,50.745mm)(-35.65mm,51.32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad LED1-2(-35.98mm,49.882mm) on Multi-Layer And Track (-35.98mm,50.821mm)(-35.98mm,50.998mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Pad LED2_1-1(-25.616mm,50.011mm) on Multi-Layer And Track (-25.616mm,48.895mm)(-25.616mm,49.071mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad LED2_1-2(-23.076mm,50.011mm) on Multi-Layer And Track (-22.746mm,48.572mm)(-22.746mm,49.147mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad LED2_1-2(-23.076mm,50.011mm) on Multi-Layer And Track (-22.746mm,50.874mm)(-22.746mm,51.449mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Pad LED2_1-2(-23.076mm,50.011mm) on Multi-Layer And Track (-23.076mm,48.895mm)(-23.076mm,49.071mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Pad LED2_2-1(-25.616mm,36.732mm) on Multi-Layer And Track (-25.616mm,35.616mm)(-25.616mm,35.792mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad LED2_2-2(-23.076mm,36.732mm) on Multi-Layer And Track (-22.746mm,35.293mm)(-22.746mm,35.868mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad LED2_2-2(-23.076mm,36.732mm) on Multi-Layer And Track (-22.746mm,37.595mm)(-22.746mm,38.17mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Pad LED2_2-2(-23.076mm,36.732mm) on Multi-Layer And Track (-23.076mm,35.616mm)(-23.076mm,35.792mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED2_3-1(-25.616mm,23.152mm) on Multi-Layer And Track (-126.67mm,23.083mm)(-15.223mm,23.083mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Pad LED2_3-1(-25.616mm,23.152mm) on Multi-Layer And Track (-25.616mm,22.036mm)(-25.616mm,22.212mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED2_3-2(-23.076mm,23.152mm) on Multi-Layer And Track (-126.67mm,23.083mm)(-15.223mm,23.083mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad LED2_3-2(-23.076mm,23.152mm) on Multi-Layer And Track (-22.746mm,21.713mm)(-22.746mm,22.288mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad LED2_3-2(-23.076mm,23.152mm) on Multi-Layer And Track (-22.746mm,24.015mm)(-22.746mm,24.59mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Pad LED2_3-2(-23.076mm,23.152mm) on Multi-Layer And Track (-23.076mm,22.036mm)(-23.076mm,22.212mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Pad LED2_4-1(-25.616mm,9.582mm) on Multi-Layer And Track (-25.616mm,8.466mm)(-25.616mm,8.642mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad LED2_4-2(-23.076mm,9.582mm) on Multi-Layer And Track (-22.746mm,10.445mm)(-22.746mm,11.02mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad LED2_4-2(-23.076mm,9.582mm) on Multi-Layer And Track (-22.746mm,8.143mm)(-22.746mm,8.718mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Pad LED2_4-2(-23.076mm,9.582mm) on Multi-Layer And Track (-23.076mm,8.466mm)(-23.076mm,8.642mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Pad LED2_5-1(-25.616mm,-4.068mm) on Multi-Layer And Track (-25.616mm,-5.184mm)(-25.616mm,-5.008mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad LED2_5-2(-23.076mm,-4.068mm) on Multi-Layer And Track (-22.746mm,-3.205mm)(-22.746mm,-2.63mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad LED2_5-2(-23.076mm,-4.068mm) on Multi-Layer And Track (-22.746mm,-5.507mm)(-22.746mm,-4.932mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.172mm < 0.254mm) Between Pad LED2_5-2(-23.076mm,-4.068mm) on Multi-Layer And Track (-23.076mm,-5.184mm)(-23.076mm,-5.008mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.172mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad LED2-1(-38.52mm,36.682mm) on Multi-Layer And Track (-38.52mm,37.621mm)(-38.52mm,37.798mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad LED2-2(-35.98mm,36.682mm) on Multi-Layer And Track (-35.65mm,35.243mm)(-35.65mm,35.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad LED2-2(-35.98mm,36.682mm) on Multi-Layer And Track (-35.65mm,37.545mm)(-35.65mm,38.12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad LED2-2(-35.98mm,36.682mm) on Multi-Layer And Track (-35.98mm,37.621mm)(-35.98mm,37.798mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED3-1(-38.52mm,23.13mm) on Multi-Layer And Track (-126.67mm,23.083mm)(-15.223mm,23.083mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad LED3-1(-38.52mm,23.13mm) on Multi-Layer And Track (-38.52mm,24.07mm)(-38.52mm,24.246mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED3-2(-35.98mm,23.13mm) on Multi-Layer And Track (-126.67mm,23.083mm)(-15.223mm,23.083mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad LED3-2(-35.98mm,23.13mm) on Multi-Layer And Track (-35.65mm,21.692mm)(-35.65mm,22.266mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad LED3-2(-35.98mm,23.13mm) on Multi-Layer And Track (-35.65mm,23.994mm)(-35.65mm,24.568mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad LED3-2(-35.98mm,23.13mm) on Multi-Layer And Track (-35.98mm,24.07mm)(-35.98mm,24.246mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad LED4-1(-38.52mm,9.582mm) on Multi-Layer And Track (-38.52mm,10.521mm)(-38.52mm,10.698mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad LED4-2(-35.98mm,9.582mm) on Multi-Layer And Track (-35.65mm,10.445mm)(-35.65mm,11.02mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad LED4-2(-35.98mm,9.582mm) on Multi-Layer And Track (-35.65mm,8.143mm)(-35.65mm,8.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad LED4-2(-35.98mm,9.582mm) on Multi-Layer And Track (-35.98mm,10.521mm)(-35.98mm,10.698mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad LED5-1(-38.52mm,-4.068mm) on Multi-Layer And Track (-38.52mm,-3.129mm)(-38.52mm,-2.952mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad LED5-2(-35.98mm,-4.068mm) on Multi-Layer And Track (-35.65mm,-3.205mm)(-35.65mm,-2.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad LED5-2(-35.98mm,-4.068mm) on Multi-Layer And Track (-35.65mm,-5.507mm)(-35.65mm,-4.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad LED5-2(-35.98mm,-4.068mm) on Multi-Layer And Track (-35.98mm,-3.129mm)(-35.98mm,-2.952mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R1-1(5mm,11.2mm) on Bottom Layer And Track (3.9mm,12.01mm)(3.9mm,8.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R1-1(5mm,11.2mm) on Bottom Layer And Track (3.9mm,12.01mm)(6.1mm,12.01mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R1-1(5mm,11.2mm) on Bottom Layer And Track (6.1mm,12.01mm)(6.1mm,8.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R1-2(5mm,9mm) on Bottom Layer And Track (3.9mm,12.01mm)(3.9mm,8.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R1-2(5mm,9mm) on Bottom Layer And Track (3.9mm,8.2mm)(6.1mm,8.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R1-2(5mm,9mm) on Bottom Layer And Track (6.1mm,12.01mm)(6.1mm,8.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad R2-1(-35.122mm,44.902mm) on Multi-Layer And Text "R6" (-37.32mm,44.382mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad R2-1(-35.122mm,44.902mm) on Multi-Layer And Text "R6" (-37.32mm,44.382mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R2-1(-5mm,9mm) on Bottom Layer And Track (-3.9mm,8.19mm)(-3.9mm,12mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R2-1(-5mm,9mm) on Bottom Layer And Track (-6.1mm,8.19mm)(-3.9mm,8.19mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R2-1(-5mm,9mm) on Bottom Layer And Track (-6.1mm,8.19mm)(-6.1mm,12mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R2-2(-5mm,11.2mm) on Bottom Layer And Track (-3.9mm,8.19mm)(-3.9mm,12mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad R2-2(-5mm,11.2mm) on Bottom Layer And Track (-6.1mm,12mm)(-3.9mm,12mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad R2-2(-5mm,11.2mm) on Bottom Layer And Track (-6.1mm,8.19mm)(-6.1mm,12mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad R3-2(-30.556mm,55.152mm) on Multi-Layer And Text "VR1" (-29.83mm,54.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R5-1(-35.122mm,31.452mm) on Multi-Layer And Text "R9" (-36.928mm,30.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R5-1(-35.122mm,31.452mm) on Multi-Layer And Text "R9" (-36.928mm,30.615mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Pad RST-1(10.4mm,20.5mm) on Top Layer And Track (11.475mm,19.475mm)(11.65mm,19.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad RST-1(10.4mm,20.5mm) on Top Layer And Track (11.5mm,21.5mm)(11.65mm,21.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad RST-1(10.4mm,20.5mm) on Top Layer And Track (11.65mm,19.65mm)(11.65mm,21.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Pad RST-1(10.4mm,20.5mm) on Top Layer And Track (9.55mm,18.65mm)(9.55mm,19.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Pad RST-1(10.4mm,20.5mm) on Top Layer And Track (9.55mm,19.475mm)(11.475mm,19.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad RST-1(10.4mm,20.5mm) on Top Layer And Track (9.6mm,21.5mm)(11.5mm,21.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad RST-1(10.4mm,20.5mm) on Top Layer And Track (9.6mm,21.5mm)(9.6mm,22.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad RST-2(2.6mm,20.5mm) on Top Layer And Track (1.35mm,19.65mm)(1.35mm,21.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad RST-2(2.6mm,20.5mm) on Top Layer And Track (1.35mm,19.65mm)(1.5mm,19.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad RST-2(2.6mm,20.5mm) on Top Layer And Track (1.35mm,21.35mm)(1.5mm,21.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad RST-2(2.6mm,20.5mm) on Top Layer And Track (1.5mm,19.5mm)(3.425mm,19.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad RST-2(2.6mm,20.5mm) on Top Layer And Track (1.5mm,21.5mm)(3.45mm,21.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad RST-2(2.6mm,20.5mm) on Top Layer And Track (3.45mm,18.65mm)(3.45mm,19.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.101mm < 0.254mm) Between Pad RST-2(2.6mm,20.5mm) on Top Layer And Track (3.45mm,21.5mm)(3.45mm,22.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.101mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad SW_Power-1(-122.69mm,32.062mm) on Multi-Layer And Track (-122.182mm,30.665mm)(-121.674mm,31.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad SW_Power-2(-120.658mm,32.062mm) on Multi-Layer And Track (-121.928mm,30.665mm)(-119.388mm,30.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad SW_Power-3(-118.626mm,32.062mm) on Multi-Layer And Track (-119.642mm,31.173mm)(-119.134mm,30.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad SW_Power-4(-116.086mm,32.062mm) on Multi-Layer And Track (-116.086mm,29.903mm)(-116.086mm,30.919mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad SW_Power-4(-116.086mm,32.062mm) on Multi-Layer And Track (-116.086mm,33.205mm)(-116.086mm,34.221mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad SW_Power-5(-125.23mm,32.062mm) on Multi-Layer And Track (-125.23mm,30.919mm)(-125.23mm,29.903mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad SW_Power-5(-125.23mm,32.062mm) on Multi-Layer And Track (-125.23mm,33.205mm)(-125.23mm,34.221mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad SW1-1(-62.738mm,-0.518mm) on Multi-Layer And Track (-63.754mm,0.371mm)(-63.246mm,0.879mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad SW1-2(-64.77mm,-0.518mm) on Multi-Layer And Track (-66.04mm,0.879mm)(-63.5mm,0.879mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Pad SW1-3(-66.802mm,-0.518mm) on Multi-Layer And Track (-66.294mm,0.879mm)(-65.786mm,0.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad SW1-4(-69.342mm,-0.518mm) on Multi-Layer And Track (-69.342mm,0.625mm)(-69.342mm,1.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad SW1-4(-69.342mm,-0.518mm) on Multi-Layer And Track (-69.342mm,-2.677mm)(-69.342mm,-1.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad SW1-5(-60.198mm,-0.518mm) on Multi-Layer And Track (-60.198mm,0.625mm)(-60.198mm,1.641mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad SW1-5(-60.198mm,-0.518mm) on Multi-Layer And Track (-60.198mm,-2.677mm)(-60.198mm,-1.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.122mm < 0.254mm) Between Pad U1-1(-95.93mm,19.552mm) on Multi-Layer And Track (-96.11mm,11.985mm)(-96.11mm,22.044mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.122mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad U1-2(-95.93mm,17.012mm) on Multi-Layer And Track (-96.11mm,11.985mm)(-96.11mm,22.044mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad U1-3(-95.93mm,14.472mm) on Multi-Layer And Track (-96.11mm,11.985mm)(-96.11mm,22.044mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad VR1-1(-31.01mm,47.472mm) on Multi-Layer And Track (-34.43mm,46.492mm)(-27.03mm,46.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad VR1-2(-33.55mm,50.012mm) on Multi-Layer And Track (-34.43mm,46.492mm)(-34.43mm,53.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad VR1-3(-31.01mm,52.552mm) on Multi-Layer And Track (-34.43mm,53.492mm)(-27.03mm,53.492mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad VR2-1(-31.01mm,34.193mm) on Multi-Layer And Track (-34.43mm,33.213mm)(-27.03mm,33.213mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad VR2-2(-33.55mm,36.733mm) on Multi-Layer And Track (-34.43mm,33.213mm)(-34.43mm,40.213mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad VR2-3(-31.01mm,39.273mm) on Multi-Layer And Track (-34.43mm,40.213mm)(-27.03mm,40.213mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad VR3-1(-31.01mm,20.613mm) on Multi-Layer And Track (-34.43mm,19.633mm)(-27.03mm,19.633mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad VR3-2(-33.55mm,23.153mm) on Multi-Layer And Track (-126.67mm,23.083mm)(-15.223mm,23.083mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad VR3-2(-33.55mm,23.153mm) on Multi-Layer And Track (-34.43mm,19.633mm)(-34.43mm,26.633mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad VR3-3(-31.01mm,25.693mm) on Multi-Layer And Track (-34.43mm,26.633mm)(-27.03mm,26.633mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad VR4-1(-31.01mm,7.043mm) on Multi-Layer And Track (-34.43mm,6.063mm)(-27.03mm,6.063mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad VR4-2(-33.55mm,9.583mm) on Multi-Layer And Track (-34.43mm,6.063mm)(-34.43mm,13.063mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad VR4-3(-31.01mm,12.123mm) on Multi-Layer And Track (-34.43mm,13.063mm)(-27.03mm,13.063mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad VR5-1(-31.01mm,-6.607mm) on Multi-Layer And Track (-34.43mm,-7.587mm)(-27.03mm,-7.587mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad VR5-2(-33.55mm,-4.067mm) on Multi-Layer And Track (-34.43mm,-7.587mm)(-34.43mm,-0.587mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.233mm < 0.254mm) Between Pad VR5-3(-31.01mm,-1.527mm) on Multi-Layer And Track (-34.43mm,-0.587mm)(-27.03mm,-0.587mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.233mm]
Rule Violations :416

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (-110.637mm,27.75mm) on Top Overlay And Text "C3" (-114.712mm,23.597mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.246mm < 0.254mm) Between Arc (-19.02mm,23.152mm) on Bottom Overlay And Text "LED1_3" (-16.752mm,26.614mm) on Bottom Overlay Silk Text to Silk Clearance [0.246mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (-19.02mm,-4.068mm) on Bottom Overlay And Text "R13" (-19.717mm,-7.848mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Region (0 hole(s)) Top Overlay And Text "J8_2" (-68.03mm,51.034mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.157mm < 0.254mm) Between Text "1" (12.55mm,18.16mm) on Bottom Overlay And Track (10.47mm,17.72mm)(12.03mm,17.72mm) on Bottom Overlay Silk Text to Silk Clearance [0.157mm]
   Violation between Silk To Silk Clearance Constraint: (0.157mm < 0.254mm) Between Text "1" (12.55mm,18.16mm) on Bottom Overlay And Track (12.03mm,17.72mm)(12.35mm,17.4mm) on Bottom Overlay Silk Text to Silk Clearance [0.157mm]
   Violation between Silk To Silk Clearance Constraint: (0.157mm < 0.254mm) Between Text "1" (-12.55mm,-2.68mm) on Bottom Overlay And Track (-12.03mm,-2.24mm)(-10.47mm,-2.24mm) on Bottom Overlay Silk Text to Silk Clearance [0.157mm]
   Violation between Silk To Silk Clearance Constraint: (0.157mm < 0.254mm) Between Text "1" (-12.55mm,-2.68mm) on Bottom Overlay And Track (-12.35mm,-1.92mm)(-12.03mm,-2.24mm) on Bottom Overlay Silk Text to Silk Clearance [0.157mm]
   Violation between Silk To Silk Clearance Constraint: (0.107mm < 0.254mm) Between Text "1" (-45.553mm,50.238mm) on Top Overlay And Track (-45.033mm,49.798mm)(-43.473mm,49.798mm) on Top Overlay Silk Text to Silk Clearance [0.107mm]
   Violation between Silk To Silk Clearance Constraint: (0.107mm < 0.254mm) Between Text "1" (-45.553mm,50.238mm) on Top Overlay And Track (-45.353mm,49.478mm)(-45.033mm,49.798mm) on Top Overlay Silk Text to Silk Clearance [0.107mm]
   Violation between Silk To Silk Clearance Constraint: (0.107mm < 0.254mm) Between Text "1" (-65.502mm,29.39mm) on Top Overlay And Track (-66.022mm,29.83mm)(-65.702mm,30.15mm) on Top Overlay Silk Text to Silk Clearance [0.107mm]
   Violation between Silk To Silk Clearance Constraint: (0.107mm < 0.254mm) Between Text "1" (-65.502mm,29.39mm) on Top Overlay And Track (-67.582mm,29.83mm)(-66.022mm,29.83mm) on Top Overlay Silk Text to Silk Clearance [0.107mm]
   Violation between Silk To Silk Clearance Constraint: (0.023mm < 0.254mm) Between Text "Boot" (-4.068mm,17.6mm) on Top Overlay And Track (-5.9mm,17.9mm)(5.8mm,17.9mm) on Top Overlay Silk Text to Silk Clearance [0.023mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Boot" (-4.068mm,17.6mm) on Top Overlay And Track (-6.1mm,16.5mm)(-6.1mm,17.7mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Boot" (-4.068mm,17.6mm) on Top Overlay And Track (-6.1mm,17.7mm)(-5.9mm,17.9mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.157mm < 0.254mm) Between Text "Boot" (-4.068mm,17.6mm) on Top Overlay And Track (-8mm,16.5mm)(-6.1mm,16.5mm) on Top Overlay Silk Text to Silk Clearance [0.157mm]
   Violation between Silk To Silk Clearance Constraint: (0.138mm < 0.254mm) Between Text "C3" (-114.712mm,23.597mm) on Top Overlay And Track (-126.67mm,23.083mm)(-15.223mm,23.083mm) on Top Overlay Silk Text to Silk Clearance [0.138mm]
   Violation between Silk To Silk Clearance Constraint: (0.104mm < 0.254mm) Between Text "IC1" (-45.97mm,28.482mm) on Top Overlay And Track (-51.19mm,28.162mm)(-41.03mm,28.162mm) on Top Overlay Silk Text to Silk Clearance [0.104mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "IC5V" (-97.6mm,35.145mm) on Top Overlay And Track (-104.221mm,35.562mm)(-72.948mm,35.562mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "J8_1" (-45.399mm,51.237mm) on Top Overlay And Track (-44.552mm,50.774mm)(-44.552mm,56.87mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.186mm < 0.254mm) Between Text "J8_1" (-45.399mm,51.237mm) on Top Overlay And Track (-59.752mm,50.774mm)(-44.552mm,50.774mm) on Top Overlay Silk Text to Silk Clearance [0.186mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "J8_2" (-68.03mm,51.034mm) on Top Overlay And Track (-65.722mm,51.75mm)(-65.722mm,52.45mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "J8_2" (-68.03mm,51.034mm) on Top Overlay And Track (-66.762mm,51.75mm)(-66.762mm,52.45mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "J8_2" (-68.03mm,51.034mm) on Top Overlay And Track (-68.262mm,51.75mm)(-68.262mm,52.45mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "J8_2" (-68.03mm,51.034mm) on Top Overlay And Track (-70.152mm,51.654mm)(-62.372mm,51.654mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Jump_Power" (-125.755mm,29.611mm) on Top Overlay And Track (-119.642mm,30.157mm)(-119.134mm,30.665mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Jump_Power" (-125.755mm,29.611mm) on Top Overlay And Track (-119.642mm,30.157mm)(-119.642mm,31.173mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Jump_Power" (-125.755mm,29.611mm) on Top Overlay And Track (-121.674mm,31.173mm)(-121.674mm,30.157mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Jump_Power" (-125.755mm,29.611mm) on Top Overlay And Track (-121.928mm,30.665mm)(-119.388mm,30.665mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Jump_Power" (-125.755mm,29.611mm) on Top Overlay And Track (-122.182mm,30.665mm)(-121.674mm,30.157mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.227mm < 0.254mm) Between Text "Jump_Power" (-125.755mm,29.611mm) on Top Overlay And Track (-122.182mm,30.665mm)(-121.674mm,31.173mm) on Top Overlay Silk Text to Silk Clearance [0.227mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Jump_Power" (-125.755mm,29.611mm) on Top Overlay And Track (-125.23mm,29.903mm)(-116.086mm,29.903mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Jump_Power" (-125.755mm,29.611mm) on Top Overlay And Track (-125.23mm,30.919mm)(-125.23mm,29.903mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED_Power" (-126.057mm,18.721mm) on Top Overlay And Track (-123.162mm,18.05mm)(-123.162mm,28.21mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED_Power" (-126.057mm,18.721mm) on Top Overlay And Track (-125.762mm,18.05mm)(-125.762mm,28.21mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.223mm < 0.254mm) Between Text "R13" (-19.717mm,-7.848mm) on Bottom Overlay And Track (-23.542mm,-8.348mm)(-20.042mm,-8.348mm) on Bottom Overlay Silk Text to Silk Clearance [0.223mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R15" (-41.696mm,1.498mm) on Top Overlay And Track (-41.03mm,-1.078mm)(-41.03mm,2.732mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.218mm < 0.254mm) Between Text "R15" (-41.696mm,1.498mm) on Top Overlay And Track (-51.19mm,2.732mm)(-41.03mm,2.732mm) on Top Overlay Silk Text to Silk Clearance [0.218mm]
   Violation between Silk To Silk Clearance Constraint: (0.112mm < 0.254mm) Between Text "R16" (-54.455mm,44.913mm) on Top Overlay And Text "R18" (-56.82mm,44.909mm) on Top Overlay Silk Text to Silk Clearance [0.112mm]
   Violation between Silk To Silk Clearance Constraint: (0.177mm < 0.254mm) Between Text "R16" (-54.455mm,44.913mm) on Top Overlay And Text "R19" (-52.025mm,44.907mm) on Top Overlay Silk Text to Silk Clearance [0.177mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "SW_Power" (-125.909mm,35.195mm) on Top Overlay And Track (-126.748mm,35.562mm)(-104.221mm,35.562mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.213mm < 0.254mm) Between Text "VR5" (-30.093mm,-0.096mm) on Top Overlay And Track (-34.43mm,-0.587mm)(-27.03mm,-0.587mm) on Top Overlay Silk Text to Silk Clearance [0.213mm]
Rule Violations :42

Processing Rule : Net Antennae (Tolerance=0mm) (All)
   Violation between Net Antennae: Via (-77.12mm,12.682mm) from Top Layer to Bottom Layer 
Rule Violations :1

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01