{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717509486256 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717509486256 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 04 15:58:06 2024 " "Processing started: Tue Jun 04 15:58:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717509486256 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717509486256 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Top_Processeur -c Top_Processeur " "Command: quartus_map --read_settings_files=on --write_settings_files=off Top_Processeur -c Top_Processeur" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717509486256 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717509487148 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717509487148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/iness/desktop/l3/s6/electronique/elecnum3/processeurmonocycle/src/unite_des_instructions.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/iness/desktop/l3/s6/electronique/elecnum3/processeurmonocycle/src/unite_des_instructions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Unite_des_Instructions-RTL " "Found design unit 1: Unite_des_Instructions-RTL" {  } { { "../src/Unite_des_Instructions.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Unite_des_Instructions.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717509496843 ""} { "Info" "ISGN_ENTITY_NAME" "1 Unite_des_Instructions " "Found entity 1: Unite_des_Instructions" {  } { { "../src/Unite_des_Instructions.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Unite_des_Instructions.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717509496843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717509496843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/iness/desktop/l3/s6/electronique/elecnum3/processeurmonocycle/src/unite_de_traitement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/iness/desktop/l3/s6/electronique/elecnum3/processeurmonocycle/src/unite_de_traitement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Unite_de_Traitement-RTL " "Found design unit 1: Unite_de_Traitement-RTL" {  } { { "../src/Unite_de_Traitement.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Unite_de_Traitement.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717509496843 ""} { "Info" "ISGN_ENTITY_NAME" "1 Unite_de_Traitement " "Found entity 1: Unite_de_Traitement" {  } { { "../src/Unite_de_Traitement.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Unite_de_Traitement.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717509496843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717509496843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/iness/desktop/l3/s6/electronique/elecnum3/processeurmonocycle/src/top_processeur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/iness/desktop/l3/s6/electronique/elecnum3/processeurmonocycle/src/top_processeur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Top_Processeur-RTL " "Found design unit 1: Top_Processeur-RTL" {  } { { "../src/Top_Processeur.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Top_Processeur.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717509496843 ""} { "Info" "ISGN_ENTITY_NAME" "1 Top_Processeur " "Found entity 1: Top_Processeur" {  } { { "../src/Top_Processeur.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Top_Processeur.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717509496843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717509496843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/iness/desktop/l3/s6/electronique/elecnum3/processeurmonocycle/src/seven_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/iness/desktop/l3/s6/electronique/elecnum3/processeurmonocycle/src/seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEVEN_SEG-COMB " "Found design unit 1: SEVEN_SEG-COMB" {  } { { "../src/SEVEN_SEG.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/SEVEN_SEG.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717509496859 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEVEN_SEG " "Found entity 1: SEVEN_SEG" {  } { { "../src/SEVEN_SEG.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/SEVEN_SEG.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717509496859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717509496859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/iness/desktop/l3/s6/electronique/elecnum3/processeurmonocycle/src/registre.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/iness/desktop/l3/s6/electronique/elecnum3/processeurmonocycle/src/registre.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registre-RTL " "Found design unit 1: Registre-RTL" {  } { { "../src/Registre.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Registre.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717509496859 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registre " "Found entity 1: Registre" {  } { { "../src/Registre.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Registre.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717509496859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717509496859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/iness/desktop/l3/s6/electronique/elecnum3/processeurmonocycle/src/processeur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/iness/desktop/l3/s6/electronique/elecnum3/processeurmonocycle/src/processeur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Processeur-RTL " "Found design unit 1: Processeur-RTL" {  } { { "../src/Processeur.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Processeur.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717509496875 ""} { "Info" "ISGN_ENTITY_NAME" "1 Processeur " "Found entity 1: Processeur" {  } { { "../src/Processeur.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Processeur.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717509496875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717509496875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/iness/desktop/l3/s6/electronique/elecnum3/processeurmonocycle/src/mux2v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/iness/desktop/l3/s6/electronique/elecnum3/processeurmonocycle/src/mux2v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2v1-BEHAVIORAL " "Found design unit 1: Mux2v1-BEHAVIORAL" {  } { { "../src/Mux2v1.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Mux2v1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717509496875 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2v1 " "Found entity 1: Mux2v1" {  } { { "../src/Mux2v1.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Mux2v1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717509496875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717509496875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/iness/desktop/l3/s6/electronique/elecnum3/processeurmonocycle/src/memoire_instruction.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/iness/desktop/l3/s6/electronique/elecnum3/processeurmonocycle/src/memoire_instruction.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memoire_Instruction-RTL " "Found design unit 1: Memoire_Instruction-RTL" {  } { { "../src/Memoire_Instruction.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Memoire_Instruction.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717509496875 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memoire_Instruction " "Found entity 1: Memoire_Instruction" {  } { { "../src/Memoire_Instruction.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Memoire_Instruction.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717509496875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717509496875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/iness/desktop/l3/s6/electronique/elecnum3/processeurmonocycle/src/memoire_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/iness/desktop/l3/s6/electronique/elecnum3/processeurmonocycle/src/memoire_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memoire_Data-RTL " "Found design unit 1: Memoire_Data-RTL" {  } { { "../src/Memoire_Data.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Memoire_Data.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717509496890 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memoire_Data " "Found entity 1: Memoire_Data" {  } { { "../src/Memoire_Data.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Memoire_Data.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717509496890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717509496890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/iness/desktop/l3/s6/electronique/elecnum3/processeurmonocycle/src/extension.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/iness/desktop/l3/s6/electronique/elecnum3/processeurmonocycle/src/extension.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Extension-BEHAVIORAL " "Found design unit 1: Extension-BEHAVIORAL" {  } { { "../src/Extension.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Extension.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717509496890 ""} { "Info" "ISGN_ENTITY_NAME" "1 Extension " "Found entity 1: Extension" {  } { { "../src/Extension.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Extension.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717509496890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717509496890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/iness/desktop/l3/s6/electronique/elecnum3/processeurmonocycle/src/decodeur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/iness/desktop/l3/s6/electronique/elecnum3/processeurmonocycle/src/decodeur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decodeur-RTL " "Found design unit 1: Decodeur-RTL" {  } { { "../src/Decodeur.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Decodeur.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717509496890 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decodeur " "Found entity 1: Decodeur" {  } { { "../src/Decodeur.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Decodeur.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717509496890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717509496890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/iness/desktop/l3/s6/electronique/elecnum3/processeurmonocycle/src/banc_registres.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/iness/desktop/l3/s6/electronique/elecnum3/processeurmonocycle/src/banc_registres.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banc_Registres-RTL " "Found design unit 1: Banc_Registres-RTL" {  } { { "../src/Banc_Registres.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Banc_Registres.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717509496906 ""} { "Info" "ISGN_ENTITY_NAME" "1 Banc_Registres " "Found entity 1: Banc_Registres" {  } { { "../src/Banc_Registres.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Banc_Registres.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717509496906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717509496906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/iness/desktop/l3/s6/electronique/elecnum3/processeurmonocycle/src/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/iness/desktop/l3/s6/electronique/elecnum3/processeurmonocycle/src/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-BEHAVIORAL " "Found design unit 1: ALU-BEHAVIORAL" {  } { { "../src/ALU.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717509496906 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../src/ALU.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717509496906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717509496906 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_Processeur " "Elaborating entity \"Top_Processeur\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717509496968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processeur Processeur:entity_processeur " "Elaborating entity \"Processeur\" for hierarchy \"Processeur:entity_processeur\"" {  } { { "../src/Top_Processeur.vhd" "entity_processeur" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Top_Processeur.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717509497000 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "EtatPSR_in\[27..0\] Processeur.vhd(20) " "Using initial value X (don't care) for net \"EtatPSR_in\[27..0\]\" at Processeur.vhd(20)" {  } { { "../src/Processeur.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Processeur.vhd" 20 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717509497000 "|Top_Processeur|Processeur:entity_processeur"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Unite_de_Traitement Processeur:entity_processeur\|Unite_de_Traitement:entity_udt " "Elaborating entity \"Unite_de_Traitement\" for hierarchy \"Processeur:entity_processeur\|Unite_de_Traitement:entity_udt\"" {  } { { "../src/Processeur.vhd" "entity_udt" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Processeur.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717509497015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banc_Registres Processeur:entity_processeur\|Unite_de_Traitement:entity_udt\|Banc_Registres:entity_Banc_Registres " "Elaborating entity \"Banc_Registres\" for hierarchy \"Processeur:entity_processeur\|Unite_de_Traitement:entity_udt\|Banc_Registres:entity_Banc_Registres\"" {  } { { "../src/Unite_de_Traitement.vhd" "entity_Banc_Registres" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Unite_de_Traitement.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717509497015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extension Processeur:entity_processeur\|Unite_de_Traitement:entity_udt\|Extension:entity_extension " "Elaborating entity \"Extension\" for hierarchy \"Processeur:entity_processeur\|Unite_de_Traitement:entity_udt\|Extension:entity_extension\"" {  } { { "../src/Unite_de_Traitement.vhd" "entity_extension" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Unite_de_Traitement.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717509497031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2v1 Processeur:entity_processeur\|Unite_de_Traitement:entity_udt\|Mux2v1:entity_mux1 " "Elaborating entity \"Mux2v1\" for hierarchy \"Processeur:entity_processeur\|Unite_de_Traitement:entity_udt\|Mux2v1:entity_mux1\"" {  } { { "../src/Unite_de_Traitement.vhd" "entity_mux1" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Unite_de_Traitement.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717509497031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2v1 Processeur:entity_processeur\|Unite_de_Traitement:entity_udt\|Mux2v1:entity_muxrb " "Elaborating entity \"Mux2v1\" for hierarchy \"Processeur:entity_processeur\|Unite_de_Traitement:entity_udt\|Mux2v1:entity_muxrb\"" {  } { { "../src/Unite_de_Traitement.vhd" "entity_muxrb" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Unite_de_Traitement.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717509497031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Processeur:entity_processeur\|Unite_de_Traitement:entity_udt\|ALU:entity_ALU " "Elaborating entity \"ALU\" for hierarchy \"Processeur:entity_processeur\|Unite_de_Traitement:entity_udt\|ALU:entity_ALU\"" {  } { { "../src/Unite_de_Traitement.vhd" "entity_ALU" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Unite_de_Traitement.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717509497031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoire_Data Processeur:entity_processeur\|Unite_de_Traitement:entity_udt\|Memoire_Data:entity_Memory " "Elaborating entity \"Memoire_Data\" for hierarchy \"Processeur:entity_processeur\|Unite_de_Traitement:entity_udt\|Memoire_Data:entity_Memory\"" {  } { { "../src/Unite_de_Traitement.vhd" "entity_Memory" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Unite_de_Traitement.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717509497046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registre Processeur:entity_processeur\|Unite_de_Traitement:entity_udt\|Registre:entity_Afficheur " "Elaborating entity \"Registre\" for hierarchy \"Processeur:entity_processeur\|Unite_de_Traitement:entity_udt\|Registre:entity_Afficheur\"" {  } { { "../src/Unite_de_Traitement.vhd" "entity_Afficheur" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Unite_de_Traitement.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717509497062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Unite_des_Instructions Processeur:entity_processeur\|Unite_des_Instructions:entity_udi " "Elaborating entity \"Unite_des_Instructions\" for hierarchy \"Processeur:entity_processeur\|Unite_des_Instructions:entity_udi\"" {  } { { "../src/Processeur.vhd" "entity_udi" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Processeur.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717509497062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extension Processeur:entity_processeur\|Unite_des_Instructions:entity_udi\|Extension:entity_extension " "Elaborating entity \"Extension\" for hierarchy \"Processeur:entity_processeur\|Unite_des_Instructions:entity_udi\|Extension:entity_extension\"" {  } { { "../src/Unite_des_Instructions.vhd" "entity_extension" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Unite_des_Instructions.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717509497078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoire_Instruction Processeur:entity_processeur\|Unite_des_Instructions:entity_udi\|Memoire_Instruction:entity_instruction " "Elaborating entity \"Memoire_Instruction\" for hierarchy \"Processeur:entity_processeur\|Unite_des_Instructions:entity_udi\|Memoire_Instruction:entity_instruction\"" {  } { { "../src/Unite_des_Instructions.vhd" "entity_instruction" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Unite_des_Instructions.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717509497078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decodeur Processeur:entity_processeur\|Decodeur:entity_decodeur " "Elaborating entity \"Decodeur\" for hierarchy \"Processeur:entity_processeur\|Decodeur:entity_decodeur\"" {  } { { "../src/Processeur.vhd" "entity_decodeur" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Processeur.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717509497078 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "instr_courante Decodeur.vhd(37) " "VHDL Process Statement warning at Decodeur.vhd(37): inferring latch(es) for signal or variable \"instr_courante\", which holds its previous value in one or more paths through the process" {  } { { "../src/Decodeur.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Decodeur.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717509497078 "|Top_Processeur|Processeur:entity_processeur|Decodeur:entity_decodeur"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUCtrl Decodeur.vhd(67) " "VHDL Process Statement warning at Decodeur.vhd(67): inferring latch(es) for signal or variable \"ALUCtrl\", which holds its previous value in one or more paths through the process" {  } { { "../src/Decodeur.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Decodeur.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717509497078 "|Top_Processeur|Processeur:entity_processeur|Decodeur:entity_decodeur"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUSrc Decodeur.vhd(67) " "VHDL Process Statement warning at Decodeur.vhd(67): inferring latch(es) for signal or variable \"ALUSrc\", which holds its previous value in one or more paths through the process" {  } { { "../src/Decodeur.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Decodeur.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717509497078 "|Top_Processeur|Processeur:entity_processeur|Decodeur:entity_decodeur"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "WrSrc Decodeur.vhd(67) " "VHDL Process Statement warning at Decodeur.vhd(67): inferring latch(es) for signal or variable \"WrSrc\", which holds its previous value in one or more paths through the process" {  } { { "../src/Decodeur.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Decodeur.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717509497078 "|Top_Processeur|Processeur:entity_processeur|Decodeur:entity_decodeur"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegSel Decodeur.vhd(67) " "VHDL Process Statement warning at Decodeur.vhd(67): inferring latch(es) for signal or variable \"RegSel\", which holds its previous value in one or more paths through the process" {  } { { "../src/Decodeur.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Decodeur.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717509497078 "|Top_Processeur|Processeur:entity_processeur|Decodeur:entity_decodeur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSel Decodeur.vhd(67) " "Inferred latch for \"RegSel\" at Decodeur.vhd(67)" {  } { { "../src/Decodeur.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Decodeur.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717509497078 "|Top_Processeur|Processeur:entity_processeur|Decodeur:entity_decodeur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WrSrc Decodeur.vhd(67) " "Inferred latch for \"WrSrc\" at Decodeur.vhd(67)" {  } { { "../src/Decodeur.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Decodeur.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717509497078 "|Top_Processeur|Processeur:entity_processeur|Decodeur:entity_decodeur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc Decodeur.vhd(67) " "Inferred latch for \"ALUSrc\" at Decodeur.vhd(67)" {  } { { "../src/Decodeur.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Decodeur.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717509497078 "|Top_Processeur|Processeur:entity_processeur|Decodeur:entity_decodeur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUCtrl\[0\] Decodeur.vhd(67) " "Inferred latch for \"ALUCtrl\[0\]\" at Decodeur.vhd(67)" {  } { { "../src/Decodeur.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Decodeur.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717509497078 "|Top_Processeur|Processeur:entity_processeur|Decodeur:entity_decodeur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUCtrl\[1\] Decodeur.vhd(67) " "Inferred latch for \"ALUCtrl\[1\]\" at Decodeur.vhd(67)" {  } { { "../src/Decodeur.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Decodeur.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717509497078 "|Top_Processeur|Processeur:entity_processeur|Decodeur:entity_decodeur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUCtrl\[2\] Decodeur.vhd(67) " "Inferred latch for \"ALUCtrl\[2\]\" at Decodeur.vhd(67)" {  } { { "../src/Decodeur.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Decodeur.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717509497078 "|Top_Processeur|Processeur:entity_processeur|Decodeur:entity_decodeur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_courante.BLT Decodeur.vhd(37) " "Inferred latch for \"instr_courante.BLT\" at Decodeur.vhd(37)" {  } { { "../src/Decodeur.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Decodeur.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717509497078 "|Top_Processeur|Processeur:entity_processeur|Decodeur:entity_decodeur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_courante.BAL Decodeur.vhd(37) " "Inferred latch for \"instr_courante.BAL\" at Decodeur.vhd(37)" {  } { { "../src/Decodeur.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Decodeur.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717509497078 "|Top_Processeur|Processeur:entity_processeur|Decodeur:entity_decodeur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_courante.STR Decodeur.vhd(37) " "Inferred latch for \"instr_courante.STR\" at Decodeur.vhd(37)" {  } { { "../src/Decodeur.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Decodeur.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717509497078 "|Top_Processeur|Processeur:entity_processeur|Decodeur:entity_decodeur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_courante.LDR Decodeur.vhd(37) " "Inferred latch for \"instr_courante.LDR\" at Decodeur.vhd(37)" {  } { { "../src/Decodeur.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Decodeur.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717509497078 "|Top_Processeur|Processeur:entity_processeur|Decodeur:entity_decodeur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_courante.CMP Decodeur.vhd(37) " "Inferred latch for \"instr_courante.CMP\" at Decodeur.vhd(37)" {  } { { "../src/Decodeur.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Decodeur.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717509497078 "|Top_Processeur|Processeur:entity_processeur|Decodeur:entity_decodeur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_courante.ADDr Decodeur.vhd(37) " "Inferred latch for \"instr_courante.ADDr\" at Decodeur.vhd(37)" {  } { { "../src/Decodeur.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Decodeur.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717509497078 "|Top_Processeur|Processeur:entity_processeur|Decodeur:entity_decodeur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_courante.ADDi Decodeur.vhd(37) " "Inferred latch for \"instr_courante.ADDi\" at Decodeur.vhd(37)" {  } { { "../src/Decodeur.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Decodeur.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717509497078 "|Top_Processeur|Processeur:entity_processeur|Decodeur:entity_decodeur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_courante.MOV Decodeur.vhd(37) " "Inferred latch for \"instr_courante.MOV\" at Decodeur.vhd(37)" {  } { { "../src/Decodeur.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Decodeur.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717509497078 "|Top_Processeur|Processeur:entity_processeur|Decodeur:entity_decodeur"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEVEN_SEG SEVEN_SEG:entity_HEX0 " "Elaborating entity \"SEVEN_SEG\" for hierarchy \"SEVEN_SEG:entity_HEX0\"" {  } { { "../src/Top_Processeur.vhd" "entity_HEX0" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Top_Processeur.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717509497093 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Processeur:entity_processeur\|Unite_des_Instructions:entity_udi\|Memoire_Instruction:entity_instruction\|mem " "RAM logic \"Processeur:entity_processeur\|Unite_des_Instructions:entity_udi\|Memoire_Instruction:entity_instruction\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../src/Memoire_Instruction.vhd" "mem" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Memoire_Instruction.vhd" 34 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1717509497859 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1717509497859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processeur:entity_processeur\|Decodeur:entity_decodeur\|RegAff " "Latch Processeur:entity_processeur\|Decodeur:entity_decodeur\|RegAff has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processeur:entity_processeur\|Unite_des_Instructions:entity_udi\|PC\[5\] " "Ports D and ENA on the latch are fed by the same signal Processeur:entity_processeur\|Unite_des_Instructions:entity_udi\|PC\[5\]" {  } { { "../src/Unite_des_Instructions.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Unite_des_Instructions.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717509500454 ""}  } { { "../src/Decodeur.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Decodeur.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717509500454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processeur:entity_processeur\|Decodeur:entity_decodeur\|instr_courante.BAL_328 " "Latch Processeur:entity_processeur\|Decodeur:entity_decodeur\|instr_courante.BAL_328 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processeur:entity_processeur\|Unite_des_Instructions:entity_udi\|PC\[0\] " "Ports D and ENA on the latch are fed by the same signal Processeur:entity_processeur\|Unite_des_Instructions:entity_udi\|PC\[0\]" {  } { { "../src/Unite_des_Instructions.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Unite_des_Instructions.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717509500454 ""}  } { { "../src/Decodeur.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Decodeur.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717509500454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processeur:entity_processeur\|Decodeur:entity_decodeur\|instr_courante.BLT_310 " "Latch Processeur:entity_processeur\|Decodeur:entity_decodeur\|instr_courante.BLT_310 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processeur:entity_processeur\|Unite_des_Instructions:entity_udi\|PC\[0\] " "Ports D and ENA on the latch are fed by the same signal Processeur:entity_processeur\|Unite_des_Instructions:entity_udi\|PC\[0\]" {  } { { "../src/Unite_des_Instructions.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Unite_des_Instructions.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717509500454 ""}  } { { "../src/Decodeur.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Decodeur.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717509500454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processeur:entity_processeur\|Decodeur:entity_decodeur\|instr_courante.LDR_364 " "Latch Processeur:entity_processeur\|Decodeur:entity_decodeur\|instr_courante.LDR_364 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processeur:entity_processeur\|Unite_des_Instructions:entity_udi\|PC\[5\] " "Ports D and ENA on the latch are fed by the same signal Processeur:entity_processeur\|Unite_des_Instructions:entity_udi\|PC\[5\]" {  } { { "../src/Unite_des_Instructions.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Unite_des_Instructions.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717509500454 ""}  } { { "../src/Decodeur.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Decodeur.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717509500454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processeur:entity_processeur\|Decodeur:entity_decodeur\|PSREn " "Latch Processeur:entity_processeur\|Decodeur:entity_decodeur\|PSREn has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processeur:entity_processeur\|Unite_des_Instructions:entity_udi\|PC\[4\] " "Ports D and ENA on the latch are fed by the same signal Processeur:entity_processeur\|Unite_des_Instructions:entity_udi\|PC\[4\]" {  } { { "../src/Unite_des_Instructions.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Unite_des_Instructions.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717509500454 ""}  } { { "../src/Decodeur.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Decodeur.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717509500454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processeur:entity_processeur\|Decodeur:entity_decodeur\|instr_courante.ADDi_418 " "Latch Processeur:entity_processeur\|Decodeur:entity_decodeur\|instr_courante.ADDi_418 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processeur:entity_processeur\|Unite_des_Instructions:entity_udi\|PC\[4\] " "Ports D and ENA on the latch are fed by the same signal Processeur:entity_processeur\|Unite_des_Instructions:entity_udi\|PC\[4\]" {  } { { "../src/Unite_des_Instructions.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Unite_des_Instructions.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717509500454 ""}  } { { "../src/Decodeur.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Decodeur.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717509500454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processeur:entity_processeur\|Decodeur:entity_decodeur\|instr_courante.MOV_436 " "Latch Processeur:entity_processeur\|Decodeur:entity_decodeur\|instr_courante.MOV_436 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processeur:entity_processeur\|Unite_des_Instructions:entity_udi\|PC\[4\] " "Ports D and ENA on the latch are fed by the same signal Processeur:entity_processeur\|Unite_des_Instructions:entity_udi\|PC\[4\]" {  } { { "../src/Unite_des_Instructions.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Unite_des_Instructions.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717509500454 ""}  } { { "../src/Decodeur.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Decodeur.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717509500454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processeur:entity_processeur\|Decodeur:entity_decodeur\|instr_courante.ADDr_400 " "Latch Processeur:entity_processeur\|Decodeur:entity_decodeur\|instr_courante.ADDr_400 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processeur:entity_processeur\|Unite_des_Instructions:entity_udi\|PC\[4\] " "Ports D and ENA on the latch are fed by the same signal Processeur:entity_processeur\|Unite_des_Instructions:entity_udi\|PC\[4\]" {  } { { "../src/Unite_des_Instructions.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Unite_des_Instructions.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717509500454 ""}  } { { "../src/Decodeur.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Decodeur.vhd" 37 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717509500454 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/Banc_Registres.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Banc_Registres.vhd" 45 -1 0 } } { "../src/Memoire_Data.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Memoire_Data.vhd" 53 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1717509500454 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1717509500454 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1717509501813 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Golden_Top 24 " "Ignored 24 assignments for entity \"DE10_LITE_Golden_Top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717509504001 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717509504001 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717509504001 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717509504001 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717509504001 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717509504001 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717509504001 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717509504001 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717509504001 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717509504001 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717509504001 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717509504001 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717509504001 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717509504001 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717509504001 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717509504001 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717509504001 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717509504001 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717509504001 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717509504001 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717509504001 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717509504001 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717509504001 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1717509504001 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1717509504001 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717509504236 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717509504236 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../src/Top_Processeur.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Top_Processeur.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717509504502 "|Top_Processeur|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../src/Top_Processeur.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Top_Processeur.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717509504502 "|Top_Processeur|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../src/Top_Processeur.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Top_Processeur.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717509504502 "|Top_Processeur|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../src/Top_Processeur.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Top_Processeur.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717509504502 "|Top_Processeur|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../src/Top_Processeur.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Top_Processeur.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717509504502 "|Top_Processeur|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../src/Top_Processeur.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Top_Processeur.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717509504502 "|Top_Processeur|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../src/Top_Processeur.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Top_Processeur.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717509504502 "|Top_Processeur|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../src/Top_Processeur.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Top_Processeur.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717509504502 "|Top_Processeur|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../src/Top_Processeur.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Top_Processeur.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717509504502 "|Top_Processeur|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../src/Top_Processeur.vhd" "" { Text "C:/Users/iness/Desktop/L3/S6/Electronique/ElecNum3/ProcesseurMonoCycle/src/Top_Processeur.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717509504502 "|Top_Processeur|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1717509504502 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4406 " "Implemented 4406 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717509504502 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717509504502 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4365 " "Implemented 4365 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717509504502 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717509504502 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717509504533 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 04 15:58:24 2024 " "Processing ended: Tue Jun 04 15:58:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717509504533 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717509504533 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717509504533 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717509504533 ""}
