{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 28 13:45:24 2024 " "Info: Processing started: Thu Mar 28 13:45:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off BODEM4BIT -c BODEM4BIT --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off BODEM4BIT -c BODEM4BIT --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "BODEM4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BODEM4BIT/BODEM4BIT.bdf" { { 368 192 360 384 "Clock" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clock register register inst1 inst2 420.17 MHz Internal " "Info: Clock \"Clock\" Internal fmax is restricted to 420.17 MHz between source register \"inst1\" and destination register \"inst2\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.210 ns + Longest register register " "Info: + Longest register to register delay is 1.210 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst1 1 REG LCFF_X1_Y2_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y2_N11; Fanout = 3; REG Node = 'inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst1 } "NODE_NAME" } } { "BODEM4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BODEM4BIT/BODEM4BIT.bdf" { { 272 656 720 352 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.410 ns) 0.736 ns inst9 2 COMB LCCOMB_X1_Y2_N0 1 " "Info: 2: + IC(0.326 ns) + CELL(0.410 ns) = 0.736 ns; Loc. = LCCOMB_X1_Y2_N0; Fanout = 1; COMB Node = 'inst9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { inst1 inst9 } "NODE_NAME" } } { "BODEM4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BODEM4BIT/BODEM4BIT.bdf" { { 272 728 792 320 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 1.126 ns inst2~0 3 COMB LCCOMB_X1_Y2_N8 1 " "Info: 3: + IC(0.240 ns) + CELL(0.150 ns) = 1.126 ns; Loc. = LCCOMB_X1_Y2_N8; Fanout = 1; COMB Node = 'inst2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { inst9 inst2~0 } "NODE_NAME" } } { "BODEM4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BODEM4BIT/BODEM4BIT.bdf" { { 272 792 856 352 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.210 ns inst2 4 REG LCFF_X1_Y2_N9 2 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.210 ns; Loc. = LCFF_X1_Y2_N9; Fanout = 2; REG Node = 'inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { inst2~0 inst2 } "NODE_NAME" } } { "BODEM4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BODEM4BIT/BODEM4BIT.bdf" { { 272 792 856 352 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.644 ns ( 53.22 % ) " "Info: Total cell delay = 0.644 ns ( 53.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.566 ns ( 46.78 % ) " "Info: Total interconnect delay = 0.566 ns ( 46.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.210 ns" { inst1 inst9 inst2~0 inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.210 ns" { inst1 {} inst9 {} inst2~0 {} inst2 {} } { 0.000ns 0.326ns 0.240ns 0.000ns } { 0.000ns 0.410ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.877 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 2.877 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns Clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "BODEM4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BODEM4BIT/BODEM4BIT.bdf" { { 368 192 360 384 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns Clock~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "BODEM4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BODEM4BIT/BODEM4BIT.bdf" { { 368 192 360 384 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.237 ns) + CELL(0.537 ns) 2.877 ns inst2 3 REG LCFF_X1_Y2_N9 2 " "Info: 3: + IC(1.237 ns) + CELL(0.537 ns) = 2.877 ns; Loc. = LCFF_X1_Y2_N9; Fanout = 2; REG Node = 'inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.774 ns" { Clock~clkctrl inst2 } "NODE_NAME" } } { "BODEM4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BODEM4BIT/BODEM4BIT.bdf" { { 272 792 856 352 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.04 % ) " "Info: Total cell delay = 1.526 ns ( 53.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.351 ns ( 46.96 % ) " "Info: Total interconnect delay = 1.351 ns ( 46.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.877 ns" { Clock Clock~clkctrl inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.877 ns" { Clock {} Clock~combout {} Clock~clkctrl {} inst2 {} } { 0.000ns 0.000ns 0.114ns 1.237ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.877 ns - Longest register " "Info: - Longest clock path from clock \"Clock\" to source register is 2.877 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns Clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "BODEM4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BODEM4BIT/BODEM4BIT.bdf" { { 368 192 360 384 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns Clock~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "BODEM4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BODEM4BIT/BODEM4BIT.bdf" { { 368 192 360 384 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.237 ns) + CELL(0.537 ns) 2.877 ns inst1 3 REG LCFF_X1_Y2_N11 3 " "Info: 3: + IC(1.237 ns) + CELL(0.537 ns) = 2.877 ns; Loc. = LCFF_X1_Y2_N11; Fanout = 3; REG Node = 'inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.774 ns" { Clock~clkctrl inst1 } "NODE_NAME" } } { "BODEM4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BODEM4BIT/BODEM4BIT.bdf" { { 272 656 720 352 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.04 % ) " "Info: Total cell delay = 1.526 ns ( 53.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.351 ns ( 46.96 % ) " "Info: Total interconnect delay = 1.351 ns ( 46.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.877 ns" { Clock Clock~clkctrl inst1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.877 ns" { Clock {} Clock~combout {} Clock~clkctrl {} inst1 {} } { 0.000ns 0.000ns 0.114ns 1.237ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.877 ns" { Clock Clock~clkctrl inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.877 ns" { Clock {} Clock~combout {} Clock~clkctrl {} inst2 {} } { 0.000ns 0.000ns 0.114ns 1.237ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.877 ns" { Clock Clock~clkctrl inst1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.877 ns" { Clock {} Clock~combout {} Clock~clkctrl {} inst1 {} } { 0.000ns 0.000ns 0.114ns 1.237ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "BODEM4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BODEM4BIT/BODEM4BIT.bdf" { { 272 656 720 352 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "BODEM4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BODEM4BIT/BODEM4BIT.bdf" { { 272 792 856 352 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.210 ns" { inst1 inst9 inst2~0 inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.210 ns" { inst1 {} inst9 {} inst2~0 {} inst2 {} } { 0.000ns 0.326ns 0.240ns 0.000ns } { 0.000ns 0.410ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.877 ns" { Clock Clock~clkctrl inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.877 ns" { Clock {} Clock~combout {} Clock~clkctrl {} inst2 {} } { 0.000ns 0.000ns 0.114ns 1.237ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.877 ns" { Clock Clock~clkctrl inst1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.877 ns" { Clock {} Clock~combout {} Clock~clkctrl {} inst1 {} } { 0.000ns 0.000ns 0.114ns 1.237ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { inst2 {} } {  } {  } "" } } { "BODEM4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BODEM4BIT/BODEM4BIT.bdf" { { 272 792 856 352 "inst2" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst2 Enable Clock 2.150 ns register " "Info: tsu for register \"inst2\" (data pin = \"Enable\", clock pin = \"Clock\") is 2.150 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.063 ns + Longest pin register " "Info: + Longest pin to register delay is 5.063 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns Enable 1 PIN PIN_G15 4 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 4; PIN Node = 'Enable'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Enable } "NODE_NAME" } } { "BODEM4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BODEM4BIT/BODEM4BIT.bdf" { { 288 192 360 304 "Enable" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.237 ns) + CELL(0.393 ns) 4.589 ns inst9 2 COMB LCCOMB_X1_Y2_N0 1 " "Info: 2: + IC(3.237 ns) + CELL(0.393 ns) = 4.589 ns; Loc. = LCCOMB_X1_Y2_N0; Fanout = 1; COMB Node = 'inst9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.630 ns" { Enable inst9 } "NODE_NAME" } } { "BODEM4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BODEM4BIT/BODEM4BIT.bdf" { { 272 728 792 320 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 4.979 ns inst2~0 3 COMB LCCOMB_X1_Y2_N8 1 " "Info: 3: + IC(0.240 ns) + CELL(0.150 ns) = 4.979 ns; Loc. = LCCOMB_X1_Y2_N8; Fanout = 1; COMB Node = 'inst2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { inst9 inst2~0 } "NODE_NAME" } } { "BODEM4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BODEM4BIT/BODEM4BIT.bdf" { { 272 792 856 352 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.063 ns inst2 4 REG LCFF_X1_Y2_N9 2 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 5.063 ns; Loc. = LCFF_X1_Y2_N9; Fanout = 2; REG Node = 'inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { inst2~0 inst2 } "NODE_NAME" } } { "BODEM4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BODEM4BIT/BODEM4BIT.bdf" { { 272 792 856 352 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.586 ns ( 31.33 % ) " "Info: Total cell delay = 1.586 ns ( 31.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.477 ns ( 68.67 % ) " "Info: Total interconnect delay = 3.477 ns ( 68.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.063 ns" { Enable inst9 inst2~0 inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.063 ns" { Enable {} Enable~combout {} inst9 {} inst2~0 {} inst2 {} } { 0.000ns 0.000ns 3.237ns 0.240ns 0.000ns } { 0.000ns 0.959ns 0.393ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "BODEM4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BODEM4BIT/BODEM4BIT.bdf" { { 272 792 856 352 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.877 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.877 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns Clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "BODEM4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BODEM4BIT/BODEM4BIT.bdf" { { 368 192 360 384 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns Clock~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "BODEM4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BODEM4BIT/BODEM4BIT.bdf" { { 368 192 360 384 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.237 ns) + CELL(0.537 ns) 2.877 ns inst2 3 REG LCFF_X1_Y2_N9 2 " "Info: 3: + IC(1.237 ns) + CELL(0.537 ns) = 2.877 ns; Loc. = LCFF_X1_Y2_N9; Fanout = 2; REG Node = 'inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.774 ns" { Clock~clkctrl inst2 } "NODE_NAME" } } { "BODEM4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BODEM4BIT/BODEM4BIT.bdf" { { 272 792 856 352 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.04 % ) " "Info: Total cell delay = 1.526 ns ( 53.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.351 ns ( 46.96 % ) " "Info: Total interconnect delay = 1.351 ns ( 46.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.877 ns" { Clock Clock~clkctrl inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.877 ns" { Clock {} Clock~combout {} Clock~clkctrl {} inst2 {} } { 0.000ns 0.000ns 0.114ns 1.237ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.063 ns" { Enable inst9 inst2~0 inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.063 ns" { Enable {} Enable~combout {} inst9 {} inst2~0 {} inst2 {} } { 0.000ns 0.000ns 3.237ns 0.240ns 0.000ns } { 0.000ns 0.959ns 0.393ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.877 ns" { Clock Clock~clkctrl inst2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.877 ns" { Clock {} Clock~combout {} Clock~clkctrl {} inst2 {} } { 0.000ns 0.000ns 0.114ns 1.237ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock Q\[1\] inst3 6.446 ns register " "Info: tco from clock \"Clock\" to destination pin \"Q\[1\]\" through register \"inst3\" is 6.446 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.877 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 2.877 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns Clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "BODEM4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BODEM4BIT/BODEM4BIT.bdf" { { 368 192 360 384 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns Clock~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "BODEM4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BODEM4BIT/BODEM4BIT.bdf" { { 368 192 360 384 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.237 ns) + CELL(0.537 ns) 2.877 ns inst3 3 REG LCFF_X1_Y2_N21 4 " "Info: 3: + IC(1.237 ns) + CELL(0.537 ns) = 2.877 ns; Loc. = LCFF_X1_Y2_N21; Fanout = 4; REG Node = 'inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.774 ns" { Clock~clkctrl inst3 } "NODE_NAME" } } { "BODEM4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BODEM4BIT/BODEM4BIT.bdf" { { 272 512 576 352 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.04 % ) " "Info: Total cell delay = 1.526 ns ( 53.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.351 ns ( 46.96 % ) " "Info: Total interconnect delay = 1.351 ns ( 46.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.877 ns" { Clock Clock~clkctrl inst3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.877 ns" { Clock {} Clock~combout {} Clock~clkctrl {} inst3 {} } { 0.000ns 0.000ns 0.114ns 1.237ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "BODEM4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BODEM4BIT/BODEM4BIT.bdf" { { 272 512 576 352 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.319 ns + Longest register pin " "Info: + Longest register to pin delay is 3.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst3 1 REG LCFF_X1_Y2_N21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y2_N21; Fanout = 4; REG Node = 'inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3 } "NODE_NAME" } } { "BODEM4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BODEM4BIT/BODEM4BIT.bdf" { { 272 512 576 352 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.707 ns) + CELL(2.612 ns) 3.319 ns Q\[1\] 2 PIN PIN_AC7 0 " "Info: 2: + IC(0.707 ns) + CELL(2.612 ns) = 3.319 ns; Loc. = PIN_AC7; Fanout = 0; PIN Node = 'Q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.319 ns" { inst3 Q[1] } "NODE_NAME" } } { "BODEM4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BODEM4BIT/BODEM4BIT.bdf" { { 424 880 1056 440 "Q\[3..0\]" "" } { 416 856 902 432 "Q\[3..0\]" "" } { 296 840 856 432 "Q\[3\]" "" } { 304 704 720 432 "Q\[2\]" "" } { 304 560 576 432 "Q\[1\]" "" } { 304 416 432 432 "Q\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.612 ns ( 78.70 % ) " "Info: Total cell delay = 2.612 ns ( 78.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.707 ns ( 21.30 % ) " "Info: Total interconnect delay = 0.707 ns ( 21.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.319 ns" { inst3 Q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.319 ns" { inst3 {} Q[1] {} } { 0.000ns 0.707ns } { 0.000ns 2.612ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.877 ns" { Clock Clock~clkctrl inst3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.877 ns" { Clock {} Clock~combout {} Clock~clkctrl {} inst3 {} } { 0.000ns 0.000ns 0.114ns 1.237ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.319 ns" { inst3 Q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.319 ns" { inst3 {} Q[1] {} } { 0.000ns 0.707ns } { 0.000ns 2.612ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst1 Enable Clock -1.556 ns register " "Info: th for register \"inst1\" (data pin = \"Enable\", clock pin = \"Clock\") is -1.556 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.877 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 2.877 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns Clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "BODEM4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BODEM4BIT/BODEM4BIT.bdf" { { 368 192 360 384 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns Clock~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "BODEM4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BODEM4BIT/BODEM4BIT.bdf" { { 368 192 360 384 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.237 ns) + CELL(0.537 ns) 2.877 ns inst1 3 REG LCFF_X1_Y2_N11 3 " "Info: 3: + IC(1.237 ns) + CELL(0.537 ns) = 2.877 ns; Loc. = LCFF_X1_Y2_N11; Fanout = 3; REG Node = 'inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.774 ns" { Clock~clkctrl inst1 } "NODE_NAME" } } { "BODEM4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BODEM4BIT/BODEM4BIT.bdf" { { 272 656 720 352 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.04 % ) " "Info: Total cell delay = 1.526 ns ( 53.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.351 ns ( 46.96 % ) " "Info: Total interconnect delay = 1.351 ns ( 46.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.877 ns" { Clock Clock~clkctrl inst1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.877 ns" { Clock {} Clock~combout {} Clock~clkctrl {} inst1 {} } { 0.000ns 0.000ns 0.114ns 1.237ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "BODEM4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BODEM4BIT/BODEM4BIT.bdf" { { 272 656 720 352 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.699 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.699 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns Enable 1 PIN PIN_G15 4 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 4; PIN Node = 'Enable'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Enable } "NODE_NAME" } } { "BODEM4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BODEM4BIT/BODEM4BIT.bdf" { { 288 192 360 304 "Enable" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.237 ns) + CELL(0.419 ns) 4.615 ns inst1~0 2 COMB LCCOMB_X1_Y2_N10 1 " "Info: 2: + IC(3.237 ns) + CELL(0.419 ns) = 4.615 ns; Loc. = LCCOMB_X1_Y2_N10; Fanout = 1; COMB Node = 'inst1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.656 ns" { Enable inst1~0 } "NODE_NAME" } } { "BODEM4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BODEM4BIT/BODEM4BIT.bdf" { { 272 656 720 352 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.699 ns inst1 3 REG LCFF_X1_Y2_N11 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 4.699 ns; Loc. = LCFF_X1_Y2_N11; Fanout = 3; REG Node = 'inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { inst1~0 inst1 } "NODE_NAME" } } { "BODEM4BIT.bdf" "" { Schematic "C:/Users/Administrator/Desktop/BODEM4BIT/BODEM4BIT.bdf" { { 272 656 720 352 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.462 ns ( 31.11 % ) " "Info: Total cell delay = 1.462 ns ( 31.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.237 ns ( 68.89 % ) " "Info: Total interconnect delay = 3.237 ns ( 68.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.699 ns" { Enable inst1~0 inst1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.699 ns" { Enable {} Enable~combout {} inst1~0 {} inst1 {} } { 0.000ns 0.000ns 3.237ns 0.000ns } { 0.000ns 0.959ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.877 ns" { Clock Clock~clkctrl inst1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.877 ns" { Clock {} Clock~combout {} Clock~clkctrl {} inst1 {} } { 0.000ns 0.000ns 0.114ns 1.237ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.699 ns" { Enable inst1~0 inst1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.699 ns" { Enable {} Enable~combout {} inst1~0 {} inst1 {} } { 0.000ns 0.000ns 3.237ns 0.000ns } { 0.000ns 0.959ns 0.419ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "175 " "Info: Peak virtual memory: 175 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 28 13:45:24 2024 " "Info: Processing ended: Thu Mar 28 13:45:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
