/*
 * Copyright (c) 2024 EPAM Systems
 *
 * SPDX-License-Identifier: Apache-2.0
 */
#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_RENESAS_CLOCK_R9A07G054_CPG_H_
#define ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_RENESAS_CLOCK_R9A07G054_CPG_H_

#include "renesas_cpg_mssr.h"

/* R9A08G045 CPG Core Clocks */
#define R9A08G045_CLK_I			0
#define R9A08G045_CLK_I2		1
#define R9A08G045_CLK_I3		2
#define R9A08G045_CLK_S0		3
#define R9A08G045_CLK_SPI0		4
#define R9A08G045_CLK_SPI1		5
#define R9A08G045_CLK_SD0		6
#define R9A08G045_CLK_SD1		7
#define R9A08G045_CLK_SD2		8
#define R9A08G045_CLK_M0		9
#define R9A08G045_CLK_HP		10
#define R9A08G045_CLK_TSU		11
#define R9A08G045_CLK_ZT		12
#define R9A08G045_CLK_P0		13
#define R9A08G045_CLK_P1		14
#define R9A08G045_CLK_P2		15
#define R9A08G045_CLK_P3		16
#define R9A08G045_CLK_P4		17
#define R9A08G045_CLK_P5		18
#define R9A08G045_CLK_AT		19
#define R9A08G045_CLK_OC0		20
#define R9A08G045_CLK_OC1		21
#define R9A08G045_OSCCLK		22
#define R9A08G045_OSCCLK2		23

/* R9A08G045 Module Clocks */
#define R9A08G045_CA55_SCLK		0
#define R9A08G045_CA55_PCLK		1
#define R9A08G045_CA55_ATCLK		2
#define R9A08G045_CA55_GICCLK		3
#define R9A08G045_CA55_PERICLK		4
#define R9A08G045_CA55_ACLK		5
#define R9A08G045_CA55_TSCLK		6
#define R9A08G045_GIC600_GICCLK		7
#define R9A08G045_IA55_CLK		8
#define R9A08G045_IA55_PCLK		9
#define R9A08G045_MHU_PCLK		10
#define R9A08G045_SYC_CNT_CLK		11
#define R9A08G045_DMAC_ACLK		12
#define R9A08G045_DMAC_PCLK		13
#define R9A08G045_OSTM0_PCLK		14
#define R9A08G045_OSTM1_PCLK		15
#define R9A08G045_OSTM2_PCLK		16
#define R9A08G045_OSTM3_PCLK		17
#define R9A08G045_OSTM4_PCLK		18
#define R9A08G045_OSTM5_PCLK		19
#define R9A08G045_OSTM6_PCLK		20
#define R9A08G045_OSTM7_PCLK		21
#define R9A08G045_MTU_X_MCK_MTU3	22
#define R9A08G045_POE3_CLKM_POE		23
#define R9A08G045_GPT_PCLK		24
#define R9A08G045_POEG_A_CLKP		25
#define R9A08G045_POEG_B_CLKP		26
#define R9A08G045_POEG_C_CLKP		27
#define R9A08G045_POEG_D_CLKP		28
#define R9A08G045_WDT0_PCLK		29
#define R9A08G045_WDT0_CLK		30
#define R9A08G045_WDT1_PCLK		31
#define R9A08G045_WDT1_CLK		32
#define R9A08G045_WDT2_PCLK		33
#define R9A08G045_WDT2_CLK		34
#define R9A08G045_SPI_HCLK		35
#define R9A08G045_SPI_ACLK		36
#define R9A08G045_SPI_CLK		37
#define R9A08G045_SPI_CLKX2		38
#define R9A08G045_SDHI0_IMCLK		39
#define R9A08G045_SDHI0_IMCLK2		40
#define R9A08G045_SDHI0_CLK_HS		41
#define R9A08G045_SDHI0_ACLK		42
#define R9A08G045_SDHI1_IMCLK		43
#define R9A08G045_SDHI1_IMCLK2		44
#define R9A08G045_SDHI1_CLK_HS		45
#define R9A08G045_SDHI1_ACLK		46
#define R9A08G045_SDHI2_IMCLK		47
#define R9A08G045_SDHI2_IMCLK2		48
#define R9A08G045_SDHI2_CLK_HS		49
#define R9A08G045_SDHI2_ACLK		50
#define R9A08G045_SSI0_PCLK2		51
#define R9A08G045_SSI0_PCLK_SFR		52
#define R9A08G045_SSI1_PCLK2		53
#define R9A08G045_SSI1_PCLK_SFR		54
#define R9A08G045_SSI2_PCLK2		55
#define R9A08G045_SSI2_PCLK_SFR		56
#define R9A08G045_SSI3_PCLK2		57
#define R9A08G045_SSI3_PCLK_SFR		58
#define R9A08G045_SRC_CLKP		59
#define R9A08G045_USB_U2H0_HCLK		60
#define R9A08G045_USB_U2H1_HCLK		61
#define R9A08G045_USB_U2P_EXR_CPUCLK	62
#define R9A08G045_USB_PCLK		63
#define R9A08G045_USB_SCLK		64
#define R9A08G045_ETH0_CLK_AXI		65
#define R9A08G045_ETH0_CLK_CHI		66
#define R9A08G045_ETH0_REFCLK		67
#define R9A08G045_ETH1_CLK_AXI		68
#define R9A08G045_ETH1_CLK_CHI		69
#define R9A08G045_ETH1_REFCLK		70
#define R9A08G045_I2C0_PCLK		71
#define R9A08G045_I2C1_PCLK		72
#define R9A08G045_I2C2_PCLK		73
#define R9A08G045_I2C3_PCLK		74
#define R9A08G045_SCIF0_CLK_PCK		75
#define R9A08G045_SCIF1_CLK_PCK		76
#define R9A08G045_SCIF2_CLK_PCK		77
#define R9A08G045_SCIF3_CLK_PCK		78
#define R9A08G045_SCIF4_CLK_PCK		79
#define R9A08G045_SCIF5_CLK_PCK		80
#define R9A08G045_SCI0_CLKP		81
#define R9A08G045_SCI1_CLKP		82
#define R9A08G045_IRDA_CLKP		83
#define R9A08G045_RSPI0_CLKB		84
#define R9A08G045_RSPI1_CLKB		85
#define R9A08G045_RSPI2_CLKB		86
#define R9A08G045_RSPI3_CLKB		87
#define R9A08G045_RSPI4_CLKB		88
#define R9A08G045_CANFD_PCLK		89
#define R9A08G045_CANFD_CLK_RAM		90
#define R9A08G045_GPIO_HCLK		91
#define R9A08G045_ADC_ADCLK		92
#define R9A08G045_ADC_PCLK		93
#define R9A08G045_TSU_PCLK		94
#define R9A08G045_OCTA_ACLK		95
#define R9A08G045_OCTA_MCLK		96
#define R9A08G045_PDM_PCLK		97
#define R9A08G045_PDM_CCLK		98
#define R9A08G045_PCI_CLKL1PM		99
#define R9A08G045_PCI_ACLK		100
#define R9A08G045_SPDIF_PCLK		101
#define R9A08G045_I3C_PCLK		102
#define R9A08G045_I3C_TCLK		103
#define R9A08G045_VBAT_BCLK		104
#define R9A08G045_LAST_CLK		(R9A08G045_VBAT_BCLK + 1)

/* R9A08G045 Resets */
#define R9A08G045_CA55_RST_1_0		0
#define R9A08G045_CA55_RST_3_0		1
#define R9A08G045_CA55_RST_4		2
#define R9A08G045_CA55_RST_5		3
#define R9A08G045_CA55_RST_6		4
#define R9A08G045_CA55_RST_7		5
#define R9A08G045_CA55_RST_8		6
#define R9A08G045_CA55_RST_9		7
#define R9A08G045_CA55_RST_10		8
#define R9A08G045_CA55_RST_11		9
#define R9A08G045_CA55_RST_12		10
#define R9A08G045_GIC600_GICRESET_N	11
#define R9A08G045_GIC600_DBG_GICRESET_N	12
#define R9A08G045_IA55_RESETN		13
#define R9A08G045_MHU_RESETN		14
#define R9A08G045_DMAC_ARESETN		15
#define R9A08G045_DMAC_RST_ASYNC	16
#define R9A08G045_SYC_RESETN		17
#define R9A08G045_OSTM0_PRESETZ		18
#define R9A08G045_OSTM1_PRESETZ		19
#define R9A08G045_OSTM2_PRESETZ		20
#define R9A08G045_OSTM3_PRESETZ		21
#define R9A08G045_OSTM4_PRESETZ		22
#define R9A08G045_OSTM5_PRESETZ		23
#define R9A08G045_OSTM6_PRESETZ		24
#define R9A08G045_OSTM7_PRESETZ		25
#define R9A08G045_MTU_X_PRESET_MTU3	26
#define R9A08G045_POE3_RST_M_REG	27
#define R9A08G045_GPT_RST_C		28
#define R9A08G045_POEG_A_RST		29
#define R9A08G045_POEG_B_RST		30
#define R9A08G045_POEG_C_RST		31
#define R9A08G045_POEG_D_RST		32
#define R9A08G045_WDT0_PRESETN		33
#define R9A08G045_WDT1_PRESETN		34
#define R9A08G045_WDT2_PRESETN		35
#define R9A08G045_SPI_HRESETN		36
#define R9A08G045_SPI_ARESETN		37
#define R9A08G045_SDHI0_IXRST		38
#define R9A08G045_SDHI1_IXRST		39
#define R9A08G045_SDHI2_IXRST		40
#define R9A08G045_SSI0_RST_M2_REG	41
#define R9A08G045_SSI1_RST_M2_REG	42
#define R9A08G045_SSI2_RST_M2_REG	43
#define R9A08G045_SSI3_RST_M2_REG	44
#define R9A08G045_SRC_RST		45
#define R9A08G045_USB_U2H0_HRESETN	46
#define R9A08G045_USB_U2H1_HRESETN	47
#define R9A08G045_USB_U2P_EXL_SYSRST	48
#define R9A08G045_USB_PRESETN		49
#define R9A08G045_ETH0_RST_HW_N		50
#define R9A08G045_ETH1_RST_HW_N		51
#define R9A08G045_I2C0_MRST		52
#define R9A08G045_I2C1_MRST		53
#define R9A08G045_I2C2_MRST		54
#define R9A08G045_I2C3_MRST		55
#define R9A08G045_SCIF0_RST_SYSTEM_N	56
#define R9A08G045_SCIF1_RST_SYSTEM_N	57
#define R9A08G045_SCIF2_RST_SYSTEM_N	58
#define R9A08G045_SCIF3_RST_SYSTEM_N	59
#define R9A08G045_SCIF4_RST_SYSTEM_N	60
#define R9A08G045_SCIF5_RST_SYSTEM_N	61
#define R9A08G045_SCI0_RST		62
#define R9A08G045_SCI1_RST		63
#define R9A08G045_IRDA_RST		64
#define R9A08G045_RSPI0_RST		65
#define R9A08G045_RSPI1_RST		66
#define R9A08G045_RSPI2_RST		67
#define R9A08G045_RSPI3_RST		68
#define R9A08G045_RSPI4_RST		69
#define R9A08G045_CANFD_RSTP_N		70
#define R9A08G045_CANFD_RSTC_N		71
#define R9A08G045_GPIO_RSTN		72
#define R9A08G045_GPIO_PORT_RESETN	73
#define R9A08G045_GPIO_SPARE_RESETN	74
#define R9A08G045_ADC_PRESETN		75
#define R9A08G045_ADC_ADRST_N		76
#define R9A08G045_TSU_PRESETN		77
#define R9A08G045_OCTA_ARESETN		78
#define R9A08G045_PDM0_PRESETNT		79
#define R9A08G045_PCI_ARESETN		80
#define R9A08G045_PCI_RST_B		81
#define R9A08G045_PCI_RST_GP_B		82
#define R9A08G045_PCI_RST_PS_B		83
#define R9A08G045_PCI_RST_RSM_B		84
#define R9A08G045_PCI_RST_CFG_B		85
#define R9A08G045_PCI_RST_LOAD_B	86
#define R9A08G045_SPDIF_RST		87
#define R9A08G045_I3C_TRESETN		88
#define R9A08G045_I3C_PRESETN		89
#define R9A08G045_VBAT_BRESETN		90
#define R9A08G045_LST_RESETN		(R9A08G045_VBAT_BRESETN + 1)

#endif /* ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_RENESAS_CLOCK_R9A07G054_CPG_H_ */
