# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../shiyan42.srcs/sources_1/new/Ram.v" \
"../../../../shiyan42.srcs/sim_1/new/sim_ram.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
