Source Block: verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@91:101@HdlIdDef
reg [63:0] last_cycle_tdata_reg = 0, last_cycle_tdata_next;
reg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;

reg busy_reg = 0;

reg input_axis_tready_reg = 0, input_axis_tready_next;

reg [31:0] crc_state = 32'hFFFFFFFF;

wire [31:0] crc_next0;
wire [31:0] crc_next1;

Diff Content:
- 96 reg input_axis_tready_reg = 0, input_axis_tready_next;
+ 96 reg input_axis_tready_reg = 1'b0, input_axis_tready_next;

Clone Blocks:
Clone Blocks 1:
verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@89:99
reg [7:0] frame_ptr_reg = 0, frame_ptr_next;

reg [63:0] last_cycle_tdata_reg = 0, last_cycle_tdata_next;
reg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;

reg busy_reg = 0;

reg input_axis_tready_reg = 0, input_axis_tready_next;

reg [31:0] crc_state = 32'hFFFFFFFF;


Clone Blocks 2:
verilog-ethernet/rtl/axis_eth_fcs_check_64.v@85:95
reg busy_reg = 0;
reg error_bad_fcs_reg = 0, error_bad_fcs_next;

reg input_axis_tready_reg = 0, input_axis_tready_next;

reg [31:0] crc_state = 32'hFFFFFFFF;
reg [31:0] crc_state3 = 32'hFFFFFFFF;

wire [31:0] crc_next0;
wire [31:0] crc_next1;
wire [31:0] crc_next2;

Clone Blocks 3:
verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@87:97
reg [7:0] fcs_output_tkeep_1;

reg [7:0] frame_ptr_reg = 0, frame_ptr_next;

reg [63:0] last_cycle_tdata_reg = 0, last_cycle_tdata_next;
reg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;

reg busy_reg = 0;

reg input_axis_tready_reg = 0, input_axis_tready_next;


Clone Blocks 4:
verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@86:96
reg [7:0] fcs_output_tkeep_0;
reg [7:0] fcs_output_tkeep_1;

reg [7:0] frame_ptr_reg = 0, frame_ptr_next;

reg [63:0] last_cycle_tdata_reg = 0, last_cycle_tdata_next;
reg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;

reg busy_reg = 0;

reg input_axis_tready_reg = 0, input_axis_tready_next;

Clone Blocks 5:
verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@86:96
reg [7:0] fcs_output_tkeep_0;
reg [7:0] fcs_output_tkeep_1;

reg [7:0] frame_ptr_reg = 0, frame_ptr_next;

reg [63:0] last_cycle_tdata_reg = 0, last_cycle_tdata_next;
reg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;

reg busy_reg = 0;

reg input_axis_tready_reg = 0, input_axis_tready_next;

Clone Blocks 6:
verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@91:101
reg [63:0] last_cycle_tdata_reg = 0, last_cycle_tdata_next;
reg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;

reg busy_reg = 0;

reg input_axis_tready_reg = 0, input_axis_tready_next;

reg [31:0] crc_state = 32'hFFFFFFFF;

wire [31:0] crc_next0;
wire [31:0] crc_next1;

Clone Blocks 7:
verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@87:97
reg [7:0] fcs_output_tkeep_1;

reg [7:0] frame_ptr_reg = 0, frame_ptr_next;

reg [63:0] last_cycle_tdata_reg = 0, last_cycle_tdata_next;
reg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;

reg busy_reg = 0;

reg input_axis_tready_reg = 0, input_axis_tready_next;


