abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c2670.blif
Line 30: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 31: Skipping line ".default_output_required 0.00 0.00 ".
Line 32: Skipping line ".default_input_drive 0.10 0.10 ".
Line 33: Skipping line ".default_output_load 2.00 ".
Line 34: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc2670                         :[0m i/o =  233/  140  lat =    0  nd =   535  edge =   1225  area =1262.00  delay =21.90  lev = 17
--------------- round 1 ---------------
seed = 1470175374
[99574] is replaced by [100828] with estimated error 0
error = 0
area = 1211
delay = 21.9
#gates = 519
output circuit result/c2670_1_0_1211_21.9.blif
time = 3225183 us
--------------- round 2 ---------------
seed = 389888477
G150 is replaced by one with estimated error 0
error = 0
area = 1082
delay = 21.9
#gates = 475
output circuit result/c2670_2_0_1082_21.9.blif
time = 5563379 us
--------------- round 3 ---------------
seed = 1202197490
G1218 is replaced by [99400] with estimated error 0
error = 0
area = 1070
delay = 21.9
#gates = 471
output circuit result/c2670_3_0_1070_21.9.blif
time = 7544314 us
--------------- round 4 ---------------
seed = 2103914794
[99635] is replaced by one with estimated error 0
error = 0
area = 1067
delay = 21.9
#gates = 470
output circuit result/c2670_4_0_1067_21.9.blif
time = 9514756 us
--------------- round 5 ---------------
seed = 1295407842
[101860] is replaced by G303 with estimated error 2e-05
error = 2e-05
area = 1063
delay = 21.9
#gates = 469
output circuit result/c2670_5_2e-05_1063_21.9.blif
time = 11489036 us
--------------- round 6 ---------------
seed = 2941477534
[101864] is replaced by G286 with estimated error 0
error = 0
area = 1059
delay = 21.9
#gates = 468
output circuit result/c2670_6_0_1059_21.9.blif
time = 13436209 us
--------------- round 7 ---------------
seed = 104631146
[101370] is replaced by [99648] with estimated error 0
error = 0
area = 1057
delay = 21.9
#gates = 467
output circuit result/c2670_7_0_1057_21.9.blif
time = 15370400 us
--------------- round 8 ---------------
seed = 1018270691
[101719] is replaced by [101711] with estimated error 0
error = 0
area = 1055
delay = 21.9
#gates = 466
output circuit result/c2670_8_0_1055_21.9.blif
time = 17300976 us
--------------- round 9 ---------------
seed = 2067605928
[100726] is replaced by [100848] with estimated error 0
error = 0
area = 1053
delay = 21.9
#gates = 465
output circuit result/c2670_9_0_1053_21.9.blif
time = 19211256 us
--------------- round 10 ---------------
seed = 945841956
[101439] is replaced by [99661] with estimated error 0
error = 0
area = 1051
delay = 21.9
#gates = 464
output circuit result/c2670_10_0_1051_21.9.blif
time = 21112307 us
--------------- round 11 ---------------
seed = 3021128477
G311 is replaced by zero with estimated error 0
error = 0
area = 1050
delay = 21.9
#gates = 463
output circuit result/c2670_11_0_1050_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 22992917 us
--------------- round 12 ---------------
seed = 611380192
[99652] is replaced by [101808] with estimated error 1e-05
error = 1e-05
area = 1049
delay = 21.9
#gates = 462
output circuit result/c2670_12_1e-05_1049_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 24884593 us
--------------- round 13 ---------------
seed = 317154189
[101383] is replaced by [99442] with inverter with estimated error 0
error = 0
area = 1048
delay = 21.9
#gates = 462
output circuit result/c2670_13_0_1048_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 26768442 us
--------------- round 14 ---------------
seed = 1129381518
[101357] is replaced by [99431] with inverter with estimated error 1e-05
error = 1e-05
area = 1047
delay = 21.9
#gates = 462
output circuit result/c2670_14_1e-05_1047_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 28655173 us
--------------- round 15 ---------------
seed = 1215754168
[99642] is replaced by [101651] with estimated error 1e-05
error = 1e-05
area = 1046
delay = 21.9
#gates = 461
output circuit result/c2670_15_1e-05_1046_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 30531529 us
--------------- round 16 ---------------
seed = 22726054
[101888] is replaced by [99408] with estimated error 0.00109
error = 0.00109
area = 1042
delay = 21.9
#gates = 460
output circuit result/c2670_16_0.00109_1042_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 32400886 us
--------------- round 17 ---------------
seed = 3144728215
[99700] is replaced by [99409] with estimated error 0.00293
error = 0.00293
area = 1038
delay = 21.9
#gates = 459
output circuit result/c2670_17_0.00293_1038_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 34278693 us
--------------- round 18 ---------------
seed = 1982582290
[101052] is replaced by one with estimated error 0.00638
error = 0.00638
area = 1032
delay = 21.9
#gates = 457
output circuit result/c2670_18_0.00638_1032_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 36136912 us
--------------- round 19 ---------------
seed = 2685188194
G1947 is replaced by [99446] with estimated error 0.00578
error = 0.00578
area = 1029
delay = 21.9
#gates = 456
output circuit result/c2670_19_0.00578_1029_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 37942377 us
--------------- round 20 ---------------
seed = 3049147724
[101220] is replaced by one with estimated error 0.00855
error = 0.00855
area = 1022
delay = 21.9
#gates = 453
output circuit result/c2670_20_0.00855_1022_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 39748100 us
--------------- round 21 ---------------
seed = 2334937563
[101201] is replaced by [99648] with estimated error 0.01462
error = 0.01462
area = 1015
delay = 21.9
#gates = 450
output circuit result/c2670_21_0.01462_1015_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 41513857 us
--------------- round 22 ---------------
seed = 2074063424
[99699] is replaced by [99452] with estimated error 0.01749
error = 0.01749
area = 1011
delay = 21.9
#gates = 449
output circuit result/c2670_22_0.01749_1011_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 43259647 us
--------------- round 23 ---------------
seed = 2538520877
[101878] is replaced by G1956 with estimated error 0.01827
error = 0.01827
area = 1009
delay = 21.9
#gates = 448
output circuit result/c2670_23_0.01827_1009_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 44977816 us
--------------- round 24 ---------------
seed = 3470803431
[101866] is replaced by [99456] with estimated error 0.02024
error = 0.02024
area = 1005
delay = 21.9
#gates = 447
output circuit result/c2670_24_0.02024_1005_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 46683150 us
--------------- round 25 ---------------
seed = 1536223388
[99688] is replaced by [99682] with estimated error 0.02427
error = 0.02427
area = 1002
delay = 21.8
#gates = 446
output circuit result/c2670_25_0.02427_1002_21.8.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 48365158 us
--------------- round 26 ---------------
seed = 1071359111
[101424] is replaced by one with estimated error 0.0268
error = 0.0268
area = 997
delay = 21.8
#gates = 444
output circuit result/c2670_26_0.0268_997_21.8.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 50037104 us
--------------- round 27 ---------------
seed = 3116786432
[99683] is replaced by G168 with estimated error 0.02812
error = 0.02812
area = 995
delay = 21.8
#gates = 443
output circuit result/c2670_27_0.02812_995_21.8.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 51690292 us
--------------- round 28 ---------------
seed = 4142438769
G1949 is replaced by G731 with estimated error 0.02934
error = 0.02934
area = 992
delay = 21.8
#gates = 442
output circuit result/c2670_28_0.02934_992_21.8.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 53334635 us
--------------- round 29 ---------------
seed = 3765447414
[99686] is replaced by one with estimated error 0.03601
error = 0.03601
area = 986
delay = 21.8
#gates = 439
output circuit result/c2670_29_0.03601_986_21.8.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 54971975 us
--------------- round 30 ---------------
seed = 1271750318
[101766] is replaced by [100954] with estimated error 0.04332
error = 0.04332
area = 981
delay = 21.8
#gates = 437
output circuit result/c2670_30_0.04332_981_21.8.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 56599118 us
--------------- round 31 ---------------
seed = 72616215
[101862] is replaced by [99449] with estimated error 0.04782
error = 0.04782
area = 977
delay = 21.2
#gates = 436
output circuit result/c2670_31_0.04782_977_21.2.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 58209525 us
--------------- round 32 ---------------
seed = 2706579776
[100934] is replaced by [98018] with estimated error 0.05
error = 0.05
area = 976
delay = 21.2
#gates = 435
output circuit result/c2670_32_0.05_976_21.2.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 59786665 us
--------------- round 33 ---------------
seed = 3810652287
exceed error bound
