<top name = "top"  library = "work"  arch = ""  entry = "Verilog">

<clocks>
    <clockitem name = "clk_25mhz"  type = "port" />
</clocks>

<!--
    //=============================================================
    //  Number of Clocks processed: 1
    //
    //  If a clock cannot be found in the top level pins section,
    //  that means it is an internal clock.
    //
    //=============================================================
-->

<library name = "work">

<unit name = "top">

    <!--
        Top Level Pins: 3
    -->

    <pins>
        <pitem  name = "clk_25mhz"  direction = "in"  />
        <pitem  name = "btn"  direction = "in"  />
        <pitem  name = "led"  direction = "out"  />
    </pins>

    <!--
        Instances in netlist: 2
    -->

    <instance  name = "btn_I_0"  library = "work"  arch = ""  type = "comb">
        <pins>
        <pitem  name = "i"  direction = "in"  />
        <pitem  name = "o"  direction = "out"  />
        </pins>

        <nets>
        <nitem  name = "btn"  />
        <nitem  name = "btn_N_2"  />
        </nets>
    </instance>

    <instance  name = "led_7"  library = "work"  arch = ""  type = "reg">
        <pins>
        <pitem  name = "d"  direction = "in"  />
        <pitem  name = "clk"  direction = "in"  />
        <pitem  name = "s"  direction = "in"  />
        <pitem  name = "r"  direction = "in"  />
        <pitem  name = "q"  direction = "out"  />
        </pins>

        <nets>
        <nitem  name = "btn_N_2"  />
        <nitem  name = "clk_25mhz"  />
        <nitem  name = "gnd"  />
        <nitem  name = "led"  />
        </nets>
    </instance>

    <!--
        REG instances in netlist: 1
    -->

    <regs>
        <reg  name = "led_7"  />
    </regs>

    <!--
        Views in design "top": 0
    -->

    <views>
    </views>

</unit>

</library>

</top>
