Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat Jan 17 15:31:26 2026
| Host         : cse-es62-02.cse.chalmers.se running 64-bit Rocky Linux release 9.6 (Blue Onyx)
| Command      : report_utilization -slr -file slr_util_routed.rpt -pb slr_util_routed.pb
| Design       : level0_wrapper
| Device       : xcu55c-fsvh2892-2L-e
| Speed File   : -2L
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. SLR Connectivity
2. SLR Connectivity Matrix
3. SLR CLB Logic and Dedicated Block Utilization
4. SLR IO Utilization

1. SLR Connectivity
-------------------

+----------------------------------+-------+-------+-----------+-------+
|                                  |  Used | Fixed | Available | Util% |
+----------------------------------+-------+-------+-----------+-------+
| SLR2 <-> SLR1                    |  5094 |       |     23040 | 22.11 |
|   SLR1 -> SLR2                   |  2589 |       |           | 11.24 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
|   SLR2 -> SLR1                   |  2505 |       |           | 10.87 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
| SLR1 <-> SLR0                    |  5342 |       |     23040 | 23.19 |
|   SLR0 -> SLR1                   |  2796 |       |           | 12.14 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
|   SLR1 -> SLR0                   |  2546 |       |           | 11.05 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
+----------------------------------+-------+-------+-----------+-------+
| Total SLLs Used                  | 10436 |       |           |       |
+----------------------------------+-------+-------+-----------+-------+


2. SLR Connectivity Matrix
--------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 | 2405 |  100 |
| SLR1      | 2526 |    0 | 2446 |
| SLR0      |   63 | 2733 |    0 |
+-----------+------+------+------+


3. SLR CLB Logic and Dedicated Block Utilization
------------------------------------------------

+----------------------------+-------+--------+-------+--------+--------+--------+
|          Site Type         |  SLR0 |  SLR1  |  SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+-------+--------+-------+--------+--------+--------+
| CLB                        |  8130 |  22273 |  6868 |  14.79 |  41.25 |  12.72 |
|   CLBL                     |  4236 |  11865 |  3569 |  14.47 |  40.52 |  12.19 |
|   CLBM                     |  3894 |  10408 |  3299 |  15.16 |  42.10 |  13.35 |
| CLB LUTs                   | 32176 |  98465 | 25696 |   7.32 |  22.79 |   5.95 |
|   LUT as Logic             | 29382 |  91624 | 24171 |   6.68 |  21.21 |   5.60 |
|     using O5 output only   |   915 |   1266 |   445 |   0.21 |   0.29 |   0.10 |
|     using O6 output only   | 21335 |  66999 | 17162 |   4.85 |  15.51 |   3.97 |
|     using O5 and O6        |  7132 |  23359 |  6564 |   1.62 |   5.41 |   1.52 |
|   LUT as Memory            |  2794 |   6841 |  1525 |   1.36 |   3.46 |   0.77 |
|     LUT as Distributed RAM |   936 |   5790 |   820 |   0.46 |   2.93 |   0.41 |
|       using O5 output only |     0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |   240 |    536 |     4 |   0.12 |   0.27 |  <0.01 |
|       using O5 and O6      |   696 |   5254 |   816 |   0.34 |   2.66 |   0.41 |
|     LUT as Shift Register  |  1858 |   1051 |   705 |   0.90 |   0.53 |   0.36 |
|       using O5 output only |     0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |  1146 |    179 |   671 |   0.56 |   0.09 |   0.34 |
|       using O5 and O6      |   712 |    872 |    34 |   0.35 |   0.44 |   0.02 |
| CLB Registers              | 52720 | 158491 | 35497 |   6.00 |  18.34 |   4.11 |
| CARRY8                     |   300 |   2340 |   108 |   0.55 |   4.33 |   0.20 |
| F7 Muxes                   |   838 |   3308 |   437 |   0.38 |   1.53 |   0.20 |
| F8 Muxes                   |   191 |   1034 |     0 |   0.17 |   0.96 |   0.00 |
| F9 Muxes                   |     0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    60 |    201 |    50 |   8.93 |  29.91 |   7.44 |
|   RAMB36/FIFO              |    57 |    189 |    50 |   8.48 |  28.13 |   7.44 |
|   RAMB18                   |     6 |     24 |     0 |   0.45 |   1.79 |   0.00 |
| URAM                       |     0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |     0 |      0 |     4 |   0.00 |   0.00 |   0.13 |
| Unique Control Sets        |  1883 |   4959 |  1115 |   1.71 |   4.59 |   1.03 |
+----------------------------+-------+--------+-------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


4. SLR IO Utilization
---------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   4 |
| SLR0      |        12 |    5.77 |          0 |     0.00 |          0 |     0.00 |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |        12 |         |          0 |          |          0 |          |  20 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


