make clear;make compile;make simulate
make[1]: Entering directory `/hwetools/work_area/frontend/johnshahid_B7/sv/SystemVerilog_Course/fine_grain_process_control/fine_status'
clear
[3;J[H[2Jrm -rf fine_status.log
make[1]: Leaving directory `/hwetools/work_area/frontend/johnshahid_B7/sv/SystemVerilog_Course/fine_grain_process_control/fine_status'
make[1]: Entering directory `/hwetools/work_area/frontend/johnshahid_B7/sv/SystemVerilog_Course/fine_grain_process_control/fine_status'
vlib work
** Warning: (vlib-34) Library already exists at "work".
vlog -sv fine_status.sv
QuestaSim vlog 10.6c Compiler 2017.07 Jul 25 2017
Start time: 22:37:59 on Aug 26,2022
vlog -sv fine_status.sv 
-- Compiling module fine_status

Top level modules:
	fine_status
End time: 22:38:00 on Aug 26,2022, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
make[1]: Leaving directory `/hwetools/work_area/frontend/johnshahid_B7/sv/SystemVerilog_Course/fine_grain_process_control/fine_status'
make[1]: Entering directory `/hwetools/work_area/frontend/johnshahid_B7/sv/SystemVerilog_Course/fine_grain_process_control/fine_status'
vsim fine_status -l fine_status.log -c -do "run -all;quit;"
Reading pref.tcl

# 10.6c

# vsim fine_status -l fine_status.log -c -do "run -all;quit;" 
# Start time: 22:38:00 on Aug 26,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.fine_status(fast)
# run -all
# [0] Seeking status:
# [1] I'm in Amalfi Coast, Italy
# [1] p1_2: WAITING
# [4] p1_1: RUNNING
# [5] p1_3: FINISHED
# [6] p2_2: WAITING
# [13] Waiting for bus
# [13] p2_1: RUNNING
# [14] p2_3: FINISHED
# quit
# End time: 22:38:01 on Aug 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
make[1]: Leaving directory `/hwetools/work_area/frontend/johnshahid_B7/sv/SystemVerilog_Course/fine_grain_process_control/fine_status'
