5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd param4.1.vcd -o param4.1.cdd -v param4.1.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" param4.1.v 1 22 1
2 1 8 f0011 1 32 8 0 0 vec
2 2 8 b000b 2 1 8 0 0 b
2 3 8 b0011 3 8 2020c 1 2 4 34 49eaa
2 4 8 70007 0 1 400 0 0 a
2 5 8 70011 3 35 f00e 3 4
1 vec 0 80000 1 0 31 0 4 33 14
1 a 5 3000b 1 0 3 0 4 33 40aa
1 b 6 3000b 1 0 3 0 4 33 c0aa
4 5 5 5
3 1 main.$u0 "main.$u0" param4.1.v 0 20 1
