// Seed: 2272215983
module module_0 (
    output wand id_0,
    input supply1 module_0,
    input wand id_2,
    output supply0 id_3,
    input tri0 id_4,
    output supply1 id_5
);
  logic id_7;
  ;
  assign module_1.id_19 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input wor id_2,
    output wand id_3,
    output supply1 id_4,
    input wor id_5,
    input wor id_6,
    input supply1 id_7,
    input wor id_8,
    input tri0 id_9,
    input uwire id_10,
    input tri id_11,
    output wor id_12,
    output wor id_13,
    input uwire id_14,
    output uwire id_15,
    output wire id_16,
    output tri id_17,
    output tri0 id_18
    , id_21,
    output wor id_19
);
  parameter id_22 = 1 < 1;
  wire  id_23;
  logic id_24 = -1;
  nand primCall (
      id_16,
      id_8,
      id_0,
      id_24,
      id_9,
      id_2,
      id_7,
      id_11,
      id_1,
      id_6,
      id_23,
      id_5,
      id_10,
      id_14,
      id_21,
      id_22
  );
  module_0 modCall_1 (
      id_19,
      id_2,
      id_2,
      id_13,
      id_9,
      id_16
  );
endmodule
